Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Thu Oct 29 20:34:36 2020
| Host         : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xczu28dr
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1650 |
|    Minimum number of control sets                        |   813 |
|    Addition due to synthesis replication                 |   837 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3392 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1650 |
| >= 0 to < 4        |  1013 |
| >= 4 to < 6        |   101 |
| >= 6 to < 8        |    26 |
| >= 8 to < 10       |   120 |
| >= 10 to < 12      |    39 |
| >= 12 to < 14      |    33 |
| >= 14 to < 16      |     5 |
| >= 16              |   313 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10455 |         2217 |
| No           | No                    | Yes                    |            2120 |          545 |
| No           | Yes                   | No                     |            1406 |          755 |
| Yes          | No                    | No                     |            2875 |          697 |
| Yes          | No                    | Yes                    |            3976 |          743 |
| Yes          | Yes                   | No                     |            6072 |         1592 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                                                                        Clock Signal                                                                                                                       |                                                                                                                                       Enable Signal                                                                                                                                      |                                                                                                                                    Set/Reset Signal                                                                                                                                    | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[8]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[48]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[49]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[50]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[51]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[52]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[53]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[0]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[1]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[2]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[3]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[4]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[5]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[6]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[9]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[7]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[47]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[0]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[1]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[2]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[3]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[4]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[5]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__83_0[0]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__83_0[1]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ena_d1                                                                                                                                                           | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__2_0[0]                                                                                                                         |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ena_d1                                                                                                                                                           | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__2_0[1]                                                                                                                         |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ena_d1                                                                                                                                                           | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__2_0[2]                                                                                                                         |                1 |              1 |
|  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int               |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__5_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__9_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[32]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[18]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[19]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[20]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[21]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[22]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[23]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[24]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[25]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[26]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[27]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[28]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[29]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[30]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[31]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[33]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[34]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[35]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[36]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[37]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[38]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[39]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[40]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[41]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[42]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[43]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[44]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[45]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[46]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__7_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SR[0]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SR[1]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SR[2]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SS[0]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SS[1]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__16_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__16_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__3_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__23_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__23_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__30_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__30_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__1_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[17]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__41_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__40_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__42_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__43_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__44_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__45_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__46_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__4_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/core_gtwiz_userclk_rx_reset_in_0                                                                                                                                                                                                    |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__0_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__2_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[11]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[6]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[9]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[7]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[8]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[5]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[6]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[9]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[7]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[8]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[10]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[5]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[12]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[13]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[14]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[15]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[16]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[17]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[18]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[19]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[20]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[21]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[22]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[23]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[24]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[25]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep_0                                                                                                                     |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out                                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep_0                                                                                                                    |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__0_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__1_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__6_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__7_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__8_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg_1[0]                                                                                                                                              | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__21_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg_1[0]                                                                                                                                              | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__21_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg_1[0]                                                                                                                                              | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__21_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out                                                                                                                               |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[26]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__11_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__0_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__10_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__1_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__5_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__6_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__7_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__8_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__9_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[0]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[1]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[2]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[3]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[4]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[2]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[5]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/SR                                                                                                                                                     |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep_0                                                                                                                               |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__0_0                                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__8_0[0]                                                                                                                         |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__8_0[1]                                                                                                                         |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__8_0[2]                                                                                                                         |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__8_0[3]                                                                                                                         |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/core_gtwiz_userclk_tx_reset_in_0                                                                                                                                                                                                    |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[0]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[1]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[3]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[4]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[5]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[6]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[9]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[7]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[8]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[10]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[11]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[12]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[13]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[14]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[15]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[16]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[41]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[27]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[28]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[29]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[30]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[31]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[32]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[33]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[34]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[35]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[36]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[37]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[38]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[39]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[40]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[42]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[43]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[44]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[45]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[46]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[47]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[48]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[49]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[50]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[51]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[52]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[53]                                                                                                            |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__169_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__169_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[25]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[10]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[11]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[12]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[13]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[14]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[15]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[16]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[17]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[18]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[19]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[20]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[21]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[22]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[23]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[24]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[8]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[26]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[27]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[28]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[29]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[30]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[31]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[32]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[33]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[34]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[35]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[36]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[37]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[38]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[39]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__0_0                                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[50]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[51]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[52]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[53]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__169_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__169_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[5]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/SR                                                                                                                                                     |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep_0                                                                                                                               |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[40]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__8_0[0]                                                                                                                         |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__8_0[1]                                                                                                                         |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__8_0[2]                                                                                                                         |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__8_0[3]                                                                                                                         |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/core_gtwiz_userclk_tx_reset_in_0                                                                                                                                                                                                    |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[0]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[1]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[2]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[3]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[4]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[5]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[6]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[9]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[7]                                                                                                              |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_gen/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                                                 | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_gen/delay/delay_q_net                                                                                                                                                                                |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__83_0[1]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ena_d1                                                                                                                                                           | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__2_0[0]                                                                                                                         |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ena_d1                                                                                                                                                           | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__2_0[1]                                                                                                                         |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ena_d1                                                                                                                                                           | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__2_0[2]                                                                                                                         |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/ss/add_gen/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                                                 | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/ss/add_gen/delay/delay_q_net                                                                                                                                                                                |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                              | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/fd_prim_array[0].bit_is_0.fdre_comp                                                                                              |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/register1_q_net                                                                                                                      | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                            |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/ss/add_gen/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                                                 | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/ss/add_gen/delay/delay_q_net                                                                                                                                                                                |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                              | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/fd_prim_array[0].bit_is_0.fdre_comp                                                                                              |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/register1_q_net                                                                                                                      | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__83_0[0]                                                                                                              |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                              | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/fd_prim_array[0].bit_is_0.fdre_comp                                                                                              |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/register1_q_net                                                                                                                      | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                            |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txs/ss/add_gen/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                                                 | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txs/ss/add_gen/delay/delay_q_net                                                                                                                                                                                |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                              | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txs/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                                                       |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txs/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/register1_q_net                                                                                                                      | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                            |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_gen/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                                                 | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/add_gen/delay/delay_q_net                                                                                                                                                                                |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                              | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/fd_prim_array[0].bit_is_0.fdre_comp                                                                                              |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/register1_q_net                                                                                                                      | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                            |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/add_gen/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                                                 | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/add_gen/delay/delay_q_net                                                                                                                                                                                |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                              | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/fd_prim_array[0].bit_is_0.fdre_comp                                                                                              |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/register1_q_net                                                                                                                      | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/txs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                            |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/tx_snapshot/ss/add_gen/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2_0                                                                                              | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/tx_snapshot/ss/add_gen/delay/delay_q_net                                                                                                                                                                             |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/tx_snapshot/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                           | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/tx_snapshot/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/pipe_16_22_reg[0]                                                                                                             |                1 |              1 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/tx_snapshot/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/register1_q_net                                                                                                                   | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/tx_snapshot/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/SINIT                                                                                                                         |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[1]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[41]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[42]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[43]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[44]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[45]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[46]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[47]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[48]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[49]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[50]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[51]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[52]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[53]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[0]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[49]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[2]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[3]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[4]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[5]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[6]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[9]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[7]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[8]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[0]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[1]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[2]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[3]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[4]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[5]                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg_1[0]                                                                                                                                              | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__21_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__77_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__9_0[0]                                                                                                                    |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__9_0[1]                                                                                                                    |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out                                                                                                                              |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep_0                                                                                                                    |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__0_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__1_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__6_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__7_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__8_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__77_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg_1[0]                                                                                                                                              | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__21_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg_1[0]                                                                                                                                              | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__21_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out                                                                                                                               |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep_0                                                                                                                     |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__11_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__0_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__10_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__1_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__5_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__6_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__7_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__39_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__39_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__47_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__51_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__51_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__54_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__54_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__56_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__56_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__8_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__63_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__63_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__70_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__70_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[34]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[19]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[20]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[21]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[22]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[23]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[24]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[25]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[26]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[27]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[28]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[29]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[30]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[31]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[32]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[33]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[18]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[35]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[36]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[37]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[38]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[39]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[40]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[41]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[42]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[43]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[44]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[45]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[46]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[47]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[48]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__9_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[0]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[1]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[2]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[3]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[4]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[5]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[6]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[9]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[7]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[8]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__51_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[5]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[6]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[9]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[7]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[8]                                                                                                             |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[10]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[11]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[12]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[13]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[14]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[15]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[16]                                                                                                            |                1 |              1 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[17]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[10]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__63_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[0]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[1]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[2]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[3]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[4]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[5]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[6]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[9]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[7]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[8]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__63_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[11]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[12]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[13]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[14]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[15]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[16]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[17]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[18]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__0_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep_0                                                                                                                    |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out                                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__9_0[1]                                                                                                                    |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__9_0[0]                                                                                                                    |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__77_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__77_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[19]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__70_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__70_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[50]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[38]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[39]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[40]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[41]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[42]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[43]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[44]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[45]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[46]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[47]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[48]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[49]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[37]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[51]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[52]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[53]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[0]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[1]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[2]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[3]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[4]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[5]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[6]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[7]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[25]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__56_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__56_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__54_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__54_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__51_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[20]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[21]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[22]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__51_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__51_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[23]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[24]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__1_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[26]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[27]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[28]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[29]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[30]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[31]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[32]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[33]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[34]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[35]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__65_0[36]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[24]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[14]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[15]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[16]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[17]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[18]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[19]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[20]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[21]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[22]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[23]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__8_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__7_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__9_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[25]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[26]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[27]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[28]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[29]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[30]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[31]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[32]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[33]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[34]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[35]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[36]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[13]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[12]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[11]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[10]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[8]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[7]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[9]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[6]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[5]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[37]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[8]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[7]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[9]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[6]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[5]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[4]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[3]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[2]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[1]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SS[0]                                                                                                                                        |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__11_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__5_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/SR                                                                                                                                                     |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep_0                                                                                                                               |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__0_0                                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__1_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__8_0[0]                                                                                                                         |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__8_0[1]                                                                                                                         |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__8_0[2]                                                                                                                         |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__8_0[3]                                                                                                                         |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__10_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/core_gtwiz_userclk_tx_reset_in_0                                                                                                                                                                                                    |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__0_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[5]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep_0                                                                                                                     |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out                                                                                                                               |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg_1[0]                                                                                                                                              | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__21_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg_1[0]                                                                                                                                              | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__21_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/local_fault_reg_1[0]                                                                                                                                              | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__21_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__8_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__7_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/idlel_d1                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__6_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[50]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[38]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[39]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[40]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[41]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[42]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[43]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[44]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[45]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[46]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[47]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[48]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[49]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[9]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[51]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[52]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__137_0[53]                                                                                                            |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__169_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__169_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__6_0                                                                                                                  |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__171_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__23_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__23_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__30_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__30_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__39_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__39_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__47_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__51_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__51_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__51_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__54_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__54_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__56_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SS[1]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/core_gtwiz_userclk_rx_reset_in_0                                                                                                                                                                                                    |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__40_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__75_0[8]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__0_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__2_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__3_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__7_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SR[0]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SR[1]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SR[2]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SS[0]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__56_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__16_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__16_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__9_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__5_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__77_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__77_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__79_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__9_0[0]                                                                                                                    |                1 |              1 |
|  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int               |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__9_0[1]                                                                                                                    |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__58_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__63_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__63_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__65_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__41_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__70_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__70_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__72_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__1_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__16_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__23_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__23_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__21_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__16_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__39_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__14_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SS[1]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SS[0]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SR[2]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SR[1]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/SR[0]                                                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int               |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__30_0[1]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__30_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__5_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__9_0                                                                                                                 |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[3]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__7_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__35_0[4]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__39_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ena_d1                                                                                                                                                           | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__2_0[2]                                                                                                                         |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ena_d1                                                                                                                                                           | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__2_0[1]                                                                                                                         |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ena_d1                                                                                                                                                           | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__2_0[0]                                                                                                                         |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__17_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__28_0[2]                                                                                                                   |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__46_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__1_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__83_0[0]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[5]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__41_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__40_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__42_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__43_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__44_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[4]                                                                                                              |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__45_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__3_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__4_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[3]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__43_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__42_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[2]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[1]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__81_0[0]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__44_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__2_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__0_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/core_gtwiz_userclk_rx_reset_in_0                                                                                                                                                                                                    |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__47_0[0]                                                                                                                   |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/E[0]                                                                                                                                   | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__83_0[1]                                                                                                              |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__4_0                                                                                                                       |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__46_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__24_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[0]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out_reg_rep__45_0                                                                                                                      |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[1]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[2]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[3]                                                                                                             |                1 |              1 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__29_0[4]                                                                                                             |                1 |              1 |
|  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/tx_write                                                                                                                                                                                                                                   |                2 |              2 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[19]_0[0]                                                                                                                                        |                2 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/tx_write_0                                                                                                                                                                                                                                 |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/wb_attach_inst/tx_write                                                                                                                                                                                                                                |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]_0[0]                                                                                                                                                              |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                                                                    |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status[0]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/app_state[1]_i_1__0_n_0                                                                                                                                                                                                                      | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                1 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/mac_data_valid[2]_i_1__0_n_0                                                                                                                                                                                                                 | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                1 |              2 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_rst/sBusValidD2                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[23]_0[0]                                                                                                                                        |                2 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                               | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                               | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                              | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                1 |              2 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1_n_0                                                |                1 |              2 |
|  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1_n_0                                                |                1 |              2 |
|  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              2 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/app_state[1]_i_1_n_0                                                                                                                                                                                                                         | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                1 |              2 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/app_state[1]_i_1__1_n_0                                                                                                                                                                                                                      | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                1 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status[0]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[19]_0[0]                                                                                                                                        |                2 |              2 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[23]_0[0]                                                                                                                                        |                2 |              2 |
|  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1_n_0                                                |                1 |              2 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[19]_0[0]                                                                                                                                        |                2 |              2 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[23]_0[0]                                                                                                                                        |                2 |              2 |
|  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              2 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/mac_data_valid[2]_i_1__1_n_0                                                                                                                                                                                                                 | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                1 |              2 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status[0]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/mac_data_valid[2]_i_1_n_0                                                                                                                                                                                                                    | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                1 |              2 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                       |                2 |              3 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                         |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_1_n_0                                                                                                                                                                             | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                2 |              3 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                         |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[4]_5[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_1__3_n_0                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                2 |              3 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state[2]_i_1__1_n_0                                                                                                                                                                                               | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                     | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                        |                2 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              3 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                       |                1 |              3 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                 |                2 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl/sBusValidD2                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1/wb_attach_inst/FSM_onehot_swr_state_reg[1][0]                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                1 |              3 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                |                1 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/E[0]               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl/sBusValidD2                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                1 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/E[0]             | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2/wb_attach_inst/FSM_onehot_swr_state_reg[1][0]                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                     |                1 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl/sBusValidD2                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                1 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4                                                                                                                                                                                                         |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl/sBusValidD2                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                     |                2 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl/sBusValidD2                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_1__4_n_0                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[0]_0[0]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                           | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                      | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                     |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl/sBusValidD2                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                2 |              3 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4                                                                                                                                                                                                    |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/ten_gig_eth_mac_inst/FSM_sequential_tx_state[2]_i_1__0_n_0                                                                                                                                                                                               | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4                                                                                                                                                                                                                |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4                                                                                                                                                                                                    |                1 |              3 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4                                                                                                                                                                                                                |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/E[0]                                                                                                                                                                                                                                      | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                1 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_n_0                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl/sBusValidD2                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                3 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4                                                                                                                                                                                                         |                1 |              3 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4                                                                                                                                                                                                         |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                 |                1 |              3 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/ten_gig_eth_mac_inst/FSM_sequential_tx_state[2]_i_1_n_0                                                                                                                                                                                                  | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                |                1 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_n_0                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                 |                1 |              3 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                       |                1 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_n_0                                           | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_1__7_n_0                                                                                                                                                                                 | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                2 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                2 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                 |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                2 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                3 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                 |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_1__1_n_0                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_1__5_n_0                                                                                                                                                                       | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                3 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                       |                2 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[4]_5[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                2 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                         |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                         |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                       |                1 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/E[0]               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                       |                1 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/E[0]             | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                2 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                          |                1 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                               |                1 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_n_0                                           | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4                                                                                                                                                                                                    |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                          |                1 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_n_0                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1_n_0                                                                                                                            | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                          |                1 |              3 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                |                1 |              3 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                 |                2 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_n_0                                           | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                       |                1 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              3 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                         |                1 |              3 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                         |                1 |              3 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                       |                1 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/E[0]               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                1 |              3 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                          |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                |                1 |              3 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4                                                                                                                                                                                                                |                1 |              3 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                          |                1 |              3 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                          |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_1__6_n_0                                                                                                                                                                                    | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                2 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_1__0_n_0                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                1 |              3 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[2]_i_1__2_n_0                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                2 |              3 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                               |                1 |              3 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                               |                2 |              3 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/E[0]             | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                2 |              3 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                       |                1 |              3 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[55]                                                                                                                                       |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/SEL_O[3]_i_1_n_0                                                                                                                                                                                                                           |                2 |              4 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[55]                                                                                                                                       |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/SEL_O[3]_i_1_n_0                                                                                                                                                                                                                           |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O[3]_i_1_n_0                                                                                                                                                                                                                           |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[3]_1[0]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                2 |              4 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[11][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[2]_0[0]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[41][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[49][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[59][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                2 |              4 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/sh_invalid_cnt                                                                                                                                                     | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/sh_invalid_cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[9][0]                                                                                                | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_ready_d_reg[0][0]                                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/delay_after_bitslip[3]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/sh_invalid_cnt                                                                                                                                                     | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/sh_invalid_cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[4]_3[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                               |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[33][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[4]_2[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              4 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/delay_after_bitslip[3]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                 |                2 |              4 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                 |                2 |              4 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                 |                2 |              4 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/delay_after_bitslip[3]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/sh_invalid_cnt                                                                                                                                                     | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/sh_invalid_cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[4]_3[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                2 |              4 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[4]_2[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[25][0]                                                                                               | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                   |                3 |              4 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                      |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                   |                2 |              4 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                      |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                |                3 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3]_0[0]                                                                                                                                                            | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                    | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_6[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[55]                                                                                                                                       |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                1 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                                  | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                2 |              4 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[1]_0[0]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              5 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_HI_BER_MONITOR/framing_error_cnt[4]_i_2_n_0                                                                                                                            | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/SR[0]                                                                                                                                                            |                1 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                        |                3 |              5 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ena_reg_n_0                                                                                                                                                      | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_sync_d1                                                                                                                          |                3 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[4]_4[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                4 |              5 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_READY_RD_SYNC/E[0]                                                                                                                      | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SR[0]                                                                                                                                        |                1 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[4]_4[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              5 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1_n_0                 |                1 |              5 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ena_reg_n_0                                                                                                                                                      | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_sync_d1                                                                                                                          |                3 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0_n_0              |                1 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                           | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                1 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_HI_BER_MONITOR/framing_error_cnt[4]_i_2_n_0                                                                                                                            | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/SR[0]                                                                                                                                                            |                1 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0                     |                1 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any      |                1 |              5 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1_n_0                 |                1 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/gtwiz_reset_all_in[0]                                                                                                                                                                             |                1 |              5 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1_n_0                 |                1 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_HI_BER_MONITOR/framing_error_cnt[4]_i_2_n_0                                                                                                                            | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/SR[0]                                                                                                                                                            |                1 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2          |                1 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ena_reg_n_0                                                                                                                                                      | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_sync_d1                                                                                                                          |                2 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/gtwiz_reset_all_in[0]                                                                                                                                                                             |                1 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2          |                1 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0                     |                2 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any      |                1 |              5 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0_n_0              |                1 |              5 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_READY_RD_SYNC/E[0]                                                                                                                      | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SR[0]                                                                                                                                        |                2 |              5 |
|  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                           | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int               |                1 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any      |                1 |              5 |
|  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                           | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int               |                1 |              5 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_READY_RD_SYNC/E[0]                                                                                                                      | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SR[0]                                                                                                                                        |                2 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0                     |                1 |              5 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0_n_0              |                1 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2          |                1 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/gtwiz_reset_all_in[0]                                                                                                                                                                             |                1 |              5 |
|  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                           | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int               |                1 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                    | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                1 |              5 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                5 |              6 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SR[0]                                                                                                                                        |                3 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | zcu111_inst/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                                                            |                1 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                2 |              6 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/FSM_sequential_tx_state[3]_i_1_n_0                                                                                                                                                                                                           | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                5 |              6 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/p_2_in                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                4 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                                        |                3 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                3 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                           |                3 |              6 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/sh_cnt[5]_i_2_n_0                                                                                                                                                  | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RESET_FLOP_WORD_ALIGNER/SR[0]                                                                                                                                                |                1 |              6 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/sh_cnt[5]_i_2_n_0                                                                                                                                                  | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RESET_FLOP_WORD_ALIGNER/SR[0]                                                                                                                                                |                2 |              6 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/p_2_in                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                4 |              6 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SR[0]                                                                                                                                        |                2 |              6 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/FSM_sequential_tx_state[3]_i_1__0_n_0                                                                                                                                                                                                        | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                3 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                2 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                1 |              6 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/sh_cnt[5]_i_2_n_0                                                                                                                                                  | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RESET_FLOP_WORD_ALIGNER/SR[0]                                                                                                                                                |                1 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                1 |              6 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/SR[0]                                                                                                                                        |                3 |              6 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/p_2_in                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                4 |              6 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/FSM_sequential_tx_state[3]_i_1__1_n_0                                                                                                                                                                                                        | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                3 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                1 |              6 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                1 |              6 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0                                                                                                                                                                                                               | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                2 |              7 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0_n_0                                                                                                                                                                                                            | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                2 |              7 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__1_n_0                                                                                                                                                                                                            | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                2 |              7 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[15]_1[0]                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                1 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[2]_1[3]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[2]_1[2]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[2]_1[1]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/current_address_reg[2]_1[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/current_address_reg[2]_1[1]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/current_address_reg[2]_1[2]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/current_address_reg[2]_1[3]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                1 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/ack_low_wait_reg_0[0]                                                                                                                                                                                                                        | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/ack_low_wait_reg_0[0]                                                                                                                                                                                                                        | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[2]_1[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[2]_0[3]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[2]_0[2]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[2]_0[1]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[2]_0[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[3]_0[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                6 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/SEL_O_reg[1]_0[5]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                6 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/SEL_O_reg[1]_0[4]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/SEL_O_reg[1]_0[3]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                6 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/SEL_O_reg[1]_0[2]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/SEL_O_reg[1]_0[1]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                5 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/SEL_O_reg[1]_0[0]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                7 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/current_address_reg[3]_1[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/opb_wait_reg_0[0]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/ack_low_wait_reg_0[0]                                                                                                                                                                                                                        | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/SEL_O_reg[1]_0[3]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[4]_1[1]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[4]_1[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[4]_0[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                8 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[3]_0[3]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                5 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[3]_2[1]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[1]_1[1]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                5 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[1]_1[2]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[1]_1[3]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                1 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                   |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[1]_1[4]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[1]_1[5]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                6 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                    |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[3]_0[0]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[3]_0[1]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[3]_0[2]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[3]_0[3]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[3]_2[0]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[4]_1[1]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                5 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[1]_1[0]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[4]_1[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                6 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[4]_0[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                6 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[3]_0[3]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[3]_2[2]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/SEL_O_reg[3]_2[3]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                1 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                           |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                   |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/current_address_reg[2]_0[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                    |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/current_address_reg[2]_0[1]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                5 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[3]_0[2]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/current_address_reg[3]_0[1]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_addr[7]_i_2__0_n_0                                                                                                                                                                                                                       | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_addr[7]_i_1__0_n_0                                                                                                                                                                                                                     |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/SEL_O_reg[1]_0[0]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter                                                                                                                                                    | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter[7]_i_1_n_0                                                                                                                                       |                2 |              8 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_addr[7]_i_2__1_n_0                                                                                                                                                                                                                       | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_addr[7]_i_1__1_n_0                                                                                                                                                                                                                     |                2 |              8 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter                                                                                                                                                    | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter[7]_i_1_n_0                                                                                                                                       |                2 |              8 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/mac_cpu_addr_reg[7]_i_1__1_n_0                                                                                                                                                                                                               | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                3 |              8 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_size[7]_i_2__1_n_0                                                                                                                                                                                                                       | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_size[7]_i_1__1_n_0                                                                                                                                                                                                                     |                1 |              8 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/app_rst                                                                                                                                                                                                                                                |                4 |              8 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/app_rst                                                                                                                                                                                                                                                |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/SEL_O_reg[1]_0[1]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/app_rst                                                                                                                                                                                                                                                |                4 |              8 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/mac_cpu_addr_reg[7]_i_1_n_0                                                                                                                                                                                                                  | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                2 |              8 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/mac_cpu_addr_reg[7]_i_1__0_n_0                                                                                                                                                                                                               | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                5 |              8 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_size[7]_i_2_n_0                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_size[7]_i_1_n_0                                                                                                                                                                                                                        |                1 |              8 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_addr[7]_i_2_n_0                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_addr[7]_i_1_n_0                                                                                                                                                                                                                        |                2 |              8 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_size[7]_i_2__0_n_0                                                                                                                                                                                                                       | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/cpu_size[7]_i_1__0_n_0                                                                                                                                                                                                                     |                1 |              8 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter                                                                                                                                                    | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/bitslip_counter[7]_i_1_n_0                                                                                                                                       |                2 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[3]_0[2]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                5 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[3]_0[1]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                5 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[3]_0[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[2]_1[3]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[2]_1[2]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                5 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[2]_1[1]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                5 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[2]_1[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                6 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[2]_0[3]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[2]_0[2]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                5 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[2]_0[1]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[2]_0[0]                                                                                                                                                                                                                  | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                3 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/current_address_reg[15]_1[0]                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                1 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/SEL_O_reg[1]_0[5]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/SEL_O_reg[1]_0[4]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              8 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/SEL_O_reg[1]_0[2]                                                                                                                                                                                                                            | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                6 |              8 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                  |                2 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                4 |              9 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                  |                1 |              9 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                         |                2 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                3 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                3 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                3 |              9 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                2 |              9 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                         |                2 |              9 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                2 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/E[0]                                                                                                                                                                                                                                         | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                2 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                        |                3 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                        |                1 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/E[0]                                                                                                                                                                                                                                         | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                4 |              9 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_sync_d1                                                                                                                          |                4 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/mac_pending_reg_0[0]                                                                                                                                                                                                                         | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |                6 |              9 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_sync_d1                                                                                                                          |                3 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                        |                1 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                        |                2 |              9 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                  |                2 |              9 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                  |                1 |              9 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                  |                2 |              9 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                       |                3 |              9 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                2 |              9 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_sync_d1                                                                                                                          |                3 |              9 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                       |                2 |              9 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                  |                2 |              9 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                       |                1 |              9 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                         |                1 |              9 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                1 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                1 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                3 |             10 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                 | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                3 |             10 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                         |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                3 |             10 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg_n_0_[4]                                                                                                                                                                                                              | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                3 |             10 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                  | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                  | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                3 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             10 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                           |                2 |             10 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                           |                3 |             10 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                           |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                1 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |                1 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                4 |             10 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |                3 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             10 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                         |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                      |                2 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                7 |             10 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |                3 |             10 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |                1 |             10 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                      |                2 |             10 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                 | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                3 |             10 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |                2 |             10 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                  | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                2 |             10 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                         |                2 |             10 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg_n_0_[4]                                                                                                                                                                                                              | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                3 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                             | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                 |                3 |             10 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                      |                2 |             10 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |                3 |             10 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                 | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                3 |             10 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                4 |             11 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                4 |             11 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                3 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                6 |             12 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/app_rst                                                                                                                                                                                                                                                |                6 |             12 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/app_rst                                                                                                                                                                                                                                                |                6 |             12 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/app_rst                                                                                                                                                                                                                                                |                6 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                8 |             12 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                      | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                2 |             12 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                        | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                 |                2 |             12 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                        | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                 |                3 |             12 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                      | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                2 |             12 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                      | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                2 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                8 |             12 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                3 |             12 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                5 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                        |                8 |             12 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                        | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                 |                3 |             12 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                        | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                 |                2 |             12 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                        | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                 |                2 |             12 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                4 |             12 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                      | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                2 |             12 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                3 |             12 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                        | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                 |                4 |             12 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                1 |             12 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                      | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                3 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                1 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                3 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                3 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                4 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                4 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                2 |             12 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                      | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                2 |             12 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                2 |             12 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                5 |             13 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                2 |             14 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r                                                                                                                                                                                                                              | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                5 |             14 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_infr_inst/sys_rst                                                                                                                                                                                                                                                               |                3 |             15 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                5 |             15 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                5 |             15 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                        |                1 |             16 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg_n_0_[4]                                                                                                                                                                                                              | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                5 |             16 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/E[0]                                                                                                                                                                                                                                         | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/data_count[15]_i_1_n_0                                                                                                                                                                                                                     |                3 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                5 |             16 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/E[0]                                                                                                                                                                                                                                         | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/data_count[15]_i_1__0_n_0                                                                                                                                                                                                                  |                3 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                        | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                6 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_rx_source_port/sBusValidD2                                                                                                                                                                                                                                    | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                5 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                       | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                7 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                4 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in                                                                                |                                                                                                                                                                                                                                                                                        |                8 |             16 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_size[15]_i_2_n_0                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_size[15]_i_1_n_0                                                                                                                                                                                                                        |                9 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                6 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/write_data[63]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                        |                7 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                        |                1 |             16 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_size[15]_i_2__1_n_0                                                                                                                                                                                                                       | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_size[15]_i_1__1_n_0                                                                                                                                                                                                                     |                8 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2/wb_attach_inst/write_data[63]_i_1__0_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |               10 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1/wb_attach_inst/write_data[63]_i_1__1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_size[15]_i_2__0_n_0                                                                                                                                                                                                                       | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_size[15]_i_1__0_n_0                                                                                                                                                                                                                     |                6 |             16 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_dest_port/sBusValidD2                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                4 |             16 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                                                                                                  |                                                                                                                                                                                                                                                                                        |                6 |             17 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                6 |             17 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                6 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                6 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                8 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                8 |             18 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                5 |             18 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                6 |             18 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                3 |             18 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                3 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                8 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                              | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                5 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                5 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                7 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                5 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                5 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                5 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                4 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                4 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                             | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |                8 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in                                                                                |                                                                                                                                                                                                                                                                                        |                6 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[18]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                7 |             18 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                4 |             18 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                5 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status/sBusValidD2                                                                                                                                                                                                                             | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                6 |             18 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status/sBusValidD2                                                                                                                                                                                                                                | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                6 |             19 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status/sBusValidD2                                                                                                                                                                                                                                | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                9 |             19 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status/sBusValidD2                                                                                                                                                                                                                                | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                7 |             19 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status/sBusValidD2                                                                                                                                                                                                                                | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                8 |             19 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_2[0]                                                                                                                  |                                                                                                                                                                                                                                                                                        |                7 |             19 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                7 |             19 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBusValidD2                                                                                                                                                                                                                                | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                7 |             19 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status/sBusValidD2                                                                                                                                                                                                                                | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                7 |             19 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/E[0]                                                                                                                                                               | tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4                                                                                                                                                                                                         |                4 |             20 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                         |                5 |             20 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/E[0]                                                                                                                                                               | tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4                                                                                                                                                                                                         |                3 |             20 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                      | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                           |                3 |             20 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                         |                3 |             20 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                         |                4 |             20 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                      | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                           |                3 |             20 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/E[0]                                                                                                                                                               | tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4                                                                                                                                                                                                         |                4 |             20 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                      | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                           |                4 |             20 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/burst_count[7]_i_1_n_0                                                                                                                                                                                                                       | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                7 |             23 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |               11 |             24 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                7 |             24 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite/burst_count[7]_i_1__0_n_0                                                                                                                                                                                                                    | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               11 |             24 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite/zcu111_tengbe_tx_rx_direct_gbe2wb_rst                                                                                                                                                                                                      |               20 |             24 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                9 |             24 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite/burst_count[7]_i_1__1_n_0                                                                                                                                                                                                                    | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                8 |             24 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |                8 |             24 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                        |                3 |             25 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                        |               12 |             25 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                        |               10 |             25 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                    | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                4 |             26 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                    | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                4 |             26 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_stretch_reg[25]                                                                                                                                                                                                                           | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                5 |             26 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_stretch_reg[25]                                                                                                                                                                                                                           | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                3 |             26 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tx_stretch[25]_i_1__1_n_0                                                                                                                                                                                                                                | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                3 |             26 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/down_stretch[25]_i_1__1_n_0                                                                                                                                                                                                                              | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                4 |             26 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tx_stretch[25]_i_1__0_n_0                                                                                                                                                                                                                                | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                3 |             26 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/down_stretch[25]_i_1__0_n_0                                                                                                                                                                                                                              | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                3 |             26 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_stretch_reg[25]                                                                                                                                                                                                                           | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                4 |             26 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                    | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                4 |             26 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/down_stretch[25]_i_1_n_0                                                                                                                                                                                                                                 | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                4 |             26 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tx_stretch[25]_i_1_n_0                                                                                                                                                                                                                                   | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                5 |             26 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                2 |             27 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                4 |             27 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                2 |             27 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                5 |             27 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                3 |             27 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int[addr]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                4 |             27 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                                        |                6 |             28 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                        |                3 |             28 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/master_watchdog_00                                                                                                                                                                                                                |                4 |             29 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                        |                3 |             29 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                        |                9 |             29 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/master_watchdog_00                                                                                                                                                                                                                |                4 |             29 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/master_watchdog_00                                                                                                                                                                                                                |                4 |             29 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                             | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                      |                5 |             30 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                               | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                5 |             30 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                               | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                6 |             30 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                               | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |                5 |             30 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                             | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                      |                5 |             30 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                             | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                      |                5 |             30 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/i[35]                                                                                                                                                                                                                                        | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/i[35]                                                                                                                                                                                                                                        | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txctr_and/latency_pipe_5_26_reg[0]_2                                                                                                                                                                              | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxctr_del1/op_mem_20_24_reg[0]_0                                                                                                                                                                                |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[64]                                                                                                                                        | zcu111_tengbe_tx_rx_direct_rst/zcu111_tengbe_tx_rx_direct_rst_user_data_out[0]                                                                                                                                                                                                         |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[66]                                                                                                                                        | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxctr_and/latency_pipe_5_26_reg[0]_0                                                                                                                                                                              | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxctr_del1/op_mem_20_24_reg[0]_0                                                                                                                                                                                |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[64]                                                                                                                                        | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[65]                                                                                                                                        | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txctr_and/latency_pipe_5_26_reg[0]_1                                                                                                                                                                              | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxctr_del1/op_mem_20_24_reg[0]_0                                                                                                                                                                                |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/pkt_sim/relational/sBus_reg[30]                                                                                                                                                                                        | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/pkt_sim/counter1/reg_array[0].fde_used.u2                                                                                                                                                                            |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/pkt_sim/mux2/pipe_16_22_reg[0]_0[0]                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_rst/zcu111_tengbe_tx_rx_direct_rst_user_data_out[0]                                                                                                                                                                                                         |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[65]                                                                                                                                        | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[64]                                                                                                                                        | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/bbstub_prog_full[0]                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr/sBusValidD2                                                                                                                                                                                                                                     | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               14 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[64]                                                                                                                                        | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[66]                                                                                                                                        | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len/sBusValidD2                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                8 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxctr_and/latency_pipe_5_26_reg[0]_0                                                                                                                                                                              | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxctr_del1/op_mem_20_24_reg[0]_0                                                                                                                                                                                |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[65]                                                                                                                                        | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_dest_ip/sBusValidD2                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                8 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/bbstub_prog_full[1]                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/pkt_sim/relational1/SINIT                                                                                                                                                                                            |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_pkt_sim_period/sBusValidD2                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                        |                9 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/bbstub_prog_full[0]                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/bbstub_prog_full[1]                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/bbstub_prog_full[1]                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[66]                                                                                                                                        | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |                7 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/bbstub_prog_full[0]                                                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |                9 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe2/rxctr_and/latency_pipe_5_26_reg[0]_0                                                                                                                                                                              | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxctr_del1/op_mem_20_24_reg[0]_0                                                                                                                                                                                |                4 |             32 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/i[35]                                                                                                                                                                                                                                        | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                4 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr/sBusValidD2                                                                                                                                                                                                                                     | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               12 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][6]_1[0]                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               18 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_rxofctr/sBusValidD2                                                                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               10 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr/sBusValidD2                                                                                                                                                                                                                                     | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               14 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_rx_source_ip/sBusValidD2                                                                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                9 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_rxctr/sBusValidD2                                                                                                                                                                                                                                        | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               13 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_txvldctr/sBusValidD2                                                                                                                                                                                                                                     | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               13 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_txofctr/sBusValidD2                                                                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               11 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_txfullctr/sBusValidD2                                                                                                                                                                                                                                    | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               13 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_txctr/sBusValidD2                                                                                                                                                                                                                                        | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               11 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr/sBusValidD2                                                                                                                                                                                                                                     | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                6 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr/sBusValidD2                                                                                                                                                                                                                                     | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                5 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_rxofctr/sBusValidD2                                                                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               15 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr/sBusValidD2                                                                                                                                                                                                                                     | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               10 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2_rxctr/sBusValidD2                                                                                                                                                                                                                                        | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               10 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2/wb_attach_inst/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |               21 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_txofctr/sBusValidD2                                                                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               10 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_txfullctr/sBusValidD2                                                                                                                                                                                                                                    | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               11 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr/sBusValidD2                                                                                                                                                                                                                                     | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                5 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_rxofctr/sBusValidD2                                                                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               18 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_rxctr/sBusValidD2                                                                                                                                                                                                                                        | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                8 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr/sBusValidD2                                                                                                                                                                                                                                     | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               11 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt/sBusValidD2                                                                                                                                                                                                                                 | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               12 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_txvldctr/sBusValidD2                                                                                                                                                                                                                                     | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               13 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_txofctr/sBusValidD2                                                                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               12 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_txfullctr/sBusValidD2                                                                                                                                                                                                                                    | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               11 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_txctr/sBusValidD2                                                                                                                                                                                                                                        | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               12 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt/sBusValidD2                                                                                                                                                                                                                                       | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |                6 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr/sBusValidD2                                                                                                                                                                                                                                     | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               11 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/E[0]                                                                                                                                                                                                             | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               11 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                 |               18 |             32 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/FSM_onehot_rx_state_reg_n_0_[3]                                                                                                                                                                                                              | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                7 |             32 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg_n_0_[3]                                                                                                                                                                                                              | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                7 |             32 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg_n_0_[3]                                                                                                                                                                                                              | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |                4 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/E[0]                                                                                                                                                                                                                | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               15 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][2]_0[0]                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               19 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][2]_1[0]                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               17 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][6]_0[0]                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               26 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                 |               21 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                 |               20 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                 |               22 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][4]_0[0]                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               16 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][4]_1[0]                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               15 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][4]_2[0]                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               14 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][5]_0[0]                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               18 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                        |               14 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][5]_1[0]                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               11 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][5]_2[0]                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               15 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][3]_0[0]                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               20 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1/wb_attach_inst/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |               15 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][5]_3[0]                                                                                                                                                                                      | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               15 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/opb_ack_reg_1[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               18 |             32 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                5 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe2_txs_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__4_n_0                                                                                                                                                                       | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                9 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe2_rxs_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__3_n_0                                                                                                                                                                       | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               10 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__7_n_0                                                                                                                                                                              | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               12 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1_n_0                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               10 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__1_n_0                                                                                                                                                                       | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                8 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__2_n_0                                                                                                                                                                       | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                8 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__0_n_0                                                                                                                                                                       | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                7 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__6_n_0                                                                                                                                                                                 | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               17 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                7 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso[rdata][31]_i_1__5_n_0                                                                                                                                                                    | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |               11 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                5 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                8 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                8 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_protocol_convert_2/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                8 |             33 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |               15 |             38 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |                9 |             40 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |                6 |             40 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |               25 |             46 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                        |                3 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                        |                3 |             48 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                3 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/write_data[47]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                        |               15 |             48 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                3 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |               14 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                        |                3 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe1/wb_attach_inst/write_data[47]_i_1__0_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |               19 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_tengbe_tx_rx_direct_gbe2/wb_attach_inst/write_data[47]_i_1__1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |               16 |             48 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |               12 |             48 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                        |               21 |             54 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |               16 |             54 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                              |               13 |             54 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                        |               24 |             54 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |               13 |             56 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_2bit_retiming_sync_serdes_data_valid0_0/rx_serdes_datavalid0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                8 |             58 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_2bit_retiming_sync_serdes_data_valid0_0/rx_serdes_datavalid0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                9 |             58 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/encod2scrambler_ena                                                                                                                                              | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_CORE_RESET_SYNC/tx_serdes_sreset                                                                                                                                                       |                9 |             58 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_2bit_retiming_sync_serdes_data_valid0_0/rx_serdes_datavalid0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |               10 |             58 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/encod2scrambler_ena                                                                                                                                              | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_CORE_RESET_SYNC/tx_serdes_sreset                                                                                                                                                       |               11 |             58 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/encod2scrambler_ena                                                                                                                                              | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_CORE_RESET_SYNC/tx_serdes_sreset                                                                                                                                                       |               10 |             58 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__9_0                                                                                                                            |               30 |             60 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__9_0                                                                                                                            |               31 |             60 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out_reg_rep__9_0                                                                                                                            |               32 |             60 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                     | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                         |                5 |             64 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |               15 |             64 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                       | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |               10 |             64 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                     | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                         |               12 |             64 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                       | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |               19 |             64 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                       | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |               14 |             64 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                       | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |               10 |             64 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                       | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |               10 |             64 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                       | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |               15 |             64 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |               10 |             64 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                     | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                         |               10 |             64 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                       | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |               10 |             64 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                4 |             64 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/pkt_sim/delay1/CE                                                                                                                                                                                                      | zcu111_tengbe_tx_rx_direct_pkt_sim_enable/zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out[0]                                                                                                                                                                                   |                8 |             64 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/pkt_sim/mux1/pipe_16_22_reg[0]_0                                                                                                                                                                                       | zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[1]_0                                                                                                                                                                             |                8 |             64 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               40 |             64 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                       | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |               10 |             64 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                       | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |               10 |             64 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                       | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |               19 |             64 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                       | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |               11 |             64 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |               11 |             64 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                       | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                        |               10 |             64 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               41 |             64 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               33 |             64 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/encod2scrambler_ena                                                                                                                                              |                                                                                                                                                                                                                                                                                        |               20 |             65 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/encod2scrambler_ena                                                                                                                                              |                                                                                                                                                                                                                                                                                        |               15 |             65 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/encod2scrambler_ena                                                                                                                                              |                                                                                                                                                                                                                                                                                        |               12 |             65 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                       | zcu111_tengbe_tx_rx_direct_gbe2/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                           |               29 |             67 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                       | zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                           |               47 |             67 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                       | zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                           |               46 |             67 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[7]_i_1_n_0                                                                                                                                              |               50 |             72 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |               12 |             72 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[7]_i_1_n_0                                                                                                                                              |               49 |             72 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena                                                                                                                                                               | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[7]_i_1_n_0                                                                                                                                              |               54 |             72 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_fifo[63]_i_1_n_0                                                                                                                                            | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__36_0[0]                                                                                                             |               18 |             72 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_fifo[63]_i_1_n_0                                                                                                                                            | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__36_0[0]                                                                                                             |               16 |             72 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |               12 |             72 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_fifo[63]_i_1_n_0                                                                                                                                            | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__36_0[0]                                                                                                             |               18 |             72 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                    |               16 |             72 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__179_0[0]                                                                                                             |               48 |             74 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__179_0[0]                                                                                                             |               41 |             74 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__179_0[0]                                                                                                             |               39 |             74 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |               24 |             76 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | zcu111_inst/zynq_ultra_ps_e_0/U0/pl_resetn0                                                                                                                                                                                                                                            |               24 |             76 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                5 |             80 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                                        |               10 |             80 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                                        |               10 |             80 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                                        |               10 |             80 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                                        |               10 |             80 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                5 |             80 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    | zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                5 |             80 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                                        |               10 |             80 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_tengbe_tx_rx_direct_gbe2/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                                        |               10 |             80 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                    |               35 |             87 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |               28 |             91 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |               34 |             91 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                        |               30 |             91 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ena_reg_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                6 |             96 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ena_reg_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                6 |             96 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ena_reg_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                6 |             96 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                                                                                                  |                                                                                                                                                                                                                                                                                        |               46 |            147 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 | zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               45 |            147 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               36 |            177 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               35 |            177 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          | zcu111_infr_inst/user_mmcm_lock                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               38 |            177 |
|  zcu111_infr_inst/dclk                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               56 |            222 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               99 |            242 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/enaout                                                                                                                                                            | tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__36_0[0]                                                                                                             |               44 |            288 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/enaout                                                                                                                                                            | tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__36_0[0]                                                                                                             |               45 |            288 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/enaout                                                                                                                                                            | tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__36_0[0]                                                                                                             |               47 |            288 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |              133 |            428 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |              125 |            428 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk_out_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |              129 |            428 |
|  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |              299 |            951 |
|  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |              296 |            951 |
|  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/tx_mii_clk_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |              289 |            951 |
|  zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          | zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |              297 |           1163 |
|  zcu111_infr_inst/O[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |              919 |           6656 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


