// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_round_float32_to_bf16_ieee (
        ap_ready,
        x_in,
        ap_return,
        ap_rst
);


output   ap_ready;
input  [31:0] x_in;
output  [15:0] ap_return;
input   ap_rst;

wire   [31:0] fbits_fu_44_p1;
wire   [7:0] tmp_fu_52_p4;
wire   [30:0] exp_fu_62_p3;
wire   [22:0] mant_fu_48_p1;
wire   [8:0] tmp_1_fu_100_p4;
wire   [5:0] tmp_2_fu_110_p4;
wire   [0:0] icmp_ln29_fu_76_p2;
wire   [15:0] or_ln_fu_120_p4;
wire   [15:0] trunc_ln_fu_90_p4;
wire   [0:0] tmp_3_fu_82_p3;
wire   [31:0] select_ln34_fu_138_p3;
wire   [31:0] fbits_1_fu_146_p2;
wire   [0:0] icmp_ln27_fu_70_p2;
wire   [15:0] select_ln30_fu_130_p3;
wire   [15:0] trunc_ln1_fu_152_p4;
wire    ap_ce_reg;

assign ap_ready = 1'b1;

assign exp_fu_62_p3 = {{tmp_fu_52_p4}, {23'd0}};

assign fbits_1_fu_146_p2 = (select_ln34_fu_138_p3 + fbits_fu_44_p1);

assign fbits_fu_44_p1 = x_in;

assign icmp_ln29_fu_76_p2 = ((mant_fu_48_p1 != 23'd0) ? 1'b1 : 1'b0);

assign mant_fu_48_p1 = fbits_fu_44_p1[22:0];

assign or_ln_fu_120_p4 = {{{tmp_1_fu_100_p4}, {1'd1}}, {tmp_2_fu_110_p4}};

assign select_ln30_fu_130_p3 = ((icmp_ln29_fu_76_p2[0:0] == 1'b1) ? or_ln_fu_120_p4 : trunc_ln_fu_90_p4);

assign select_ln34_fu_138_p3 = ((tmp_3_fu_82_p3[0:0] == 1'b1) ? 32'd32768 : 32'd32767);

assign tmp_1_fu_100_p4 = {{fbits_fu_44_p1[31:23]}};

assign tmp_2_fu_110_p4 = {{fbits_fu_44_p1[21:16]}};

assign tmp_3_fu_82_p3 = fbits_fu_44_p1[32'd16];

assign tmp_fu_52_p4 = {{fbits_fu_44_p1[30:23]}};

assign trunc_ln1_fu_152_p4 = {{fbits_1_fu_146_p2[31:16]}};

assign trunc_ln_fu_90_p4 = {{fbits_fu_44_p1[31:16]}};

assign ap_return = ((icmp_ln27_fu_70_p2[0:0] == 1'b1) ? select_ln30_fu_130_p3 : trunc_ln1_fu_152_p4);

assign icmp_ln27_fu_70_p2 = ((exp_fu_62_p3 == 31'd2139095040) ? 1'b1 : 1'b0);

endmodule //activation_accelerator_round_float32_to_bf16_ieee
