<stg><name>axil_conv2D_Pipeline_loop_i_loop_j</name>


<trans_list>

<trans id="236" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvar_flatten2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvars_iv353 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv353"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvars_iv4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %image_1d_idx6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="image_1d_idx6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %j7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j7"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %i_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %add_ln2510 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln2510"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %add_ln25_111 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln25_111"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
newFuncRoot:9 %tmp = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %conv3_i_i97_2_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_2_2

]]></Node>
<StgValue><ssdm name="conv3_i_i97_2_2_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %conv3_i_i97_2_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_2_1

]]></Node>
<StgValue><ssdm name="conv3_i_i97_2_1_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:12 %conv3_i_i97_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_2

]]></Node>
<StgValue><ssdm name="conv3_i_i97_2_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %conv3_i_i97_1_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_1_2

]]></Node>
<StgValue><ssdm name="conv3_i_i97_1_2_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %conv3_i_i97_1_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_1_1

]]></Node>
<StgValue><ssdm name="conv3_i_i97_1_1_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %conv3_i_i97_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_1

]]></Node>
<StgValue><ssdm name="conv3_i_i97_1_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:16 %conv3_i_i97_214_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_214

]]></Node>
<StgValue><ssdm name="conv3_i_i97_214_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %conv3_i_i97_15_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_15

]]></Node>
<StgValue><ssdm name="conv3_i_i97_15_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:18 %conv3_i_i97_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97

]]></Node>
<StgValue><ssdm name="conv3_i_i97_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:19 %conv3_i_i97_2_2_cast = sext i8 %conv3_i_i97_2_2_read

]]></Node>
<StgValue><ssdm name="conv3_i_i97_2_2_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:20 %conv3_i_i97_2_1_cast = sext i8 %conv3_i_i97_2_1_read

]]></Node>
<StgValue><ssdm name="conv3_i_i97_2_1_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:21 %conv3_i_i97_2_cast = sext i8 %conv3_i_i97_2_read

]]></Node>
<StgValue><ssdm name="conv3_i_i97_2_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:22 %conv3_i_i97_1_2_cast = sext i8 %conv3_i_i97_1_2_read

]]></Node>
<StgValue><ssdm name="conv3_i_i97_1_2_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:23 %conv3_i_i97_1_1_cast = sext i8 %conv3_i_i97_1_1_read

]]></Node>
<StgValue><ssdm name="conv3_i_i97_1_1_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:24 %conv3_i_i97_1_cast = sext i8 %conv3_i_i97_1_read

]]></Node>
<StgValue><ssdm name="conv3_i_i97_1_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:25 %conv3_i_i97_214_cast = sext i8 %conv3_i_i97_214_read

]]></Node>
<StgValue><ssdm name="conv3_i_i97_214_cast"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:26 %conv3_i_i97_15_cast = sext i8 %conv3_i_i97_15_read

]]></Node>
<StgValue><ssdm name="conv3_i_i97_15_cast"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:27 %conv3_i_i97_cast = sext i8 %conv3_i_i97_read

]]></Node>
<StgValue><ssdm name="conv3_i_i97_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %image_out, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %image_in, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i13 174, i13 %add_ln25_111

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i13 88, i13 %add_ln2510

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i7 1, i7 %i_19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i7 0, i7 %j7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i13 0, i13 %image_1d_idx6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i7 0, i7 %i5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i13 0, i13 %indvars_iv4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i13 86, i13 %indvars_iv353

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i13 0, i13 %indvar_flatten2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:41 %br_ln0 = br void %for.inc44

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc44:0 %icmp_ln278 = phi i1 0, void %newFuncRoot, i1 %icmp_ln27, void %for.inc44

]]></Node>
<StgValue><ssdm name="icmp_ln278"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc44:3 %indvars_iv4_load = load i13 %indvars_iv4

]]></Node>
<StgValue><ssdm name="indvars_iv4_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc44:5 %image_1d_idx6_load = load i13 %image_1d_idx6

]]></Node>
<StgValue><ssdm name="image_1d_idx6_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc44:8 %add_ln2510_load = load i13 %add_ln2510

]]></Node>
<StgValue><ssdm name="add_ln2510_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc44:12 %select_ln25 = select i1 %icmp_ln278, i13 %add_ln2510_load, i13 %image_1d_idx6_load

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc44:15 %select_ln25_3 = select i1 %icmp_ln278, i13 %add_ln2510_load, i13 %indvars_iv4_load

]]></Node>
<StgValue><ssdm name="select_ln25_3"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:75 %image_1d_idx_6 = add i13 %select_ln25, i13 178

]]></Node>
<StgValue><ssdm name="image_1d_idx_6"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="13">
<![CDATA[
for.inc44:76 %zext_ln37_7 = zext i13 %image_1d_idx_6

]]></Node>
<StgValue><ssdm name="zext_ln37_7"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:77 %image_in_addr_8 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="image_in_addr_8"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:78 %image_in_load_8 = load i13 %image_in_addr_8

]]></Node>
<StgValue><ssdm name="image_in_load_8"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:122 %store_ln25 = store i13 %select_ln25_3, i13 %indvars_iv4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc44:4 %i5_load = load i7 %i5

]]></Node>
<StgValue><ssdm name="i5_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc44:7 %i_19_load = load i7 %i_19

]]></Node>
<StgValue><ssdm name="i_19_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc44:16 %i_2 = select i1 %icmp_ln278, i7 %i_19_load, i7 %i5_load

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="7">
<![CDATA[
for.inc44:17 %zext_ln27 = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:18 %mul_ln27 = mul i13 %zext_ln27, i13 86

]]></Node>
<StgValue><ssdm name="mul_ln27"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="13">
<![CDATA[
for.inc44:19 %zext_ln27_1 = zext i13 %select_ln25

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:21 %image_in_addr = getelementptr i8 %image_in, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="image_in_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:22 %image_in_load = load i13 %image_in_addr

]]></Node>
<StgValue><ssdm name="image_in_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:78 %image_in_load_8 = load i13 %image_in_addr_8

]]></Node>
<StgValue><ssdm name="image_in_load_8"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44:112 %i = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:118 %store_ln25 = store i7 %i, i7 %i_19

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:121 %store_ln25 = store i7 %i_2, i7 %i5

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="83" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:18 %mul_ln27 = mul i13 %zext_ln27, i13 86

]]></Node>
<StgValue><ssdm name="mul_ln27"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:22 %image_in_load = load i13 %image_in_addr

]]></Node>
<StgValue><ssdm name="image_in_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:26 %image_1d_idx_7 = add i13 %select_ln25, i13 1

]]></Node>
<StgValue><ssdm name="image_1d_idx_7"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="13">
<![CDATA[
for.inc44:27 %zext_ln37 = zext i13 %image_1d_idx_7

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:28 %image_in_addr_1 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="image_in_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:29 %image_in_load_1 = load i13 %image_in_addr_1

]]></Node>
<StgValue><ssdm name="image_in_load_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:79 %zext_ln40_8 = zext i8 %image_in_load_8

]]></Node>
<StgValue><ssdm name="zext_ln40_8"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:80 %mul_ln40_8 = mul i16 %zext_ln40_8, i16 %conv3_i_i97_2_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_8"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:120 %store_ln39 = store i13 %image_1d_idx_7, i13 %image_1d_idx6

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc44:6 %j7_load = load i7 %j7

]]></Node>
<StgValue><ssdm name="j7_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc44:13 %select_ln25_1 = select i1 %icmp_ln278, i7 0, i7 %j7_load

]]></Node>
<StgValue><ssdm name="select_ln25_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:18 %mul_ln27 = mul i13 %zext_ln27, i13 86

]]></Node>
<StgValue><ssdm name="mul_ln27"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:29 %image_in_load_1 = load i13 %image_in_addr_1

]]></Node>
<StgValue><ssdm name="image_in_load_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:33 %image_1d_idx = add i13 %select_ln25, i13 2

]]></Node>
<StgValue><ssdm name="image_1d_idx"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="13">
<![CDATA[
for.inc44:34 %zext_ln37_1 = zext i13 %image_1d_idx

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:35 %image_in_addr_2 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="image_in_addr_2"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:36 %image_in_load_2 = load i13 %image_in_addr_2

]]></Node>
<StgValue><ssdm name="image_in_load_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:80 %mul_ln40_8 = mul i16 %zext_ln40_8, i16 %conv3_i_i97_2_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_8"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="7">
<![CDATA[
for.inc44:104 %zext_ln52 = zext i7 %select_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:105 %add_ln52 = add i13 %mul_ln27, i13 %zext_ln52

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44:109 %j = add i7 %select_ln25_1, i7 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:113 %add_ln25 = add i13 %select_ln25_3, i13 88

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:117 %store_ln25 = store i13 %add_ln25, i13 %add_ln2510

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:119 %store_ln27 = store i7 %j, i7 %j7

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:30 %zext_ln40_1 = zext i8 %image_in_load_1

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:31 %mul_ln40_1 = mul i16 %zext_ln40_1, i16 %conv3_i_i97_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="17" op_0_bw="16">
<![CDATA[
for.inc44:32 %sext_ln39_1 = sext i16 %mul_ln40_1

]]></Node>
<StgValue><ssdm name="sext_ln39_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:36 %image_in_load_2 = load i13 %image_in_addr_2

]]></Node>
<StgValue><ssdm name="image_in_load_2"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:37 %zext_ln40_2 = zext i8 %image_in_load_2

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:38 %mul_ln40_2 = mul i16 %zext_ln40_2, i16 %conv3_i_i97_214_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_2"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:47 %image_1d_idx_2 = add i13 %select_ln25, i13 89

]]></Node>
<StgValue><ssdm name="image_1d_idx_2"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="13">
<![CDATA[
for.inc44:48 %zext_ln37_3 = zext i13 %image_1d_idx_2

]]></Node>
<StgValue><ssdm name="zext_ln37_3"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:49 %image_in_addr_4 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="image_in_addr_4"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:50 %image_in_load_4 = load i13 %image_in_addr_4

]]></Node>
<StgValue><ssdm name="image_in_load_4"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:80 %mul_ln40_8 = mul i16 %zext_ln40_8, i16 %conv3_i_i97_2_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_8"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="17" op_0_bw="16">
<![CDATA[
for.inc44:81 %sext_ln40_1 = sext i16 %mul_ln40_8

]]></Node>
<StgValue><ssdm name="sext_ln40_1"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc44:90 %add_ln40_5 = add i17 %sext_ln39_1, i17 %sext_ln40_1

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:105 %add_ln52 = add i13 %mul_ln27, i13 %zext_ln52

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:23 %zext_ln40 = zext i8 %image_in_load

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:24 %mul_ln40 = mul i16 %zext_ln40, i16 %conv3_i_i97_cast

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:38 %mul_ln40_2 = mul i16 %zext_ln40_2, i16 %conv3_i_i97_214_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_2"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:40 %image_1d_idx_1 = add i13 %select_ln25, i13 88

]]></Node>
<StgValue><ssdm name="image_1d_idx_1"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="13">
<![CDATA[
for.inc44:41 %zext_ln37_2 = zext i13 %image_1d_idx_1

]]></Node>
<StgValue><ssdm name="zext_ln37_2"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:42 %image_in_addr_3 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="image_in_addr_3"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:43 %image_in_load_3 = load i13 %image_in_addr_3

]]></Node>
<StgValue><ssdm name="image_in_load_3"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:50 %image_in_load_4 = load i13 %image_in_addr_4

]]></Node>
<StgValue><ssdm name="image_in_load_4"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc44:90 %add_ln40_5 = add i17 %sext_ln39_1, i17 %sext_ln40_1

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="130" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:24 %mul_ln40 = mul i16 %zext_ln40, i16 %conv3_i_i97_cast

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:38 %mul_ln40_2 = mul i16 %zext_ln40_2, i16 %conv3_i_i97_214_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_2"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="16">
<![CDATA[
for.inc44:39 %sext_ln32 = sext i16 %mul_ln40_2

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:43 %image_in_load_3 = load i13 %image_in_addr_3

]]></Node>
<StgValue><ssdm name="image_in_load_3"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:51 %zext_ln40_4 = zext i8 %image_in_load_4

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:52 %mul_ln40_4 = mul i16 %zext_ln40_4, i16 %conv3_i_i97_1_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_4"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:54 %image_1d_idx_3 = add i13 %select_ln25, i13 90

]]></Node>
<StgValue><ssdm name="image_1d_idx_3"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="13">
<![CDATA[
for.inc44:55 %zext_ln37_4 = zext i13 %image_1d_idx_3

]]></Node>
<StgValue><ssdm name="zext_ln37_4"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:56 %image_in_addr_5 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="image_in_addr_5"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:57 %image_in_load_5 = load i13 %image_in_addr_5

]]></Node>
<StgValue><ssdm name="image_in_load_5"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="18" op_0_bw="17">
<![CDATA[
for.inc44:91 %sext_ln40_5 = sext i17 %add_ln40_5

]]></Node>
<StgValue><ssdm name="sext_ln40_5"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc44:92 %add_ln40_6 = add i18 %sext_ln40_5, i18 %sext_ln32

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="142" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:24 %mul_ln40 = mul i16 %zext_ln40, i16 %conv3_i_i97_cast

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="16">
<![CDATA[
for.inc44:25 %sext_ln39 = sext i16 %mul_ln40

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:44 %zext_ln40_3 = zext i8 %image_in_load_3

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:45 %mul_ln40_3 = mul i16 %zext_ln40_3, i16 %conv3_i_i97_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_3"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="16">
<![CDATA[
for.inc44:46 %sext_ln39_2 = sext i16 %mul_ln40_3

]]></Node>
<StgValue><ssdm name="sext_ln39_2"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:52 %mul_ln40_4 = mul i16 %zext_ln40_4, i16 %conv3_i_i97_1_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_4"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:57 %image_in_load_5 = load i13 %image_in_addr_5

]]></Node>
<StgValue><ssdm name="image_in_load_5"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:61 %image_1d_idx_4 = add i13 %select_ln25, i13 176

]]></Node>
<StgValue><ssdm name="image_1d_idx_4"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="13">
<![CDATA[
for.inc44:62 %zext_ln37_5 = zext i13 %image_1d_idx_4

]]></Node>
<StgValue><ssdm name="zext_ln37_5"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:63 %image_in_addr_6 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="image_in_addr_6"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:64 %image_in_load_6 = load i13 %image_in_addr_6

]]></Node>
<StgValue><ssdm name="image_in_load_6"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc44:88 %add_ln40_4 = add i17 %sext_ln39_2, i17 %sext_ln39

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc44:92 %add_ln40_6 = add i18 %sext_ln40_5, i18 %sext_ln32

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc44:1 %indvar_flatten2_load = load i13 %indvar_flatten2

]]></Node>
<StgValue><ssdm name="indvar_flatten2_load"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc44:2 %indvars_iv353_load = load i13 %indvars_iv353

]]></Node>
<StgValue><ssdm name="indvars_iv353_load"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc44:9 %add_ln25_111_load = load i13 %add_ln25_111

]]></Node>
<StgValue><ssdm name="add_ln25_111_load"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc44:14 %select_ln25_2 = select i1 %icmp_ln278, i13 %add_ln25_111_load, i13 %indvars_iv353_load

]]></Node>
<StgValue><ssdm name="select_ln25_2"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:52 %mul_ln40_4 = mul i16 %zext_ln40_4, i16 %conv3_i_i97_1_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_4"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="16">
<![CDATA[
for.inc44:53 %sext_ln39_3 = sext i16 %mul_ln40_4

]]></Node>
<StgValue><ssdm name="sext_ln39_3"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:58 %zext_ln40_5 = zext i8 %image_in_load_5

]]></Node>
<StgValue><ssdm name="zext_ln40_5"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:59 %mul_ln40_5 = mul i16 %zext_ln40_5, i16 %conv3_i_i97_1_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_5"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="17" op_0_bw="16">
<![CDATA[
for.inc44:60 %sext_ln32_1 = sext i16 %mul_ln40_5

]]></Node>
<StgValue><ssdm name="sext_ln32_1"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:64 %image_in_load_6 = load i13 %image_in_addr_6

]]></Node>
<StgValue><ssdm name="image_in_load_6"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:65 %zext_ln40_6 = zext i8 %image_in_load_6

]]></Node>
<StgValue><ssdm name="zext_ln40_6"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:66 %mul_ln40_6 = mul i16 %zext_ln40_6, i16 %conv3_i_i97_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_6"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:68 %image_1d_idx_5 = add i13 %select_ln25, i13 177

]]></Node>
<StgValue><ssdm name="image_1d_idx_5"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="13">
<![CDATA[
for.inc44:69 %zext_ln37_6 = zext i13 %image_1d_idx_5

]]></Node>
<StgValue><ssdm name="zext_ln37_6"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:70 %image_in_addr_7 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="image_in_addr_7"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:71 %image_in_load_7 = load i13 %image_in_addr_7

]]></Node>
<StgValue><ssdm name="image_in_load_7"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc44:83 %add_ln40_1 = add i17 %sext_ln32_1, i17 %sext_ln39_3

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc44:88 %add_ln40_4 = add i17 %sext_ln39_2, i17 %sext_ln39

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="19" op_0_bw="17">
<![CDATA[
for.inc44:89 %sext_ln40_4 = sext i17 %add_ln40_4

]]></Node>
<StgValue><ssdm name="sext_ln40_4"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="19" op_0_bw="18">
<![CDATA[
for.inc44:93 %sext_ln40_6 = sext i18 %add_ln40_6

]]></Node>
<StgValue><ssdm name="sext_ln40_6"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc44:94 %add_ln40_7 = add i19 %sext_ln40_6, i19 %sext_ln40_4

]]></Node>
<StgValue><ssdm name="add_ln40_7"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:110 %add_ln25_2 = add i13 %indvar_flatten2_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln25_2"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:111 %icmp_ln27 = icmp_eq  i13 %image_1d_idx_7, i13 %select_ln25_2

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:114 %add_ln25_1 = add i13 %select_ln25_2, i13 88

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:115 %icmp_ln25 = icmp_eq  i13 %indvar_flatten2_load, i13 7395

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:116 %store_ln25 = store i13 %add_ln25_1, i13 %add_ln25_111

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:123 %store_ln25 = store i13 %select_ln25_2, i13 %indvars_iv353

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:124 %store_ln25 = store i13 %add_ln25_2, i13 %indvar_flatten2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc44:125 %br_ln25 = br i1 %icmp_ln25, void %for.inc44, void %for.end46.exitStub

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="184" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:66 %mul_ln40_6 = mul i16 %zext_ln40_6, i16 %conv3_i_i97_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_6"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="13">
<![CDATA[
for.inc44:71 %image_in_load_7 = load i13 %image_in_addr_7

]]></Node>
<StgValue><ssdm name="image_in_load_7"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="8">
<![CDATA[
for.inc44:72 %zext_ln40_7 = zext i8 %image_in_load_7

]]></Node>
<StgValue><ssdm name="zext_ln40_7"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:73 %mul_ln40_7 = mul i16 %zext_ln40_7, i16 %conv3_i_i97_2_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_7"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc44:83 %add_ln40_1 = add i17 %sext_ln32_1, i17 %sext_ln39_3

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="189" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:66 %mul_ln40_6 = mul i16 %zext_ln40_6, i16 %conv3_i_i97_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_6"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="21" op_0_bw="16">
<![CDATA[
for.inc44:67 %sext_ln40 = sext i16 %mul_ln40_6

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:73 %mul_ln40_7 = mul i16 %zext_ln40_7, i16 %conv3_i_i97_2_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_7"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc44:82 %add_ln40 = add i21 %tmp, i21 %sext_ln40

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="193" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44:73 %mul_ln40_7 = mul i16 %zext_ln40_7, i16 %conv3_i_i97_2_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_7"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="16">
<![CDATA[
for.inc44:74 %sext_ln39_4 = sext i16 %mul_ln40_7

]]></Node>
<StgValue><ssdm name="sext_ln39_4"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc44:82 %add_ln40 = add i21 %tmp, i21 %sext_ln40

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="18" op_0_bw="17">
<![CDATA[
for.inc44:84 %sext_ln40_2 = sext i17 %add_ln40_1

]]></Node>
<StgValue><ssdm name="sext_ln40_2"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc44:85 %add_ln40_2 = add i18 %sext_ln40_2, i18 %sext_ln39_4

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="198" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc44:85 %add_ln40_2 = add i18 %sext_ln40_2, i18 %sext_ln39_4

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="21" op_0_bw="18">
<![CDATA[
for.inc44:86 %sext_ln40_3 = sext i18 %add_ln40_2

]]></Node>
<StgValue><ssdm name="sext_ln40_3"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc44:87 %add_ln40_3 = add i21 %sext_ln40_3, i21 %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="21" op_0_bw="19">
<![CDATA[
for.inc44:95 %sext_ln40_7 = sext i19 %add_ln40_7

]]></Node>
<StgValue><ssdm name="sext_ln40_7"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc44:96 %acc = add i21 %sext_ln40_7, i21 %add_ln40_3

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc44:97 %tmp_1 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %acc, i32 8, i32 20

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="204" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc44:98 %icmp_ln45 = icmp_sgt  i13 %tmp_1, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
for.inc44:99 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %acc, i32 20

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="21">
<![CDATA[
for.inc44:100 %trunc_ln50 = trunc i21 %acc

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc44:101 %acc_sat = select i1 %icmp_ln45, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="acc_sat"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44:102 %empty_14 = or i1 %icmp_ln45, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc44:103 %acc_sat_1 = select i1 %empty_14, i8 %acc_sat, i8 %trunc_ln50

]]></Node>
<StgValue><ssdm name="acc_sat_1"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="13">
<![CDATA[
for.inc44:106 %zext_ln52_1 = zext i13 %add_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:107 %image_out_addr = getelementptr i8 %image_out, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="image_out_addr"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
for.inc44:108 %store_ln52 = store i8 %acc_sat_1, i13 %image_out_addr

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44:10 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_i_loop_j_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc44:11 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7396, i64 7396, i64 7396

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc44:20 %specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln28"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
for.inc44:108 %store_ln52 = store i8 %acc_sat_1, i13 %image_out_addr

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0">
<![CDATA[
for.end46.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
