vendor_name = ModelSim
source_file = 1, ../../light.vhd
source_file = 1, C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/test.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/stefa/Desktop/_QUARTUS PROJECTS/test/db/test.cbx.xml
design_name = test
instance = comp, \LED[0]~output\, LED[0]~output, test, 1
instance = comp, \LED[1]~output\, LED[1]~output, test, 1
instance = comp, \LED[2]~output\, LED[2]~output, test, 1
instance = comp, \LED[3]~output\, LED[3]~output, test, 1
instance = comp, \LED[4]~output\, LED[4]~output, test, 1
instance = comp, \LED[5]~output\, LED[5]~output, test, 1
instance = comp, \LED[6]~output\, LED[6]~output, test, 1
instance = comp, \LED[7]~output\, LED[7]~output, test, 1
instance = comp, \PCB_RS~output\, PCB_RS~output, test, 1
instance = comp, \PCB_RW~output\, PCB_RW~output, test, 1
instance = comp, \PCB_E~output\, PCB_E~output, test, 1
instance = comp, \DB[0]~output\, DB[0]~output, test, 1
instance = comp, \DB[1]~output\, DB[1]~output, test, 1
instance = comp, \DB[2]~output\, DB[2]~output, test, 1
instance = comp, \DB[3]~output\, DB[3]~output, test, 1
instance = comp, \DB[4]~output\, DB[4]~output, test, 1
instance = comp, \DB[5]~output\, DB[5]~output, test, 1
instance = comp, \DB[6]~output\, DB[6]~output, test, 1
instance = comp, \DB[7]~output\, DB[7]~output, test, 1
instance = comp, \PCB_BT0~output\, PCB_BT0~output, test, 1
instance = comp, \PCB_BT1~output\, PCB_BT1~output, test, 1
instance = comp, \PCB_BT2~output\, PCB_BT2~output, test, 1
instance = comp, \PCB_BT3~output\, PCB_BT3~output, test, 1
instance = comp, \PCB_BT4~output\, PCB_BT4~output, test, 1
instance = comp, \PCB_BT5~output\, PCB_BT5~output, test, 1
instance = comp, \PCB_BT6~output\, PCB_BT6~output, test, 1
instance = comp, \PCB_BT7~output\, PCB_BT7~output, test, 1
instance = comp, \PCB_BT8~output\, PCB_BT8~output, test, 1
instance = comp, \PCB_BT9~output\, PCB_BT9~output, test, 1
instance = comp, \PCB_BT_UP~output\, PCB_BT_UP~output, test, 1
instance = comp, \PCB_BT_DOWN~output\, PCB_BT_DOWN~output, test, 1
instance = comp, \PCB_BT_RIGHT~output\, PCB_BT_RIGHT~output, test, 1
instance = comp, \PCB_BT_LEFT~output\, PCB_BT_LEFT~output, test, 1
instance = comp, \SW[0]~input\, SW[0]~input, test, 1
instance = comp, \SW[1]~input\, SW[1]~input, test, 1
instance = comp, \SW[2]~input\, SW[2]~input, test, 1
instance = comp, \SW[3]~input\, SW[3]~input, test, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, test, 1
