# Output products list for <LP_DDR>
LP_DDR.gise
LP_DDR.vho
LP_DDR.xco
LP_DDR.xise
LP_DDR\docs\ug388.pdf
LP_DDR\docs\ug416.pdf
LP_DDR\example_design\datasheet.txt
LP_DDR\example_design\log.txt
LP_DDR\example_design\mig.prj
LP_DDR\example_design\par\create_ise.bat
LP_DDR\example_design\par\example_top.ucf
LP_DDR\example_design\par\icon_coregen.xco
LP_DDR\example_design\par\ila_coregen.xco
LP_DDR\example_design\par\ise_flow.bat
LP_DDR\example_design\par\ise_run.txt
LP_DDR\example_design\par\makeproj.bat
LP_DDR\example_design\par\mem_interface_top.ut
LP_DDR\example_design\par\readme.txt
LP_DDR\example_design\par\rem_files.bat
LP_DDR\example_design\par\set_ise_prop.tcl
LP_DDR\example_design\par\vio_coregen.xco
LP_DDR\example_design\rtl\example_top.vhd
LP_DDR\example_design\rtl\iodrp_controller.vhd
LP_DDR\example_design\rtl\iodrp_mcb_controller.vhd
LP_DDR\example_design\rtl\mcb_raw_wrapper.vhd
LP_DDR\example_design\rtl\mcb_soft_calibration.vhd
LP_DDR\example_design\rtl\mcb_soft_calibration_top.vhd
LP_DDR\example_design\rtl\memc3_infrastructure.vhd
LP_DDR\example_design\rtl\memc3_tb_top.vhd
LP_DDR\example_design\rtl\memc3_wrapper.vhd
LP_DDR\example_design\rtl\traffic_gen\afifo.vhd
LP_DDR\example_design\rtl\traffic_gen\cmd_gen.vhd
LP_DDR\example_design\rtl\traffic_gen\cmd_prbs_gen.vhd
LP_DDR\example_design\rtl\traffic_gen\data_prbs_gen.vhd
LP_DDR\example_design\rtl\traffic_gen\init_mem_pattern_ctr.vhd
LP_DDR\example_design\rtl\traffic_gen\mcb_flow_control.vhd
LP_DDR\example_design\rtl\traffic_gen\mcb_traffic_gen.vhd
LP_DDR\example_design\rtl\traffic_gen\rd_data_gen.vhd
LP_DDR\example_design\rtl\traffic_gen\read_data_path.vhd
LP_DDR\example_design\rtl\traffic_gen\read_posted_fifo.vhd
LP_DDR\example_design\rtl\traffic_gen\sp6_data_gen.vhd
LP_DDR\example_design\rtl\traffic_gen\tg_status.vhd
LP_DDR\example_design\rtl\traffic_gen\v6_data_gen.vhd
LP_DDR\example_design\rtl\traffic_gen\wr_data_gen.vhd
LP_DDR\example_design\rtl\traffic_gen\write_data_path.vhd
LP_DDR\example_design\sim\functional\LP_DDR.prj
LP_DDR\example_design\sim\functional\isim.bat
LP_DDR\example_design\sim\functional\isim.tcl
LP_DDR\example_design\sim\functional\lpddr_model_c3.v
LP_DDR\example_design\sim\functional\lpddr_model_parameters_c3.vh
LP_DDR\example_design\sim\functional\readme.txt
LP_DDR\example_design\sim\functional\sim.do
LP_DDR\example_design\sim\functional\sim_tb_top.vhd
LP_DDR\example_design\synth\example_top.lso
LP_DDR\example_design\synth\example_top.prj
LP_DDR\example_design\synth\mem_interface_top_synp.sdc
LP_DDR\example_design\synth\script_synp.tcl
LP_DDR\user_design\datasheet.txt
LP_DDR\user_design\log.txt
LP_DDR\user_design\mig.prj
LP_DDR\user_design\par\LP_DDR.ucf
LP_DDR\user_design\par\create_ise.bat
LP_DDR\user_design\par\icon_coregen.xco
LP_DDR\user_design\par\ila_coregen.xco
LP_DDR\user_design\par\ise_flow.bat
LP_DDR\user_design\par\ise_run.txt
LP_DDR\user_design\par\makeproj.bat
LP_DDR\user_design\par\mem_interface_top.ut
LP_DDR\user_design\par\readme.txt
LP_DDR\user_design\par\rem_files.bat
LP_DDR\user_design\par\set_ise_prop.tcl
LP_DDR\user_design\par\vio_coregen.xco
LP_DDR\user_design\rtl\LP_DDR.vhd
LP_DDR\user_design\rtl\iodrp_controller.vhd
LP_DDR\user_design\rtl\iodrp_mcb_controller.vhd
LP_DDR\user_design\rtl\mcb_raw_wrapper.vhd
LP_DDR\user_design\rtl\mcb_soft_calibration.vhd
LP_DDR\user_design\rtl\mcb_soft_calibration_top.vhd
LP_DDR\user_design\rtl\memc3_infrastructure.vhd
LP_DDR\user_design\rtl\memc3_wrapper.vhd
LP_DDR\user_design\sim\LP_DDR.prj
LP_DDR\user_design\sim\afifo.vhd
LP_DDR\user_design\sim\cmd_gen.vhd
LP_DDR\user_design\sim\cmd_prbs_gen.vhd
LP_DDR\user_design\sim\data_prbs_gen.vhd
LP_DDR\user_design\sim\init_mem_pattern_ctr.vhd
LP_DDR\user_design\sim\isim.bat
LP_DDR\user_design\sim\isim.tcl
LP_DDR\user_design\sim\lpddr_model_c3.v
LP_DDR\user_design\sim\lpddr_model_parameters_c3.vh
LP_DDR\user_design\sim\mcb_flow_control.vhd
LP_DDR\user_design\sim\mcb_traffic_gen.vhd
LP_DDR\user_design\sim\memc3_tb_top.vhd
LP_DDR\user_design\sim\rd_data_gen.vhd
LP_DDR\user_design\sim\read_data_path.vhd
LP_DDR\user_design\sim\read_posted_fifo.vhd
LP_DDR\user_design\sim\readme.txt
LP_DDR\user_design\sim\sim.do
LP_DDR\user_design\sim\sim_tb_top.vhd
LP_DDR\user_design\sim\sp6_data_gen.vhd
LP_DDR\user_design\sim\tg_status.vhd
LP_DDR\user_design\sim\v6_data_gen.vhd
LP_DDR\user_design\sim\wr_data_gen.vhd
LP_DDR\user_design\sim\write_data_path.vhd
LP_DDR\user_design\synth\LP_DDR.lso
LP_DDR\user_design\synth\LP_DDR.prj
LP_DDR\user_design\synth\mem_interface_top_synp.sdc
LP_DDR\user_design\synth\script_synp.tcl
LP_DDR_flist.txt
LP_DDR_readme.txt
LP_DDR_xmdf.tcl
_xmsgs\pn_parser.xmsgs
