From 8037abb6b8fa57ef76e3fdf7af2d8ed46d8dcd45 Mon Sep 17 00:00:00 2001
From: Zane Li <zane.li.wiwynn@gmail.com>
Date: Thu, 6 Mar 2025 12:55:21 +0800
Subject: [PATCH] Subject: [PATCH] spi: aspeed: Disable MT25Q series HOLD by
 NCVR

---
 drivers/flash/spi_nor_multi_dev.c | 17 ++++++++++++++++-
 include/drivers/spi_nor.h         |  4 ++++
 2 files changed, 20 insertions(+), 1 deletion(-)

diff --git a/drivers/flash/spi_nor_multi_dev.c b/drivers/flash/spi_nor_multi_dev.c
index 0db59b3e7ae..43cc12ee11a 100644
--- a/drivers/flash/spi_nor_multi_dev.c
+++ b/drivers/flash/spi_nor_multi_dev.c
@@ -1618,8 +1618,23 @@ static int sfdp_post_fixup(const struct device *dev)
 					goto end;
 			}
 		}
+	case SPI_NOR_MFR_ID_ST:
+		{
+			/* For MT25Q* series, try to disable #HOLD from DQ3 */
+			uint8_t val[2] = {0};
+			ret = spi_reg_read(dev, SPI_NOR_CMD_ST_RD_NVCR, val, 2);
+			if (ret != 0)
+				goto end;
 
-		break;
+			uint16_t nvcr_val = (val[1] << 8) | val[0];
+			if (nvcr_val & BIT(4)) {
+				val[0] = (nvcr_val & ~BIT(4) & 0xFF);
+				ret = spi_reg_write(dev, SPI_NOR_CMD_ST_WR_NVCR, val, 2);
+				if (ret != 0)
+					goto end;
+			}
+			break;
+		}
 	default:
 		/* do nothing */
 		break;
diff --git a/include/drivers/spi_nor.h b/include/drivers/spi_nor.h
index 59f239dd39f..674eca0ebaa 100644
--- a/include/drivers/spi_nor.h
+++ b/include/drivers/spi_nor.h
@@ -73,6 +73,10 @@
 #define SPI_NOR_CMD_MXIC_ENQPI      0x35
 #define SPI_NOR_CMD_WINBOND_ENQPI   0x38
 
+/* ST opcodes */
+#define SPI_NOR_CMD_ST_WR_NVCR        0xB1    /* Write NVCR register */
+#define SPI_NOR_CMD_ST_RD_NVCR        0xB5    /* Read NVCR register */
+
 /* Page, sector, and block size are standard, not configurable. */
 #define SPI_NOR_PAGE_SIZE    0x0100U
 #define SPI_NOR_SECTOR_SIZE  0x1000U
-- 
2.25.1

