<profile>

<section name = "Vitis HLS Report for 'hls_xfft2real'" level="0">
<item name = "Date">Sat Mar 26 21:16:48 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">be_vhls_prj</item>
<item name = "Solution">IPXACTExport (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.912 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1307, 1309, 5.228 us, 5.236 us, 512, 512, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0">Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc, 127, 127, 0.508 us, 0.508 us, 127, 127, no</column>
<column name="Loop_realfft_be_buffer_proc1_U0">Loop_realfft_be_buffer_proc1, 511, 512, 2.044 us, 2.048 us, 511, 512, no</column>
<column name="Loop_realfft_be_descramble_proc2_U0">Loop_realfft_be_descramble_proc2, 277, 277, 1.108 us, 1.108 us, 277, 277, no</column>
<column name="Loop_realfft_be_rev_real_hi_proc3_U0">Loop_realfft_be_rev_real_hi_proc3, 260, 260, 1.040 us, 1.040 us, 260, 260, no</column>
<column name="Loop_realfft_be_stream_output_proc4_U0">Loop_realfft_be_stream_output_proc4, 514, 515, 2.056 us, 2.060 us, 512, 512, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 54, -</column>
<column name="FIFO">-, -, 198, 134, -</column>
<column name="Instance">-, 4, 1888, 7756, -</column>
<column name="Memory">10, -, 158, 0, 0</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 10, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">3, 1, 2, 15, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0">Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc, 0, 0, 129, 6131, 0</column>
<column name="Loop_realfft_be_buffer_proc1_U0">Loop_realfft_be_buffer_proc1, 0, 0, 12, 70, 0</column>
<column name="Loop_realfft_be_descramble_proc2_U0">Loop_realfft_be_descramble_proc2, 0, 4, 1472, 1270, 0</column>
<column name="Loop_realfft_be_rev_real_hi_proc3_U0">Loop_realfft_be_rev_real_hi_proc3, 0, 0, 57, 79, 0</column>
<column name="Loop_realfft_be_stream_output_proc4_U0">Loop_realfft_be_stream_output_proc4, 0, 0, 218, 206, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="descramble_buf_M_real_V_U">descramble_buf_M_real_V_RAM_AUTO_2R1W, 1, 16, 0, 0, 256, 16, 1, 4096</column>
<column name="descramble_buf_M_real_V_1_U">descramble_buf_M_real_V_RAM_AUTO_2R1W, 1, 16, 0, 0, 256, 16, 1, 4096</column>
<column name="descramble_buf_M_imag_V_U">descramble_buf_M_real_V_RAM_AUTO_2R1W, 1, 16, 0, 0, 256, 16, 1, 4096</column>
<column name="descramble_buf_M_imag_V_1_U">descramble_buf_M_real_V_RAM_AUTO_2R1W, 1, 16, 0, 0, 256, 16, 1, 4096</column>
<column name="real_spectrum_hi_buf_M_real_V_U">descramble_buf_M_real_V_RAM_AUTO_2R1W, 1, 16, 0, 0, 256, 16, 1, 4096</column>
<column name="real_spectrum_hi_buf_M_imag_V_U">descramble_buf_M_real_V_RAM_AUTO_2R1W, 1, 16, 0, 0, 256, 16, 1, 4096</column>
<column name="twid_rom_M_imag_V_U">twid_rom_M_imag_V_RAM_AUTO_2R1W, 2, 32, 0, 0, 256, 16, 1, 4096</column>
<column name="twid_rom_M_real_V_U">twid_rom_M_real_V_RAM_AUTO_2R1W, 2, 30, 0, 0, 256, 15, 1, 3840</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="real_spectrum_hi_i_U">0, 99, 0, -, 8, 32, 256</column>
<column name="real_spectrum_lo_i_U">0, 99, 0, -, 8, 32, 256</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_realfft_be_buffer_proc1_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Loop_realfft_be_buffer_proc1_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_realfft_be_descramble_proc2_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Loop_realfft_be_descramble_proc2_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_realfft_be_rev_real_hi_proc3_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_descramble_buf_M_imag_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_descramble_buf_M_imag_V_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_descramble_buf_M_real_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_descramble_buf_M_real_V_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_real_spectrum_hi_buf_M_imag_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_real_spectrum_hi_buf_M_real_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_twid_rom_M_imag_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_twid_rom_M_real_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_realfft_be_buffer_proc1_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_descramble_buf_M_imag_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_descramble_buf_M_imag_V_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_descramble_buf_M_real_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_descramble_buf_M_real_V_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_real_spectrum_hi_buf_M_imag_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_real_spectrum_hi_buf_M_real_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_twid_rom_M_imag_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_twid_rom_M_real_V">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Loop_realfft_be_buffer_proc1_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_descramble_buf_M_imag_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_descramble_buf_M_imag_V_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_descramble_buf_M_real_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_descramble_buf_M_real_V_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_twid_rom_M_imag_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_twid_rom_M_real_V">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i75_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Loop_realfft_be_buffer_proc1_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_descramble_buf_M_imag_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_descramble_buf_M_imag_V_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_descramble_buf_M_real_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_descramble_buf_M_real_V_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_twid_rom_M_imag_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_twid_rom_M_real_V">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_local_block">out, 1, ap_ctrl_hs, hls_xfft2real, return value</column>
<column name="ap_local_deadlock">out, 1, ap_ctrl_hs, hls_xfft2real, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, hls_xfft2real, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, hls_xfft2real, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hls_xfft2real, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hls_xfft2real, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hls_xfft2real, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hls_xfft2real, return value</column>
<column name="din_TDATA">in, 48, axis, din, pointer</column>
<column name="din_TVALID">in, 1, axis, din, pointer</column>
<column name="din_TREADY">out, 1, axis, din, pointer</column>
<column name="dout_TDATA">out, 48, axis, dout, pointer</column>
<column name="dout_TVALID">out, 1, axis, dout, pointer</column>
<column name="dout_TREADY">in, 1, axis, dout, pointer</column>
</table>
</item>
</section>
</profile>
