{
  "3178327416":
  {
    "nodes":
    [
      {
        "name":"fir.B0.runOnce"
        , "id":3178404800
        , "start":"0"
        , "end":"17"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"?"
            , "id":3186768224
            , "start":"0"
            , "end":"17"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Start Cycle":"0"
                , "Latency":"17"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"fir.B1.start"
        , "id":3178351248
        , "start":"17"
        , "end":"93"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"?"
            , "id":3182271568
            , "start":"52"
            , "end":"69"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Start Cycle":"35"
                , "Latency":"17"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                  , "line":9
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"RD"
            , "id":3187500592
            , "start":"69"
            , "end":"93"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Stream Read"
                , "Width":"128 bits"
                , "Depth":"0"
                , "Stream Name":"call.fir"
                , "Stall-free":"No"
                , "Start Cycle":"52"
                , "Latency":"24"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                  , "line":9
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 0"
            , "id":3180580064
            , "start":"17"
            , "end":"52"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"35"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":3182704304
                , "start":"21"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"16"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"fir.B3"
        , "id":3178352080
        , "start":"93"
        , "end":"141"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 2"
            , "id":3181272688
            , "start":"93"
            , "end":"141"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_firs_c0_enter102_fir1"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"48"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":3188510384
                , "start":"97"
                , "end":"97"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":3187209184
                , "start":"97"
                , "end":"97"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Subtract"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                      , "line":24
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":3187126720
                , "start":"97"
                , "end":"98"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                      , "line":24
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":3187117888
                , "start":"98"
                , "end":"102"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"5"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                      , "line":24
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3186813648
                , "start":"97"
                , "end":"97"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":3186797936
                , "start":"97"
                , "end":"98"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                      , "line":24
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":3181694832
                , "start":"98"
                , "end":"102"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"5"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                      , "line":24
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":3186875552
                , "start":"102"
                , "end":"109"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Start Cycle":"9"
                    , "Latency":"7"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                      , "line":24
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'tmp,tmp'"
                , "id":3187207040
                , "start":"110"
                , "end":"110"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'tmp,tmp'"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                      , "line":21
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3186813296
                , "start":"110"
                , "end":"110"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                      , "line":24
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":3188628736
                , "start":"110"
                , "end":"110"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                      , "line":24
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":3188789568
                , "start":"110"
                , "end":"141"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"17"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"fir.B2"
        , "id":3178352000
        , "start":"141"
        , "end":"214"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 1"
            , "id":3181125840
            , "start":"141"
            , "end":"173"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup_firs_c0_enter6_fir0"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"32"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"FFwd Dest"
                , "id":3180982752
                , "start":"142"
                , "end":"142"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                      , "line":24
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":3180915616
                , "start":"142"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"1"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"64"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":3186840864
            , "start":"173"
            , "end":"197"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Stream Write"
                , "Width":"32 bits"
                , "Depth":"0"
                , "Stream Name":"return.fir"
                , "Stall-free":"No"
                , "Start Cycle":"32"
                , "Latency":"24"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                  , "line":27
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":3186813296
        , "to":3188628736
      }
      , {
        "from":3180982752
        , "to":3180915616
      }
      , {
        "from":3187207040
        , "to":3186813296
      }
      , {
        "from":3178351248
        , "to":3178352080
      }
      , {
        "from":3181125840
        , "to":3186840864
      }
      , {
        "from":3186875552
        , "to":3186813296
      }
      , {
        "from":3182271568
        , "to":3187500592
      }
      , {
        "from":3187209184
        , "to":3187126720
      }
      , {
        "from":3187117888
        , "to":3186875552
      }
      , {
        "from":3188510384
        , "to":3186797936
      }
      , {
        "from":3188510384
        , "to":3186813648
      }
      , {
        "from":3188510384
        , "to":3187209184
      }
      , {
        "from":3178352000
        , "to":3178351248
      }
      , {
        "from":3187126720
        , "to":3187117888
      }
      , {
        "from":3178404800
        , "to":3178351248
      }
      , {
        "from":3178352080
        , "to":3178352000
      }
      , {
        "from":3181694832
        , "to":3186875552
      }
      , {
        "from":3186797936
        , "to":3181694832
      }
    ]
  }
}
