#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 13 00:12:13 2020
# Process ID: 21860
# Current directory: C:/Users/hp/Desktop/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23436 C:\Users\hp\Desktop\project_1\project_1.xpr
# Log file: C:/Users/hp/Desktop/project_1/vivado.log
# Journal file: C:/Users/hp/Desktop/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hp/Desktop/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 847.641 ; gain = 24.199
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/cpu/ALUOut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/cpu/ALU_in_1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/cpu/ALU_in_2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/cpu/ID_EX_Rs}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/cpu/EX_MEM_Rd}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/cpu/MEM_WB_Rd}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/cpu/EXforwardA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 855.777 ; gain = 0.641
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 858.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 858.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 858.859 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/cpu_tb/cpu/MEMforward}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/cpu_tb/cpu/data_memory/RAM_data[0]}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 858.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 859.188 ; gain = 0.328
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 859.938 ; gain = 0.449
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 862.133 ; gain = 0.176
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 863.176 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/cpu_tb/cpu/data_memory/RAM_data[0]}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/cpu_tb/cpu/MEMforward}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 864.344 ; gain = 0.031
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/cpu_tb/cpu/MEMforward}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/cpu_tb/cpu/data_memory/RAM_data[0]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/cpu_tb/cpu/rf/RF_data[8]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/cpu_tb/cpu/ALUOut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:363]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 866.285 ; gain = 0.418
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:362]
INFO: [VRFC 10-2458] undeclared symbol ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:362]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'ID_EX_Rd' on this module [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:362]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:362]
INFO: [VRFC 10-2458] undeclared symbol ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:362]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:362]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 871.492 ; gain = 0.000
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/cpu_tb/cpu/rf/RF_data[10]}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/cpu_tb/cpu/rf/RF_data[8]}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/cpu_tb/cpu/data_memory/RAM_data[0]}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:362]
INFO: [VRFC 10-2458] undeclared symbol ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:362]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:362]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 880.531 ; gain = 0.000
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/cpu_tb/cpu/rf/RF_data[8]}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/cpu_tb/cpu/rf/RF_data[10]}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/cpu_tb/cpu/rf/RF_data[11]}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/cpu_tb/cpu/data_memory/RAM_data[0]}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/cpu_tb/cpu/Stall}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:362]
INFO: [VRFC 10-2458] undeclared symbol ID_Rt, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:362]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:362]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 880.531 ; gain = 0.000
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/cpu_tb/cpu/Stall}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:362]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 880.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:362]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 880.531 ; gain = 0.000
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/cpu_tb/cpu/Stall}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/cpu_tb/cpu/rf/RF_data[11]}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/cpu_tb/cpu/ALU_in_1}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/cpu_tb/cpu/ALU_in_2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/cpu_tb/cpu/EXforwardA}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/cpu_tb/cpu/EXforwardB}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol MemToReg, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol ID_Rs_Out, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:362]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 880.531 ; gain = 0.000
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/cpu/ALU_in_1}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/cpu/ALU_in_2}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/cpu/MEMforward}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/cpu/WBforward}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/cpu/EXforwardA}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/cpu/EXforwardB}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/cpu/ID_EX_MemRead}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/cpu/EX_MEM_MemRead}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:362]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/cpu_tb/cpu/Stall}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'MemToReg' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Read_register1' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IF_ID_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'EX_Rd' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:362]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'ID_EX_Rs' [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:268]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 13 09:54:06 2020...
