
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//envsubst_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401398 <.init>:
  401398:	stp	x29, x30, [sp, #-16]!
  40139c:	mov	x29, sp
  4013a0:	bl	401e10 <ferror@plt+0x6c0>
  4013a4:	ldp	x29, x30, [sp], #16
  4013a8:	ret

Disassembly of section .plt:

00000000004013b0 <mbrtowc@plt-0x20>:
  4013b0:	stp	x16, x30, [sp, #-16]!
  4013b4:	adrp	x16, 416000 <ferror@plt+0x148b0>
  4013b8:	ldr	x17, [x16, #4088]
  4013bc:	add	x16, x16, #0xff8
  4013c0:	br	x17
  4013c4:	nop
  4013c8:	nop
  4013cc:	nop

00000000004013d0 <mbrtowc@plt>:
  4013d0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4013d4:	ldr	x17, [x16]
  4013d8:	add	x16, x16, #0x0
  4013dc:	br	x17

00000000004013e0 <memcpy@plt>:
  4013e0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4013e4:	ldr	x17, [x16, #8]
  4013e8:	add	x16, x16, #0x8
  4013ec:	br	x17

00000000004013f0 <memmove@plt>:
  4013f0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4013f4:	ldr	x17, [x16, #16]
  4013f8:	add	x16, x16, #0x10
  4013fc:	br	x17

0000000000401400 <strlen@plt>:
  401400:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401404:	ldr	x17, [x16, #24]
  401408:	add	x16, x16, #0x18
  40140c:	br	x17

0000000000401410 <fputs@plt>:
  401410:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401414:	ldr	x17, [x16, #32]
  401418:	add	x16, x16, #0x20
  40141c:	br	x17

0000000000401420 <exit@plt>:
  401420:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401424:	ldr	x17, [x16, #40]
  401428:	add	x16, x16, #0x28
  40142c:	br	x17

0000000000401430 <error@plt>:
  401430:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401434:	ldr	x17, [x16, #48]
  401438:	add	x16, x16, #0x30
  40143c:	br	x17

0000000000401440 <strnlen@plt>:
  401440:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401444:	ldr	x17, [x16, #56]
  401448:	add	x16, x16, #0x38
  40144c:	br	x17

0000000000401450 <iconv_close@plt>:
  401450:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401454:	ldr	x17, [x16, #64]
  401458:	add	x16, x16, #0x40
  40145c:	br	x17

0000000000401460 <sprintf@plt>:
  401460:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401464:	ldr	x17, [x16, #72]
  401468:	add	x16, x16, #0x48
  40146c:	br	x17

0000000000401470 <putc@plt>:
  401470:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401474:	ldr	x17, [x16, #80]
  401478:	add	x16, x16, #0x50
  40147c:	br	x17

0000000000401480 <__cxa_atexit@plt>:
  401480:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401484:	ldr	x17, [x16, #88]
  401488:	add	x16, x16, #0x58
  40148c:	br	x17

0000000000401490 <fputc@plt>:
  401490:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401494:	ldr	x17, [x16, #96]
  401498:	add	x16, x16, #0x60
  40149c:	br	x17

00000000004014a0 <iswcntrl@plt>:
  4014a0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4014a4:	ldr	x17, [x16, #104]
  4014a8:	add	x16, x16, #0x68
  4014ac:	br	x17

00000000004014b0 <qsort@plt>:
  4014b0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4014b4:	ldr	x17, [x16, #112]
  4014b8:	add	x16, x16, #0x70
  4014bc:	br	x17

00000000004014c0 <fclose@plt>:
  4014c0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4014c4:	ldr	x17, [x16, #120]
  4014c8:	add	x16, x16, #0x78
  4014cc:	br	x17

00000000004014d0 <iswspace@plt>:
  4014d0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4014d4:	ldr	x17, [x16, #128]
  4014d8:	add	x16, x16, #0x80
  4014dc:	br	x17

00000000004014e0 <nl_langinfo@plt>:
  4014e0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4014e4:	ldr	x17, [x16, #136]
  4014e8:	add	x16, x16, #0x88
  4014ec:	br	x17

00000000004014f0 <malloc@plt>:
  4014f0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4014f4:	ldr	x17, [x16, #144]
  4014f8:	add	x16, x16, #0x90
  4014fc:	br	x17

0000000000401500 <wcwidth@plt>:
  401500:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401504:	ldr	x17, [x16, #152]
  401508:	add	x16, x16, #0x98
  40150c:	br	x17

0000000000401510 <strncmp@plt>:
  401510:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401514:	ldr	x17, [x16, #160]
  401518:	add	x16, x16, #0xa0
  40151c:	br	x17

0000000000401520 <bindtextdomain@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401524:	ldr	x17, [x16, #168]
  401528:	add	x16, x16, #0xa8
  40152c:	br	x17

0000000000401530 <__libc_start_main@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401534:	ldr	x17, [x16, #176]
  401538:	add	x16, x16, #0xb0
  40153c:	br	x17

0000000000401540 <memset@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401544:	ldr	x17, [x16, #184]
  401548:	add	x16, x16, #0xb8
  40154c:	br	x17

0000000000401550 <calloc@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401554:	ldr	x17, [x16, #192]
  401558:	add	x16, x16, #0xc0
  40155c:	br	x17

0000000000401560 <realloc@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401564:	ldr	x17, [x16, #200]
  401568:	add	x16, x16, #0xc8
  40156c:	br	x17

0000000000401570 <getc@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401574:	ldr	x17, [x16, #208]
  401578:	add	x16, x16, #0xd0
  40157c:	br	x17

0000000000401580 <strdup@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401584:	ldr	x17, [x16, #216]
  401588:	add	x16, x16, #0xd8
  40158c:	br	x17

0000000000401590 <strrchr@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401594:	ldr	x17, [x16, #224]
  401598:	add	x16, x16, #0xe0
  40159c:	br	x17

00000000004015a0 <__gmon_start__@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4015a4:	ldr	x17, [x16, #232]
  4015a8:	add	x16, x16, #0xe8
  4015ac:	br	x17

00000000004015b0 <abort@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4015b4:	ldr	x17, [x16, #240]
  4015b8:	add	x16, x16, #0xf0
  4015bc:	br	x17

00000000004015c0 <mbsinit@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4015c4:	ldr	x17, [x16, #248]
  4015c8:	add	x16, x16, #0xf8
  4015cc:	br	x17

00000000004015d0 <memcmp@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4015d4:	ldr	x17, [x16, #256]
  4015d8:	add	x16, x16, #0x100
  4015dc:	br	x17

00000000004015e0 <textdomain@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4015e4:	ldr	x17, [x16, #264]
  4015e8:	add	x16, x16, #0x108
  4015ec:	br	x17

00000000004015f0 <getopt_long@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4015f4:	ldr	x17, [x16, #272]
  4015f8:	add	x16, x16, #0x110
  4015fc:	br	x17

0000000000401600 <strcmp@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401604:	ldr	x17, [x16, #280]
  401608:	add	x16, x16, #0x118
  40160c:	br	x17

0000000000401610 <basename@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401614:	ldr	x17, [x16, #288]
  401618:	add	x16, x16, #0x120
  40161c:	br	x17

0000000000401620 <iconv@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401624:	ldr	x17, [x16, #296]
  401628:	add	x16, x16, #0x128
  40162c:	br	x17

0000000000401630 <__ctype_b_loc@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401634:	ldr	x17, [x16, #304]
  401638:	add	x16, x16, #0x130
  40163c:	br	x17

0000000000401640 <free@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401644:	ldr	x17, [x16, #312]
  401648:	add	x16, x16, #0x138
  40164c:	br	x17

0000000000401650 <ungetc@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401654:	ldr	x17, [x16, #320]
  401658:	add	x16, x16, #0x140
  40165c:	br	x17

0000000000401660 <__ctype_get_mb_cur_max@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401664:	ldr	x17, [x16, #328]
  401668:	add	x16, x16, #0x148
  40166c:	br	x17

0000000000401670 <strchr@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401674:	ldr	x17, [x16, #336]
  401678:	add	x16, x16, #0x150
  40167c:	br	x17

0000000000401680 <fwrite@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401684:	ldr	x17, [x16, #344]
  401688:	add	x16, x16, #0x158
  40168c:	br	x17

0000000000401690 <fflush@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401694:	ldr	x17, [x16, #352]
  401698:	add	x16, x16, #0x160
  40169c:	br	x17

00000000004016a0 <iconv_open@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4016a4:	ldr	x17, [x16, #360]
  4016a8:	add	x16, x16, #0x168
  4016ac:	br	x17

00000000004016b0 <memchr@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4016b4:	ldr	x17, [x16, #368]
  4016b8:	add	x16, x16, #0x170
  4016bc:	br	x17

00000000004016c0 <iswalnum@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4016c4:	ldr	x17, [x16, #376]
  4016c8:	add	x16, x16, #0x178
  4016cc:	br	x17

00000000004016d0 <dcgettext@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4016d4:	ldr	x17, [x16, #384]
  4016d8:	add	x16, x16, #0x180
  4016dc:	br	x17

00000000004016e0 <printf@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4016e4:	ldr	x17, [x16, #392]
  4016e8:	add	x16, x16, #0x188
  4016ec:	br	x17

00000000004016f0 <__assert_fail@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4016f4:	ldr	x17, [x16, #400]
  4016f8:	add	x16, x16, #0x190
  4016fc:	br	x17

0000000000401700 <__errno_location@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401704:	ldr	x17, [x16, #408]
  401708:	add	x16, x16, #0x198
  40170c:	br	x17

0000000000401710 <getenv@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401714:	ldr	x17, [x16, #416]
  401718:	add	x16, x16, #0x1a0
  40171c:	br	x17

0000000000401720 <putchar@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401724:	ldr	x17, [x16, #424]
  401728:	add	x16, x16, #0x1a8
  40172c:	br	x17

0000000000401730 <fprintf@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401734:	ldr	x17, [x16, #432]
  401738:	add	x16, x16, #0x1b0
  40173c:	br	x17

0000000000401740 <setlocale@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401744:	ldr	x17, [x16, #440]
  401748:	add	x16, x16, #0x1b8
  40174c:	br	x17

0000000000401750 <ferror@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401754:	ldr	x17, [x16, #448]
  401758:	add	x16, x16, #0x1c0
  40175c:	br	x17

Disassembly of section .text:

0000000000401760 <.text>:
  401760:	stp	x29, x30, [sp, #-96]!
  401764:	mov	x29, sp
  401768:	stp	x19, x20, [sp, #16]
  40176c:	mov	w20, w0
  401770:	mov	x19, x1
  401774:	ldr	x0, [x1]
  401778:	stp	x21, x22, [sp, #32]
  40177c:	mov	w22, #0x0                   	// #0
  401780:	stp	x23, x24, [sp, #48]
  401784:	adrp	x23, 405000 <ferror@plt+0x38b0>
  401788:	add	x23, x23, #0x850
  40178c:	stp	x25, x26, [sp, #64]
  401790:	mov	w24, #0x0                   	// #0
  401794:	mov	w25, #0x0                   	// #0
  401798:	stp	x27, x28, [sp, #80]
  40179c:	bl	402340 <ferror@plt+0xbf0>
  4017a0:	adrp	x1, 405000 <ferror@plt+0x38b0>
  4017a4:	mov	w0, #0x6                   	// #6
  4017a8:	add	x1, x1, #0xa50
  4017ac:	bl	401740 <setlocale@plt>
  4017b0:	adrp	x26, 405000 <ferror@plt+0x38b0>
  4017b4:	adrp	x1, 405000 <ferror@plt+0x38b0>
  4017b8:	add	x1, x1, #0x838
  4017bc:	mov	x0, x23
  4017c0:	bl	401520 <bindtextdomain@plt>
  4017c4:	mov	x0, x23
  4017c8:	add	x26, x26, #0xe58
  4017cc:	bl	4015e0 <textdomain@plt>
  4017d0:	adrp	x21, 405000 <ferror@plt+0x38b0>
  4017d4:	adrp	x0, 402000 <ferror@plt+0x8b0>
  4017d8:	add	x21, x21, #0x888
  4017dc:	add	x0, x0, #0x138
  4017e0:	bl	4057d0 <ferror@plt+0x4080>
  4017e4:	b	4017f8 <ferror@plt+0xa8>
  4017e8:	cbz	w0, 4017f8 <ferror@plt+0xa8>
  4017ec:	cmp	w0, #0x56
  4017f0:	b.ne	4018d0 <ferror@plt+0x180>  // b.any
  4017f4:	mov	w22, #0x1                   	// #1
  4017f8:	mov	x3, x26
  4017fc:	mov	x2, x21
  401800:	mov	x1, x19
  401804:	mov	w0, w20
  401808:	mov	x4, #0x0                   	// #0
  40180c:	bl	4015f0 <getopt_long@plt>
  401810:	cmn	w0, #0x1
  401814:	b.eq	401850 <ferror@plt+0x100>  // b.none
  401818:	cmp	w0, #0x68
  40181c:	b.eq	4018c8 <ferror@plt+0x178>  // b.none
  401820:	b.le	4017e8 <ferror@plt+0x98>
  401824:	cmp	w0, #0x76
  401828:	b.ne	4018d0 <ferror@plt+0x180>  // b.any
  40182c:	mov	x3, x26
  401830:	mov	x2, x21
  401834:	mov	x1, x19
  401838:	mov	w0, w20
  40183c:	mov	x4, #0x0                   	// #0
  401840:	mov	w24, #0x1                   	// #1
  401844:	bl	4015f0 <getopt_long@plt>
  401848:	cmn	w0, #0x1
  40184c:	b.ne	401818 <ferror@plt+0xc8>  // b.any
  401850:	cbnz	w22, 401908 <ferror@plt+0x1b8>
  401854:	cbnz	w25, 401ba0 <ferror@plt+0x450>
  401858:	adrp	x21, 417000 <ferror@plt+0x158b0>
  40185c:	ldr	w0, [x21, #496]
  401860:	sub	w0, w20, w0
  401864:	cmp	w0, #0x1
  401868:	b.le	401890 <ferror@plt+0x140>
  40186c:	mov	w2, #0x5                   	// #5
  401870:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401874:	mov	x0, #0x0                   	// #0
  401878:	add	x1, x1, #0xe08
  40187c:	bl	4016d0 <dcgettext@plt>
  401880:	mov	x2, x0
  401884:	mov	w1, #0x0                   	// #0
  401888:	mov	w0, #0x1                   	// #1
  40188c:	bl	401430 <error@plt>
  401890:	ldr	w1, [x21, #496]
  401894:	sub	w20, w20, w1
  401898:	cbz	w24, 401990 <ferror@plt+0x240>
  40189c:	cbz	w20, 401d98 <ferror@plt+0x648>
  4018a0:	cmp	w20, #0x1
  4018a4:	b.ne	401dbc <ferror@plt+0x66c>  // b.any
  4018a8:	ldr	x0, [x19, w1, sxtw #3]
  4018ac:	adrp	x2, 401000 <mbrtowc@plt-0x3d0>
  4018b0:	add	w1, w1, #0x1
  4018b4:	str	w1, [x21, #496]
  4018b8:	add	x1, x2, #0xfb0
  4018bc:	bl	401ed0 <ferror@plt+0x780>
  4018c0:	mov	w0, #0x0                   	// #0
  4018c4:	bl	401420 <exit@plt>
  4018c8:	mov	w25, #0x1                   	// #1
  4018cc:	b	4017f8 <ferror@plt+0xa8>
  4018d0:	adrp	x0, 417000 <ferror@plt+0x158b0>
  4018d4:	mov	w2, #0x5                   	// #5
  4018d8:	adrp	x1, 405000 <ferror@plt+0x38b0>
  4018dc:	add	x1, x1, #0x860
  4018e0:	ldr	x19, [x0, #488]
  4018e4:	mov	x0, #0x0                   	// #0
  4018e8:	bl	4016d0 <dcgettext@plt>
  4018ec:	mov	x1, x0
  4018f0:	adrp	x2, 417000 <ferror@plt+0x158b0>
  4018f4:	mov	x0, x19
  4018f8:	ldr	x2, [x2, #600]
  4018fc:	bl	401730 <fprintf@plt>
  401900:	mov	w0, #0x1                   	// #1
  401904:	bl	401420 <exit@plt>
  401908:	adrp	x0, 417000 <ferror@plt+0x158b0>
  40190c:	ldr	x0, [x0, #600]
  401910:	bl	401610 <basename@plt>
  401914:	mov	x1, x0
  401918:	adrp	x3, 405000 <ferror@plt+0x38b0>
  40191c:	add	x3, x3, #0x890
  401920:	mov	x2, x23
  401924:	adrp	x0, 405000 <ferror@plt+0x38b0>
  401928:	add	x0, x0, #0x898
  40192c:	bl	4016e0 <printf@plt>
  401930:	mov	w2, #0x5                   	// #5
  401934:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401938:	mov	x0, #0x0                   	// #0
  40193c:	add	x1, x1, #0x8a8
  401940:	bl	4016d0 <dcgettext@plt>
  401944:	adrp	x2, 405000 <ferror@plt+0x38b0>
  401948:	adrp	x1, 405000 <ferror@plt+0x38b0>
  40194c:	add	x2, x2, #0x988
  401950:	add	x1, x1, #0x9b0
  401954:	bl	4016e0 <printf@plt>
  401958:	mov	w2, #0x5                   	// #5
  40195c:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401960:	mov	x0, #0x0                   	// #0
  401964:	add	x1, x1, #0x9c0
  401968:	bl	4016d0 <dcgettext@plt>
  40196c:	mov	x19, x0
  401970:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401974:	add	x0, x1, #0x9d0
  401978:	bl	402c28 <ferror@plt+0x14d8>
  40197c:	mov	x1, x0
  401980:	mov	x0, x19
  401984:	bl	4016e0 <printf@plt>
  401988:	mov	w0, #0x0                   	// #0
  40198c:	bl	401420 <exit@plt>
  401990:	cbz	w20, 401b74 <ferror@plt+0x424>
  401994:	cmp	w20, #0x1
  401998:	b.ne	401dbc <ferror@plt+0x66c>  // b.any
  40199c:	ldr	x0, [x19, w1, sxtw #3]
  4019a0:	adrp	x22, 417000 <ferror@plt+0x158b0>
  4019a4:	add	x20, x22, #0x218
  4019a8:	adrp	x2, 402000 <ferror@plt+0x8b0>
  4019ac:	add	w1, w1, #0x1
  4019b0:	str	xzr, [x22, #536]
  4019b4:	str	w1, [x21, #496]
  4019b8:	add	x1, x2, #0x88
  4019bc:	stp	xzr, xzr, [x20, #8]
  4019c0:	strb	wzr, [x20, #24]
  4019c4:	bl	401ed0 <ferror@plt+0x780>
  4019c8:	ldr	x1, [x20, #8]
  4019cc:	cbnz	x1, 401b88 <ferror@plt+0x438>
  4019d0:	adrp	x21, 417000 <ferror@plt+0x158b0>
  4019d4:	adrp	x22, 417000 <ferror@plt+0x158b0>
  4019d8:	bl	401ff0 <ferror@plt+0x8a0>
  4019dc:	cmn	w0, #0x1
  4019e0:	b.eq	4018c0 <ferror@plt+0x170>  // b.none
  4019e4:	cmp	w0, #0x24
  4019e8:	b.eq	4019f8 <ferror@plt+0x2a8>  // b.none
  4019ec:	ldr	x1, [x21, #504]
  4019f0:	bl	401470 <putc@plt>
  4019f4:	b	4019d8 <ferror@plt+0x288>
  4019f8:	bl	401ff0 <ferror@plt+0x8a0>
  4019fc:	mov	w19, w0
  401a00:	cmp	w0, #0x7b
  401a04:	b.eq	401ce0 <ferror@plt+0x590>  // b.none
  401a08:	mov	w23, #0x0                   	// #0
  401a0c:	and	w0, w19, #0xffffffdf
  401a10:	cmp	w19, #0x5f
  401a14:	sub	w0, w0, #0x41
  401a18:	ccmp	w0, #0x19, #0x0, ne  // ne = any
  401a1c:	b.ls	401a48 <ferror@plt+0x2f8>  // b.plast
  401a20:	cmn	w19, #0x1
  401a24:	b.ne	401b18 <ferror@plt+0x3c8>  // b.any
  401a28:	ldr	x1, [x21, #504]
  401a2c:	mov	w0, #0x24                  	// #36
  401a30:	bl	401470 <putc@plt>
  401a34:	cbz	w23, 4019d8 <ferror@plt+0x288>
  401a38:	ldr	x1, [x21, #504]
  401a3c:	mov	w0, #0x7b                  	// #123
  401a40:	bl	401470 <putc@plt>
  401a44:	b	4019d8 <ferror@plt+0x288>
  401a48:	str	xzr, [x20, #32]
  401a4c:	nop
  401a50:	ldp	x1, x2, [x20, #32]
  401a54:	ldr	x0, [x20, #48]
  401a58:	cmp	x1, x2
  401a5c:	b.cs	401afc <ferror@plt+0x3ac>  // b.hs, b.nlast
  401a60:	strb	w19, [x0, x1]
  401a64:	add	x1, x1, #0x1
  401a68:	str	x1, [x20, #32]
  401a6c:	bl	401ff0 <ferror@plt+0x8a0>
  401a70:	and	w1, w0, #0xffffffdf
  401a74:	sub	w1, w1, #0x41
  401a78:	mov	w19, w0
  401a7c:	cmp	w1, #0x19
  401a80:	b.ls	401a50 <ferror@plt+0x300>  // b.plast
  401a84:	sub	w1, w0, #0x30
  401a88:	cmp	w1, #0x9
  401a8c:	b.ls	401a50 <ferror@plt+0x300>  // b.plast
  401a90:	cmp	w0, #0x5f
  401a94:	b.eq	401a50 <ferror@plt+0x300>  // b.none
  401a98:	cbz	w23, 401b28 <ferror@plt+0x3d8>
  401a9c:	cmp	w0, #0x7d
  401aa0:	b.eq	401d84 <ferror@plt+0x634>  // b.none
  401aa4:	cmn	w0, #0x1
  401aa8:	b.eq	401ab4 <ferror@plt+0x364>  // b.none
  401aac:	ldr	x1, [x22, #512]
  401ab0:	bl	401650 <ungetc@plt>
  401ab4:	ldr	x1, [x21, #504]
  401ab8:	add	x19, x21, #0x1f8
  401abc:	mov	w0, #0x24                  	// #36
  401ac0:	mov	w26, #0x0                   	// #0
  401ac4:	bl	401470 <putc@plt>
  401ac8:	ldr	x1, [x19]
  401acc:	mov	w0, #0x7b                  	// #123
  401ad0:	bl	401470 <putc@plt>
  401ad4:	ldr	x3, [x19]
  401ad8:	mov	x2, #0x1                   	// #1
  401adc:	ldr	x1, [x20, #32]
  401ae0:	ldr	x0, [x20, #48]
  401ae4:	bl	401680 <fwrite@plt>
  401ae8:	cbz	w26, 4019d8 <ferror@plt+0x288>
  401aec:	ldr	x1, [x19]
  401af0:	mov	w0, #0x7d                  	// #125
  401af4:	bl	401470 <putc@plt>
  401af8:	b	4019d8 <ferror@plt+0x288>
  401afc:	add	x1, x2, #0x5
  401b00:	lsl	x1, x1, #1
  401b04:	str	x1, [x20, #40]
  401b08:	bl	4036c8 <ferror@plt+0x1f78>
  401b0c:	str	x0, [x20, #48]
  401b10:	ldr	x1, [x20, #32]
  401b14:	b	401a60 <ferror@plt+0x310>
  401b18:	ldr	x1, [x22, #512]
  401b1c:	mov	w0, w19
  401b20:	bl	401650 <ungetc@plt>
  401b24:	b	401a28 <ferror@plt+0x2d8>
  401b28:	cmn	w0, #0x1
  401b2c:	b.eq	401cf0 <ferror@plt+0x5a0>  // b.none
  401b30:	ldr	x1, [x22, #512]
  401b34:	mov	w26, #0x0                   	// #0
  401b38:	bl	401650 <ungetc@plt>
  401b3c:	ldp	x0, x1, [x20, #32]
  401b40:	cmp	x0, x1
  401b44:	b.cs	401cf8 <ferror@plt+0x5a8>  // b.hs, b.nlast
  401b48:	ldr	x1, [x20, #32]
  401b4c:	ldr	x28, [x20, #48]
  401b50:	ldrb	w0, [x20, #24]
  401b54:	strb	wzr, [x28, x1]
  401b58:	cbz	w0, 401d14 <ferror@plt+0x5c4>
  401b5c:	mov	x0, x28
  401b60:	bl	401710 <getenv@plt>
  401b64:	cbz	x0, 4019d8 <ferror@plt+0x288>
  401b68:	ldr	x1, [x21, #504]
  401b6c:	bl	401410 <fputs@plt>
  401b70:	b	4019d8 <ferror@plt+0x288>
  401b74:	adrp	x20, 417000 <ferror@plt+0x158b0>
  401b78:	add	x20, x20, #0x218
  401b7c:	mov	w0, #0x1                   	// #1
  401b80:	strb	w0, [x20, #24]
  401b84:	b	4019d0 <ferror@plt+0x280>
  401b88:	ldr	x0, [x22, #536]
  401b8c:	adrp	x3, 401000 <mbrtowc@plt-0x3d0>
  401b90:	mov	x2, #0x8                   	// #8
  401b94:	add	x3, x3, #0xfe0
  401b98:	bl	4014b0 <qsort@plt>
  401b9c:	b	4019d0 <ferror@plt+0x280>
  401ba0:	mov	w2, #0x5                   	// #5
  401ba4:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401ba8:	mov	x0, #0x0                   	// #0
  401bac:	add	x1, x1, #0x9e0
  401bb0:	bl	4016d0 <dcgettext@plt>
  401bb4:	adrp	x1, 417000 <ferror@plt+0x158b0>
  401bb8:	ldr	x1, [x1, #600]
  401bbc:	bl	4016e0 <printf@plt>
  401bc0:	mov	w0, #0xa                   	// #10
  401bc4:	bl	401720 <putchar@plt>
  401bc8:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401bcc:	add	x1, x1, #0xa08
  401bd0:	mov	w2, #0x5                   	// #5
  401bd4:	mov	x0, #0x0                   	// #0
  401bd8:	bl	4016d0 <dcgettext@plt>
  401bdc:	bl	4016e0 <printf@plt>
  401be0:	mov	w0, #0xa                   	// #10
  401be4:	bl	401720 <putchar@plt>
  401be8:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401bec:	add	x1, x1, #0xa40
  401bf0:	mov	w2, #0x5                   	// #5
  401bf4:	mov	x0, #0x0                   	// #0
  401bf8:	bl	4016d0 <dcgettext@plt>
  401bfc:	bl	4016e0 <printf@plt>
  401c00:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401c04:	add	x1, x1, #0xa58
  401c08:	mov	w2, #0x5                   	// #5
  401c0c:	mov	x0, #0x0                   	// #0
  401c10:	bl	4016d0 <dcgettext@plt>
  401c14:	bl	4016e0 <printf@plt>
  401c18:	mov	w0, #0xa                   	// #10
  401c1c:	bl	401720 <putchar@plt>
  401c20:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401c24:	add	x1, x1, #0xaa8
  401c28:	mov	w2, #0x5                   	// #5
  401c2c:	mov	x0, #0x0                   	// #0
  401c30:	bl	4016d0 <dcgettext@plt>
  401c34:	bl	4016e0 <printf@plt>
  401c38:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401c3c:	add	x1, x1, #0xac0
  401c40:	mov	w2, #0x5                   	// #5
  401c44:	mov	x0, #0x0                   	// #0
  401c48:	bl	4016d0 <dcgettext@plt>
  401c4c:	bl	4016e0 <printf@plt>
  401c50:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401c54:	add	x1, x1, #0xb00
  401c58:	mov	w2, #0x5                   	// #5
  401c5c:	mov	x0, #0x0                   	// #0
  401c60:	bl	4016d0 <dcgettext@plt>
  401c64:	bl	4016e0 <printf@plt>
  401c68:	mov	w0, #0xa                   	// #10
  401c6c:	bl	401720 <putchar@plt>
  401c70:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401c74:	add	x1, x1, #0xb48
  401c78:	mov	w2, #0x5                   	// #5
  401c7c:	mov	x0, #0x0                   	// #0
  401c80:	bl	4016d0 <dcgettext@plt>
  401c84:	bl	4016e0 <printf@plt>
  401c88:	mov	w0, #0xa                   	// #10
  401c8c:	bl	401720 <putchar@plt>
  401c90:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401c94:	add	x1, x1, #0xce0
  401c98:	mov	w2, #0x5                   	// #5
  401c9c:	mov	x0, #0x0                   	// #0
  401ca0:	bl	4016d0 <dcgettext@plt>
  401ca4:	bl	4016e0 <printf@plt>
  401ca8:	mov	w0, #0xa                   	// #10
  401cac:	bl	401720 <putchar@plt>
  401cb0:	mov	w2, #0x5                   	// #5
  401cb4:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401cb8:	mov	x0, #0x0                   	// #0
  401cbc:	add	x1, x1, #0xd80
  401cc0:	bl	4016d0 <dcgettext@plt>
  401cc4:	adrp	x2, 405000 <ferror@plt+0x38b0>
  401cc8:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401ccc:	add	x2, x2, #0xdc0
  401cd0:	add	x1, x1, #0xdd8
  401cd4:	bl	4016e0 <printf@plt>
  401cd8:	mov	w0, #0x0                   	// #0
  401cdc:	bl	401420 <exit@plt>
  401ce0:	bl	401ff0 <ferror@plt+0x8a0>
  401ce4:	mov	w23, #0x1                   	// #1
  401ce8:	mov	w19, w0
  401cec:	b	401a0c <ferror@plt+0x2bc>
  401cf0:	mov	w26, #0x0                   	// #0
  401cf4:	b	401b3c <ferror@plt+0x3ec>
  401cf8:	ldr	x0, [x20, #48]
  401cfc:	add	x1, x1, #0x5
  401d00:	lsl	x1, x1, #1
  401d04:	str	x1, [x20, #40]
  401d08:	bl	4036c8 <ferror@plt+0x1f78>
  401d0c:	str	x0, [x20, #48]
  401d10:	b	401b48 <ferror@plt+0x3f8>
  401d14:	ldr	x24, [x20, #8]
  401d18:	cbz	x24, 401d6c <ferror@plt+0x61c>
  401d1c:	mov	x27, #0x0                   	// #0
  401d20:	ldr	x25, [x20]
  401d24:	b	401d48 <ferror@plt+0x5f8>
  401d28:	add	x19, x24, x27
  401d2c:	mov	x1, x28
  401d30:	lsr	x19, x19, #1
  401d34:	ldr	x0, [x25, x19, lsl #3]
  401d38:	bl	401600 <strcmp@plt>
  401d3c:	cmp	w0, #0x0
  401d40:	b.le	401d8c <ferror@plt+0x63c>
  401d44:	mov	x24, x19
  401d48:	sub	x0, x24, x27
  401d4c:	cmp	x0, #0x1
  401d50:	b.hi	401d28 <ferror@plt+0x5d8>  // b.pmore
  401d54:	cmp	x24, x27
  401d58:	b.ls	401d6c <ferror@plt+0x61c>  // b.plast
  401d5c:	ldr	x0, [x25, x27, lsl #3]
  401d60:	mov	x1, x28
  401d64:	bl	401600 <strcmp@plt>
  401d68:	cbz	w0, 401b5c <ferror@plt+0x40c>
  401d6c:	ldr	x1, [x21, #504]
  401d70:	add	x19, x21, #0x1f8
  401d74:	mov	w0, #0x24                  	// #36
  401d78:	bl	401470 <putc@plt>
  401d7c:	cbz	w23, 401ad4 <ferror@plt+0x384>
  401d80:	b	401ac8 <ferror@plt+0x378>
  401d84:	mov	w26, w23
  401d88:	b	401b3c <ferror@plt+0x3ec>
  401d8c:	b.eq	401b5c <ferror@plt+0x40c>  // b.none
  401d90:	add	x27, x19, #0x1
  401d94:	b	401d48 <ferror@plt+0x5f8>
  401d98:	mov	w2, #0x5                   	// #5
  401d9c:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401da0:	mov	x0, #0x0                   	// #0
  401da4:	add	x1, x1, #0xe20
  401da8:	bl	4016d0 <dcgettext@plt>
  401dac:	mov	x2, x0
  401db0:	mov	w1, #0x0                   	// #0
  401db4:	mov	w0, #0x1                   	// #1
  401db8:	bl	401430 <error@plt>
  401dbc:	bl	4015b0 <abort@plt>
  401dc0:	mov	x29, #0x0                   	// #0
  401dc4:	mov	x30, #0x0                   	// #0
  401dc8:	mov	x5, x0
  401dcc:	ldr	x1, [sp]
  401dd0:	add	x2, sp, #0x8
  401dd4:	mov	x6, sp
  401dd8:	movz	x0, #0x0, lsl #48
  401ddc:	movk	x0, #0x0, lsl #32
  401de0:	movk	x0, #0x40, lsl #16
  401de4:	movk	x0, #0x1760
  401de8:	movz	x3, #0x0, lsl #48
  401dec:	movk	x3, #0x0, lsl #32
  401df0:	movk	x3, #0x40, lsl #16
  401df4:	movk	x3, #0x5748
  401df8:	movz	x4, #0x0, lsl #48
  401dfc:	movk	x4, #0x0, lsl #32
  401e00:	movk	x4, #0x40, lsl #16
  401e04:	movk	x4, #0x57c8
  401e08:	bl	401530 <__libc_start_main@plt>
  401e0c:	bl	4015b0 <abort@plt>
  401e10:	adrp	x0, 416000 <ferror@plt+0x148b0>
  401e14:	ldr	x0, [x0, #4064]
  401e18:	cbz	x0, 401e20 <ferror@plt+0x6d0>
  401e1c:	b	4015a0 <__gmon_start__@plt>
  401e20:	ret
  401e24:	nop
  401e28:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401e2c:	add	x0, x0, #0x1e0
  401e30:	adrp	x1, 417000 <ferror@plt+0x158b0>
  401e34:	add	x1, x1, #0x1e0
  401e38:	cmp	x1, x0
  401e3c:	b.eq	401e54 <ferror@plt+0x704>  // b.none
  401e40:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401e44:	ldr	x1, [x1, #2040]
  401e48:	cbz	x1, 401e54 <ferror@plt+0x704>
  401e4c:	mov	x16, x1
  401e50:	br	x16
  401e54:	ret
  401e58:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401e5c:	add	x0, x0, #0x1e0
  401e60:	adrp	x1, 417000 <ferror@plt+0x158b0>
  401e64:	add	x1, x1, #0x1e0
  401e68:	sub	x1, x1, x0
  401e6c:	lsr	x2, x1, #63
  401e70:	add	x1, x2, x1, asr #3
  401e74:	cmp	xzr, x1, asr #1
  401e78:	asr	x1, x1, #1
  401e7c:	b.eq	401e94 <ferror@plt+0x744>  // b.none
  401e80:	adrp	x2, 405000 <ferror@plt+0x38b0>
  401e84:	ldr	x2, [x2, #2048]
  401e88:	cbz	x2, 401e94 <ferror@plt+0x744>
  401e8c:	mov	x16, x2
  401e90:	br	x16
  401e94:	ret
  401e98:	stp	x29, x30, [sp, #-32]!
  401e9c:	mov	x29, sp
  401ea0:	str	x19, [sp, #16]
  401ea4:	adrp	x19, 417000 <ferror@plt+0x158b0>
  401ea8:	ldrb	w0, [x19, #528]
  401eac:	cbnz	w0, 401ebc <ferror@plt+0x76c>
  401eb0:	bl	401e28 <ferror@plt+0x6d8>
  401eb4:	mov	w0, #0x1                   	// #1
  401eb8:	strb	w0, [x19, #528]
  401ebc:	ldr	x19, [sp, #16]
  401ec0:	ldp	x29, x30, [sp], #32
  401ec4:	ret
  401ec8:	b	401e58 <ferror@plt+0x708>
  401ecc:	nop
  401ed0:	stp	x29, x30, [sp, #-32]!
  401ed4:	mov	x2, x0
  401ed8:	mov	x29, sp
  401edc:	stp	x19, x20, [sp, #16]
  401ee0:	mov	x20, x1
  401ee4:	ldrb	w0, [x2]
  401ee8:	cbz	w0, 401f08 <ferror@plt+0x7b8>
  401eec:	nop
  401ef0:	cmp	w0, #0x24
  401ef4:	add	x0, x2, #0x1
  401ef8:	b.eq	401f14 <ferror@plt+0x7c4>  // b.none
  401efc:	mov	x2, x0
  401f00:	ldrb	w0, [x2]
  401f04:	cbnz	w0, 401ef0 <ferror@plt+0x7a0>
  401f08:	ldp	x19, x20, [sp, #16]
  401f0c:	ldp	x29, x30, [sp], #32
  401f10:	ret
  401f14:	ldrb	w1, [x2, #1]
  401f18:	add	x2, x2, #0x2
  401f1c:	cmp	w1, #0x7b
  401f20:	csel	x0, x2, x0, eq  // eq = none
  401f24:	ldrb	w1, [x0]
  401f28:	and	w2, w1, #0xffffffdf
  401f2c:	cmp	w1, #0x5f
  401f30:	sub	w2, w2, #0x41
  401f34:	and	w2, w2, #0xff
  401f38:	ccmp	w2, #0x19, #0x0, ne  // ne = any
  401f3c:	b.hi	401efc <ferror@plt+0x7ac>  // b.pmore
  401f40:	mov	x6, x0
  401f44:	nop
  401f48:	ldrb	w4, [x6, #1]
  401f4c:	add	x2, x6, #0x1
  401f50:	and	w3, w4, #0xffffffdf
  401f54:	sub	w5, w4, #0x30
  401f58:	sub	w3, w3, #0x41
  401f5c:	and	w5, w5, #0xff
  401f60:	and	w3, w3, #0xff
  401f64:	cmp	w3, #0x19
  401f68:	b.ls	401f78 <ferror@plt+0x828>  // b.plast
  401f6c:	cmp	w4, #0x5f
  401f70:	ccmp	w5, #0x9, #0x0, ne  // ne = any
  401f74:	b.hi	401f80 <ferror@plt+0x830>  // b.pmore
  401f78:	mov	x6, x2
  401f7c:	b	401f48 <ferror@plt+0x7f8>
  401f80:	ldurb	w1, [x0, #-1]
  401f84:	cmp	w1, #0x7b
  401f88:	b.eq	401fa0 <ferror@plt+0x850>  // b.none
  401f8c:	mov	x19, x2
  401f90:	sub	x1, x2, x0
  401f94:	blr	x20
  401f98:	mov	x2, x19
  401f9c:	b	401ee4 <ferror@plt+0x794>
  401fa0:	cmp	w4, #0x7d
  401fa4:	b.ne	401ee4 <ferror@plt+0x794>  // b.any
  401fa8:	add	x19, x6, #0x2
  401fac:	b	401f90 <ferror@plt+0x840>
  401fb0:	stp	x29, x30, [sp, #-32]!
  401fb4:	mov	x2, #0x1                   	// #1
  401fb8:	mov	x29, sp
  401fbc:	str	x19, [sp, #16]
  401fc0:	adrp	x19, 417000 <ferror@plt+0x158b0>
  401fc4:	ldr	x3, [x19, #504]
  401fc8:	bl	401680 <fwrite@plt>
  401fcc:	ldr	x1, [x19, #504]
  401fd0:	mov	w0, #0xa                   	// #10
  401fd4:	ldr	x19, [sp, #16]
  401fd8:	ldp	x29, x30, [sp], #32
  401fdc:	b	401470 <putc@plt>
  401fe0:	ldr	x0, [x0]
  401fe4:	ldr	x1, [x1]
  401fe8:	b	401600 <strcmp@plt>
  401fec:	nop
  401ff0:	stp	x29, x30, [sp, #-48]!
  401ff4:	mov	x29, sp
  401ff8:	stp	x19, x20, [sp, #16]
  401ffc:	adrp	x20, 417000 <ferror@plt+0x158b0>
  402000:	ldr	x0, [x20, #512]
  402004:	bl	401570 <getc@plt>
  402008:	mov	w19, w0
  40200c:	cmn	w0, #0x1
  402010:	b.eq	402024 <ferror@plt+0x8d4>  // b.none
  402014:	mov	w0, w19
  402018:	ldp	x19, x20, [sp, #16]
  40201c:	ldp	x29, x30, [sp], #48
  402020:	ret
  402024:	ldr	x0, [x20, #512]
  402028:	bl	401750 <ferror@plt>
  40202c:	cbz	w0, 402014 <ferror@plt+0x8c4>
  402030:	str	x21, [sp, #32]
  402034:	bl	401700 <__errno_location@plt>
  402038:	mov	x3, x0
  40203c:	mov	w2, #0x5                   	// #5
  402040:	adrp	x1, 405000 <ferror@plt+0x38b0>
  402044:	mov	x0, #0x0                   	// #0
  402048:	add	x1, x1, #0x808
  40204c:	ldr	w21, [x3]
  402050:	bl	4016d0 <dcgettext@plt>
  402054:	mov	w2, #0x5                   	// #5
  402058:	mov	x20, x0
  40205c:	adrp	x1, 405000 <ferror@plt+0x38b0>
  402060:	mov	x0, #0x0                   	// #0
  402064:	add	x1, x1, #0x828
  402068:	bl	4016d0 <dcgettext@plt>
  40206c:	mov	w1, w21
  402070:	mov	x3, x0
  402074:	mov	x2, x20
  402078:	mov	w0, #0x1                   	// #1
  40207c:	bl	401430 <error@plt>
  402080:	ldr	x21, [sp, #32]
  402084:	b	402014 <ferror@plt+0x8c4>
  402088:	stp	x29, x30, [sp, #-64]!
  40208c:	mov	x29, sp
  402090:	stp	x19, x20, [sp, #16]
  402094:	mov	x19, x1
  402098:	stp	x21, x22, [sp, #32]
  40209c:	mov	x22, x0
  4020a0:	add	x0, x1, #0x1
  4020a4:	str	x23, [sp, #48]
  4020a8:	bl	4035d8 <ferror@plt+0x1e88>
  4020ac:	mov	x20, x0
  4020b0:	adrp	x23, 417000 <ferror@plt+0x158b0>
  4020b4:	add	x21, x23, #0x218
  4020b8:	mov	x1, x22
  4020bc:	mov	x2, x19
  4020c0:	bl	4013e0 <memcpy@plt>
  4020c4:	strb	wzr, [x20, x19]
  4020c8:	ldp	x2, x1, [x21, #8]
  4020cc:	ldr	x0, [x23, #536]
  4020d0:	cmp	x2, x1
  4020d4:	b.cs	4020f8 <ferror@plt+0x9a8>  // b.hs, b.nlast
  4020d8:	add	x1, x2, #0x1
  4020dc:	str	x1, [x21, #8]
  4020e0:	ldr	x23, [sp, #48]
  4020e4:	str	x20, [x0, x2, lsl #3]
  4020e8:	ldp	x19, x20, [sp, #16]
  4020ec:	ldp	x21, x22, [sp, #32]
  4020f0:	ldp	x29, x30, [sp], #64
  4020f4:	ret
  4020f8:	add	x1, x1, #0x2
  4020fc:	lsl	x2, x1, #1
  402100:	lsl	x1, x1, #4
  402104:	str	x2, [x21, #16]
  402108:	bl	4036c8 <ferror@plt+0x1f78>
  40210c:	str	x0, [x23, #536]
  402110:	ldr	x2, [x21, #8]
  402114:	ldr	x23, [sp, #48]
  402118:	add	x1, x2, #0x1
  40211c:	str	x1, [x21, #8]
  402120:	str	x20, [x0, x2, lsl #3]
  402124:	ldp	x19, x20, [sp, #16]
  402128:	ldp	x21, x22, [sp, #32]
  40212c:	ldp	x29, x30, [sp], #64
  402130:	ret
  402134:	nop
  402138:	stp	x29, x30, [sp, #-32]!
  40213c:	adrp	x0, 417000 <ferror@plt+0x158b0>
  402140:	mov	x29, sp
  402144:	ldr	x0, [x0, #504]
  402148:	stp	x19, x20, [sp, #16]
  40214c:	bl	402338 <ferror@plt+0xbe8>
  402150:	mov	w20, w0
  402154:	bl	401700 <__errno_location@plt>
  402158:	mov	x19, x0
  40215c:	cbnz	w20, 4021a4 <ferror@plt+0xa54>
  402160:	adrp	x20, 417000 <ferror@plt+0x158b0>
  402164:	ldr	x0, [x20, #488]
  402168:	str	wzr, [x19]
  40216c:	bl	401750 <ferror@plt>
  402170:	cbnz	w0, 4021e0 <ferror@plt+0xa90>
  402174:	ldr	x0, [x20, #488]
  402178:	bl	401690 <fflush@plt>
  40217c:	cbnz	w0, 4021e0 <ferror@plt+0xa90>
  402180:	ldr	x0, [x20, #488]
  402184:	bl	4014c0 <fclose@plt>
  402188:	cbz	w0, 402198 <ferror@plt+0xa48>
  40218c:	ldr	w0, [x19]
  402190:	cmp	w0, #0x9
  402194:	b.ne	4021d8 <ferror@plt+0xa88>  // b.any
  402198:	ldp	x19, x20, [sp, #16]
  40219c:	ldp	x29, x30, [sp], #32
  4021a0:	ret
  4021a4:	ldr	w20, [x19]
  4021a8:	mov	w2, #0x5                   	// #5
  4021ac:	adrp	x1, 405000 <ferror@plt+0x38b0>
  4021b0:	mov	x0, #0x0                   	// #0
  4021b4:	add	x1, x1, #0xed8
  4021b8:	bl	4016d0 <dcgettext@plt>
  4021bc:	mov	w1, w20
  4021c0:	mov	x3, x0
  4021c4:	adrp	x2, 405000 <ferror@plt+0x38b0>
  4021c8:	mov	w0, #0x1                   	// #1
  4021cc:	add	x2, x2, #0xee8
  4021d0:	bl	401430 <error@plt>
  4021d4:	b	402160 <ferror@plt+0xa10>
  4021d8:	mov	w0, #0x1                   	// #1
  4021dc:	bl	401420 <exit@plt>
  4021e0:	ldr	x0, [x20, #488]
  4021e4:	bl	4014c0 <fclose@plt>
  4021e8:	mov	w0, #0x1                   	// #1
  4021ec:	bl	401420 <exit@plt>
  4021f0:	stp	x29, x30, [sp, #-48]!
  4021f4:	adrp	x2, 417000 <ferror@plt+0x158b0>
  4021f8:	mov	x29, sp
  4021fc:	stp	x19, x20, [sp, #16]
  402200:	mov	x19, x0
  402204:	ldr	x0, [x2, #504]
  402208:	stp	x21, x22, [sp, #32]
  40220c:	and	w21, w1, #0xff
  402210:	cmp	x0, x19
  402214:	b.eq	40228c <ferror@plt+0xb3c>  // b.none
  402218:	bl	401700 <__errno_location@plt>
  40221c:	mov	x20, x0
  402220:	mov	x0, x19
  402224:	str	wzr, [x20]
  402228:	bl	401750 <ferror@plt>
  40222c:	cbnz	w0, 4022b8 <ferror@plt+0xb68>
  402230:	mov	x0, x19
  402234:	cbz	w21, 40226c <ferror@plt+0xb1c>
  402238:	bl	401690 <fflush@plt>
  40223c:	cbz	w0, 4022f0 <ferror@plt+0xba0>
  402240:	ldr	w22, [x20]
  402244:	cmp	w22, #0x20
  402248:	csetm	w21, ne  // ne = any
  40224c:	mov	x0, x19
  402250:	bl	4014c0 <fclose@plt>
  402254:	str	w22, [x20]
  402258:	mov	w0, w21
  40225c:	ldp	x19, x20, [sp, #16]
  402260:	ldp	x21, x22, [sp, #32]
  402264:	ldp	x29, x30, [sp], #48
  402268:	ret
  40226c:	bl	4014c0 <fclose@plt>
  402270:	cbnz	w0, 40230c <ferror@plt+0xbbc>
  402274:	mov	w21, #0x0                   	// #0
  402278:	mov	w0, w21
  40227c:	ldp	x19, x20, [sp, #16]
  402280:	ldp	x21, x22, [sp, #32]
  402284:	ldp	x29, x30, [sp], #48
  402288:	ret
  40228c:	adrp	x0, 417000 <ferror@plt+0x158b0>
  402290:	ldrb	w1, [x0, #592]
  402294:	cbnz	w1, 402274 <ferror@plt+0xb24>
  402298:	mov	w1, #0x1                   	// #1
  40229c:	strb	w1, [x0, #592]
  4022a0:	bl	401700 <__errno_location@plt>
  4022a4:	mov	x20, x0
  4022a8:	mov	x0, x19
  4022ac:	str	wzr, [x20]
  4022b0:	bl	401750 <ferror@plt>
  4022b4:	cbz	w0, 402230 <ferror@plt+0xae0>
  4022b8:	mov	x0, x19
  4022bc:	bl	401690 <fflush@plt>
  4022c0:	cbnz	w0, 402240 <ferror@plt+0xaf0>
  4022c4:	mov	x1, x19
  4022c8:	bl	401490 <fputc@plt>
  4022cc:	cmn	w0, #0x1
  4022d0:	b.eq	402240 <ferror@plt+0xaf0>  // b.none
  4022d4:	mov	x0, x19
  4022d8:	bl	401690 <fflush@plt>
  4022dc:	mov	w22, w0
  4022e0:	cbnz	w0, 402240 <ferror@plt+0xaf0>
  4022e4:	mov	w21, #0xffffffff            	// #-1
  4022e8:	str	wzr, [x20]
  4022ec:	b	40224c <ferror@plt+0xafc>
  4022f0:	mov	x0, x19
  4022f4:	bl	4014c0 <fclose@plt>
  4022f8:	cbz	w0, 402274 <ferror@plt+0xb24>
  4022fc:	ldr	w0, [x20]
  402300:	cmp	w0, #0x9
  402304:	b.eq	402274 <ferror@plt+0xb24>  // b.none
  402308:	b	402310 <ferror@plt+0xbc0>
  40230c:	ldr	w0, [x20]
  402310:	cmp	w0, #0x20
  402314:	csetm	w21, ne  // ne = any
  402318:	mov	w0, w21
  40231c:	ldp	x19, x20, [sp, #16]
  402320:	ldp	x21, x22, [sp, #32]
  402324:	ldp	x29, x30, [sp], #48
  402328:	ret
  40232c:	nop
  402330:	mov	w1, #0x0                   	// #0
  402334:	b	4021f0 <ferror@plt+0xaa0>
  402338:	mov	w1, #0x1                   	// #1
  40233c:	b	4021f0 <ferror@plt+0xaa0>
  402340:	stp	x29, x30, [sp, #-48]!
  402344:	mov	x29, sp
  402348:	stp	x19, x20, [sp, #16]
  40234c:	cbz	x0, 402424 <ferror@plt+0xcd4>
  402350:	mov	x19, x0
  402354:	mov	w1, #0x2f                  	// #47
  402358:	bl	401590 <strrchr@plt>
  40235c:	mov	x20, x0
  402360:	cbz	x0, 4023c4 <ferror@plt+0xc74>
  402364:	str	x21, [sp, #32]
  402368:	add	x21, x0, #0x1
  40236c:	sub	x0, x21, x19
  402370:	cmp	x0, #0x6
  402374:	b.le	4023e0 <ferror@plt+0xc90>
  402378:	adrp	x1, 405000 <ferror@plt+0x38b0>
  40237c:	sub	x0, x20, #0x6
  402380:	add	x1, x1, #0xf28
  402384:	mov	x2, #0x7                   	// #7
  402388:	bl	401510 <strncmp@plt>
  40238c:	cbnz	w0, 4023e0 <ferror@plt+0xc90>
  402390:	ldrb	w0, [x20, #1]
  402394:	cmp	w0, #0x6c
  402398:	b.ne	402400 <ferror@plt+0xcb0>  // b.any
  40239c:	ldrb	w0, [x21, #1]
  4023a0:	cmp	w0, #0x74
  4023a4:	b.ne	402400 <ferror@plt+0xcb0>  // b.any
  4023a8:	ldrb	w0, [x21, #2]
  4023ac:	cmp	w0, #0x2d
  4023b0:	b.ne	402400 <ferror@plt+0xcb0>  // b.any
  4023b4:	adrp	x0, 417000 <ferror@plt+0x158b0>
  4023b8:	add	x19, x20, #0x4
  4023bc:	ldr	x21, [sp, #32]
  4023c0:	str	x19, [x0, #520]
  4023c4:	adrp	x1, 417000 <ferror@plt+0x158b0>
  4023c8:	adrp	x0, 417000 <ferror@plt+0x158b0>
  4023cc:	str	x19, [x1, #600]
  4023d0:	str	x19, [x0, #480]
  4023d4:	ldp	x19, x20, [sp, #16]
  4023d8:	ldp	x29, x30, [sp], #48
  4023dc:	ret
  4023e0:	adrp	x1, 417000 <ferror@plt+0x158b0>
  4023e4:	adrp	x0, 417000 <ferror@plt+0x158b0>
  4023e8:	ldr	x21, [sp, #32]
  4023ec:	str	x19, [x1, #600]
  4023f0:	str	x19, [x0, #480]
  4023f4:	ldp	x19, x20, [sp, #16]
  4023f8:	ldp	x29, x30, [sp], #48
  4023fc:	ret
  402400:	adrp	x1, 417000 <ferror@plt+0x158b0>
  402404:	adrp	x0, 417000 <ferror@plt+0x158b0>
  402408:	mov	x19, x21
  40240c:	str	x19, [x1, #600]
  402410:	str	x19, [x0, #480]
  402414:	ldp	x19, x20, [sp, #16]
  402418:	ldr	x21, [sp, #32]
  40241c:	ldp	x29, x30, [sp], #48
  402420:	ret
  402424:	adrp	x3, 417000 <ferror@plt+0x158b0>
  402428:	mov	x2, #0x37                  	// #55
  40242c:	mov	x1, #0x1                   	// #1
  402430:	adrp	x0, 405000 <ferror@plt+0x38b0>
  402434:	ldr	x3, [x3, #488]
  402438:	add	x0, x0, #0xef0
  40243c:	str	x21, [sp, #32]
  402440:	bl	401680 <fwrite@plt>
  402444:	bl	4015b0 <abort@plt>
  402448:	stp	x29, x30, [sp, #-16]!
  40244c:	adrp	x3, 405000 <ferror@plt+0x38b0>
  402450:	adrp	x1, 405000 <ferror@plt+0x38b0>
  402454:	mov	x29, sp
  402458:	adrp	x0, 405000 <ferror@plt+0x38b0>
  40245c:	add	x3, x3, #0xfa8
  402460:	add	x1, x1, #0xf30
  402464:	add	x0, x0, #0xf40
  402468:	mov	w2, #0xb3                  	// #179
  40246c:	bl	4016f0 <__assert_fail@plt>
  402470:	stp	x29, x30, [sp, #-224]!
  402474:	mov	x29, sp
  402478:	stp	x19, x20, [sp, #16]
  40247c:	mov	x19, x0
  402480:	mov	x0, x1
  402484:	mov	w1, #0x2                   	// #2
  402488:	stp	x25, x26, [sp, #64]
  40248c:	stp	x27, x28, [sp, #80]
  402490:	bl	403038 <ferror@plt+0x18e8>
  402494:	ldrb	w1, [x19]
  402498:	mov	x25, x0
  40249c:	cbz	w1, 4027cc <ferror@plt+0x107c>
  4024a0:	add	x26, sp, #0xc4
  4024a4:	stp	x21, x22, [sp, #32]
  4024a8:	stp	x23, x24, [sp, #48]
  4024ac:	add	x24, sp, #0x84
  4024b0:	b	40250c <ferror@plt+0xdbc>
  4024b4:	mov	x0, x25
  4024b8:	bl	401400 <strlen@plt>
  4024bc:	cmp	x21, x19
  4024c0:	mov	x19, x0
  4024c4:	b.ls	4024dc <ferror@plt+0xd8c>  // b.plast
  4024c8:	bl	401630 <__ctype_b_loc@plt>
  4024cc:	ldurb	w1, [x21, #-1]
  4024d0:	ldr	x0, [x0]
  4024d4:	ldrh	w0, [x0, x1, lsl #1]
  4024d8:	tbnz	w0, #3, 4024f8 <ferror@plt+0xda8>
  4024dc:	ldrb	w19, [x21, x19]
  4024e0:	cbz	w19, 402ba8 <ferror@plt+0x1458>
  4024e4:	bl	401630 <__ctype_b_loc@plt>
  4024e8:	ubfiz	x19, x19, #1, #8
  4024ec:	ldr	x0, [x0]
  4024f0:	ldrh	w0, [x0, x19]
  4024f4:	tbz	w0, #3, 402ba8 <ferror@plt+0x1458>
  4024f8:	ldrb	w0, [x21]
  4024fc:	cbz	w0, 4027c4 <ferror@plt+0x1074>
  402500:	ldrb	w0, [x21, #1]
  402504:	add	x19, x21, #0x1
  402508:	cbz	w0, 4027c4 <ferror@plt+0x1074>
  40250c:	mov	x1, x25
  402510:	mov	x0, x19
  402514:	bl	4043a0 <ferror@plt+0x2c50>
  402518:	mov	x21, x0
  40251c:	cbz	x0, 4027c4 <ferror@plt+0x1074>
  402520:	bl	401660 <__ctype_get_mb_cur_max@plt>
  402524:	cmp	x0, #0x1
  402528:	b.ls	4024b4 <ferror@plt+0xd64>  // b.plast
  40252c:	strb	wzr, [sp, #96]
  402530:	cmp	x21, x19
  402534:	stur	xzr, [sp, #100]
  402538:	add	x20, sp, #0x64
  40253c:	strb	wzr, [sp, #108]
  402540:	str	x19, [sp, #112]
  402544:	b.ls	402a04 <ferror@plt+0x12b4>  // b.plast
  402548:	adrp	x22, 406000 <ferror@plt+0x48b0>
  40254c:	add	x22, x22, #0x10
  402550:	mov	w23, #0x1                   	// #1
  402554:	nop
  402558:	ldrb	w0, [sp, #96]
  40255c:	cbnz	w0, 402898 <ferror@plt+0x1148>
  402560:	ldrb	w1, [x19]
  402564:	ubfx	x0, x1, #5, #3
  402568:	ldr	w0, [x22, x0, lsl #2]
  40256c:	lsr	w0, w0, w1
  402570:	tbz	w0, #0, 402888 <ferror@plt+0x1138>
  402574:	mov	x0, #0x1                   	// #1
  402578:	str	x0, [sp, #120]
  40257c:	ldrb	w27, [x19]
  402580:	strb	w0, [sp, #108]
  402584:	strb	w0, [sp, #128]
  402588:	str	w27, [sp, #132]
  40258c:	cbz	w27, 402c24 <ferror@plt+0x14d4>
  402590:	ldr	x19, [sp, #112]
  402594:	strb	wzr, [sp, #108]
  402598:	ldr	x0, [sp, #120]
  40259c:	ldrb	w1, [sp, #128]
  4025a0:	add	x19, x19, x0
  4025a4:	str	x19, [sp, #112]
  4025a8:	cmp	x19, x21
  4025ac:	b.cc	402558 <ferror@plt+0xe08>  // b.lo, b.ul, b.last
  4025b0:	cbz	w1, 402a04 <ferror@plt+0x12b4>
  4025b4:	mov	w0, w27
  4025b8:	bl	4016c0 <iswalnum@plt>
  4025bc:	cmp	w0, #0x0
  4025c0:	cset	w28, eq  // eq = none
  4025c4:	strb	wzr, [sp, #160]
  4025c8:	adrp	x23, 406000 <ferror@plt+0x48b0>
  4025cc:	strb	wzr, [sp, #96]
  4025d0:	mov	x20, x25
  4025d4:	ldrb	w0, [sp, #160]
  4025d8:	add	x23, x23, #0x10
  4025dc:	stur	xzr, [sp, #100]
  4025e0:	add	x27, sp, #0xa4
  4025e4:	strb	wzr, [sp, #108]
  4025e8:	mov	w22, #0x1                   	// #1
  4025ec:	str	x21, [sp, #112]
  4025f0:	stur	xzr, [sp, #164]
  4025f4:	strb	wzr, [sp, #172]
  4025f8:	str	x25, [sp, #176]
  4025fc:	cbnz	w0, 4026ac <ferror@plt+0xf5c>
  402600:	ldrb	w1, [x20]
  402604:	ubfx	x0, x1, #5, #3
  402608:	ldr	w0, [x23, x0, lsl #2]
  40260c:	lsr	w0, w0, w1
  402610:	tbz	w0, #0, 402874 <ferror@plt+0x1124>
  402614:	mov	x0, #0x1                   	// #1
  402618:	str	x0, [sp, #184]
  40261c:	ldrb	w1, [x20]
  402620:	strb	w0, [sp, #172]
  402624:	strb	w0, [sp, #192]
  402628:	mov	w19, w1
  40262c:	str	w1, [sp, #196]
  402630:	cbz	w19, 402708 <ferror@plt+0xfb8>
  402634:	ldrb	w0, [sp, #108]
  402638:	cbnz	w0, 402860 <ferror@plt+0x1110>
  40263c:	ldrb	w0, [sp, #96]
  402640:	ldr	x19, [sp, #112]
  402644:	cbnz	w0, 402800 <ferror@plt+0x10b0>
  402648:	ldrb	w1, [x19]
  40264c:	ubfx	x0, x1, #5, #3
  402650:	ldr	w0, [x23, x0, lsl #2]
  402654:	lsr	w0, w0, w1
  402658:	tbz	w0, #0, 4027f0 <ferror@plt+0x10a0>
  40265c:	mov	x0, #0x1                   	// #1
  402660:	str	x0, [sp, #120]
  402664:	ldrb	w1, [x19]
  402668:	strb	w0, [sp, #108]
  40266c:	strb	w0, [sp, #128]
  402670:	mov	w19, w1
  402674:	str	w1, [sp, #132]
  402678:	cbz	w19, 402c24 <ferror@plt+0x14d4>
  40267c:	ldr	x19, [sp, #112]
  402680:	strb	wzr, [sp, #108]
  402684:	ldr	x0, [sp, #120]
  402688:	strb	wzr, [sp, #172]
  40268c:	ldr	x20, [sp, #176]
  402690:	add	x19, x19, x0
  402694:	ldr	x0, [sp, #184]
  402698:	str	x19, [sp, #112]
  40269c:	add	x20, x20, x0
  4026a0:	ldrb	w0, [sp, #160]
  4026a4:	str	x20, [sp, #176]
  4026a8:	cbz	w0, 402600 <ferror@plt+0xeb0>
  4026ac:	bl	401660 <__ctype_get_mb_cur_max@plt>
  4026b0:	mov	x1, x0
  4026b4:	mov	x0, x20
  4026b8:	bl	402fd8 <ferror@plt+0x1888>
  4026bc:	mov	x3, x27
  4026c0:	mov	x2, x0
  4026c4:	mov	x1, x20
  4026c8:	mov	x0, x26
  4026cc:	bl	4037d0 <ferror@plt+0x2080>
  4026d0:	str	x0, [sp, #184]
  4026d4:	cmn	x0, #0x1
  4026d8:	b.eq	40290c <ferror@plt+0x11bc>  // b.none
  4026dc:	cmn	x0, #0x2
  4026e0:	b.eq	402934 <ferror@plt+0x11e4>  // b.none
  4026e4:	cbz	x0, 40294c <ferror@plt+0x11fc>
  4026e8:	ldr	w19, [sp, #196]
  4026ec:	mov	x0, x27
  4026f0:	strb	w22, [sp, #192]
  4026f4:	bl	4015c0 <mbsinit@plt>
  4026f8:	cbz	w0, 402700 <ferror@plt+0xfb0>
  4026fc:	strb	wzr, [sp, #160]
  402700:	strb	w22, [sp, #172]
  402704:	cbnz	w19, 402634 <ferror@plt+0xee4>
  402708:	ldrb	w0, [sp, #108]
  40270c:	cbnz	w0, 402abc <ferror@plt+0x136c>
  402710:	ldrb	w0, [sp, #96]
  402714:	ldr	x19, [sp, #112]
  402718:	cbnz	w0, 402a44 <ferror@plt+0x12f4>
  40271c:	ldrb	w1, [x19]
  402720:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402724:	add	x0, x0, #0x10
  402728:	ubfx	x2, x1, #5, #3
  40272c:	ldr	w0, [x0, x2, lsl #2]
  402730:	lsr	w0, w0, w1
  402734:	tbz	w0, #0, 402a30 <ferror@plt+0x12e0>
  402738:	mov	x0, #0x1                   	// #1
  40273c:	str	x0, [sp, #120]
  402740:	ldrb	w19, [x19]
  402744:	strb	w0, [sp, #108]
  402748:	strb	w0, [sp, #128]
  40274c:	str	w19, [sp, #132]
  402750:	cbz	w19, 4029c0 <ferror@plt+0x1270>
  402754:	ldrb	w0, [sp, #128]
  402758:	cbz	w0, 4029c0 <ferror@plt+0x1270>
  40275c:	mov	w0, w19
  402760:	bl	4016c0 <iswalnum@plt>
  402764:	cbz	w0, 4029c0 <ferror@plt+0x1270>
  402768:	strb	wzr, [sp, #96]
  40276c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402770:	stur	xzr, [sp, #100]
  402774:	add	x1, x1, #0x10
  402778:	strb	wzr, [sp, #108]
  40277c:	add	x19, sp, #0x64
  402780:	str	x21, [sp, #112]
  402784:	ldrb	w2, [x21]
  402788:	ubfx	x0, x2, #5, #3
  40278c:	ldr	w0, [x1, x0, lsl #2]
  402790:	lsr	w0, w0, w2
  402794:	tbz	w0, #0, 402acc <ferror@plt+0x137c>
  402798:	mov	x1, #0x1                   	// #1
  40279c:	str	x1, [sp, #120]
  4027a0:	ldrb	w0, [x21]
  4027a4:	strb	w1, [sp, #128]
  4027a8:	mov	w19, w0
  4027ac:	str	w0, [sp, #132]
  4027b0:	cbz	w19, 402bd4 <ferror@plt+0x1484>
  4027b4:	ldr	x19, [sp, #120]
  4027b8:	add	x19, x21, x19
  4027bc:	ldrb	w0, [x19]
  4027c0:	cbnz	w0, 40250c <ferror@plt+0xdbc>
  4027c4:	ldp	x21, x22, [sp, #32]
  4027c8:	ldp	x23, x24, [sp, #48]
  4027cc:	mov	w28, #0x0                   	// #0
  4027d0:	mov	x0, x25
  4027d4:	bl	401640 <free@plt>
  4027d8:	mov	w0, w28
  4027dc:	ldp	x19, x20, [sp, #16]
  4027e0:	ldp	x25, x26, [sp, #64]
  4027e4:	ldp	x27, x28, [sp, #80]
  4027e8:	ldp	x29, x30, [sp], #224
  4027ec:	ret
  4027f0:	add	x0, sp, #0x64
  4027f4:	bl	4015c0 <mbsinit@plt>
  4027f8:	cbz	w0, 402be4 <ferror@plt+0x1494>
  4027fc:	strb	w22, [sp, #96]
  402800:	bl	401660 <__ctype_get_mb_cur_max@plt>
  402804:	mov	x1, x0
  402808:	mov	x0, x19
  40280c:	bl	402fd8 <ferror@plt+0x1888>
  402810:	mov	x1, x19
  402814:	mov	x2, x0
  402818:	add	x3, sp, #0x64
  40281c:	mov	x0, x24
  402820:	bl	4037d0 <ferror@plt+0x2080>
  402824:	str	x0, [sp, #120]
  402828:	cmn	x0, #0x1
  40282c:	b.eq	402920 <ferror@plt+0x11d0>  // b.none
  402830:	cmn	x0, #0x2
  402834:	b.eq	402988 <ferror@plt+0x1238>  // b.none
  402838:	cbz	x0, 4029a0 <ferror@plt+0x1250>
  40283c:	ldr	w19, [sp, #132]
  402840:	add	x0, sp, #0x64
  402844:	strb	w22, [sp, #128]
  402848:	bl	4015c0 <mbsinit@plt>
  40284c:	cbz	w0, 402854 <ferror@plt+0x1104>
  402850:	strb	wzr, [sp, #96]
  402854:	strb	w22, [sp, #108]
  402858:	cbnz	w19, 40267c <ferror@plt+0xf2c>
  40285c:	b	402c24 <ferror@plt+0x14d4>
  402860:	ldrb	w0, [sp, #128]
  402864:	cbz	w0, 40267c <ferror@plt+0xf2c>
  402868:	ldr	w19, [sp, #132]
  40286c:	cbnz	w19, 40267c <ferror@plt+0xf2c>
  402870:	b	402c24 <ferror@plt+0x14d4>
  402874:	mov	x0, x27
  402878:	bl	4015c0 <mbsinit@plt>
  40287c:	cbz	w0, 402be4 <ferror@plt+0x1494>
  402880:	strb	w22, [sp, #160]
  402884:	b	4026ac <ferror@plt+0xf5c>
  402888:	mov	x0, x20
  40288c:	bl	4015c0 <mbsinit@plt>
  402890:	cbz	w0, 402be4 <ferror@plt+0x1494>
  402894:	strb	w23, [sp, #96]
  402898:	bl	401660 <__ctype_get_mb_cur_max@plt>
  40289c:	mov	x1, x0
  4028a0:	mov	x0, x19
  4028a4:	bl	402fd8 <ferror@plt+0x1888>
  4028a8:	mov	x3, x20
  4028ac:	mov	x2, x0
  4028b0:	mov	x1, x19
  4028b4:	mov	x0, x24
  4028b8:	bl	4037d0 <ferror@plt+0x2080>
  4028bc:	str	x0, [sp, #120]
  4028c0:	cmn	x0, #0x1
  4028c4:	b.eq	4029ec <ferror@plt+0x129c>  // b.none
  4028c8:	cmn	x0, #0x2
  4028cc:	b.eq	402a0c <ferror@plt+0x12bc>  // b.none
  4028d0:	cbnz	x0, 402a28 <ferror@plt+0x12d8>
  4028d4:	ldr	x19, [sp, #112]
  4028d8:	mov	x0, #0x1                   	// #1
  4028dc:	str	x0, [sp, #120]
  4028e0:	ldrb	w0, [x19]
  4028e4:	cbnz	w0, 402c04 <ferror@plt+0x14b4>
  4028e8:	ldr	w27, [sp, #132]
  4028ec:	cbnz	w27, 402968 <ferror@plt+0x1218>
  4028f0:	mov	x0, x20
  4028f4:	strb	w23, [sp, #128]
  4028f8:	bl	4015c0 <mbsinit@plt>
  4028fc:	cbz	w0, 402904 <ferror@plt+0x11b4>
  402900:	strb	wzr, [sp, #96]
  402904:	strb	w23, [sp, #108]
  402908:	b	40258c <ferror@plt+0xe3c>
  40290c:	mov	x0, #0x1                   	// #1
  402910:	strb	w0, [sp, #172]
  402914:	str	x0, [sp, #184]
  402918:	strb	wzr, [sp, #192]
  40291c:	b	402634 <ferror@plt+0xee4>
  402920:	mov	x0, #0x1                   	// #1
  402924:	str	x0, [sp, #120]
  402928:	strb	wzr, [sp, #128]
  40292c:	ldr	x19, [sp, #112]
  402930:	b	402680 <ferror@plt+0xf30>
  402934:	ldr	x0, [sp, #176]
  402938:	bl	401400 <strlen@plt>
  40293c:	strb	w22, [sp, #172]
  402940:	str	x0, [sp, #184]
  402944:	strb	wzr, [sp, #192]
  402948:	b	402634 <ferror@plt+0xee4>
  40294c:	ldr	x0, [sp, #176]
  402950:	mov	x1, #0x1                   	// #1
  402954:	str	x1, [sp, #184]
  402958:	ldrb	w0, [x0]
  40295c:	cbnz	w0, 402c04 <ferror@plt+0x14b4>
  402960:	ldr	w19, [sp, #196]
  402964:	cbz	w19, 4026ec <ferror@plt+0xf9c>
  402968:	adrp	x3, 405000 <ferror@plt+0x38b0>
  40296c:	adrp	x1, 405000 <ferror@plt+0x38b0>
  402970:	adrp	x0, 405000 <ferror@plt+0x38b0>
  402974:	add	x3, x3, #0xfa8
  402978:	add	x1, x1, #0xf30
  40297c:	add	x0, x0, #0xf40
  402980:	mov	w2, #0xb3                  	// #179
  402984:	bl	4016f0 <__assert_fail@plt>
  402988:	ldr	x19, [sp, #112]
  40298c:	mov	x0, x19
  402990:	bl	401400 <strlen@plt>
  402994:	str	x0, [sp, #120]
  402998:	strb	wzr, [sp, #128]
  40299c:	b	402680 <ferror@plt+0xf30>
  4029a0:	ldr	x19, [sp, #112]
  4029a4:	mov	x0, #0x1                   	// #1
  4029a8:	str	x0, [sp, #120]
  4029ac:	ldrb	w0, [x19]
  4029b0:	cbnz	w0, 402c04 <ferror@plt+0x14b4>
  4029b4:	ldr	w19, [sp, #132]
  4029b8:	cbz	w19, 402840 <ferror@plt+0x10f0>
  4029bc:	b	402968 <ferror@plt+0x1218>
  4029c0:	cbz	w28, 402768 <ferror@plt+0x1018>
  4029c4:	mov	x0, x25
  4029c8:	ldp	x21, x22, [sp, #32]
  4029cc:	ldp	x23, x24, [sp, #48]
  4029d0:	bl	401640 <free@plt>
  4029d4:	mov	w0, w28
  4029d8:	ldp	x19, x20, [sp, #16]
  4029dc:	ldp	x25, x26, [sp, #64]
  4029e0:	ldp	x27, x28, [sp, #80]
  4029e4:	ldp	x29, x30, [sp], #224
  4029e8:	ret
  4029ec:	mov	x0, #0x1                   	// #1
  4029f0:	ldr	w27, [sp, #132]
  4029f4:	str	x0, [sp, #120]
  4029f8:	strb	wzr, [sp, #128]
  4029fc:	ldr	x19, [sp, #112]
  402a00:	b	402594 <ferror@plt+0xe44>
  402a04:	mov	w28, #0x1                   	// #1
  402a08:	b	4025c4 <ferror@plt+0xe74>
  402a0c:	ldr	x19, [sp, #112]
  402a10:	mov	x0, x19
  402a14:	bl	401400 <strlen@plt>
  402a18:	ldr	w27, [sp, #132]
  402a1c:	str	x0, [sp, #120]
  402a20:	strb	wzr, [sp, #128]
  402a24:	b	402594 <ferror@plt+0xe44>
  402a28:	ldr	w27, [sp, #132]
  402a2c:	b	4028f0 <ferror@plt+0x11a0>
  402a30:	add	x0, sp, #0x64
  402a34:	bl	4015c0 <mbsinit@plt>
  402a38:	cbz	w0, 402be4 <ferror@plt+0x1494>
  402a3c:	mov	w0, #0x1                   	// #1
  402a40:	strb	w0, [sp, #96]
  402a44:	bl	401660 <__ctype_get_mb_cur_max@plt>
  402a48:	mov	x1, x0
  402a4c:	mov	x0, x19
  402a50:	bl	402fd8 <ferror@plt+0x1888>
  402a54:	mov	x1, x19
  402a58:	mov	x2, x0
  402a5c:	add	x3, sp, #0x64
  402a60:	mov	x0, x24
  402a64:	bl	4037d0 <ferror@plt+0x2080>
  402a68:	str	x0, [sp, #120]
  402a6c:	cmn	x0, #0x1
  402a70:	b.eq	402b3c <ferror@plt+0x13ec>  // b.none
  402a74:	cmn	x0, #0x2
  402a78:	b.eq	402b60 <ferror@plt+0x1410>  // b.none
  402a7c:	cbnz	x0, 402b90 <ferror@plt+0x1440>
  402a80:	ldr	x0, [sp, #112]
  402a84:	mov	x1, #0x1                   	// #1
  402a88:	str	x1, [sp, #120]
  402a8c:	ldrb	w0, [x0]
  402a90:	cbnz	w0, 402c04 <ferror@plt+0x14b4>
  402a94:	ldr	w19, [sp, #132]
  402a98:	cbnz	w19, 402b38 <ferror@plt+0x13e8>
  402a9c:	mov	w20, #0x1                   	// #1
  402aa0:	add	x0, sp, #0x64
  402aa4:	strb	w20, [sp, #128]
  402aa8:	bl	4015c0 <mbsinit@plt>
  402aac:	cbz	w0, 402ab4 <ferror@plt+0x1364>
  402ab0:	strb	wzr, [sp, #96]
  402ab4:	strb	w20, [sp, #108]
  402ab8:	b	402750 <ferror@plt+0x1000>
  402abc:	ldrb	w0, [sp, #128]
  402ac0:	ldr	w19, [sp, #132]
  402ac4:	cbz	w0, 402754 <ferror@plt+0x1004>
  402ac8:	b	402750 <ferror@plt+0x1000>
  402acc:	mov	x0, x19
  402ad0:	bl	4015c0 <mbsinit@plt>
  402ad4:	cbz	w0, 402be4 <ferror@plt+0x1494>
  402ad8:	mov	w0, #0x1                   	// #1
  402adc:	strb	w0, [sp, #96]
  402ae0:	bl	401660 <__ctype_get_mb_cur_max@plt>
  402ae4:	mov	x1, x0
  402ae8:	mov	x0, x21
  402aec:	bl	402fd8 <ferror@plt+0x1888>
  402af0:	mov	x3, x19
  402af4:	mov	x2, x0
  402af8:	mov	x1, x21
  402afc:	mov	x0, x24
  402b00:	bl	4037d0 <ferror@plt+0x2080>
  402b04:	str	x0, [sp, #120]
  402b08:	cmn	x0, #0x1
  402b0c:	b.eq	402b54 <ferror@plt+0x1404>  // b.none
  402b10:	cmn	x0, #0x2
  402b14:	b.eq	402b80 <ferror@plt+0x1430>  // b.none
  402b18:	cbnz	x0, 402b98 <ferror@plt+0x1448>
  402b1c:	ldr	x0, [sp, #112]
  402b20:	mov	x1, #0x1                   	// #1
  402b24:	str	x1, [sp, #120]
  402b28:	ldrb	w0, [x0]
  402b2c:	cbnz	w0, 402c04 <ferror@plt+0x14b4>
  402b30:	ldr	w19, [sp, #132]
  402b34:	cbz	w19, 402b9c <ferror@plt+0x144c>
  402b38:	bl	402448 <ferror@plt+0xcf8>
  402b3c:	mov	x0, #0x1                   	// #1
  402b40:	ldr	w19, [sp, #132]
  402b44:	strb	w0, [sp, #108]
  402b48:	str	x0, [sp, #120]
  402b4c:	strb	wzr, [sp, #128]
  402b50:	b	402754 <ferror@plt+0x1004>
  402b54:	mov	x0, #0x1                   	// #1
  402b58:	str	x0, [sp, #120]
  402b5c:	b	4027b4 <ferror@plt+0x1064>
  402b60:	ldr	x0, [sp, #112]
  402b64:	bl	401400 <strlen@plt>
  402b68:	ldr	w19, [sp, #132]
  402b6c:	mov	w1, #0x1                   	// #1
  402b70:	strb	w1, [sp, #108]
  402b74:	str	x0, [sp, #120]
  402b78:	strb	wzr, [sp, #128]
  402b7c:	b	402754 <ferror@plt+0x1004>
  402b80:	ldr	x0, [sp, #112]
  402b84:	bl	401400 <strlen@plt>
  402b88:	str	x0, [sp, #120]
  402b8c:	b	4027b4 <ferror@plt+0x1064>
  402b90:	ldr	w19, [sp, #132]
  402b94:	b	402a9c <ferror@plt+0x134c>
  402b98:	ldr	w19, [sp, #132]
  402b9c:	mov	w0, #0x1                   	// #1
  402ba0:	strb	w0, [sp, #128]
  402ba4:	b	4027b0 <ferror@plt+0x1060>
  402ba8:	mov	x0, x25
  402bac:	mov	w28, #0x1                   	// #1
  402bb0:	ldp	x21, x22, [sp, #32]
  402bb4:	ldp	x23, x24, [sp, #48]
  402bb8:	bl	401640 <free@plt>
  402bbc:	mov	w0, w28
  402bc0:	ldp	x19, x20, [sp, #16]
  402bc4:	ldp	x25, x26, [sp, #64]
  402bc8:	ldp	x27, x28, [sp, #80]
  402bcc:	ldp	x29, x30, [sp], #224
  402bd0:	ret
  402bd4:	mov	w28, #0x0                   	// #0
  402bd8:	ldp	x21, x22, [sp, #32]
  402bdc:	ldp	x23, x24, [sp, #48]
  402be0:	b	4027d0 <ferror@plt+0x1080>
  402be4:	adrp	x3, 405000 <ferror@plt+0x38b0>
  402be8:	adrp	x1, 405000 <ferror@plt+0x38b0>
  402bec:	adrp	x0, 405000 <ferror@plt+0x38b0>
  402bf0:	add	x3, x3, #0xfa8
  402bf4:	add	x1, x1, #0xf30
  402bf8:	add	x0, x0, #0xf58
  402bfc:	mov	w2, #0x96                  	// #150
  402c00:	bl	4016f0 <__assert_fail@plt>
  402c04:	adrp	x3, 405000 <ferror@plt+0x38b0>
  402c08:	adrp	x1, 405000 <ferror@plt+0x38b0>
  402c0c:	adrp	x0, 405000 <ferror@plt+0x38b0>
  402c10:	add	x3, x3, #0xfa8
  402c14:	add	x1, x1, #0xf30
  402c18:	add	x0, x0, #0xf70
  402c1c:	mov	w2, #0xb2                  	// #178
  402c20:	bl	4016f0 <__assert_fail@plt>
  402c24:	bl	4015b0 <abort@plt>
  402c28:	stp	x29, x30, [sp, #-48]!
  402c2c:	mov	w2, #0x5                   	// #5
  402c30:	mov	x29, sp
  402c34:	stp	x19, x20, [sp, #16]
  402c38:	mov	x19, x0
  402c3c:	mov	x1, x19
  402c40:	mov	x0, #0x0                   	// #0
  402c44:	bl	4016d0 <dcgettext@plt>
  402c48:	mov	x20, x0
  402c4c:	cmp	x19, x0
  402c50:	b.eq	402c64 <ferror@plt+0x1514>  // b.none
  402c54:	mov	x1, x19
  402c58:	bl	402470 <ferror@plt+0xd20>
  402c5c:	tst	w0, #0xff
  402c60:	b.eq	402c74 <ferror@plt+0x1524>  // b.none
  402c64:	mov	x0, x20
  402c68:	ldp	x19, x20, [sp, #16]
  402c6c:	ldp	x29, x30, [sp], #48
  402c70:	ret
  402c74:	mov	x0, x20
  402c78:	str	x21, [sp, #32]
  402c7c:	bl	401400 <strlen@plt>
  402c80:	mov	x21, x0
  402c84:	mov	x0, x19
  402c88:	bl	401400 <strlen@plt>
  402c8c:	add	x0, x21, x0
  402c90:	add	x0, x0, #0x4
  402c94:	bl	4035d8 <ferror@plt+0x1e88>
  402c98:	mov	x2, x20
  402c9c:	mov	x3, x19
  402ca0:	mov	x20, x0
  402ca4:	adrp	x1, 405000 <ferror@plt+0x38b0>
  402ca8:	add	x1, x1, #0xf88
  402cac:	bl	401460 <sprintf@plt>
  402cb0:	mov	x0, x20
  402cb4:	ldp	x19, x20, [sp, #16]
  402cb8:	ldr	x21, [sp, #32]
  402cbc:	ldp	x29, x30, [sp], #48
  402cc0:	ret
  402cc4:	nop
  402cc8:	stp	x29, x30, [sp, #-80]!
  402ccc:	mov	w2, #0x5                   	// #5
  402cd0:	mov	x29, sp
  402cd4:	stp	x19, x20, [sp, #16]
  402cd8:	mov	x19, x1
  402cdc:	mov	x1, x0
  402ce0:	stp	x21, x22, [sp, #32]
  402ce4:	mov	x21, x0
  402ce8:	mov	x0, #0x0                   	// #0
  402cec:	stp	x23, x24, [sp, #48]
  402cf0:	adrp	x22, 405000 <ferror@plt+0x38b0>
  402cf4:	add	x22, x22, #0xf90
  402cf8:	stp	x25, x26, [sp, #64]
  402cfc:	bl	4016d0 <dcgettext@plt>
  402d00:	mov	x20, x0
  402d04:	bl	403928 <ferror@plt+0x21d8>
  402d08:	mov	x26, x0
  402d0c:	mov	x1, x22
  402d10:	bl	403850 <ferror@plt+0x2100>
  402d14:	cbnz	w0, 402dd8 <ferror@plt+0x1688>
  402d18:	mov	x1, x21
  402d1c:	mov	x0, x20
  402d20:	bl	401600 <strcmp@plt>
  402d24:	cbz	x19, 402db4 <ferror@plt+0x1664>
  402d28:	mov	x24, x19
  402d2c:	mov	x23, x19
  402d30:	mov	x22, #0x0                   	// #0
  402d34:	cbz	w0, 402f70 <ferror@plt+0x1820>
  402d38:	mov	x1, x21
  402d3c:	mov	x0, x20
  402d40:	mov	x21, #0x0                   	// #0
  402d44:	bl	402470 <ferror@plt+0xd20>
  402d48:	tst	w0, #0xff
  402d4c:	b.ne	402d8c <ferror@plt+0x163c>  // b.any
  402d50:	cbz	x23, 402d68 <ferror@plt+0x1618>
  402d54:	mov	x1, x23
  402d58:	mov	x0, x20
  402d5c:	bl	402470 <ferror@plt+0xd20>
  402d60:	tst	w0, #0xff
  402d64:	b.ne	402d80 <ferror@plt+0x1630>  // b.any
  402d68:	cbz	x24, 402ec8 <ferror@plt+0x1778>
  402d6c:	mov	x1, x24
  402d70:	mov	x0, x20
  402d74:	bl	402470 <ferror@plt+0xd20>
  402d78:	tst	w0, #0xff
  402d7c:	b.eq	402ec8 <ferror@plt+0x1778>  // b.none
  402d80:	cbz	x21, 402d8c <ferror@plt+0x163c>
  402d84:	mov	x0, x21
  402d88:	bl	401640 <free@plt>
  402d8c:	cbz	x22, 402d98 <ferror@plt+0x1648>
  402d90:	mov	x0, x22
  402d94:	bl	401640 <free@plt>
  402d98:	mov	x0, x20
  402d9c:	ldp	x19, x20, [sp, #16]
  402da0:	ldp	x21, x22, [sp, #32]
  402da4:	ldp	x23, x24, [sp, #48]
  402da8:	ldp	x25, x26, [sp, #64]
  402dac:	ldp	x29, x30, [sp], #80
  402db0:	ret
  402db4:	cbnz	w0, 402ea4 <ferror@plt+0x1754>
  402db8:	mov	x20, x21
  402dbc:	mov	x0, x20
  402dc0:	ldp	x19, x20, [sp, #16]
  402dc4:	ldp	x21, x22, [sp, #32]
  402dc8:	ldp	x23, x24, [sp, #48]
  402dcc:	ldp	x25, x26, [sp, #64]
  402dd0:	ldp	x29, x30, [sp], #80
  402dd4:	ret
  402dd8:	mov	x2, x26
  402ddc:	mov	x1, x22
  402de0:	mov	x0, x19
  402de4:	bl	403790 <ferror@plt+0x2040>
  402de8:	mov	x23, x0
  402dec:	mov	x0, x26
  402df0:	bl	401400 <strlen@plt>
  402df4:	mov	x25, x0
  402df8:	add	x0, x0, #0xb
  402dfc:	bl	4035d8 <ferror@plt+0x1e88>
  402e00:	mov	x1, x26
  402e04:	mov	x24, x0
  402e08:	mov	x2, x25
  402e0c:	bl	4013e0 <memcpy@plt>
  402e10:	adrp	x3, 405000 <ferror@plt+0x38b0>
  402e14:	add	x3, x3, #0xf98
  402e18:	add	x4, x24, x25
  402e1c:	mov	x1, x22
  402e20:	mov	x2, x24
  402e24:	mov	x0, x19
  402e28:	ldr	x5, [x3]
  402e2c:	str	x5, [x24, x25]
  402e30:	ldur	w3, [x3, #7]
  402e34:	stur	w3, [x4, #7]
  402e38:	bl	403790 <ferror@plt+0x2040>
  402e3c:	mov	x19, x0
  402e40:	mov	x0, x24
  402e44:	bl	401640 <free@plt>
  402e48:	cbz	x19, 402f48 <ferror@plt+0x17f8>
  402e4c:	mov	x0, x19
  402e50:	mov	w1, #0x3f                  	// #63
  402e54:	bl	401670 <strchr@plt>
  402e58:	cbz	x0, 402f04 <ferror@plt+0x17b4>
  402e5c:	mov	x0, x19
  402e60:	bl	401640 <free@plt>
  402e64:	mov	x1, x21
  402e68:	mov	x0, x20
  402e6c:	cbz	x23, 402f78 <ferror@plt+0x1828>
  402e70:	bl	401600 <strcmp@plt>
  402e74:	cbz	w0, 402f68 <ferror@plt+0x1818>
  402e78:	mov	x1, x21
  402e7c:	mov	x0, x20
  402e80:	mov	x21, x23
  402e84:	bl	402470 <ferror@plt+0xd20>
  402e88:	tst	w0, #0xff
  402e8c:	b.ne	402fc4 <ferror@plt+0x1874>  // b.any
  402e90:	mov	x19, x23
  402e94:	mov	x24, #0x0                   	// #0
  402e98:	mov	x22, #0x0                   	// #0
  402e9c:	cbnz	x23, 402d54 <ferror@plt+0x1604>
  402ea0:	b	402d68 <ferror@plt+0x1618>
  402ea4:	mov	x1, x21
  402ea8:	mov	x0, x20
  402eac:	bl	402470 <ferror@plt+0xd20>
  402eb0:	tst	w0, #0xff
  402eb4:	b.ne	402d98 <ferror@plt+0x1648>  // b.any
  402eb8:	mov	x19, x21
  402ebc:	mov	x22, #0x0                   	// #0
  402ec0:	mov	x21, #0x0                   	// #0
  402ec4:	nop
  402ec8:	mov	x0, x20
  402ecc:	bl	401400 <strlen@plt>
  402ed0:	mov	x23, x0
  402ed4:	mov	x0, x19
  402ed8:	bl	401400 <strlen@plt>
  402edc:	add	x0, x23, x0
  402ee0:	add	x0, x0, #0x4
  402ee4:	bl	4035d8 <ferror@plt+0x1e88>
  402ee8:	mov	x2, x20
  402eec:	mov	x3, x19
  402ef0:	mov	x20, x0
  402ef4:	adrp	x1, 405000 <ferror@plt+0x38b0>
  402ef8:	add	x1, x1, #0xf88
  402efc:	bl	401460 <sprintf@plt>
  402f00:	b	402d80 <ferror@plt+0x1630>
  402f04:	mov	x1, x21
  402f08:	mov	x0, x20
  402f0c:	bl	401600 <strcmp@plt>
  402f10:	cbz	x23, 402f8c <ferror@plt+0x183c>
  402f14:	cbnz	w0, 402f98 <ferror@plt+0x1848>
  402f18:	cmp	x23, x19
  402f1c:	b.eq	402f68 <ferror@plt+0x1818>  // b.none
  402f20:	mov	x0, x19
  402f24:	mov	x20, x23
  402f28:	bl	401640 <free@plt>
  402f2c:	mov	x0, x20
  402f30:	ldp	x19, x20, [sp, #16]
  402f34:	ldp	x21, x22, [sp, #32]
  402f38:	ldp	x23, x24, [sp, #48]
  402f3c:	ldp	x25, x26, [sp, #64]
  402f40:	ldp	x29, x30, [sp], #80
  402f44:	ret
  402f48:	mov	x1, x21
  402f4c:	mov	x0, x20
  402f50:	bl	401600 <strcmp@plt>
  402f54:	cbnz	x23, 402e74 <ferror@plt+0x1724>
  402f58:	mov	x19, x21
  402f5c:	mov	x24, #0x0                   	// #0
  402f60:	mov	x22, #0x0                   	// #0
  402f64:	b	402d34 <ferror@plt+0x15e4>
  402f68:	mov	x20, x23
  402f6c:	b	402d98 <ferror@plt+0x1648>
  402f70:	mov	x20, x19
  402f74:	b	402d98 <ferror@plt+0x1648>
  402f78:	mov	x19, x21
  402f7c:	mov	x24, #0x0                   	// #0
  402f80:	mov	x22, #0x0                   	// #0
  402f84:	bl	401600 <strcmp@plt>
  402f88:	b	402d34 <ferror@plt+0x15e4>
  402f8c:	mov	x24, x19
  402f90:	mov	x22, x19
  402f94:	b	402d34 <ferror@plt+0x15e4>
  402f98:	mov	x1, x21
  402f9c:	mov	x0, x20
  402fa0:	bl	402470 <ferror@plt+0xd20>
  402fa4:	tst	w0, #0xff
  402fa8:	b.ne	402fcc <ferror@plt+0x187c>  // b.any
  402fac:	mov	x24, x19
  402fb0:	mov	x22, x19
  402fb4:	mov	x21, x23
  402fb8:	mov	x19, x23
  402fbc:	cbnz	x23, 402d54 <ferror@plt+0x1604>
  402fc0:	b	402d68 <ferror@plt+0x1618>
  402fc4:	mov	x22, #0x0                   	// #0
  402fc8:	b	402d80 <ferror@plt+0x1630>
  402fcc:	mov	x22, x19
  402fd0:	mov	x21, x23
  402fd4:	b	402d84 <ferror@plt+0x1634>
  402fd8:	stp	x29, x30, [sp, #-32]!
  402fdc:	mov	x2, x1
  402fe0:	mov	x29, sp
  402fe4:	stp	x19, x20, [sp, #16]
  402fe8:	mov	x19, x0
  402fec:	mov	x20, x1
  402ff0:	mov	w1, #0x0                   	// #0
  402ff4:	bl	4016b0 <memchr@plt>
  402ff8:	sub	x19, x0, x19
  402ffc:	cmp	x0, #0x0
  403000:	csinc	x0, x20, x19, eq  // eq = none
  403004:	ldp	x19, x20, [sp, #16]
  403008:	ldp	x29, x30, [sp], #32
  40300c:	ret
  403010:	stp	x29, x30, [sp, #-16]!
  403014:	adrp	x3, 405000 <ferror@plt+0x38b0>
  403018:	adrp	x1, 405000 <ferror@plt+0x38b0>
  40301c:	mov	x29, sp
  403020:	adrp	x0, 405000 <ferror@plt+0x38b0>
  403024:	add	x3, x3, #0xfd0
  403028:	add	x1, x1, #0xfc0
  40302c:	add	x0, x0, #0xf40
  403030:	mov	w2, #0xaa                  	// #170
  403034:	bl	4016f0 <__assert_fail@plt>
  403038:	stp	x29, x30, [sp, #-176]!
  40303c:	mov	x29, sp
  403040:	stp	x21, x22, [sp, #32]
  403044:	mov	w22, w1
  403048:	bl	401580 <strdup@plt>
  40304c:	stp	x19, x20, [sp, #16]
  403050:	cbz	x0, 403514 <ferror@plt+0x1dc4>
  403054:	mov	x20, x0
  403058:	bl	401660 <__ctype_get_mb_cur_max@plt>
  40305c:	cmp	x0, #0x1
  403060:	b.ls	403230 <ferror@plt+0x1ae0>  // b.plast
  403064:	cbnz	w22, 403304 <ferror@plt+0x1bb4>
  403068:	mov	x0, x20
  40306c:	stp	x25, x26, [sp, #64]
  403070:	mov	x19, x20
  403074:	str	x27, [sp, #80]
  403078:	mov	w26, #0x0                   	// #0
  40307c:	str	x20, [sp, #128]
  403080:	bl	401400 <strlen@plt>
  403084:	add	x27, x20, x0
  403088:	str	x27, [sp, #104]
  40308c:	strb	wzr, [sp, #112]
  403090:	cmp	x27, x20
  403094:	stur	xzr, [sp, #116]
  403098:	strb	wzr, [sp, #124]
  40309c:	b.ls	403174 <ferror@plt+0x1a24>  // b.plast
  4030a0:	add	x25, sp, #0x74
  4030a4:	mov	w22, #0x1                   	// #1
  4030a8:	stp	x23, x24, [sp, #48]
  4030ac:	adrp	x23, 406000 <ferror@plt+0x48b0>
  4030b0:	add	x23, x23, #0x10
  4030b4:	b	4030e8 <ferror@plt+0x1998>
  4030b8:	ldrb	w0, [sp, #144]
  4030bc:	mov	w26, #0x1                   	// #1
  4030c0:	cbz	w0, 4030d4 <ferror@plt+0x1984>
  4030c4:	ldr	w0, [sp, #148]
  4030c8:	bl	4014d0 <iswspace@plt>
  4030cc:	cmp	w0, #0x0
  4030d0:	cset	w26, eq  // eq = none
  4030d4:	add	x19, x19, x21
  4030d8:	strb	wzr, [sp, #124]
  4030dc:	str	x19, [sp, #128]
  4030e0:	cmp	x19, x27
  4030e4:	b.cs	403168 <ferror@plt+0x1a18>  // b.hs, b.nlast
  4030e8:	ldrb	w0, [sp, #112]
  4030ec:	cbnz	w0, 4031a0 <ferror@plt+0x1a50>
  4030f0:	ldrb	w1, [x19]
  4030f4:	ubfx	x0, x1, #5, #3
  4030f8:	ldr	w0, [x23, x0, lsl #2]
  4030fc:	lsr	w0, w0, w1
  403100:	tbz	w0, #0, 403190 <ferror@plt+0x1a40>
  403104:	mov	x0, #0x1                   	// #1
  403108:	str	x0, [sp, #136]
  40310c:	ldr	x27, [sp, #104]
  403110:	mov	x21, x0
  403114:	ldrb	w1, [x19]
  403118:	ldr	x19, [sp, #128]
  40311c:	strb	w0, [sp, #144]
  403120:	str	w1, [sp, #148]
  403124:	strb	w22, [sp, #124]
  403128:	cbz	w26, 4030b8 <ferror@plt+0x1968>
  40312c:	cmp	w26, #0x1
  403130:	b.eq	40320c <ferror@plt+0x1abc>  // b.none
  403134:	cmp	w26, #0x2
  403138:	b.ne	4032fc <ferror@plt+0x1bac>  // b.any
  40313c:	ldrb	w0, [sp, #144]
  403140:	cbz	w0, 4032fc <ferror@plt+0x1bac>
  403144:	ldr	w0, [sp, #148]
  403148:	add	x19, x19, x21
  40314c:	bl	4014d0 <iswspace@plt>
  403150:	strb	wzr, [sp, #124]
  403154:	str	x19, [sp, #128]
  403158:	cmp	w0, #0x0
  40315c:	csinc	w26, w26, wzr, ne  // ne = any
  403160:	cmp	x19, x27
  403164:	b.cc	4030e8 <ferror@plt+0x1998>  // b.lo, b.ul, b.last
  403168:	cmp	w26, #0x2
  40316c:	b.eq	403404 <ferror@plt+0x1cb4>  // b.none
  403170:	ldp	x23, x24, [sp, #48]
  403174:	ldp	x25, x26, [sp, #64]
  403178:	ldr	x27, [sp, #80]
  40317c:	mov	x0, x20
  403180:	ldp	x19, x20, [sp, #16]
  403184:	ldp	x21, x22, [sp, #32]
  403188:	ldp	x29, x30, [sp], #176
  40318c:	ret
  403190:	mov	x0, x25
  403194:	bl	4015c0 <mbsinit@plt>
  403198:	cbz	w0, 403528 <ferror@plt+0x1dd8>
  40319c:	strb	w22, [sp, #112]
  4031a0:	add	x0, sp, #0x68
  4031a4:	sub	x2, x27, x19
  4031a8:	mov	x1, x19
  4031ac:	add	x3, sp, #0x74
  4031b0:	add	x0, x0, #0x2c
  4031b4:	bl	4037d0 <ferror@plt+0x2080>
  4031b8:	str	x0, [sp, #136]
  4031bc:	mov	x21, x0
  4031c0:	cmn	x0, #0x1
  4031c4:	b.eq	4032cc <ferror@plt+0x1b7c>  // b.none
  4031c8:	cmn	x0, #0x2
  4031cc:	ldr	x19, [sp, #128]
  4031d0:	b.eq	4032e8 <ferror@plt+0x1b98>  // b.none
  4031d4:	cbnz	x0, 4031f0 <ferror@plt+0x1aa0>
  4031d8:	mov	x21, #0x1                   	// #1
  4031dc:	str	x21, [sp, #136]
  4031e0:	ldrb	w0, [x19]
  4031e4:	cbnz	w0, 40354c <ferror@plt+0x1dfc>
  4031e8:	ldr	w0, [sp, #148]
  4031ec:	cbnz	w0, 4034dc <ferror@plt+0x1d8c>
  4031f0:	add	x0, sp, #0x74
  4031f4:	strb	w22, [sp, #144]
  4031f8:	bl	4015c0 <mbsinit@plt>
  4031fc:	ldr	x27, [sp, #104]
  403200:	cbz	w0, 403124 <ferror@plt+0x19d4>
  403204:	strb	wzr, [sp, #112]
  403208:	b	403124 <ferror@plt+0x19d4>
  40320c:	ldrb	w0, [sp, #144]
  403210:	cbz	w0, 4030d4 <ferror@plt+0x1984>
  403214:	ldr	w0, [sp, #148]
  403218:	bl	4014d0 <iswspace@plt>
  40321c:	cmp	w0, #0x0
  403220:	mov	w1, #0x2                   	// #2
  403224:	csel	x24, x24, x19, eq  // eq = none
  403228:	csel	w26, w26, w1, eq  // eq = none
  40322c:	b	4030d4 <ferror@plt+0x1984>
  403230:	cbz	w22, 403280 <ferror@plt+0x1b30>
  403234:	ldrb	w19, [x20]
  403238:	cbz	w19, 40350c <ferror@plt+0x1dbc>
  40323c:	bl	401630 <__ctype_b_loc@plt>
  403240:	mov	x21, x20
  403244:	ldr	x1, [x0]
  403248:	b	403254 <ferror@plt+0x1b04>
  40324c:	ldrb	w19, [x21, #1]!
  403250:	cbz	w19, 403260 <ferror@plt+0x1b10>
  403254:	ubfiz	x19, x19, #1, #8
  403258:	ldrh	w0, [x1, x19]
  40325c:	tbnz	w0, #13, 40324c <ferror@plt+0x1afc>
  403260:	mov	x0, x21
  403264:	bl	401400 <strlen@plt>
  403268:	mov	x1, x21
  40326c:	add	x2, x0, #0x1
  403270:	mov	x0, x20
  403274:	bl	4013f0 <memmove@plt>
  403278:	cmp	w22, #0x1
  40327c:	b.eq	40317c <ferror@plt+0x1a2c>  // b.none
  403280:	mov	x0, x20
  403284:	bl	401400 <strlen@plt>
  403288:	sub	x19, x0, #0x1
  40328c:	adds	x19, x20, x19
  403290:	b.cs	40317c <ferror@plt+0x1a2c>  // b.hs, b.nlast
  403294:	bl	401630 <__ctype_b_loc@plt>
  403298:	ldr	x1, [x0]
  40329c:	b	4032ac <ferror@plt+0x1b5c>
  4032a0:	strb	wzr, [x19], #-1
  4032a4:	cmp	x20, x19
  4032a8:	b.hi	40317c <ferror@plt+0x1a2c>  // b.pmore
  4032ac:	ldrb	w0, [x19]
  4032b0:	ldrh	w0, [x1, x0, lsl #1]
  4032b4:	tbnz	w0, #13, 4032a0 <ferror@plt+0x1b50>
  4032b8:	mov	x0, x20
  4032bc:	ldp	x19, x20, [sp, #16]
  4032c0:	ldp	x21, x22, [sp, #32]
  4032c4:	ldp	x29, x30, [sp], #176
  4032c8:	ret
  4032cc:	mov	x0, #0x1                   	// #1
  4032d0:	mov	x21, x0
  4032d4:	str	x0, [sp, #136]
  4032d8:	strb	wzr, [sp, #144]
  4032dc:	ldr	x27, [sp, #104]
  4032e0:	ldr	x19, [sp, #128]
  4032e4:	b	403124 <ferror@plt+0x19d4>
  4032e8:	ldr	x27, [sp, #104]
  4032ec:	strb	wzr, [sp, #144]
  4032f0:	sub	x21, x27, x19
  4032f4:	str	x21, [sp, #136]
  4032f8:	b	403124 <ferror@plt+0x19d4>
  4032fc:	mov	w26, #0x1                   	// #1
  403300:	b	4030d4 <ferror@plt+0x1984>
  403304:	mov	x0, x20
  403308:	str	x20, [sp, #128]
  40330c:	bl	401400 <strlen@plt>
  403310:	add	x21, x20, x0
  403314:	str	x21, [sp, #104]
  403318:	mov	x19, x20
  40331c:	strb	wzr, [sp, #112]
  403320:	cmp	x21, x20
  403324:	stur	xzr, [sp, #116]
  403328:	strb	wzr, [sp, #124]
  40332c:	b.ls	40344c <ferror@plt+0x1cfc>  // b.plast
  403330:	stp	x23, x24, [sp, #48]
  403334:	adrp	x23, 406000 <ferror@plt+0x48b0>
  403338:	add	x23, x23, #0x10
  40333c:	stp	x25, x26, [sp, #64]
  403340:	add	x26, sp, #0x74
  403344:	mov	w25, #0x1                   	// #1
  403348:	b	4033a8 <ferror@plt+0x1c58>
  40334c:	ldrb	w1, [x19]
  403350:	ubfx	x0, x1, #5, #3
  403354:	ldr	w0, [x23, x0, lsl #2]
  403358:	lsr	w0, w0, w1
  40335c:	tbz	w0, #0, 403418 <ferror@plt+0x1cc8>
  403360:	mov	x0, #0x1                   	// #1
  403364:	str	x0, [sp, #136]
  403368:	ldrb	w1, [x19]
  40336c:	ldr	x19, [sp, #128]
  403370:	mov	w21, w1
  403374:	strb	w0, [sp, #124]
  403378:	strb	w0, [sp, #144]
  40337c:	str	w1, [sp, #148]
  403380:	mov	w0, w21
  403384:	bl	4014d0 <iswspace@plt>
  403388:	cbz	w0, 4034e0 <ferror@plt+0x1d90>
  40338c:	ldr	x0, [sp, #136]
  403390:	strb	wzr, [sp, #124]
  403394:	ldr	x21, [sp, #104]
  403398:	add	x19, x19, x0
  40339c:	str	x19, [sp, #128]
  4033a0:	cmp	x19, x21
  4033a4:	b.cs	4034e0 <ferror@plt+0x1d90>  // b.hs, b.nlast
  4033a8:	ldrb	w0, [sp, #112]
  4033ac:	cbz	w0, 40334c <ferror@plt+0x1bfc>
  4033b0:	add	x0, sp, #0x68
  4033b4:	sub	x2, x21, x19
  4033b8:	mov	x1, x19
  4033bc:	add	x3, sp, #0x74
  4033c0:	add	x0, x0, #0x2c
  4033c4:	bl	4037d0 <ferror@plt+0x2080>
  4033c8:	str	x0, [sp, #136]
  4033cc:	cmn	x0, #0x1
  4033d0:	b.eq	403480 <ferror@plt+0x1d30>  // b.none
  4033d4:	cmn	x0, #0x2
  4033d8:	ldr	x19, [sp, #128]
  4033dc:	b.eq	40342c <ferror@plt+0x1cdc>  // b.none
  4033e0:	cbz	x0, 4034c0 <ferror@plt+0x1d70>
  4033e4:	ldr	w21, [sp, #148]
  4033e8:	add	x0, sp, #0x74
  4033ec:	strb	w25, [sp, #144]
  4033f0:	bl	4015c0 <mbsinit@plt>
  4033f4:	cbz	w0, 4033fc <ferror@plt+0x1cac>
  4033f8:	strb	wzr, [sp, #112]
  4033fc:	strb	w25, [sp, #124]
  403400:	b	403380 <ferror@plt+0x1c30>
  403404:	strb	wzr, [x24]
  403408:	ldp	x23, x24, [sp, #48]
  40340c:	ldp	x25, x26, [sp, #64]
  403410:	ldr	x27, [sp, #80]
  403414:	b	40317c <ferror@plt+0x1a2c>
  403418:	mov	x0, x26
  40341c:	bl	4015c0 <mbsinit@plt>
  403420:	cbz	w0, 403524 <ferror@plt+0x1dd4>
  403424:	strb	w25, [sp, #112]
  403428:	b	4033b0 <ferror@plt+0x1c60>
  40342c:	ldp	x23, x24, [sp, #48]
  403430:	mov	w1, #0x1                   	// #1
  403434:	ldp	x25, x26, [sp, #64]
  403438:	strb	w1, [sp, #124]
  40343c:	ldr	x0, [sp, #104]
  403440:	strb	wzr, [sp, #144]
  403444:	sub	x0, x0, x19
  403448:	str	x0, [sp, #136]
  40344c:	mov	x0, x19
  403450:	bl	401400 <strlen@plt>
  403454:	mov	x1, x19
  403458:	add	x2, x0, #0x1
  40345c:	mov	x0, x20
  403460:	bl	4013f0 <memmove@plt>
  403464:	cmp	w22, #0x1
  403468:	b.ne	403068 <ferror@plt+0x1918>  // b.any
  40346c:	mov	x0, x20
  403470:	ldp	x19, x20, [sp, #16]
  403474:	ldp	x21, x22, [sp, #32]
  403478:	ldp	x29, x30, [sp], #176
  40347c:	ret
  403480:	ldr	x19, [sp, #128]
  403484:	mov	x0, #0x1                   	// #1
  403488:	strb	w0, [sp, #124]
  40348c:	str	x0, [sp, #136]
  403490:	mov	x0, x19
  403494:	strb	wzr, [sp, #144]
  403498:	bl	401400 <strlen@plt>
  40349c:	mov	x1, x19
  4034a0:	add	x2, x0, #0x1
  4034a4:	mov	x0, x20
  4034a8:	ldp	x23, x24, [sp, #48]
  4034ac:	ldp	x25, x26, [sp, #64]
  4034b0:	bl	4013f0 <memmove@plt>
  4034b4:	cmp	w22, #0x1
  4034b8:	b.eq	40346c <ferror@plt+0x1d1c>  // b.none
  4034bc:	b	403068 <ferror@plt+0x1918>
  4034c0:	mov	x0, #0x1                   	// #1
  4034c4:	str	x0, [sp, #136]
  4034c8:	ldrb	w0, [x19]
  4034cc:	cbnz	w0, 403548 <ferror@plt+0x1df8>
  4034d0:	ldr	w21, [sp, #148]
  4034d4:	cbz	w21, 4033e8 <ferror@plt+0x1c98>
  4034d8:	str	x27, [sp, #80]
  4034dc:	bl	403010 <ferror@plt+0x18c0>
  4034e0:	mov	x0, x19
  4034e4:	bl	401400 <strlen@plt>
  4034e8:	mov	x1, x19
  4034ec:	add	x2, x0, #0x1
  4034f0:	mov	x0, x20
  4034f4:	ldp	x23, x24, [sp, #48]
  4034f8:	ldp	x25, x26, [sp, #64]
  4034fc:	bl	4013f0 <memmove@plt>
  403500:	cmp	w22, #0x1
  403504:	b.eq	40346c <ferror@plt+0x1d1c>  // b.none
  403508:	b	403068 <ferror@plt+0x1918>
  40350c:	mov	x21, x20
  403510:	b	403260 <ferror@plt+0x1b10>
  403514:	stp	x23, x24, [sp, #48]
  403518:	stp	x25, x26, [sp, #64]
  40351c:	str	x27, [sp, #80]
  403520:	bl	403570 <ferror@plt+0x1e20>
  403524:	str	x27, [sp, #80]
  403528:	adrp	x3, 405000 <ferror@plt+0x38b0>
  40352c:	adrp	x1, 405000 <ferror@plt+0x38b0>
  403530:	adrp	x0, 405000 <ferror@plt+0x38b0>
  403534:	add	x3, x3, #0xfd0
  403538:	add	x1, x1, #0xfc0
  40353c:	add	x0, x0, #0xf58
  403540:	mov	w2, #0x8e                  	// #142
  403544:	bl	4016f0 <__assert_fail@plt>
  403548:	str	x27, [sp, #80]
  40354c:	adrp	x3, 405000 <ferror@plt+0x38b0>
  403550:	adrp	x1, 405000 <ferror@plt+0x38b0>
  403554:	adrp	x0, 405000 <ferror@plt+0x38b0>
  403558:	add	x3, x3, #0xfd0
  40355c:	add	x1, x1, #0xfc0
  403560:	add	x0, x0, #0xf70
  403564:	mov	w2, #0xa9                  	// #169
  403568:	bl	4016f0 <__assert_fail@plt>
  40356c:	nop
  403570:	stp	x29, x30, [sp, #-32]!
  403574:	adrp	x0, 417000 <ferror@plt+0x158b0>
  403578:	mov	w2, #0x5                   	// #5
  40357c:	mov	x29, sp
  403580:	adrp	x1, 405000 <ferror@plt+0x38b0>
  403584:	add	x1, x1, #0xfe8
  403588:	str	x19, [sp, #16]
  40358c:	ldr	w19, [x0, #472]
  403590:	mov	x0, #0x0                   	// #0
  403594:	bl	4016d0 <dcgettext@plt>
  403598:	mov	x2, x0
  40359c:	mov	w1, #0x0                   	// #0
  4035a0:	mov	w0, w19
  4035a4:	bl	401430 <error@plt>
  4035a8:	mov	w0, #0x1                   	// #1
  4035ac:	bl	401420 <exit@plt>
  4035b0:	stp	x29, x30, [sp, #-16]!
  4035b4:	mov	x29, sp
  4035b8:	cbnz	x0, 4035d0 <ferror@plt+0x1e80>
  4035bc:	mov	x0, #0x1                   	// #1
  4035c0:	bl	4014f0 <malloc@plt>
  4035c4:	cbz	x0, 4035d0 <ferror@plt+0x1e80>
  4035c8:	ldp	x29, x30, [sp], #16
  4035cc:	ret
  4035d0:	bl	403570 <ferror@plt+0x1e20>
  4035d4:	nop
  4035d8:	stp	x29, x30, [sp, #-32]!
  4035dc:	mov	x29, sp
  4035e0:	str	x19, [sp, #16]
  4035e4:	mov	x19, x0
  4035e8:	bl	4014f0 <malloc@plt>
  4035ec:	cbz	x0, 4035fc <ferror@plt+0x1eac>
  4035f0:	ldr	x19, [sp, #16]
  4035f4:	ldp	x29, x30, [sp], #32
  4035f8:	ret
  4035fc:	mov	x0, x19
  403600:	ldr	x19, [sp, #16]
  403604:	ldp	x29, x30, [sp], #32
  403608:	b	4035b0 <ferror@plt+0x1e60>
  40360c:	nop
  403610:	stp	x29, x30, [sp, #-32]!
  403614:	umulh	x2, x0, x1
  403618:	mov	x29, sp
  40361c:	str	x19, [sp, #16]
  403620:	cbnz	x2, 403640 <ferror@plt+0x1ef0>
  403624:	mul	x19, x0, x1
  403628:	mov	x0, x19
  40362c:	bl	4014f0 <malloc@plt>
  403630:	cbz	x0, 403644 <ferror@plt+0x1ef4>
  403634:	ldr	x19, [sp, #16]
  403638:	ldp	x29, x30, [sp], #32
  40363c:	ret
  403640:	bl	403570 <ferror@plt+0x1e20>
  403644:	mov	x0, x19
  403648:	ldr	x19, [sp, #16]
  40364c:	ldp	x29, x30, [sp], #32
  403650:	b	4035b0 <ferror@plt+0x1e60>
  403654:	nop
  403658:	stp	x29, x30, [sp, #-32]!
  40365c:	mov	x29, sp
  403660:	str	x19, [sp, #16]
  403664:	mov	x19, x0
  403668:	bl	4035d8 <ferror@plt+0x1e88>
  40366c:	mov	x2, x19
  403670:	mov	w1, #0x0                   	// #0
  403674:	mov	x19, x0
  403678:	bl	401540 <memset@plt>
  40367c:	mov	x0, x19
  403680:	ldr	x19, [sp, #16]
  403684:	ldp	x29, x30, [sp], #32
  403688:	ret
  40368c:	nop
  403690:	stp	x29, x30, [sp, #-32]!
  403694:	mov	x29, sp
  403698:	str	x19, [sp, #16]
  40369c:	mov	x19, x0
  4036a0:	bl	401550 <calloc@plt>
  4036a4:	cbz	x0, 4036b4 <ferror@plt+0x1f64>
  4036a8:	ldr	x19, [sp, #16]
  4036ac:	ldp	x29, x30, [sp], #32
  4036b0:	ret
  4036b4:	mov	x0, x19
  4036b8:	ldr	x19, [sp, #16]
  4036bc:	ldp	x29, x30, [sp], #32
  4036c0:	b	4035b0 <ferror@plt+0x1e60>
  4036c4:	nop
  4036c8:	stp	x29, x30, [sp, #-32]!
  4036cc:	mov	x29, sp
  4036d0:	str	x19, [sp, #16]
  4036d4:	mov	x19, x1
  4036d8:	cbz	x0, 4036f0 <ferror@plt+0x1fa0>
  4036dc:	bl	401560 <realloc@plt>
  4036e0:	cbz	x0, 403700 <ferror@plt+0x1fb0>
  4036e4:	ldr	x19, [sp, #16]
  4036e8:	ldp	x29, x30, [sp], #32
  4036ec:	ret
  4036f0:	ldr	x19, [sp, #16]
  4036f4:	mov	x0, x1
  4036f8:	ldp	x29, x30, [sp], #32
  4036fc:	b	4035d8 <ferror@plt+0x1e88>
  403700:	mov	x0, x19
  403704:	ldr	x19, [sp, #16]
  403708:	ldp	x29, x30, [sp], #32
  40370c:	b	4035b0 <ferror@plt+0x1e60>
  403710:	stp	x29, x30, [sp, #-32]!
  403714:	mov	x29, sp
  403718:	str	x19, [sp, #16]
  40371c:	bl	404fe0 <ferror@plt+0x3890>
  403720:	mov	w19, w0
  403724:	tbnz	w0, #31, 403738 <ferror@plt+0x1fe8>
  403728:	mov	w0, w19
  40372c:	ldr	x19, [sp, #16]
  403730:	ldp	x29, x30, [sp], #32
  403734:	ret
  403738:	bl	401700 <__errno_location@plt>
  40373c:	ldr	w0, [x0]
  403740:	cmp	w0, #0xc
  403744:	b.ne	403728 <ferror@plt+0x1fd8>  // b.any
  403748:	bl	403570 <ferror@plt+0x1e20>
  40374c:	nop
  403750:	stp	x29, x30, [sp, #-32]!
  403754:	mov	x29, sp
  403758:	str	x19, [sp, #16]
  40375c:	bl	405210 <ferror@plt+0x3ac0>
  403760:	mov	x19, x0
  403764:	cbz	x0, 403778 <ferror@plt+0x2028>
  403768:	mov	x0, x19
  40376c:	ldr	x19, [sp, #16]
  403770:	ldp	x29, x30, [sp], #32
  403774:	ret
  403778:	bl	401700 <__errno_location@plt>
  40377c:	ldr	w0, [x0]
  403780:	cmp	w0, #0xc
  403784:	b.ne	403768 <ferror@plt+0x2018>  // b.any
  403788:	bl	403570 <ferror@plt+0x1e20>
  40378c:	nop
  403790:	stp	x29, x30, [sp, #-32]!
  403794:	mov	x29, sp
  403798:	str	x19, [sp, #16]
  40379c:	bl	4053d8 <ferror@plt+0x3c88>
  4037a0:	mov	x19, x0
  4037a4:	cbz	x0, 4037b8 <ferror@plt+0x2068>
  4037a8:	mov	x0, x19
  4037ac:	ldr	x19, [sp, #16]
  4037b0:	ldp	x29, x30, [sp], #32
  4037b4:	ret
  4037b8:	bl	401700 <__errno_location@plt>
  4037bc:	ldr	w0, [x0]
  4037c0:	cmp	w0, #0xc
  4037c4:	b.ne	4037a8 <ferror@plt+0x2058>  // b.any
  4037c8:	bl	403570 <ferror@plt+0x1e20>
  4037cc:	nop
  4037d0:	stp	x29, x30, [sp, #-64]!
  4037d4:	cmp	x0, #0x0
  4037d8:	add	x4, sp, #0x3c
  4037dc:	mov	x29, sp
  4037e0:	stp	x19, x20, [sp, #16]
  4037e4:	csel	x19, x4, x0, eq  // eq = none
  4037e8:	mov	x20, x2
  4037ec:	mov	x0, x19
  4037f0:	str	x21, [sp, #32]
  4037f4:	mov	x21, x1
  4037f8:	bl	4013d0 <mbrtowc@plt>
  4037fc:	cmp	x20, #0x0
  403800:	mov	x20, x0
  403804:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  403808:	b.hi	403820 <ferror@plt+0x20d0>  // b.pmore
  40380c:	mov	x0, x20
  403810:	ldp	x19, x20, [sp, #16]
  403814:	ldr	x21, [sp, #32]
  403818:	ldp	x29, x30, [sp], #64
  40381c:	ret
  403820:	mov	w0, #0x0                   	// #0
  403824:	bl	4038c8 <ferror@plt+0x2178>
  403828:	tst	w0, #0xff
  40382c:	b.ne	40380c <ferror@plt+0x20bc>  // b.any
  403830:	ldrb	w0, [x21]
  403834:	mov	x20, #0x1                   	// #1
  403838:	str	w0, [x19]
  40383c:	mov	x0, x20
  403840:	ldp	x19, x20, [sp, #16]
  403844:	ldr	x21, [sp, #32]
  403848:	ldp	x29, x30, [sp], #64
  40384c:	ret
  403850:	cmp	x0, x1
  403854:	b.eq	4038bc <ferror@plt+0x216c>  // b.none
  403858:	mov	x4, #0x0                   	// #0
  40385c:	nop
  403860:	ldrb	w3, [x0, x4]
  403864:	ldrb	w2, [x1, x4]
  403868:	sub	w6, w3, #0x41
  40386c:	mov	w5, w3
  403870:	cmp	w6, #0x19
  403874:	sub	w7, w2, #0x41
  403878:	mov	w6, w2
  40387c:	b.hi	4038b0 <ferror@plt+0x2160>  // b.pmore
  403880:	add	w5, w3, #0x20
  403884:	cmp	w7, #0x19
  403888:	and	w3, w5, #0xff
  40388c:	b.hi	40389c <ferror@plt+0x214c>  // b.pmore
  403890:	add	w6, w2, #0x20
  403894:	and	w2, w6, #0xff
  403898:	cbz	w5, 4038a8 <ferror@plt+0x2158>
  40389c:	add	x4, x4, #0x1
  4038a0:	cmp	w3, w2
  4038a4:	b.eq	403860 <ferror@plt+0x2110>  // b.none
  4038a8:	sub	w0, w5, w6
  4038ac:	ret
  4038b0:	cmp	w7, #0x19
  4038b4:	b.hi	403898 <ferror@plt+0x2148>  // b.pmore
  4038b8:	b	403890 <ferror@plt+0x2140>
  4038bc:	mov	w0, #0x0                   	// #0
  4038c0:	ret
  4038c4:	nop
  4038c8:	stp	x29, x30, [sp, #-16]!
  4038cc:	mov	x1, #0x0                   	// #0
  4038d0:	mov	x29, sp
  4038d4:	bl	401740 <setlocale@plt>
  4038d8:	mov	w1, #0x1                   	// #1
  4038dc:	cbz	x0, 403900 <ferror@plt+0x21b0>
  4038e0:	ldrb	w1, [x0]
  4038e4:	cmp	w1, #0x43
  4038e8:	b.eq	40390c <ferror@plt+0x21bc>  // b.none
  4038ec:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4038f0:	add	x1, x1, #0x0
  4038f4:	bl	401600 <strcmp@plt>
  4038f8:	cmp	w0, #0x0
  4038fc:	cset	w1, ne  // ne = any
  403900:	mov	w0, w1
  403904:	ldp	x29, x30, [sp], #16
  403908:	ret
  40390c:	ldrb	w2, [x0, #1]
  403910:	mov	w1, #0x0                   	// #0
  403914:	cbnz	w2, 4038ec <ferror@plt+0x219c>
  403918:	mov	w0, w1
  40391c:	ldp	x29, x30, [sp], #16
  403920:	ret
  403924:	nop
  403928:	stp	x29, x30, [sp, #-16]!
  40392c:	mov	w0, #0xe                   	// #14
  403930:	mov	x29, sp
  403934:	bl	4014e0 <nl_langinfo@plt>
  403938:	cbz	x0, 403958 <ferror@plt+0x2208>
  40393c:	ldrb	w2, [x0]
  403940:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403944:	add	x1, x1, #0x8
  403948:	cmp	w2, #0x0
  40394c:	csel	x0, x1, x0, eq  // eq = none
  403950:	ldp	x29, x30, [sp], #16
  403954:	ret
  403958:	ldp	x29, x30, [sp], #16
  40395c:	adrp	x0, 406000 <ferror@plt+0x48b0>
  403960:	add	x0, x0, #0x8
  403964:	ret
  403968:	stp	x29, x30, [sp, #-32]!
  40396c:	mov	x29, sp
  403970:	str	x19, [sp, #16]
  403974:	mov	w19, w0
  403978:	bl	401500 <wcwidth@plt>
  40397c:	tbz	w0, #31, 403990 <ferror@plt+0x2240>
  403980:	mov	w0, w19
  403984:	bl	4014a0 <iswcntrl@plt>
  403988:	cmp	w0, #0x0
  40398c:	cset	w0, eq  // eq = none
  403990:	ldr	x19, [sp, #16]
  403994:	ldp	x29, x30, [sp], #32
  403998:	ret
  40399c:	nop
  4039a0:	stp	x29, x30, [sp, #-32]!
  4039a4:	mov	x29, sp
  4039a8:	stp	x19, x20, [sp, #16]
  4039ac:	mov	x20, x0
  4039b0:	mov	x0, x1
  4039b4:	mov	x19, x1
  4039b8:	ldr	x2, [x1, #8]
  4039bc:	ldr	x1, [x0], #24
  4039c0:	cmp	x1, x0
  4039c4:	b.eq	4039f0 <ferror@plt+0x22a0>  // b.none
  4039c8:	str	x1, [x20]
  4039cc:	ldrb	w0, [x19, #16]
  4039d0:	str	x2, [x20, #8]
  4039d4:	strb	w0, [x20, #16]
  4039d8:	cbz	w0, 4039e4 <ferror@plt+0x2294>
  4039dc:	ldr	w0, [x19, #20]
  4039e0:	str	w0, [x20, #20]
  4039e4:	ldp	x19, x20, [sp, #16]
  4039e8:	ldp	x29, x30, [sp], #32
  4039ec:	ret
  4039f0:	add	x3, x20, #0x18
  4039f4:	mov	x0, x3
  4039f8:	bl	4013e0 <memcpy@plt>
  4039fc:	ldr	x2, [x19, #8]
  403a00:	str	x0, [x20]
  403a04:	b	4039cc <ferror@plt+0x227c>
  403a08:	ubfx	x2, x0, #5, #3
  403a0c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403a10:	add	x1, x1, #0x10
  403a14:	ldr	w1, [x1, x2, lsl #2]
  403a18:	lsr	w0, w1, w0
  403a1c:	and	w0, w0, #0x1
  403a20:	ret
  403a24:	nop
  403a28:	stp	x29, x30, [sp, #-48]!
  403a2c:	cmp	xzr, x2, lsr #61
  403a30:	mov	x29, sp
  403a34:	stp	x19, x20, [sp, #16]
  403a38:	mov	x19, x1
  403a3c:	cset	x1, ne  // ne = any
  403a40:	stp	x21, x22, [sp, #32]
  403a44:	tbnz	x2, #60, 403b4c <ferror@plt+0x23fc>
  403a48:	cbnz	x1, 403b4c <ferror@plt+0x23fc>
  403a4c:	mov	x20, x0
  403a50:	lsl	x0, x2, #3
  403a54:	mov	x21, x2
  403a58:	mov	x22, x3
  403a5c:	cmp	x0, #0xfa0
  403a60:	b.hi	403b44 <ferror@plt+0x23f4>  // b.pmore
  403a64:	add	x0, x0, #0x2e
  403a68:	and	x0, x0, #0xfffffffffffffff0
  403a6c:	sub	sp, sp, x0
  403a70:	add	x1, sp, #0x1f
  403a74:	and	x0, x1, #0xffffffffffffffe0
  403a78:	cbz	x0, 403b4c <ferror@plt+0x23fc>
  403a7c:	mov	x1, #0x1                   	// #1
  403a80:	str	x1, [x0, #8]
  403a84:	cmp	x21, #0x2
  403a88:	b.ls	403ad8 <ferror@plt+0x2388>  // b.plast
  403a8c:	sub	x7, x19, #0x1
  403a90:	mov	x4, #0x0                   	// #0
  403a94:	mov	x6, #0x2                   	// #2
  403a98:	ldrb	w1, [x7, x6]
  403a9c:	ldrb	w2, [x19, x4]
  403aa0:	cmp	w2, w1
  403aa4:	b.eq	403ac0 <ferror@plt+0x2370>  // b.none
  403aa8:	cbz	x4, 403b70 <ferror@plt+0x2420>
  403aac:	ldr	x5, [x0, x4, lsl #3]
  403ab0:	sub	x4, x4, x5
  403ab4:	ldrb	w5, [x19, x4]
  403ab8:	cmp	w5, w1
  403abc:	b.ne	403aa8 <ferror@plt+0x2358>  // b.any
  403ac0:	add	x4, x4, #0x1
  403ac4:	sub	x1, x6, x4
  403ac8:	str	x1, [x0, x6, lsl #3]
  403acc:	add	x6, x6, #0x1
  403ad0:	cmp	x21, x6
  403ad4:	b.ne	403a98 <ferror@plt+0x2348>  // b.any
  403ad8:	str	xzr, [x22]
  403adc:	ldrb	w4, [x20]
  403ae0:	cbz	w4, 403b28 <ferror@plt+0x23d8>
  403ae4:	mov	x5, x20
  403ae8:	mov	x1, #0x0                   	// #0
  403aec:	b	403b08 <ferror@plt+0x23b8>
  403af0:	cbz	x1, 403b64 <ferror@plt+0x2414>
  403af4:	ldr	x2, [x0, x1, lsl #3]
  403af8:	add	x20, x20, x2
  403afc:	sub	x1, x1, x2
  403b00:	ldrb	w4, [x5]
  403b04:	cbz	w4, 403b28 <ferror@plt+0x23d8>
  403b08:	ldrb	w6, [x19, x1]
  403b0c:	cmp	w6, w4
  403b10:	b.ne	403af0 <ferror@plt+0x23a0>  // b.any
  403b14:	add	x1, x1, #0x1
  403b18:	add	x5, x5, #0x1
  403b1c:	cmp	x21, x1
  403b20:	b.ne	403b00 <ferror@plt+0x23b0>  // b.any
  403b24:	str	x20, [x22]
  403b28:	bl	405528 <ferror@plt+0x3dd8>
  403b2c:	mov	sp, x29
  403b30:	mov	w0, #0x1                   	// #1
  403b34:	ldp	x19, x20, [sp, #16]
  403b38:	ldp	x21, x22, [sp, #32]
  403b3c:	ldp	x29, x30, [sp], #48
  403b40:	ret
  403b44:	bl	4054e0 <ferror@plt+0x3d90>
  403b48:	cbnz	x0, 403a7c <ferror@plt+0x232c>
  403b4c:	mov	sp, x29
  403b50:	mov	w0, #0x0                   	// #0
  403b54:	ldp	x19, x20, [sp, #16]
  403b58:	ldp	x21, x22, [sp, #32]
  403b5c:	ldp	x29, x30, [sp], #48
  403b60:	ret
  403b64:	add	x20, x20, #0x1
  403b68:	add	x5, x5, #0x1
  403b6c:	b	403b00 <ferror@plt+0x23b0>
  403b70:	mov	x4, #0x0                   	// #0
  403b74:	str	x6, [x0, x6, lsl #3]
  403b78:	b	403acc <ferror@plt+0x237c>
  403b7c:	nop
  403b80:	stp	x29, x30, [sp, #-16]!
  403b84:	adrp	x3, 406000 <ferror@plt+0x48b0>
  403b88:	adrp	x1, 405000 <ferror@plt+0x38b0>
  403b8c:	mov	x29, sp
  403b90:	adrp	x0, 405000 <ferror@plt+0x38b0>
  403b94:	add	x3, x3, #0x30
  403b98:	add	x1, x1, #0xf30
  403b9c:	add	x0, x0, #0xf40
  403ba0:	mov	w2, #0xb3                  	// #179
  403ba4:	bl	4016f0 <__assert_fail@plt>
  403ba8:	stp	x29, x30, [sp, #-304]!
  403bac:	mov	x29, sp
  403bb0:	stp	x19, x20, [sp, #16]
  403bb4:	stp	x21, x22, [sp, #32]
  403bb8:	stp	x23, x24, [sp, #48]
  403bbc:	mov	x24, x0
  403bc0:	mov	x0, x1
  403bc4:	stp	x25, x26, [sp, #64]
  403bc8:	stp	x27, x28, [sp, #80]
  403bcc:	mov	x28, x1
  403bd0:	str	x2, [x29, #104]
  403bd4:	bl	405550 <ferror@plt+0x3e00>
  403bd8:	mov	x2, #0x38                  	// #56
  403bdc:	mov	x22, x0
  403be0:	umulh	x0, x0, x2
  403be4:	mul	x2, x22, x2
  403be8:	cmp	x0, #0x0
  403bec:	cset	x0, ne  // ne = any
  403bf0:	tbnz	x2, #63, 403f88 <ferror@plt+0x2838>
  403bf4:	cbnz	x0, 403f88 <ferror@plt+0x2838>
  403bf8:	lsl	x0, x22, #3
  403bfc:	sub	x0, x0, x22
  403c00:	lsl	x0, x0, #3
  403c04:	cmp	x0, #0xfa0
  403c08:	b.hi	403fac <ferror@plt+0x285c>  // b.pmore
  403c0c:	add	x0, x0, #0x2e
  403c10:	and	x0, x0, #0xfffffffffffffff0
  403c14:	sub	sp, sp, x0
  403c18:	add	x20, sp, #0x1f
  403c1c:	and	x20, x20, #0xffffffffffffffe0
  403c20:	cbz	x20, 403f88 <ferror@plt+0x2838>
  403c24:	strb	wzr, [x29, #112]
  403c28:	add	x21, x22, x22, lsl #1
  403c2c:	stur	xzr, [x29, #116]
  403c30:	adrp	x26, 406000 <ferror@plt+0x48b0>
  403c34:	ldrb	w0, [x29, #112]
  403c38:	mov	x19, x28
  403c3c:	strb	wzr, [x29, #124]
  403c40:	add	x27, x29, #0x74
  403c44:	str	x28, [x29, #128]
  403c48:	add	x21, x20, x21, lsl #4
  403c4c:	mov	x25, x20
  403c50:	add	x26, x26, #0x10
  403c54:	cbnz	w0, 403cd4 <ferror@plt+0x2584>
  403c58:	ldrb	w1, [x19]
  403c5c:	ubfx	x0, x1, #5, #3
  403c60:	ldr	w0, [x26, x0, lsl #2]
  403c64:	lsr	w0, w0, w1
  403c68:	tbz	w0, #0, 403fb8 <ferror@plt+0x2868>
  403c6c:	mov	x0, #0x1                   	// #1
  403c70:	str	x0, [x29, #136]
  403c74:	ldrb	w1, [x19]
  403c78:	strb	w0, [x29, #124]
  403c7c:	strb	w0, [x29, #144]
  403c80:	mov	w19, w1
  403c84:	str	w1, [x29, #148]
  403c88:	cbz	w19, 403d38 <ferror@plt+0x25e8>
  403c8c:	mov	w3, #0x1                   	// #1
  403c90:	ldp	x1, x2, [x29, #128]
  403c94:	add	x0, x29, #0x98
  403c98:	cmp	x1, x0
  403c9c:	b.eq	403fd0 <ferror@plt+0x2880>  // b.none
  403ca0:	str	x1, [x25]
  403ca4:	str	x2, [x25, #8]
  403ca8:	strb	w3, [x25, #16]
  403cac:	cbz	w3, 403cb8 <ferror@plt+0x2568>
  403cb0:	ldr	w0, [x29, #148]
  403cb4:	str	w0, [x25, #20]
  403cb8:	ldr	x19, [x29, #128]
  403cbc:	strb	wzr, [x29, #124]
  403cc0:	ldrb	w0, [x29, #112]
  403cc4:	add	x25, x25, #0x30
  403cc8:	add	x19, x19, x2
  403ccc:	str	x19, [x29, #128]
  403cd0:	cbz	w0, 403c58 <ferror@plt+0x2508>
  403cd4:	bl	401660 <__ctype_get_mb_cur_max@plt>
  403cd8:	mov	x1, x0
  403cdc:	mov	x0, x19
  403ce0:	bl	402fd8 <ferror@plt+0x1888>
  403ce4:	mov	x2, x0
  403ce8:	add	x0, x29, #0x70
  403cec:	mov	x1, x19
  403cf0:	add	x3, x29, #0x74
  403cf4:	add	x0, x0, #0x24
  403cf8:	bl	4037d0 <ferror@plt+0x2080>
  403cfc:	str	x0, [x29, #136]
  403d00:	cmn	x0, #0x1
  403d04:	b.eq	403fec <ferror@plt+0x289c>  // b.none
  403d08:	cmn	x0, #0x2
  403d0c:	b.eq	404004 <ferror@plt+0x28b4>  // b.none
  403d10:	cbz	x0, 404024 <ferror@plt+0x28d4>
  403d14:	ldr	w19, [x29, #148]
  403d18:	mov	w28, #0x1                   	// #1
  403d1c:	add	x0, x29, #0x74
  403d20:	strb	w28, [x29, #144]
  403d24:	bl	4015c0 <mbsinit@plt>
  403d28:	cbz	w0, 403d30 <ferror@plt+0x25e0>
  403d2c:	strb	wzr, [x29, #112]
  403d30:	strb	w28, [x29, #124]
  403d34:	cbnz	w19, 403c8c <ferror@plt+0x253c>
  403d38:	mov	x0, #0x1                   	// #1
  403d3c:	str	x0, [x21, #8]
  403d40:	cmp	x22, #0x2
  403d44:	add	x25, x20, #0x30
  403d48:	mov	x19, #0x0                   	// #0
  403d4c:	mov	x27, #0x2                   	// #2
  403d50:	b.ls	403dd4 <ferror@plt+0x2684>  // b.plast
  403d54:	nop
  403d58:	ldrb	w26, [x25, #16]
  403d5c:	add	x1, x19, x19, lsl #1
  403d60:	add	x1, x20, x1, lsl #4
  403d64:	cbz	w26, 403d98 <ferror@plt+0x2648>
  403d68:	ldrb	w0, [x1, #16]
  403d6c:	cbz	w0, 403d98 <ferror@plt+0x2648>
  403d70:	ldr	w0, [x1, #20]
  403d74:	ldr	w1, [x25, #20]
  403d78:	cmp	w1, w0
  403d7c:	b.eq	403db8 <ferror@plt+0x2668>  // b.none
  403d80:	cbz	x19, 4040cc <ferror@plt+0x297c>
  403d84:	ldr	x1, [x21, x19, lsl #3]
  403d88:	sub	x19, x19, x1
  403d8c:	add	x1, x19, x19, lsl #1
  403d90:	add	x1, x20, x1, lsl #4
  403d94:	cbnz	w26, 403d68 <ferror@plt+0x2618>
  403d98:	ldr	x0, [x1, #8]
  403d9c:	ldr	x2, [x25, #8]
  403da0:	cmp	x2, x0
  403da4:	b.ne	403d80 <ferror@plt+0x2630>  // b.any
  403da8:	ldr	x1, [x1]
  403dac:	ldr	x0, [x25]
  403db0:	bl	4015d0 <memcmp@plt>
  403db4:	cbnz	w0, 403d80 <ferror@plt+0x2630>
  403db8:	add	x19, x19, #0x1
  403dbc:	sub	x0, x27, x19
  403dc0:	str	x0, [x21, x27, lsl #3]
  403dc4:	add	x27, x27, #0x1
  403dc8:	add	x25, x25, #0x30
  403dcc:	cmp	x22, x27
  403dd0:	b.ne	403d58 <ferror@plt+0x2608>  // b.any
  403dd4:	ldr	x1, [x29, #104]
  403dd8:	strb	wzr, [x29, #176]
  403ddc:	stur	xzr, [x29, #180]
  403de0:	add	x27, x29, #0xf4
  403de4:	strb	wzr, [x29, #188]
  403de8:	add	x26, x29, #0xb4
  403dec:	str	xzr, [x1]
  403df0:	mov	w0, #0x0                   	// #0
  403df4:	str	x24, [x29, #192]
  403df8:	mov	x23, #0x0                   	// #0
  403dfc:	strb	wzr, [x29, #240]
  403e00:	mov	w25, #0x1                   	// #1
  403e04:	stur	xzr, [x29, #244]
  403e08:	strb	wzr, [x29, #252]
  403e0c:	str	x24, [x29, #256]
  403e10:	cbz	w0, 4041f0 <ferror@plt+0x2aa0>
  403e14:	ldrb	w0, [x29, #272]
  403e18:	cbnz	w0, 404304 <ferror@plt+0x2bb4>
  403e1c:	add	x0, x23, x23, lsl #1
  403e20:	add	x0, x20, x0, lsl #4
  403e24:	ldr	x1, [x0, #8]
  403e28:	ldr	x19, [x29, #264]
  403e2c:	cmp	x1, x19
  403e30:	b.eq	404044 <ferror@plt+0x28f4>  // b.none
  403e34:	cbnz	x23, 4040d4 <ferror@plt+0x2984>
  403e38:	ldrb	w0, [x29, #188]
  403e3c:	cbnz	w0, 4042f0 <ferror@plt+0x2ba0>
  403e40:	ldrb	w0, [x29, #176]
  403e44:	ldr	x19, [x29, #192]
  403e48:	cbnz	w0, 404254 <ferror@plt+0x2b04>
  403e4c:	ldrb	w1, [x19]
  403e50:	adrp	x0, 406000 <ferror@plt+0x48b0>
  403e54:	add	x0, x0, #0x10
  403e58:	ubfx	x2, x1, #5, #3
  403e5c:	ldr	w0, [x0, x2, lsl #2]
  403e60:	lsr	w0, w0, w1
  403e64:	tbz	w0, #0, 404244 <ferror@plt+0x2af4>
  403e68:	mov	x0, #0x1                   	// #1
  403e6c:	str	x0, [x29, #200]
  403e70:	ldrb	w1, [x19]
  403e74:	strb	w0, [x29, #188]
  403e78:	strb	w0, [x29, #208]
  403e7c:	mov	w19, w1
  403e80:	str	w1, [x29, #212]
  403e84:	cbz	w19, 404150 <ferror@plt+0x2a00>
  403e88:	ldr	x19, [x29, #192]
  403e8c:	strb	wzr, [x29, #188]
  403e90:	ldr	x0, [x29, #200]
  403e94:	strb	wzr, [x29, #252]
  403e98:	ldr	x24, [x29, #256]
  403e9c:	add	x19, x19, x0
  403ea0:	ldr	x0, [x29, #264]
  403ea4:	str	x19, [x29, #192]
  403ea8:	add	x24, x24, x0
  403eac:	ldrb	w0, [x29, #240]
  403eb0:	str	x24, [x29, #256]
  403eb4:	cbz	w0, 40407c <ferror@plt+0x292c>
  403eb8:	bl	401660 <__ctype_get_mb_cur_max@plt>
  403ebc:	mov	x1, x0
  403ec0:	mov	x0, x24
  403ec4:	bl	402fd8 <ferror@plt+0x1888>
  403ec8:	mov	x2, x0
  403ecc:	add	x0, x29, #0xf0
  403ed0:	mov	x1, x24
  403ed4:	add	x3, x29, #0xf4
  403ed8:	add	x0, x0, #0x24
  403edc:	bl	4037d0 <ferror@plt+0x2080>
  403ee0:	str	x0, [x29, #264]
  403ee4:	cmn	x0, #0x1
  403ee8:	b.eq	404230 <ferror@plt+0x2ae0>  // b.none
  403eec:	cmn	x0, #0x2
  403ef0:	b.eq	4042b8 <ferror@plt+0x2b68>  // b.none
  403ef4:	cbz	x0, 4042d0 <ferror@plt+0x2b80>
  403ef8:	ldr	w19, [x29, #276]
  403efc:	add	x0, x29, #0xf4
  403f00:	strb	w25, [x29, #272]
  403f04:	bl	4015c0 <mbsinit@plt>
  403f08:	cbz	w0, 403f10 <ferror@plt+0x27c0>
  403f0c:	strb	wzr, [x29, #240]
  403f10:	strb	w25, [x29, #252]
  403f14:	cbz	w19, 403f5c <ferror@plt+0x280c>
  403f18:	add	x0, x23, x23, lsl #1
  403f1c:	add	x0, x20, x0, lsl #4
  403f20:	ldrb	w1, [x0, #16]
  403f24:	cbz	w1, 403e24 <ferror@plt+0x26d4>
  403f28:	ldr	w0, [x0, #20]
  403f2c:	cmp	w0, w19
  403f30:	b.ne	403e34 <ferror@plt+0x26e4>  // b.any
  403f34:	ldp	x24, x19, [x29, #256]
  403f38:	strb	wzr, [x29, #252]
  403f3c:	add	x23, x23, #0x1
  403f40:	cmp	x22, x23
  403f44:	add	x24, x24, x19
  403f48:	str	x24, [x29, #256]
  403f4c:	b.ne	404074 <ferror@plt+0x2924>  // b.any
  403f50:	ldr	x1, [x29, #104]
  403f54:	ldr	x0, [x29, #192]
  403f58:	str	x0, [x1]
  403f5c:	mov	x0, x20
  403f60:	bl	405528 <ferror@plt+0x3dd8>
  403f64:	mov	sp, x29
  403f68:	mov	w0, #0x1                   	// #1
  403f6c:	ldp	x19, x20, [sp, #16]
  403f70:	ldp	x21, x22, [sp, #32]
  403f74:	ldp	x23, x24, [sp, #48]
  403f78:	ldp	x25, x26, [sp, #64]
  403f7c:	ldp	x27, x28, [sp, #80]
  403f80:	ldp	x29, x30, [sp], #304
  403f84:	ret
  403f88:	mov	sp, x29
  403f8c:	mov	w0, #0x0                   	// #0
  403f90:	ldp	x19, x20, [sp, #16]
  403f94:	ldp	x21, x22, [sp, #32]
  403f98:	ldp	x23, x24, [sp, #48]
  403f9c:	ldp	x25, x26, [sp, #64]
  403fa0:	ldp	x27, x28, [sp, #80]
  403fa4:	ldp	x29, x30, [sp], #304
  403fa8:	ret
  403fac:	bl	4054e0 <ferror@plt+0x3d90>
  403fb0:	mov	x20, x0
  403fb4:	b	403c20 <ferror@plt+0x24d0>
  403fb8:	mov	x0, x27
  403fbc:	bl	4015c0 <mbsinit@plt>
  403fc0:	cbz	w0, 404360 <ferror@plt+0x2c10>
  403fc4:	mov	w0, #0x1                   	// #1
  403fc8:	strb	w0, [x29, #112]
  403fcc:	b	403cd4 <ferror@plt+0x2584>
  403fd0:	add	x4, x25, #0x18
  403fd4:	mov	x0, x4
  403fd8:	bl	4013e0 <memcpy@plt>
  403fdc:	ldrb	w3, [x29, #144]
  403fe0:	ldr	x2, [x29, #136]
  403fe4:	str	x0, [x25]
  403fe8:	b	403ca4 <ferror@plt+0x2554>
  403fec:	mov	x0, #0x1                   	// #1
  403ff0:	mov	w3, #0x0                   	// #0
  403ff4:	strb	w0, [x29, #124]
  403ff8:	str	x0, [x29, #136]
  403ffc:	strb	wzr, [x29, #144]
  404000:	b	403c90 <ferror@plt+0x2540>
  404004:	ldr	x0, [x29, #128]
  404008:	bl	401400 <strlen@plt>
  40400c:	str	x0, [x29, #136]
  404010:	mov	w1, #0x1                   	// #1
  404014:	mov	w3, #0x0                   	// #0
  404018:	strb	w1, [x29, #124]
  40401c:	strb	wzr, [x29, #144]
  404020:	b	403c90 <ferror@plt+0x2540>
  404024:	ldr	x0, [x29, #128]
  404028:	mov	x1, #0x1                   	// #1
  40402c:	str	x1, [x29, #136]
  404030:	ldrb	w0, [x0]
  404034:	cbnz	w0, 404380 <ferror@plt+0x2c30>
  404038:	ldr	w19, [x29, #148]
  40403c:	cbz	w19, 403d18 <ferror@plt+0x25c8>
  404040:	bl	403b80 <ferror@plt+0x2430>
  404044:	ldr	x0, [x0]
  404048:	mov	x2, x19
  40404c:	ldr	x24, [x29, #256]
  404050:	mov	x1, x24
  404054:	bl	4015d0 <memcmp@plt>
  404058:	cbnz	w0, 403e34 <ferror@plt+0x26e4>
  40405c:	add	x24, x24, x19
  404060:	strb	wzr, [x29, #252]
  404064:	str	x24, [x29, #256]
  404068:	add	x23, x23, #0x1
  40406c:	cmp	x22, x23
  404070:	b.eq	403f50 <ferror@plt+0x2800>  // b.none
  404074:	ldrb	w0, [x29, #240]
  404078:	cbnz	w0, 403eb8 <ferror@plt+0x2768>
  40407c:	ldrb	w2, [x24]
  404080:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404084:	add	x1, x1, #0x10
  404088:	ubfx	x0, x2, #5, #3
  40408c:	ldr	w0, [x1, x0, lsl #2]
  404090:	lsr	w0, w0, w2
  404094:	tbz	w0, #0, 4040b8 <ferror@plt+0x2968>
  404098:	mov	x0, #0x1                   	// #1
  40409c:	str	x0, [x29, #264]
  4040a0:	ldrb	w1, [x24]
  4040a4:	strb	w0, [x29, #252]
  4040a8:	mov	w19, w1
  4040ac:	strb	w0, [x29, #272]
  4040b0:	str	w1, [x29, #276]
  4040b4:	b	403f14 <ferror@plt+0x27c4>
  4040b8:	mov	x0, x27
  4040bc:	bl	4015c0 <mbsinit@plt>
  4040c0:	cbz	w0, 404360 <ferror@plt+0x2c10>
  4040c4:	strb	w25, [x29, #240]
  4040c8:	b	403eb8 <ferror@plt+0x2768>
  4040cc:	str	x27, [x21, x27, lsl #3]
  4040d0:	b	403dc4 <ferror@plt+0x2674>
  4040d4:	ldr	x24, [x21, x23, lsl #3]
  4040d8:	sub	x28, x23, x24
  4040dc:	cbz	x24, 4041e8 <ferror@plt+0x2a98>
  4040e0:	ldrb	w0, [x29, #188]
  4040e4:	cbz	w0, 40430c <ferror@plt+0x2bbc>
  4040e8:	ldrb	w0, [x29, #208]
  4040ec:	cbnz	w0, 404154 <ferror@plt+0x2a04>
  4040f0:	ldr	x19, [x29, #192]
  4040f4:	strb	wzr, [x29, #188]
  4040f8:	ldr	x0, [x29, #200]
  4040fc:	subs	x24, x24, #0x1
  404100:	add	x19, x19, x0
  404104:	str	x19, [x29, #192]
  404108:	b.eq	4041e4 <ferror@plt+0x2a94>  // b.none
  40410c:	ldrb	w0, [x29, #176]
  404110:	cbnz	w0, 404170 <ferror@plt+0x2a20>
  404114:	ldrb	w2, [x19]
  404118:	adrp	x1, 406000 <ferror@plt+0x48b0>
  40411c:	add	x1, x1, #0x10
  404120:	ubfx	x0, x2, #5, #3
  404124:	ldr	w0, [x1, x0, lsl #2]
  404128:	lsr	w0, w0, w2
  40412c:	tbz	w0, #0, 404160 <ferror@plt+0x2a10>
  404130:	mov	x0, #0x1                   	// #1
  404134:	str	x0, [x29, #200]
  404138:	ldrb	w1, [x19]
  40413c:	strb	w0, [x29, #188]
  404140:	strb	w0, [x29, #208]
  404144:	mov	w19, w1
  404148:	str	w1, [x29, #212]
  40414c:	cbnz	w19, 4040f0 <ferror@plt+0x29a0>
  404150:	bl	4015b0 <abort@plt>
  404154:	ldr	w19, [x29, #212]
  404158:	cbnz	w19, 4040f0 <ferror@plt+0x29a0>
  40415c:	b	404150 <ferror@plt+0x2a00>
  404160:	mov	x0, x26
  404164:	bl	4015c0 <mbsinit@plt>
  404168:	cbz	w0, 404360 <ferror@plt+0x2c10>
  40416c:	strb	w25, [x29, #176]
  404170:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404174:	mov	x1, x0
  404178:	mov	x0, x19
  40417c:	bl	402fd8 <ferror@plt+0x1888>
  404180:	mov	x2, x0
  404184:	add	x0, x29, #0xb0
  404188:	mov	x1, x19
  40418c:	add	x3, x29, #0xb4
  404190:	add	x0, x0, #0x24
  404194:	bl	4037d0 <ferror@plt+0x2080>
  404198:	str	x0, [x29, #200]
  40419c:	cmn	x0, #0x1
  4041a0:	b.eq	4041d4 <ferror@plt+0x2a84>  // b.none
  4041a4:	cmn	x0, #0x2
  4041a8:	b.eq	4041f8 <ferror@plt+0x2aa8>  // b.none
  4041ac:	cbz	x0, 404210 <ferror@plt+0x2ac0>
  4041b0:	ldr	w19, [x29, #212]
  4041b4:	add	x0, x29, #0xb4
  4041b8:	strb	w25, [x29, #208]
  4041bc:	bl	4015c0 <mbsinit@plt>
  4041c0:	cbz	w0, 4041c8 <ferror@plt+0x2a78>
  4041c4:	strb	wzr, [x29, #176]
  4041c8:	strb	w25, [x29, #188]
  4041cc:	cbnz	w19, 4040f0 <ferror@plt+0x29a0>
  4041d0:	b	404150 <ferror@plt+0x2a00>
  4041d4:	mov	x0, #0x1                   	// #1
  4041d8:	str	x0, [x29, #200]
  4041dc:	strb	wzr, [x29, #208]
  4041e0:	b	4040f0 <ferror@plt+0x29a0>
  4041e4:	mov	x23, x28
  4041e8:	ldrb	w0, [x29, #252]
  4041ec:	cbnz	w0, 403e14 <ferror@plt+0x26c4>
  4041f0:	ldr	x24, [x29, #256]
  4041f4:	b	404074 <ferror@plt+0x2924>
  4041f8:	ldr	x19, [x29, #192]
  4041fc:	mov	x0, x19
  404200:	bl	401400 <strlen@plt>
  404204:	str	x0, [x29, #200]
  404208:	strb	wzr, [x29, #208]
  40420c:	b	4040f4 <ferror@plt+0x29a4>
  404210:	ldr	x19, [x29, #192]
  404214:	mov	x0, #0x1                   	// #1
  404218:	str	x0, [x29, #200]
  40421c:	ldrb	w0, [x19]
  404220:	cbnz	w0, 404380 <ferror@plt+0x2c30>
  404224:	ldr	w19, [x29, #212]
  404228:	cbz	w19, 4041b4 <ferror@plt+0x2a64>
  40422c:	bl	403b80 <ferror@plt+0x2430>
  404230:	mov	x0, #0x1                   	// #1
  404234:	strb	w0, [x29, #252]
  404238:	str	x0, [x29, #264]
  40423c:	strb	wzr, [x29, #272]
  404240:	b	403e1c <ferror@plt+0x26cc>
  404244:	mov	x0, x26
  404248:	bl	4015c0 <mbsinit@plt>
  40424c:	cbz	w0, 404360 <ferror@plt+0x2c10>
  404250:	strb	w25, [x29, #176]
  404254:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404258:	mov	x1, x0
  40425c:	mov	x0, x19
  404260:	bl	402fd8 <ferror@plt+0x1888>
  404264:	mov	x2, x0
  404268:	add	x0, x29, #0xb0
  40426c:	mov	x1, x19
  404270:	add	x3, x29, #0xb4
  404274:	add	x0, x0, #0x24
  404278:	bl	4037d0 <ferror@plt+0x2080>
  40427c:	str	x0, [x29, #200]
  404280:	cmn	x0, #0x1
  404284:	b.eq	404314 <ferror@plt+0x2bc4>  // b.none
  404288:	cmn	x0, #0x2
  40428c:	b.eq	404328 <ferror@plt+0x2bd8>  // b.none
  404290:	cbz	x0, 404340 <ferror@plt+0x2bf0>
  404294:	ldr	w19, [x29, #212]
  404298:	add	x0, x29, #0xb4
  40429c:	strb	w25, [x29, #208]
  4042a0:	bl	4015c0 <mbsinit@plt>
  4042a4:	cbz	w0, 4042ac <ferror@plt+0x2b5c>
  4042a8:	strb	wzr, [x29, #176]
  4042ac:	strb	w25, [x29, #188]
  4042b0:	cbnz	w19, 403e88 <ferror@plt+0x2738>
  4042b4:	b	404150 <ferror@plt+0x2a00>
  4042b8:	ldr	x0, [x29, #256]
  4042bc:	bl	401400 <strlen@plt>
  4042c0:	strb	w25, [x29, #252]
  4042c4:	str	x0, [x29, #264]
  4042c8:	strb	wzr, [x29, #272]
  4042cc:	b	403e1c <ferror@plt+0x26cc>
  4042d0:	ldr	x24, [x29, #256]
  4042d4:	mov	x0, #0x1                   	// #1
  4042d8:	str	x0, [x29, #264]
  4042dc:	ldrb	w0, [x24]
  4042e0:	cbnz	w0, 404380 <ferror@plt+0x2c30>
  4042e4:	ldr	w19, [x29, #276]
  4042e8:	cbz	w19, 403efc <ferror@plt+0x27ac>
  4042ec:	bl	403b80 <ferror@plt+0x2430>
  4042f0:	ldrb	w0, [x29, #208]
  4042f4:	cbz	w0, 403e88 <ferror@plt+0x2738>
  4042f8:	ldr	w19, [x29, #212]
  4042fc:	cbnz	w19, 403e88 <ferror@plt+0x2738>
  404300:	b	404150 <ferror@plt+0x2a00>
  404304:	ldr	w19, [x29, #276]
  404308:	b	403f14 <ferror@plt+0x27c4>
  40430c:	ldr	x19, [x29, #192]
  404310:	b	40410c <ferror@plt+0x29bc>
  404314:	mov	x0, #0x1                   	// #1
  404318:	str	x0, [x29, #200]
  40431c:	strb	wzr, [x29, #208]
  404320:	ldr	x19, [x29, #192]
  404324:	b	403e8c <ferror@plt+0x273c>
  404328:	ldr	x19, [x29, #192]
  40432c:	mov	x0, x19
  404330:	bl	401400 <strlen@plt>
  404334:	str	x0, [x29, #200]
  404338:	strb	wzr, [x29, #208]
  40433c:	b	403e8c <ferror@plt+0x273c>
  404340:	ldr	x19, [x29, #192]
  404344:	mov	x0, #0x1                   	// #1
  404348:	str	x0, [x29, #200]
  40434c:	ldrb	w0, [x19]
  404350:	cbnz	w0, 404380 <ferror@plt+0x2c30>
  404354:	ldr	w19, [x29, #212]
  404358:	cbz	w19, 404298 <ferror@plt+0x2b48>
  40435c:	bl	403b80 <ferror@plt+0x2430>
  404360:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404364:	adrp	x1, 405000 <ferror@plt+0x38b0>
  404368:	adrp	x0, 405000 <ferror@plt+0x38b0>
  40436c:	add	x3, x3, #0x30
  404370:	add	x1, x1, #0xf30
  404374:	add	x0, x0, #0xf58
  404378:	mov	w2, #0x96                  	// #150
  40437c:	bl	4016f0 <__assert_fail@plt>
  404380:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404384:	adrp	x1, 405000 <ferror@plt+0x38b0>
  404388:	adrp	x0, 405000 <ferror@plt+0x38b0>
  40438c:	add	x3, x3, #0x30
  404390:	add	x1, x1, #0xf30
  404394:	add	x0, x0, #0xf70
  404398:	mov	w2, #0xb2                  	// #178
  40439c:	bl	4016f0 <__assert_fail@plt>
  4043a0:	stp	x29, x30, [sp, #-448]!
  4043a4:	mov	x29, sp
  4043a8:	stp	x21, x22, [sp, #32]
  4043ac:	mov	x21, x0
  4043b0:	stp	x23, x24, [sp, #48]
  4043b4:	mov	x24, x1
  4043b8:	bl	401660 <__ctype_get_mb_cur_max@plt>
  4043bc:	cmp	x0, #0x1
  4043c0:	b.hi	4044e0 <ferror@plt+0x2d90>  // b.pmore
  4043c4:	stp	x25, x26, [sp, #64]
  4043c8:	mov	x0, x21
  4043cc:	ldrb	w25, [x24]
  4043d0:	cbz	w25, 4047e8 <ferror@plt+0x3098>
  4043d4:	stp	x19, x20, [sp, #16]
  4043d8:	ldrb	w20, [x21]
  4043dc:	cbz	w20, 4044c4 <ferror@plt+0x2d74>
  4043e0:	mov	x26, x24
  4043e4:	mov	x22, #0x0                   	// #0
  4043e8:	mov	x2, #0x0                   	// #0
  4043ec:	mov	w0, #0x1                   	// #1
  4043f0:	stp	x27, x28, [sp, #80]
  4043f4:	mov	x27, #0x0                   	// #0
  4043f8:	b	404450 <ferror@plt+0x2d00>
  4043fc:	cbz	x26, 40441c <ferror@plt+0x2ccc>
  404400:	mov	x0, x26
  404404:	sub	x1, x19, x27
  404408:	bl	401440 <strnlen@plt>
  40440c:	add	x26, x26, x0
  404410:	ldrb	w0, [x26]
  404414:	cbnz	w0, 4047dc <ferror@plt+0x308c>
  404418:	mov	x27, x19
  40441c:	mov	x0, x24
  404420:	bl	401400 <strlen@plt>
  404424:	add	x3, sp, #0x180
  404428:	mov	x2, x0
  40442c:	mov	x1, x24
  404430:	mov	x0, x23
  404434:	bl	403a28 <ferror@plt+0x22d8>
  404438:	ands	w0, w0, #0xff
  40443c:	b.ne	404f08 <ferror@plt+0x37b8>  // b.any
  404440:	ldrb	w20, [x23]
  404444:	mov	x26, #0x0                   	// #0
  404448:	mov	x21, x23
  40444c:	mov	x2, x19
  404450:	add	x22, x22, #0x1
  404454:	cmp	w25, w20
  404458:	add	x19, x2, #0x1
  40445c:	add	x23, x21, #0x1
  404460:	b.eq	404490 <ferror@plt+0x2d40>  // b.none
  404464:	ldrb	w20, [x23]
  404468:	cbz	w20, 4044c0 <ferror@plt+0x2d70>
  40446c:	cmp	x22, #0x9
  404470:	cset	w1, hi  // hi = pmore
  404474:	ands	w21, w0, w1
  404478:	b.eq	404448 <ferror@plt+0x2cf8>  // b.none
  40447c:	add	x0, x22, x22, lsl #2
  404480:	cmp	x19, x0
  404484:	b.cs	4043fc <ferror@plt+0x2cac>  // b.hs, b.nlast
  404488:	mov	w0, w21
  40448c:	b	404448 <ferror@plt+0x2cf8>
  404490:	ldrb	w1, [x24, #1]
  404494:	cbz	w1, 404d28 <ferror@plt+0x35d8>
  404498:	sub	x4, x21, x2
  40449c:	sub	x3, x24, x2
  4044a0:	b	4044b8 <ferror@plt+0x2d68>
  4044a4:	add	x19, x19, #0x1
  4044a8:	cmp	w2, w1
  4044ac:	b.ne	404464 <ferror@plt+0x2d14>  // b.any
  4044b0:	ldrb	w1, [x3, x19]
  4044b4:	cbz	w1, 404d28 <ferror@plt+0x35d8>
  4044b8:	ldrb	w2, [x4, x19]
  4044bc:	cbnz	w2, 4044a4 <ferror@plt+0x2d54>
  4044c0:	ldp	x27, x28, [sp, #80]
  4044c4:	mov	x0, #0x0                   	// #0
  4044c8:	ldp	x19, x20, [sp, #16]
  4044cc:	ldp	x25, x26, [sp, #64]
  4044d0:	ldp	x21, x22, [sp, #32]
  4044d4:	ldp	x23, x24, [sp, #48]
  4044d8:	ldp	x29, x30, [sp], #448
  4044dc:	ret
  4044e0:	stp	x19, x20, [sp, #16]
  4044e4:	adrp	x23, 406000 <ferror@plt+0x48b0>
  4044e8:	add	x23, x23, #0x10
  4044ec:	ldrb	w1, [x24]
  4044f0:	add	x19, sp, #0x84
  4044f4:	strb	wzr, [sp, #128]
  4044f8:	stur	xzr, [sp, #132]
  4044fc:	ubfx	x0, x1, #5, #3
  404500:	strb	wzr, [sp, #140]
  404504:	str	x24, [sp, #144]
  404508:	ldr	w0, [x23, x0, lsl #2]
  40450c:	lsr	w0, w0, w1
  404510:	tbz	w0, #0, 404dbc <ferror@plt+0x366c>
  404514:	mov	x0, #0x1                   	// #1
  404518:	strb	w0, [sp, #140]
  40451c:	str	x0, [sp, #152]
  404520:	mov	w19, w1
  404524:	strb	w0, [sp, #160]
  404528:	str	w1, [sp, #164]
  40452c:	cbz	w19, 4047fc <ferror@plt+0x30ac>
  404530:	stp	x25, x26, [sp, #64]
  404534:	stp	x27, x28, [sp, #80]
  404538:	mov	w0, #0x1                   	// #1
  40453c:	str	w0, [sp, #116]
  404540:	add	x0, sp, #0x200
  404544:	strb	wzr, [sp, #256]
  404548:	add	x27, sp, #0x144
  40454c:	str	xzr, [sp, #120]
  404550:	add	x25, sp, #0x184
  404554:	stur	xzr, [x0, #-252]
  404558:	mov	x22, x21
  40455c:	ldrb	w0, [sp, #256]
  404560:	add	x20, sp, #0x100
  404564:	strb	wzr, [sp, #192]
  404568:	mov	x26, #0x0                   	// #0
  40456c:	stur	xzr, [sp, #196]
  404570:	mov	x19, #0x0                   	// #0
  404574:	strb	wzr, [sp, #204]
  404578:	str	x24, [sp, #208]
  40457c:	strb	wzr, [sp, #268]
  404580:	str	x21, [sp, #272]
  404584:	cbnz	w0, 404844 <ferror@plt+0x30f4>
  404588:	ldrb	w1, [x22]
  40458c:	ubfx	x0, x1, #5, #3
  404590:	ldr	w0, [x23, x0, lsl #2]
  404594:	lsr	w0, w0, w1
  404598:	tbz	w0, #0, 404a68 <ferror@plt+0x3318>
  40459c:	mov	x0, #0x1                   	// #1
  4045a0:	str	x0, [sp, #280]
  4045a4:	ldrb	w1, [x22]
  4045a8:	strb	w0, [sp, #268]
  4045ac:	mov	w22, w1
  4045b0:	strb	w0, [sp, #288]
  4045b4:	str	w1, [sp, #292]
  4045b8:	cbz	w22, 404928 <ferror@plt+0x31d8>
  4045bc:	cmp	x26, #0x9
  4045c0:	ldr	w1, [sp, #116]
  4045c4:	cset	w0, hi  // hi = pmore
  4045c8:	ands	w0, w1, w0
  4045cc:	b.eq	404a60 <ferror@plt+0x3310>  // b.none
  4045d0:	add	x1, x26, x26, lsl #2
  4045d4:	cmp	x19, x1
  4045d8:	b.cs	404a8c <ferror@plt+0x333c>  // b.hs, b.nlast
  4045dc:	add	x19, x19, #0x1
  4045e0:	str	w0, [sp, #116]
  4045e4:	ldrb	w0, [sp, #160]
  4045e8:	cbz	w0, 4049a4 <ferror@plt+0x3254>
  4045ec:	ldr	w0, [sp, #164]
  4045f0:	ldr	w1, [sp, #292]
  4045f4:	cmp	w1, w0
  4045f8:	b.ne	404824 <ferror@plt+0x30d4>  // b.any
  4045fc:	ldrb	w6, [x24]
  404600:	ldp	x2, x0, [sp, #272]
  404604:	str	x0, [sp, #344]
  404608:	ldp	x4, x5, [sp, #256]
  40460c:	ubfx	x0, x6, #5, #3
  404610:	ldr	x1, [sp, #344]
  404614:	stp	x4, x5, [sp, #320]
  404618:	ldr	w0, [x23, x0, lsl #2]
  40461c:	add	x1, x1, x2
  404620:	strb	wzr, [sp, #384]
  404624:	strb	wzr, [sp, #396]
  404628:	str	x24, [sp, #400]
  40462c:	lsr	w0, w0, w6
  404630:	ldp	x4, x5, [sp, #288]
  404634:	str	xzr, [x25]
  404638:	ldp	x2, x3, [sp, #304]
  40463c:	strb	wzr, [sp, #332]
  404640:	str	x1, [sp, #336]
  404644:	stp	x4, x5, [sp, #352]
  404648:	stp	x2, x3, [sp, #368]
  40464c:	tbz	w0, #0, 404d48 <ferror@plt+0x35f8>
  404650:	mov	w28, w6
  404654:	mov	x0, #0x1                   	// #1
  404658:	strb	w0, [sp, #396]
  40465c:	str	x0, [sp, #408]
  404660:	strb	w0, [sp, #416]
  404664:	str	w6, [sp, #420]
  404668:	cbz	w28, 404fdc <ferror@plt+0x388c>
  40466c:	ldr	x28, [sp, #400]
  404670:	add	x1, sp, #0x1a4
  404674:	ldr	x0, [sp, #408]
  404678:	str	x1, [sp, #104]
  40467c:	strb	wzr, [sp, #396]
  404680:	add	x19, x19, #0x1
  404684:	add	x28, x28, x0
  404688:	ldrb	w0, [sp, #384]
  40468c:	str	x28, [sp, #400]
  404690:	mov	w22, #0x1                   	// #1
  404694:	mov	x20, #0x1                   	// #1
  404698:	cbnz	w0, 404760 <ferror@plt+0x3010>
  40469c:	nop
  4046a0:	ldrb	w1, [x28]
  4046a4:	ubfx	x0, x1, #5, #3
  4046a8:	ldr	w0, [x23, x0, lsl #2]
  4046ac:	lsr	w0, w0, w1
  4046b0:	tbz	w0, #0, 404958 <ferror@plt+0x3208>
  4046b4:	str	x20, [sp, #408]
  4046b8:	ldrb	w0, [x28]
  4046bc:	strb	w20, [sp, #396]
  4046c0:	strb	w20, [sp, #416]
  4046c4:	mov	w28, w0
  4046c8:	str	w0, [sp, #420]
  4046cc:	cbz	w28, 4047bc <ferror@plt+0x306c>
  4046d0:	ldrb	w0, [sp, #332]
  4046d4:	cbnz	w0, 404948 <ferror@plt+0x31f8>
  4046d8:	ldrb	w0, [sp, #320]
  4046dc:	ldr	x28, [sp, #336]
  4046e0:	cbnz	w0, 4048cc <ferror@plt+0x317c>
  4046e4:	ldrb	w1, [x28]
  4046e8:	ubfx	x0, x1, #5, #3
  4046ec:	ldr	w0, [x23, x0, lsl #2]
  4046f0:	lsr	w0, w0, w1
  4046f4:	tbz	w0, #0, 4048bc <ferror@plt+0x316c>
  4046f8:	str	x20, [sp, #344]
  4046fc:	ldrb	w0, [x28]
  404700:	strb	w20, [sp, #332]
  404704:	mov	w28, w0
  404708:	strb	w20, [sp, #352]
  40470c:	str	w0, [sp, #356]
  404710:	cbz	w28, 404928 <ferror@plt+0x31d8>
  404714:	ldrb	w0, [sp, #416]
  404718:	cbz	w0, 404814 <ferror@plt+0x30c4>
  40471c:	ldr	w0, [sp, #420]
  404720:	cmp	w0, w28
  404724:	cset	w0, ne  // ne = any
  404728:	add	x1, x19, #0x1
  40472c:	cbnz	w0, 404824 <ferror@plt+0x30d4>
  404730:	mov	x19, x1
  404734:	strb	wzr, [sp, #332]
  404738:	ldp	x0, x1, [sp, #336]
  40473c:	strb	wzr, [sp, #396]
  404740:	ldr	x28, [sp, #400]
  404744:	add	x0, x0, x1
  404748:	str	x0, [sp, #336]
  40474c:	ldr	x1, [sp, #408]
  404750:	ldrb	w0, [sp, #384]
  404754:	add	x28, x28, x1
  404758:	str	x28, [sp, #400]
  40475c:	cbz	w0, 4046a0 <ferror@plt+0x2f50>
  404760:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404764:	mov	x1, x0
  404768:	mov	x0, x28
  40476c:	bl	402fd8 <ferror@plt+0x1888>
  404770:	mov	x2, x0
  404774:	mov	x3, x25
  404778:	ldr	x0, [sp, #104]
  40477c:	mov	x1, x28
  404780:	bl	4037d0 <ferror@plt+0x2080>
  404784:	str	x0, [sp, #408]
  404788:	cmn	x0, #0x1
  40478c:	b.eq	4049bc <ferror@plt+0x326c>  // b.none
  404790:	cmn	x0, #0x2
  404794:	b.eq	4049cc <ferror@plt+0x327c>  // b.none
  404798:	cbz	x0, 404a0c <ferror@plt+0x32bc>
  40479c:	ldr	w28, [sp, #420]
  4047a0:	mov	x0, x25
  4047a4:	strb	w22, [sp, #416]
  4047a8:	bl	4015c0 <mbsinit@plt>
  4047ac:	cbz	w0, 4047b4 <ferror@plt+0x3064>
  4047b0:	strb	wzr, [sp, #384]
  4047b4:	strb	w22, [sp, #396]
  4047b8:	cbnz	w28, 4046d0 <ferror@plt+0x2f80>
  4047bc:	ldp	x19, x20, [sp, #16]
  4047c0:	ldp	x21, x22, [sp, #32]
  4047c4:	ldp	x23, x24, [sp, #48]
  4047c8:	ldp	x25, x26, [sp, #64]
  4047cc:	ldp	x27, x28, [sp, #80]
  4047d0:	ldr	x0, [sp, #272]
  4047d4:	ldp	x29, x30, [sp], #448
  4047d8:	ret
  4047dc:	mov	w0, w21
  4047e0:	mov	x27, x19
  4047e4:	b	404448 <ferror@plt+0x2cf8>
  4047e8:	ldp	x21, x22, [sp, #32]
  4047ec:	ldp	x23, x24, [sp, #48]
  4047f0:	ldp	x25, x26, [sp, #64]
  4047f4:	ldp	x29, x30, [sp], #448
  4047f8:	ret
  4047fc:	mov	x0, x21
  404800:	ldp	x19, x20, [sp, #16]
  404804:	b	4044d0 <ferror@plt+0x2d80>
  404808:	strb	w20, [sp, #332]
  40480c:	str	x20, [sp, #344]
  404810:	strb	wzr, [sp, #352]
  404814:	ldr	x2, [sp, #344]
  404818:	ldr	x0, [sp, #408]
  40481c:	cmp	x2, x0
  404820:	b.eq	4048a4 <ferror@plt+0x3154>  // b.none
  404824:	ldp	x22, x20, [sp, #272]
  404828:	add	x22, x22, x20
  40482c:	ldrb	w0, [sp, #256]
  404830:	add	x26, x26, #0x1
  404834:	strb	wzr, [sp, #268]
  404838:	add	x20, sp, #0x100
  40483c:	str	x22, [sp, #272]
  404840:	cbz	w0, 404588 <ferror@plt+0x2e38>
  404844:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404848:	mov	x1, x0
  40484c:	mov	x0, x22
  404850:	bl	402fd8 <ferror@plt+0x1888>
  404854:	mov	x1, x22
  404858:	mov	x2, x0
  40485c:	add	x3, x20, #0x4
  404860:	add	x0, x20, #0x24
  404864:	bl	4037d0 <ferror@plt+0x2080>
  404868:	str	x0, [sp, #280]
  40486c:	cmn	x0, #0x1
  404870:	b.eq	40496c <ferror@plt+0x321c>  // b.none
  404874:	cmn	x0, #0x2
  404878:	b.eq	404cec <ferror@plt+0x359c>  // b.none
  40487c:	cbz	x0, 404d08 <ferror@plt+0x35b8>
  404880:	ldr	w22, [sp, #292]
  404884:	add	x0, x20, #0x4
  404888:	mov	w20, #0x1                   	// #1
  40488c:	strb	w20, [sp, #288]
  404890:	bl	4015c0 <mbsinit@plt>
  404894:	cbz	w0, 40489c <ferror@plt+0x314c>
  404898:	strb	wzr, [sp, #256]
  40489c:	strb	w20, [sp, #268]
  4048a0:	b	4045b8 <ferror@plt+0x2e68>
  4048a4:	ldr	x0, [sp, #336]
  4048a8:	ldr	x1, [sp, #400]
  4048ac:	bl	4015d0 <memcmp@plt>
  4048b0:	cmp	w0, #0x0
  4048b4:	cset	w0, ne  // ne = any
  4048b8:	b	404728 <ferror@plt+0x2fd8>
  4048bc:	mov	x0, x27
  4048c0:	bl	4015c0 <mbsinit@plt>
  4048c4:	cbz	w0, 404f94 <ferror@plt+0x3844>
  4048c8:	strb	w22, [sp, #320]
  4048cc:	bl	401660 <__ctype_get_mb_cur_max@plt>
  4048d0:	mov	x1, x0
  4048d4:	mov	x0, x28
  4048d8:	bl	402fd8 <ferror@plt+0x1888>
  4048dc:	mov	x3, x27
  4048e0:	mov	x2, x0
  4048e4:	mov	x1, x28
  4048e8:	add	x0, sp, #0x164
  4048ec:	bl	4037d0 <ferror@plt+0x2080>
  4048f0:	str	x0, [sp, #344]
  4048f4:	cmn	x0, #0x1
  4048f8:	b.eq	404808 <ferror@plt+0x30b8>  // b.none
  4048fc:	cmn	x0, #0x2
  404900:	b.eq	4049e4 <ferror@plt+0x3294>  // b.none
  404904:	cbz	x0, 404a28 <ferror@plt+0x32d8>
  404908:	ldr	w28, [sp, #356]
  40490c:	mov	x0, x27
  404910:	strb	w22, [sp, #352]
  404914:	bl	4015c0 <mbsinit@plt>
  404918:	cbz	w0, 404920 <ferror@plt+0x31d0>
  40491c:	strb	wzr, [sp, #320]
  404920:	strb	w22, [sp, #332]
  404924:	cbnz	w28, 404714 <ferror@plt+0x2fc4>
  404928:	mov	x0, #0x0                   	// #0
  40492c:	ldp	x19, x20, [sp, #16]
  404930:	ldp	x21, x22, [sp, #32]
  404934:	ldp	x23, x24, [sp, #48]
  404938:	ldp	x25, x26, [sp, #64]
  40493c:	ldp	x27, x28, [sp, #80]
  404940:	ldp	x29, x30, [sp], #448
  404944:	ret
  404948:	ldrb	w0, [sp, #352]
  40494c:	cbz	w0, 404814 <ferror@plt+0x30c4>
  404950:	ldr	w28, [sp, #356]
  404954:	b	404710 <ferror@plt+0x2fc0>
  404958:	mov	x0, x25
  40495c:	bl	4015c0 <mbsinit@plt>
  404960:	cbz	w0, 404f94 <ferror@plt+0x3844>
  404964:	strb	w22, [sp, #384]
  404968:	b	404760 <ferror@plt+0x3010>
  40496c:	mov	x0, #0x1                   	// #1
  404970:	strb	w0, [sp, #268]
  404974:	str	x0, [sp, #280]
  404978:	strb	wzr, [sp, #288]
  40497c:	cmp	x26, #0x9
  404980:	ldr	w1, [sp, #116]
  404984:	cset	w0, hi  // hi = pmore
  404988:	ands	w0, w1, w0
  40498c:	b.eq	404a84 <ferror@plt+0x3334>  // b.none
  404990:	add	x1, x26, x26, lsl #2
  404994:	cmp	x19, x1
  404998:	b.cs	404a8c <ferror@plt+0x333c>  // b.hs, b.nlast
  40499c:	add	x19, x19, #0x1
  4049a0:	str	w0, [sp, #116]
  4049a4:	ldr	x0, [sp, #152]
  4049a8:	ldr	x20, [sp, #280]
  4049ac:	cmp	x20, x0
  4049b0:	b.eq	404a44 <ferror@plt+0x32f4>  // b.none
  4049b4:	ldr	x22, [sp, #272]
  4049b8:	b	404828 <ferror@plt+0x30d8>
  4049bc:	strb	w20, [sp, #396]
  4049c0:	str	x20, [sp, #408]
  4049c4:	strb	wzr, [sp, #416]
  4049c8:	b	4046d0 <ferror@plt+0x2f80>
  4049cc:	ldr	x0, [sp, #400]
  4049d0:	bl	401400 <strlen@plt>
  4049d4:	strb	w22, [sp, #396]
  4049d8:	str	x0, [sp, #408]
  4049dc:	strb	wzr, [sp, #416]
  4049e0:	b	4046d0 <ferror@plt+0x2f80>
  4049e4:	ldr	x0, [sp, #336]
  4049e8:	bl	401400 <strlen@plt>
  4049ec:	str	x0, [sp, #344]
  4049f0:	ldr	x0, [sp, #408]
  4049f4:	strb	w22, [sp, #332]
  4049f8:	ldr	x2, [sp, #344]
  4049fc:	strb	wzr, [sp, #352]
  404a00:	cmp	x2, x0
  404a04:	b.ne	404824 <ferror@plt+0x30d4>  // b.any
  404a08:	b	4048a4 <ferror@plt+0x3154>
  404a0c:	ldr	x0, [sp, #400]
  404a10:	str	x20, [sp, #408]
  404a14:	ldrb	w0, [x0]
  404a18:	cbnz	w0, 404fbc <ferror@plt+0x386c>
  404a1c:	ldr	w28, [sp, #420]
  404a20:	cbz	w28, 4047a0 <ferror@plt+0x3050>
  404a24:	bl	403b80 <ferror@plt+0x2430>
  404a28:	ldr	x0, [sp, #336]
  404a2c:	str	x20, [sp, #344]
  404a30:	ldrb	w0, [x0]
  404a34:	cbnz	w0, 404fbc <ferror@plt+0x386c>
  404a38:	ldr	w28, [sp, #356]
  404a3c:	cbz	w28, 40490c <ferror@plt+0x31bc>
  404a40:	bl	403b80 <ferror@plt+0x2430>
  404a44:	ldr	x1, [sp, #144]
  404a48:	mov	x2, x20
  404a4c:	ldr	x22, [sp, #272]
  404a50:	mov	x0, x22
  404a54:	bl	4015d0 <memcmp@plt>
  404a58:	cbnz	w0, 404828 <ferror@plt+0x30d8>
  404a5c:	b	4045fc <ferror@plt+0x2eac>
  404a60:	add	x19, x19, #0x1
  404a64:	b	4045e4 <ferror@plt+0x2e94>
  404a68:	add	x20, sp, #0x100
  404a6c:	add	x0, x20, #0x4
  404a70:	bl	4015c0 <mbsinit@plt>
  404a74:	cbz	w0, 404f94 <ferror@plt+0x3844>
  404a78:	mov	w0, #0x1                   	// #1
  404a7c:	strb	w0, [sp, #256]
  404a80:	b	404844 <ferror@plt+0x30f4>
  404a84:	add	x19, x19, #0x1
  404a88:	b	4049a4 <ferror@plt+0x3254>
  404a8c:	ldr	x0, [sp, #120]
  404a90:	subs	x22, x19, x0
  404a94:	ldrb	w0, [sp, #204]
  404a98:	b.eq	404f70 <ferror@plt+0x3820>  // b.none
  404a9c:	cbz	w0, 404e48 <ferror@plt+0x36f8>
  404aa0:	ldrb	w0, [sp, #224]
  404aa4:	cbnz	w0, 404b34 <ferror@plt+0x33e4>
  404aa8:	ldr	x20, [sp, #208]
  404aac:	strb	wzr, [sp, #204]
  404ab0:	ldr	x0, [sp, #216]
  404ab4:	subs	x22, x22, #0x1
  404ab8:	add	x20, x20, x0
  404abc:	str	x20, [sp, #208]
  404ac0:	mov	x3, x20
  404ac4:	b.eq	404c00 <ferror@plt+0x34b0>  // b.none
  404ac8:	ldrb	w0, [sp, #192]
  404acc:	add	x28, sp, #0xc0
  404ad0:	cbnz	w0, 404b58 <ferror@plt+0x3408>
  404ad4:	ldrb	w1, [x20]
  404ad8:	ubfx	x0, x1, #5, #3
  404adc:	ldr	w0, [x23, x0, lsl #2]
  404ae0:	lsr	w0, w0, w1
  404ae4:	tbz	w0, #0, 404b40 <ferror@plt+0x33f0>
  404ae8:	mov	x0, #0x1                   	// #1
  404aec:	str	x0, [sp, #216]
  404af0:	ldrb	w1, [x20]
  404af4:	strb	w0, [sp, #204]
  404af8:	strb	w0, [sp, #224]
  404afc:	mov	w20, w1
  404b00:	str	w1, [sp, #228]
  404b04:	cbnz	w20, 404aa8 <ferror@plt+0x3358>
  404b08:	ldrb	w0, [sp, #204]
  404b0c:	cbz	w0, 404f84 <ferror@plt+0x3834>
  404b10:	add	x2, sp, #0x180
  404b14:	mov	x1, x24
  404b18:	mov	x0, x21
  404b1c:	bl	403ba8 <ferror@plt+0x2458>
  404b20:	ands	w0, w0, #0xff
  404b24:	str	w0, [sp, #116]
  404b28:	b.ne	404f08 <ferror@plt+0x37b8>  // b.any
  404b2c:	ldrb	w1, [sp, #288]
  404b30:	b	404cb8 <ferror@plt+0x3568>
  404b34:	ldr	w20, [sp, #228]
  404b38:	cbnz	w20, 404aa8 <ferror@plt+0x3358>
  404b3c:	b	404b08 <ferror@plt+0x33b8>
  404b40:	add	x28, sp, #0xc0
  404b44:	add	x0, x28, #0x4
  404b48:	bl	4015c0 <mbsinit@plt>
  404b4c:	cbz	w0, 404f94 <ferror@plt+0x3844>
  404b50:	mov	w0, #0x1                   	// #1
  404b54:	strb	w0, [sp, #192]
  404b58:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404b5c:	mov	x1, x0
  404b60:	mov	x0, x20
  404b64:	bl	402fd8 <ferror@plt+0x1888>
  404b68:	mov	x1, x20
  404b6c:	mov	x2, x0
  404b70:	add	x3, x28, #0x4
  404b74:	add	x0, x28, #0x24
  404b78:	bl	4037d0 <ferror@plt+0x2080>
  404b7c:	str	x0, [sp, #216]
  404b80:	cmn	x0, #0x1
  404b84:	b.eq	404bbc <ferror@plt+0x346c>  // b.none
  404b88:	cmn	x0, #0x2
  404b8c:	b.eq	404bcc <ferror@plt+0x347c>  // b.none
  404b90:	cbz	x0, 404ccc <ferror@plt+0x357c>
  404b94:	ldr	w20, [sp, #228]
  404b98:	add	x0, x28, #0x4
  404b9c:	mov	w28, #0x1                   	// #1
  404ba0:	strb	w28, [sp, #224]
  404ba4:	bl	4015c0 <mbsinit@plt>
  404ba8:	cbz	w0, 404bb0 <ferror@plt+0x3460>
  404bac:	strb	wzr, [sp, #192]
  404bb0:	strb	w28, [sp, #204]
  404bb4:	cbnz	w20, 404aa8 <ferror@plt+0x3358>
  404bb8:	b	404b08 <ferror@plt+0x33b8>
  404bbc:	mov	x0, #0x1                   	// #1
  404bc0:	str	x0, [sp, #216]
  404bc4:	strb	wzr, [sp, #224]
  404bc8:	b	404aa8 <ferror@plt+0x3358>
  404bcc:	ldr	x20, [sp, #208]
  404bd0:	mov	x0, x20
  404bd4:	bl	401400 <strlen@plt>
  404bd8:	str	x0, [sp, #216]
  404bdc:	subs	x22, x22, #0x1
  404be0:	strb	wzr, [sp, #204]
  404be4:	ldr	x0, [sp, #216]
  404be8:	strb	wzr, [sp, #224]
  404bec:	add	x20, x20, x0
  404bf0:	str	x20, [sp, #208]
  404bf4:	mov	x3, x20
  404bf8:	b.ne	404ac8 <ferror@plt+0x3378>  // b.any
  404bfc:	nop
  404c00:	ldrb	w0, [sp, #192]
  404c04:	add	x28, sp, #0xc0
  404c08:	cbnz	w0, 404c40 <ferror@plt+0x34f0>
  404c0c:	ldrb	w1, [x3]
  404c10:	ubfx	x0, x1, #5, #3
  404c14:	ldr	w0, [x23, x0, lsl #2]
  404c18:	lsr	w0, w0, w1
  404c1c:	tbnz	w0, #0, 404ea4 <ferror@plt+0x3754>
  404c20:	add	x28, sp, #0xc0
  404c24:	str	x3, [sp, #104]
  404c28:	add	x0, x28, #0x4
  404c2c:	bl	4015c0 <mbsinit@plt>
  404c30:	cbz	w0, 404f94 <ferror@plt+0x3844>
  404c34:	ldr	x3, [sp, #104]
  404c38:	mov	w0, #0x1                   	// #1
  404c3c:	strb	w0, [sp, #192]
  404c40:	str	x3, [sp, #104]
  404c44:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404c48:	ldr	x3, [sp, #104]
  404c4c:	mov	x1, x0
  404c50:	mov	x0, x3
  404c54:	bl	402fd8 <ferror@plt+0x1888>
  404c58:	mov	x2, x0
  404c5c:	ldr	x3, [sp, #104]
  404c60:	add	x0, x28, #0x24
  404c64:	mov	x1, x3
  404c68:	add	x3, x28, #0x4
  404c6c:	bl	4037d0 <ferror@plt+0x2080>
  404c70:	str	x0, [sp, #216]
  404c74:	cmn	x0, #0x1
  404c78:	b.eq	404f3c <ferror@plt+0x37ec>  // b.none
  404c7c:	cmn	x0, #0x2
  404c80:	b.eq	404eec <ferror@plt+0x379c>  // b.none
  404c84:	cbz	x0, 404f50 <ferror@plt+0x3800>
  404c88:	ldr	w20, [sp, #228]
  404c8c:	mov	w22, #0x1                   	// #1
  404c90:	add	x0, x28, #0x4
  404c94:	strb	w22, [sp, #224]
  404c98:	bl	4015c0 <mbsinit@plt>
  404c9c:	cbz	w0, 404ca4 <ferror@plt+0x3554>
  404ca0:	strb	wzr, [sp, #192]
  404ca4:	strb	w22, [sp, #204]
  404ca8:	cbz	w20, 404b10 <ferror@plt+0x33c0>
  404cac:	ldrb	w1, [sp, #288]
  404cb0:	mov	w0, #0x1                   	// #1
  404cb4:	str	w0, [sp, #116]
  404cb8:	str	x19, [sp, #120]
  404cbc:	add	x0, x19, #0x1
  404cc0:	mov	x19, x0
  404cc4:	cbnz	w1, 4045e4 <ferror@plt+0x2e94>
  404cc8:	b	4049a4 <ferror@plt+0x3254>
  404ccc:	ldr	x20, [sp, #208]
  404cd0:	mov	x0, #0x1                   	// #1
  404cd4:	str	x0, [sp, #216]
  404cd8:	ldrb	w0, [x20]
  404cdc:	cbnz	w0, 404fbc <ferror@plt+0x386c>
  404ce0:	ldr	w20, [sp, #228]
  404ce4:	cbz	w20, 404b98 <ferror@plt+0x3448>
  404ce8:	bl	403b80 <ferror@plt+0x2430>
  404cec:	ldr	x0, [sp, #272]
  404cf0:	bl	401400 <strlen@plt>
  404cf4:	str	x0, [sp, #280]
  404cf8:	mov	w1, #0x1                   	// #1
  404cfc:	strb	w1, [sp, #268]
  404d00:	strb	wzr, [sp, #288]
  404d04:	b	40497c <ferror@plt+0x322c>
  404d08:	ldr	x22, [sp, #272]
  404d0c:	mov	x0, #0x1                   	// #1
  404d10:	str	x0, [sp, #280]
  404d14:	ldrb	w0, [x22]
  404d18:	cbnz	w0, 404fbc <ferror@plt+0x386c>
  404d1c:	ldr	w22, [sp, #292]
  404d20:	cbz	w22, 404884 <ferror@plt+0x3134>
  404d24:	bl	403b80 <ferror@plt+0x2430>
  404d28:	mov	x0, x21
  404d2c:	ldp	x19, x20, [sp, #16]
  404d30:	ldp	x21, x22, [sp, #32]
  404d34:	ldp	x23, x24, [sp, #48]
  404d38:	ldp	x25, x26, [sp, #64]
  404d3c:	ldp	x27, x28, [sp, #80]
  404d40:	ldp	x29, x30, [sp], #448
  404d44:	ret
  404d48:	mov	x0, x25
  404d4c:	bl	4015c0 <mbsinit@plt>
  404d50:	cbz	w0, 404f94 <ferror@plt+0x3844>
  404d54:	mov	w0, #0x1                   	// #1
  404d58:	strb	w0, [sp, #384]
  404d5c:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404d60:	mov	x1, x0
  404d64:	mov	x0, x24
  404d68:	bl	402fd8 <ferror@plt+0x1888>
  404d6c:	mov	x3, x25
  404d70:	mov	x2, x0
  404d74:	mov	x1, x24
  404d78:	add	x0, sp, #0x1a4
  404d7c:	bl	4037d0 <ferror@plt+0x2080>
  404d80:	str	x0, [sp, #408]
  404d84:	cmn	x0, #0x1
  404d88:	b.eq	404e34 <ferror@plt+0x36e4>  // b.none
  404d8c:	cmn	x0, #0x2
  404d90:	b.eq	404e6c <ferror@plt+0x371c>  // b.none
  404d94:	cbz	x0, 404e84 <ferror@plt+0x3734>
  404d98:	ldr	w28, [sp, #420]
  404d9c:	mov	w20, #0x1                   	// #1
  404da0:	mov	x0, x25
  404da4:	strb	w20, [sp, #416]
  404da8:	bl	4015c0 <mbsinit@plt>
  404dac:	cbz	w0, 404db4 <ferror@plt+0x3664>
  404db0:	strb	wzr, [sp, #384]
  404db4:	strb	w20, [sp, #396]
  404db8:	b	404668 <ferror@plt+0x2f18>
  404dbc:	mov	x0, x19
  404dc0:	bl	4015c0 <mbsinit@plt>
  404dc4:	cbz	w0, 404f8c <ferror@plt+0x383c>
  404dc8:	mov	w20, #0x1                   	// #1
  404dcc:	strb	w20, [sp, #128]
  404dd0:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404dd4:	mov	x1, x0
  404dd8:	mov	x0, x24
  404ddc:	bl	402fd8 <ferror@plt+0x1888>
  404de0:	mov	x3, x19
  404de4:	mov	x2, x0
  404de8:	mov	x1, x24
  404dec:	add	x0, sp, #0xa4
  404df0:	bl	4037d0 <ferror@plt+0x2080>
  404df4:	str	x0, [sp, #152]
  404df8:	cmn	x0, #0x1
  404dfc:	b.eq	404e50 <ferror@plt+0x3700>  // b.none
  404e00:	cmn	x0, #0x2
  404e04:	b.eq	404f1c <ferror@plt+0x37cc>  // b.none
  404e08:	cbnz	x0, 404ec4 <ferror@plt+0x3774>
  404e0c:	ldr	x0, [sp, #144]
  404e10:	mov	x1, #0x1                   	// #1
  404e14:	str	x1, [sp, #152]
  404e18:	ldrb	w0, [x0]
  404e1c:	cbnz	w0, 404fb4 <ferror@plt+0x3864>
  404e20:	ldr	w19, [sp, #164]
  404e24:	cbz	w19, 404ec8 <ferror@plt+0x3778>
  404e28:	stp	x25, x26, [sp, #64]
  404e2c:	stp	x27, x28, [sp, #80]
  404e30:	bl	403b80 <ferror@plt+0x2430>
  404e34:	mov	x0, #0x1                   	// #1
  404e38:	str	x0, [sp, #408]
  404e3c:	strb	wzr, [sp, #416]
  404e40:	ldr	x28, [sp, #400]
  404e44:	b	404670 <ferror@plt+0x2f20>
  404e48:	ldr	x20, [sp, #208]
  404e4c:	b	404ac8 <ferror@plt+0x3378>
  404e50:	mov	x0, #0x1                   	// #1
  404e54:	stp	x25, x26, [sp, #64]
  404e58:	stp	x27, x28, [sp, #80]
  404e5c:	strb	w0, [sp, #140]
  404e60:	str	x0, [sp, #152]
  404e64:	strb	wzr, [sp, #160]
  404e68:	b	404538 <ferror@plt+0x2de8>
  404e6c:	ldr	x28, [sp, #400]
  404e70:	mov	x0, x28
  404e74:	bl	401400 <strlen@plt>
  404e78:	str	x0, [sp, #408]
  404e7c:	strb	wzr, [sp, #416]
  404e80:	b	404670 <ferror@plt+0x2f20>
  404e84:	ldr	x28, [sp, #400]
  404e88:	mov	x0, #0x1                   	// #1
  404e8c:	str	x0, [sp, #408]
  404e90:	ldrb	w0, [x28]
  404e94:	cbnz	w0, 404fbc <ferror@plt+0x386c>
  404e98:	ldr	w28, [sp, #420]
  404e9c:	cbz	w28, 404d9c <ferror@plt+0x364c>
  404ea0:	bl	403b80 <ferror@plt+0x2430>
  404ea4:	mov	x0, #0x1                   	// #1
  404ea8:	str	x0, [sp, #216]
  404eac:	ldrb	w1, [x3]
  404eb0:	strb	w0, [sp, #204]
  404eb4:	mov	w20, w1
  404eb8:	strb	w0, [sp, #224]
  404ebc:	str	w1, [sp, #228]
  404ec0:	b	404ca8 <ferror@plt+0x3558>
  404ec4:	ldr	w19, [sp, #164]
  404ec8:	mov	w20, #0x1                   	// #1
  404ecc:	add	x0, sp, #0x84
  404ed0:	strb	w20, [sp, #160]
  404ed4:	bl	4015c0 <mbsinit@plt>
  404ed8:	cbz	w0, 404ee0 <ferror@plt+0x3790>
  404edc:	strb	wzr, [sp, #128]
  404ee0:	strb	w20, [sp, #140]
  404ee4:	cbnz	w19, 404530 <ferror@plt+0x2de0>
  404ee8:	b	4047fc <ferror@plt+0x30ac>
  404eec:	ldr	x0, [sp, #208]
  404ef0:	bl	401400 <strlen@plt>
  404ef4:	str	x0, [sp, #216]
  404ef8:	mov	w1, #0x1                   	// #1
  404efc:	strb	w1, [sp, #204]
  404f00:	strb	wzr, [sp, #224]
  404f04:	b	404cac <ferror@plt+0x355c>
  404f08:	ldp	x19, x20, [sp, #16]
  404f0c:	ldp	x25, x26, [sp, #64]
  404f10:	ldp	x27, x28, [sp, #80]
  404f14:	ldr	x0, [sp, #384]
  404f18:	b	4044d0 <ferror@plt+0x2d80>
  404f1c:	ldr	x0, [sp, #144]
  404f20:	stp	x25, x26, [sp, #64]
  404f24:	stp	x27, x28, [sp, #80]
  404f28:	bl	401400 <strlen@plt>
  404f2c:	strb	w20, [sp, #140]
  404f30:	str	x0, [sp, #152]
  404f34:	strb	wzr, [sp, #160]
  404f38:	b	404538 <ferror@plt+0x2de8>
  404f3c:	mov	x0, #0x1                   	// #1
  404f40:	strb	w0, [sp, #204]
  404f44:	str	x0, [sp, #216]
  404f48:	strb	wzr, [sp, #224]
  404f4c:	b	404cac <ferror@plt+0x355c>
  404f50:	ldr	x20, [sp, #208]
  404f54:	mov	x0, #0x1                   	// #1
  404f58:	str	x0, [sp, #216]
  404f5c:	ldrb	w0, [x20]
  404f60:	cbnz	w0, 404fbc <ferror@plt+0x386c>
  404f64:	ldr	w20, [sp, #228]
  404f68:	cbz	w20, 404c8c <ferror@plt+0x353c>
  404f6c:	bl	403b80 <ferror@plt+0x2430>
  404f70:	cbz	w0, 404f84 <ferror@plt+0x3834>
  404f74:	ldrb	w0, [sp, #224]
  404f78:	ldr	w20, [sp, #228]
  404f7c:	cbz	w0, 404cac <ferror@plt+0x355c>
  404f80:	b	404ca8 <ferror@plt+0x3558>
  404f84:	ldr	x3, [sp, #208]
  404f88:	b	404c00 <ferror@plt+0x34b0>
  404f8c:	stp	x25, x26, [sp, #64]
  404f90:	stp	x27, x28, [sp, #80]
  404f94:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404f98:	adrp	x1, 405000 <ferror@plt+0x38b0>
  404f9c:	adrp	x0, 405000 <ferror@plt+0x38b0>
  404fa0:	add	x3, x3, #0x30
  404fa4:	add	x1, x1, #0xf30
  404fa8:	add	x0, x0, #0xf58
  404fac:	mov	w2, #0x96                  	// #150
  404fb0:	bl	4016f0 <__assert_fail@plt>
  404fb4:	stp	x25, x26, [sp, #64]
  404fb8:	stp	x27, x28, [sp, #80]
  404fbc:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404fc0:	adrp	x1, 405000 <ferror@plt+0x38b0>
  404fc4:	adrp	x0, 405000 <ferror@plt+0x38b0>
  404fc8:	add	x3, x3, #0x30
  404fcc:	add	x1, x1, #0xf30
  404fd0:	add	x0, x0, #0xf70
  404fd4:	mov	w2, #0xb2                  	// #178
  404fd8:	bl	4016f0 <__assert_fail@plt>
  404fdc:	bl	4015b0 <abort@plt>
  404fe0:	mov	x12, #0x1080                	// #4224
  404fe4:	sub	sp, sp, x12
  404fe8:	stp	x29, x30, [sp]
  404fec:	mov	x29, sp
  404ff0:	stp	x19, x20, [sp, #16]
  404ff4:	add	x19, sp, #0x80
  404ff8:	mov	x20, #0x0                   	// #0
  404ffc:	stp	x21, x22, [sp, #32]
  405000:	mov	x21, x2
  405004:	add	x22, sp, #0x78
  405008:	stp	x23, x24, [sp, #48]
  40500c:	mov	x24, x1
  405010:	mov	x1, #0x0                   	// #0
  405014:	stp	x25, x26, [sp, #64]
  405018:	mov	x26, x0
  40501c:	mov	x0, x2
  405020:	mov	x2, #0x0                   	// #0
  405024:	stp	x27, x28, [sp, #80]
  405028:	mov	x27, x3
  40502c:	mov	x28, x4
  405030:	mov	x3, #0x0                   	// #0
  405034:	mov	x4, #0x0                   	// #0
  405038:	bl	401620 <iconv@plt>
  40503c:	stp	x26, x24, [sp, #96]
  405040:	add	x23, sp, #0x70
  405044:	cbz	x24, 40509c <ferror@plt+0x394c>
  405048:	mov	x25, #0x1000                	// #4096
  40504c:	b	405060 <ferror@plt+0x3910>
  405050:	ldp	x1, x0, [sp, #104]
  405054:	sub	x0, x0, x19
  405058:	add	x20, x20, x0
  40505c:	cbz	x1, 40509c <ferror@plt+0x394c>
  405060:	mov	x4, x22
  405064:	mov	x3, x23
  405068:	add	x2, sp, #0x68
  40506c:	add	x1, sp, #0x60
  405070:	mov	x0, x21
  405074:	stp	x19, x25, [sp, #112]
  405078:	bl	401620 <iconv@plt>
  40507c:	cmn	x0, #0x1
  405080:	b.ne	405050 <ferror@plt+0x3900>  // b.any
  405084:	bl	401700 <__errno_location@plt>
  405088:	ldr	w0, [x0]
  40508c:	cmp	w0, #0x7
  405090:	b.eq	405050 <ferror@plt+0x3900>  // b.none
  405094:	cmp	w0, #0x16
  405098:	b.ne	405200 <ferror@plt+0x3ab0>  // b.any
  40509c:	mov	x5, #0x1000                	// #4096
  4050a0:	mov	x4, x22
  4050a4:	mov	x3, x23
  4050a8:	mov	x0, x21
  4050ac:	mov	x2, #0x0                   	// #0
  4050b0:	mov	x1, #0x0                   	// #0
  4050b4:	stp	x19, x5, [sp, #112]
  4050b8:	bl	401620 <iconv@plt>
  4050bc:	cmn	x0, #0x1
  4050c0:	b.eq	405200 <ferror@plt+0x3ab0>  // b.none
  4050c4:	ldr	x0, [sp, #112]
  4050c8:	sub	x0, x0, x19
  4050cc:	adds	x20, x0, x20
  4050d0:	b.eq	4051b8 <ferror@plt+0x3a68>  // b.none
  4050d4:	ldr	x25, [x27]
  4050d8:	cbz	x25, 405194 <ferror@plt+0x3a44>
  4050dc:	ldr	x0, [x28]
  4050e0:	cmp	x0, x20
  4050e4:	b.cc	405194 <ferror@plt+0x3a44>  // b.lo, b.ul, b.last
  4050e8:	mov	x0, x21
  4050ec:	mov	x4, #0x0                   	// #0
  4050f0:	mov	x3, #0x0                   	// #0
  4050f4:	mov	x2, #0x0                   	// #0
  4050f8:	mov	x1, #0x0                   	// #0
  4050fc:	bl	401620 <iconv@plt>
  405100:	stp	x26, x24, [sp, #104]
  405104:	stp	x25, x20, [sp, #120]
  405108:	cbz	x24, 405138 <ferror@plt+0x39e8>
  40510c:	nop
  405110:	mov	x4, x19
  405114:	mov	x3, x22
  405118:	mov	x2, x23
  40511c:	add	x1, sp, #0x68
  405120:	mov	x0, x21
  405124:	bl	401620 <iconv@plt>
  405128:	cmn	x0, #0x1
  40512c:	b.eq	4051c4 <ferror@plt+0x3a74>  // b.none
  405130:	ldr	x24, [sp, #112]
  405134:	cbnz	x24, 405110 <ferror@plt+0x39c0>
  405138:	mov	x4, x19
  40513c:	mov	x3, x22
  405140:	mov	x0, x21
  405144:	mov	x2, #0x0                   	// #0
  405148:	mov	x1, #0x0                   	// #0
  40514c:	bl	401620 <iconv@plt>
  405150:	cmn	x0, #0x1
  405154:	b.eq	4051d4 <ferror@plt+0x3a84>  // b.none
  405158:	ldr	x0, [sp, #128]
  40515c:	cbnz	x0, 405208 <ferror@plt+0x3ab8>
  405160:	str	x25, [x27]
  405164:	mov	w19, #0x0                   	// #0
  405168:	str	x20, [x28]
  40516c:	mov	w0, w19
  405170:	mov	x12, #0x1080                	// #4224
  405174:	ldp	x29, x30, [sp]
  405178:	ldp	x19, x20, [sp, #16]
  40517c:	ldp	x21, x22, [sp, #32]
  405180:	ldp	x23, x24, [sp, #48]
  405184:	ldp	x25, x26, [sp, #64]
  405188:	ldp	x27, x28, [sp, #80]
  40518c:	add	sp, sp, x12
  405190:	ret
  405194:	mov	x0, x20
  405198:	bl	4014f0 <malloc@plt>
  40519c:	mov	x25, x0
  4051a0:	cbnz	x0, 4050e8 <ferror@plt+0x3998>
  4051a4:	bl	401700 <__errno_location@plt>
  4051a8:	mov	w19, #0xffffffff            	// #-1
  4051ac:	mov	w1, #0xc                   	// #12
  4051b0:	str	w1, [x0]
  4051b4:	b	40516c <ferror@plt+0x3a1c>
  4051b8:	mov	w19, #0x0                   	// #0
  4051bc:	str	xzr, [x28]
  4051c0:	b	40516c <ferror@plt+0x3a1c>
  4051c4:	bl	401700 <__errno_location@plt>
  4051c8:	ldr	w0, [x0]
  4051cc:	cmp	w0, #0x16
  4051d0:	b.eq	405138 <ferror@plt+0x39e8>  // b.none
  4051d4:	ldr	x0, [x27]
  4051d8:	mov	w19, #0xffffffff            	// #-1
  4051dc:	cmp	x0, x25
  4051e0:	b.eq	40516c <ferror@plt+0x3a1c>  // b.none
  4051e4:	bl	401700 <__errno_location@plt>
  4051e8:	mov	x20, x0
  4051ec:	mov	x0, x25
  4051f0:	ldr	w21, [x20]
  4051f4:	bl	401640 <free@plt>
  4051f8:	str	w21, [x20]
  4051fc:	b	40516c <ferror@plt+0x3a1c>
  405200:	mov	w19, #0xffffffff            	// #-1
  405204:	b	40516c <ferror@plt+0x3a1c>
  405208:	bl	4015b0 <abort@plt>
  40520c:	nop
  405210:	stp	x29, x30, [sp, #-96]!
  405214:	mov	x29, sp
  405218:	stp	x19, x20, [sp, #16]
  40521c:	stp	x21, x22, [sp, #32]
  405220:	stp	x23, x24, [sp, #48]
  405224:	mov	x23, x1
  405228:	str	x0, [sp, #64]
  40522c:	bl	401400 <strlen@plt>
  405230:	mov	x19, x0
  405234:	mov	x0, #0xfffffff             	// #268435455
  405238:	cmp	x19, x0
  40523c:	str	x19, [sp, #72]
  405240:	lsl	x0, x19, #4
  405244:	csel	x19, x0, x19, ls  // ls = plast
  405248:	add	x21, x19, #0x1
  40524c:	mov	x0, x21
  405250:	bl	4014f0 <malloc@plt>
  405254:	mov	x22, x0
  405258:	cbz	x0, 4053c8 <ferror@plt+0x3c78>
  40525c:	mov	x0, x23
  405260:	mov	x4, #0x0                   	// #0
  405264:	mov	x3, #0x0                   	// #0
  405268:	mov	x2, #0x0                   	// #0
  40526c:	mov	x1, #0x0                   	// #0
  405270:	bl	401620 <iconv@plt>
  405274:	stp	x22, x19, [sp, #80]
  405278:	b	4052d0 <ferror@plt+0x3b80>
  40527c:	bl	401700 <__errno_location@plt>
  405280:	mov	x24, x0
  405284:	mov	x1, x19
  405288:	mov	x0, x22
  40528c:	ldr	w2, [x24]
  405290:	cmp	w2, #0x16
  405294:	b.eq	405344 <ferror@plt+0x3bf4>  // b.none
  405298:	cmp	w2, #0x7
  40529c:	b.ne	4053a4 <ferror@plt+0x3c54>  // b.any
  4052a0:	ldr	x20, [sp, #80]
  4052a4:	cmp	x21, x21, lsl #1
  4052a8:	mov	x21, x19
  4052ac:	sub	x20, x20, x22
  4052b0:	b.cs	40539c <ferror@plt+0x3c4c>  // b.hs, b.nlast
  4052b4:	sub	x19, x19, #0x1
  4052b8:	bl	401560 <realloc@plt>
  4052bc:	cbz	x0, 40539c <ferror@plt+0x3c4c>
  4052c0:	mov	x22, x0
  4052c4:	sub	x19, x19, x20
  4052c8:	add	x20, x0, x20
  4052cc:	stp	x20, x19, [sp, #80]
  4052d0:	add	x4, sp, #0x58
  4052d4:	add	x3, sp, #0x50
  4052d8:	add	x2, sp, #0x48
  4052dc:	add	x1, sp, #0x40
  4052e0:	mov	x0, x23
  4052e4:	lsl	x19, x21, #1
  4052e8:	bl	401620 <iconv@plt>
  4052ec:	cmn	x0, #0x1
  4052f0:	b.eq	40527c <ferror@plt+0x3b2c>  // b.none
  4052f4:	b	405344 <ferror@plt+0x3bf4>
  4052f8:	bl	401700 <__errno_location@plt>
  4052fc:	mov	x24, x0
  405300:	mov	x1, x19
  405304:	mov	x0, x22
  405308:	ldr	w2, [x24]
  40530c:	cmp	w2, #0x7
  405310:	b.ne	4053a4 <ferror@plt+0x3c54>  // b.any
  405314:	ldr	x20, [sp, #80]
  405318:	cmp	x21, x21, lsl #1
  40531c:	mov	x21, x19
  405320:	sub	x20, x20, x22
  405324:	b.cs	40539c <ferror@plt+0x3c4c>  // b.hs, b.nlast
  405328:	sub	x19, x19, #0x1
  40532c:	bl	401560 <realloc@plt>
  405330:	cbz	x0, 40539c <ferror@plt+0x3c4c>
  405334:	mov	x22, x0
  405338:	sub	x19, x19, x20
  40533c:	add	x20, x0, x20
  405340:	stp	x20, x19, [sp, #80]
  405344:	add	x4, sp, #0x58
  405348:	add	x3, sp, #0x50
  40534c:	mov	x0, x23
  405350:	mov	x2, #0x0                   	// #0
  405354:	mov	x1, #0x0                   	// #0
  405358:	lsl	x19, x21, #1
  40535c:	bl	401620 <iconv@plt>
  405360:	cmn	x0, #0x1
  405364:	b.eq	4052f8 <ferror@plt+0x3ba8>  // b.none
  405368:	ldr	x0, [sp, #80]
  40536c:	add	x1, x0, #0x1
  405370:	str	x1, [sp, #80]
  405374:	strb	wzr, [x0]
  405378:	ldr	x1, [sp, #80]
  40537c:	sub	x1, x1, x22
  405380:	cmp	x21, x1
  405384:	b.ls	4053b0 <ferror@plt+0x3c60>  // b.plast
  405388:	mov	x0, x22
  40538c:	bl	401560 <realloc@plt>
  405390:	cmp	x0, #0x0
  405394:	csel	x22, x22, x0, eq  // eq = none
  405398:	b	4053b0 <ferror@plt+0x3c60>
  40539c:	mov	w0, #0xc                   	// #12
  4053a0:	str	w0, [x24]
  4053a4:	mov	x0, x22
  4053a8:	mov	x22, #0x0                   	// #0
  4053ac:	bl	401640 <free@plt>
  4053b0:	mov	x0, x22
  4053b4:	ldp	x19, x20, [sp, #16]
  4053b8:	ldp	x21, x22, [sp, #32]
  4053bc:	ldp	x23, x24, [sp, #48]
  4053c0:	ldp	x29, x30, [sp], #96
  4053c4:	ret
  4053c8:	bl	401700 <__errno_location@plt>
  4053cc:	mov	w1, #0xc                   	// #12
  4053d0:	str	w1, [x0]
  4053d4:	b	4053b0 <ferror@plt+0x3c60>
  4053d8:	stp	x29, x30, [sp, #-48]!
  4053dc:	mov	x29, sp
  4053e0:	stp	x19, x20, [sp, #16]
  4053e4:	mov	x19, x0
  4053e8:	ldrb	w0, [x0]
  4053ec:	cbz	w0, 405410 <ferror@plt+0x3cc0>
  4053f0:	str	x21, [sp, #32]
  4053f4:	mov	x21, x1
  4053f8:	mov	x20, x2
  4053fc:	mov	x1, x2
  405400:	mov	x0, x21
  405404:	bl	403850 <ferror@plt+0x2100>
  405408:	cbnz	w0, 405430 <ferror@plt+0x3ce0>
  40540c:	ldr	x21, [sp, #32]
  405410:	mov	x0, x19
  405414:	bl	401580 <strdup@plt>
  405418:	mov	x19, x0
  40541c:	cbz	x0, 4054cc <ferror@plt+0x3d7c>
  405420:	mov	x0, x19
  405424:	ldp	x19, x20, [sp, #16]
  405428:	ldp	x29, x30, [sp], #48
  40542c:	ret
  405430:	mov	x0, x20
  405434:	mov	x1, x21
  405438:	bl	4016a0 <iconv_open@plt>
  40543c:	mov	x20, x0
  405440:	cmn	x0, #0x1
  405444:	b.eq	40547c <ferror@plt+0x3d2c>  // b.none
  405448:	mov	x0, x19
  40544c:	mov	x1, x20
  405450:	bl	405210 <ferror@plt+0x3ac0>
  405454:	mov	x19, x0
  405458:	cbz	x0, 405488 <ferror@plt+0x3d38>
  40545c:	mov	x0, x20
  405460:	bl	401450 <iconv_close@plt>
  405464:	tbnz	w0, #31, 4054a8 <ferror@plt+0x3d58>
  405468:	mov	x0, x19
  40546c:	ldp	x19, x20, [sp, #16]
  405470:	ldr	x21, [sp, #32]
  405474:	ldp	x29, x30, [sp], #48
  405478:	ret
  40547c:	mov	x19, #0x0                   	// #0
  405480:	ldr	x21, [sp, #32]
  405484:	b	405420 <ferror@plt+0x3cd0>
  405488:	bl	401700 <__errno_location@plt>
  40548c:	mov	x21, x0
  405490:	mov	x0, x20
  405494:	ldr	w20, [x21]
  405498:	bl	401450 <iconv_close@plt>
  40549c:	str	w20, [x21]
  4054a0:	ldr	x21, [sp, #32]
  4054a4:	b	405420 <ferror@plt+0x3cd0>
  4054a8:	bl	401700 <__errno_location@plt>
  4054ac:	mov	x20, x0
  4054b0:	mov	x0, x19
  4054b4:	mov	x19, #0x0                   	// #0
  4054b8:	ldr	w21, [x20]
  4054bc:	bl	401640 <free@plt>
  4054c0:	str	w21, [x20]
  4054c4:	ldr	x21, [sp, #32]
  4054c8:	b	405420 <ferror@plt+0x3cd0>
  4054cc:	bl	401700 <__errno_location@plt>
  4054d0:	mov	w1, #0xc                   	// #12
  4054d4:	str	w1, [x0]
  4054d8:	b	405420 <ferror@plt+0x3cd0>
  4054dc:	nop
  4054e0:	adds	x0, x0, #0x20
  4054e4:	b.cs	40551c <ferror@plt+0x3dcc>  // b.hs, b.nlast
  4054e8:	stp	x29, x30, [sp, #-16]!
  4054ec:	mov	x29, sp
  4054f0:	bl	4014f0 <malloc@plt>
  4054f4:	mov	x1, x0
  4054f8:	mov	x0, #0x0                   	// #0
  4054fc:	cbz	x1, 405514 <ferror@plt+0x3dc4>
  405500:	add	x0, x1, #0x10
  405504:	and	x0, x0, #0xffffffffffffffe0
  405508:	add	x0, x0, #0x10
  40550c:	sub	x1, x0, x1
  405510:	sturb	w1, [x0, #-1]
  405514:	ldp	x29, x30, [sp], #16
  405518:	ret
  40551c:	mov	x0, #0x0                   	// #0
  405520:	ret
  405524:	nop
  405528:	tst	x0, #0xf
  40552c:	b.ne	405544 <ferror@plt+0x3df4>  // b.any
  405530:	tbnz	w0, #4, 405538 <ferror@plt+0x3de8>
  405534:	ret
  405538:	ldurb	w1, [x0, #-1]
  40553c:	sub	x0, x0, x1
  405540:	b	401640 <free@plt>
  405544:	stp	x29, x30, [sp, #-16]!
  405548:	mov	x29, sp
  40554c:	bl	4015b0 <abort@plt>
  405550:	stp	x29, x30, [sp, #-128]!
  405554:	mov	x29, sp
  405558:	stp	x19, x20, [sp, #16]
  40555c:	stp	x23, x24, [sp, #48]
  405560:	mov	x24, x0
  405564:	bl	401660 <__ctype_get_mb_cur_max@plt>
  405568:	cmp	x0, #0x1
  40556c:	b.hi	405590 <ferror@plt+0x3e40>  // b.pmore
  405570:	mov	x0, x24
  405574:	bl	401400 <strlen@plt>
  405578:	mov	x20, x0
  40557c:	mov	x0, x20
  405580:	ldp	x19, x20, [sp, #16]
  405584:	ldp	x23, x24, [sp, #48]
  405588:	ldp	x29, x30, [sp], #128
  40558c:	ret
  405590:	strb	wzr, [sp, #64]
  405594:	mov	x19, x24
  405598:	stp	x21, x22, [sp, #32]
  40559c:	add	x23, sp, #0x44
  4055a0:	ldrb	w0, [sp, #64]
  4055a4:	stur	xzr, [sp, #68]
  4055a8:	adrp	x21, 406000 <ferror@plt+0x48b0>
  4055ac:	strb	wzr, [sp, #76]
  4055b0:	add	x21, x21, #0x10
  4055b4:	str	x24, [sp, #80]
  4055b8:	mov	x20, #0x0                   	// #0
  4055bc:	mov	w22, #0x1                   	// #1
  4055c0:	cbnz	w0, 405618 <ferror@plt+0x3ec8>
  4055c4:	nop
  4055c8:	ldrb	w1, [x19]
  4055cc:	ubfx	x0, x1, #5, #3
  4055d0:	ldr	w0, [x21, x0, lsl #2]
  4055d4:	lsr	w0, w0, w1
  4055d8:	tbz	w0, #0, 40568c <ferror@plt+0x3f3c>
  4055dc:	mov	x1, #0x1                   	// #1
  4055e0:	str	x1, [sp, #88]
  4055e4:	ldrb	w0, [x19]
  4055e8:	strb	w1, [sp, #96]
  4055ec:	mov	w19, w0
  4055f0:	str	w0, [sp, #100]
  4055f4:	cbz	w19, 405674 <ferror@plt+0x3f24>
  4055f8:	ldr	x19, [sp, #80]
  4055fc:	strb	wzr, [sp, #76]
  405600:	ldr	x0, [sp, #88]
  405604:	add	x20, x20, #0x1
  405608:	add	x19, x19, x0
  40560c:	ldrb	w0, [sp, #64]
  405610:	str	x19, [sp, #80]
  405614:	cbz	w0, 4055c8 <ferror@plt+0x3e78>
  405618:	bl	401660 <__ctype_get_mb_cur_max@plt>
  40561c:	mov	x1, x0
  405620:	mov	x0, x19
  405624:	bl	402fd8 <ferror@plt+0x1888>
  405628:	mov	x2, x0
  40562c:	add	x0, sp, #0x40
  405630:	mov	x1, x19
  405634:	add	x3, sp, #0x44
  405638:	add	x0, x0, #0x24
  40563c:	bl	4037d0 <ferror@plt+0x2080>
  405640:	str	x0, [sp, #88]
  405644:	cmn	x0, #0x1
  405648:	b.eq	4056a0 <ferror@plt+0x3f50>  // b.none
  40564c:	cmn	x0, #0x2
  405650:	b.eq	4056b4 <ferror@plt+0x3f64>  // b.none
  405654:	cbz	x0, 4056cc <ferror@plt+0x3f7c>
  405658:	ldr	w19, [sp, #100]
  40565c:	add	x0, sp, #0x44
  405660:	strb	w22, [sp, #96]
  405664:	bl	4015c0 <mbsinit@plt>
  405668:	cbz	w0, 4055f4 <ferror@plt+0x3ea4>
  40566c:	strb	wzr, [sp, #64]
  405670:	cbnz	w19, 4055f8 <ferror@plt+0x3ea8>
  405674:	mov	x0, x20
  405678:	ldp	x19, x20, [sp, #16]
  40567c:	ldp	x21, x22, [sp, #32]
  405680:	ldp	x23, x24, [sp, #48]
  405684:	ldp	x29, x30, [sp], #128
  405688:	ret
  40568c:	mov	x0, x23
  405690:	bl	4015c0 <mbsinit@plt>
  405694:	cbz	w0, 405708 <ferror@plt+0x3fb8>
  405698:	strb	w22, [sp, #64]
  40569c:	b	405618 <ferror@plt+0x3ec8>
  4056a0:	mov	x0, #0x1                   	// #1
  4056a4:	str	x0, [sp, #88]
  4056a8:	strb	wzr, [sp, #96]
  4056ac:	ldr	x19, [sp, #80]
  4056b0:	b	4055fc <ferror@plt+0x3eac>
  4056b4:	ldr	x19, [sp, #80]
  4056b8:	mov	x0, x19
  4056bc:	bl	401400 <strlen@plt>
  4056c0:	str	x0, [sp, #88]
  4056c4:	strb	wzr, [sp, #96]
  4056c8:	b	4055fc <ferror@plt+0x3eac>
  4056cc:	ldr	x19, [sp, #80]
  4056d0:	mov	x0, #0x1                   	// #1
  4056d4:	str	x0, [sp, #88]
  4056d8:	ldrb	w0, [x19]
  4056dc:	cbnz	w0, 405728 <ferror@plt+0x3fd8>
  4056e0:	ldr	w19, [sp, #100]
  4056e4:	cbz	w19, 40565c <ferror@plt+0x3f0c>
  4056e8:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4056ec:	adrp	x1, 405000 <ferror@plt+0x38b0>
  4056f0:	adrp	x0, 405000 <ferror@plt+0x38b0>
  4056f4:	add	x3, x3, #0x48
  4056f8:	add	x1, x1, #0xf30
  4056fc:	add	x0, x0, #0xf40
  405700:	mov	w2, #0xb3                  	// #179
  405704:	bl	4016f0 <__assert_fail@plt>
  405708:	adrp	x3, 406000 <ferror@plt+0x48b0>
  40570c:	adrp	x1, 405000 <ferror@plt+0x38b0>
  405710:	adrp	x0, 405000 <ferror@plt+0x38b0>
  405714:	add	x3, x3, #0x48
  405718:	add	x1, x1, #0xf30
  40571c:	add	x0, x0, #0xf58
  405720:	mov	w2, #0x96                  	// #150
  405724:	bl	4016f0 <__assert_fail@plt>
  405728:	adrp	x3, 406000 <ferror@plt+0x48b0>
  40572c:	adrp	x1, 405000 <ferror@plt+0x38b0>
  405730:	adrp	x0, 405000 <ferror@plt+0x38b0>
  405734:	add	x3, x3, #0x48
  405738:	add	x1, x1, #0xf30
  40573c:	add	x0, x0, #0xf70
  405740:	mov	w2, #0xb2                  	// #178
  405744:	bl	4016f0 <__assert_fail@plt>
  405748:	stp	x29, x30, [sp, #-64]!
  40574c:	mov	x29, sp
  405750:	stp	x19, x20, [sp, #16]
  405754:	adrp	x20, 416000 <ferror@plt+0x148b0>
  405758:	add	x20, x20, #0xdf0
  40575c:	stp	x21, x22, [sp, #32]
  405760:	adrp	x21, 416000 <ferror@plt+0x148b0>
  405764:	add	x21, x21, #0xde8
  405768:	sub	x20, x20, x21
  40576c:	mov	w22, w0
  405770:	stp	x23, x24, [sp, #48]
  405774:	mov	x23, x1
  405778:	mov	x24, x2
  40577c:	bl	401398 <mbrtowc@plt-0x38>
  405780:	cmp	xzr, x20, asr #3
  405784:	b.eq	4057b0 <ferror@plt+0x4060>  // b.none
  405788:	asr	x20, x20, #3
  40578c:	mov	x19, #0x0                   	// #0
  405790:	ldr	x3, [x21, x19, lsl #3]
  405794:	mov	x2, x24
  405798:	add	x19, x19, #0x1
  40579c:	mov	x1, x23
  4057a0:	mov	w0, w22
  4057a4:	blr	x3
  4057a8:	cmp	x20, x19
  4057ac:	b.ne	405790 <ferror@plt+0x4040>  // b.any
  4057b0:	ldp	x19, x20, [sp, #16]
  4057b4:	ldp	x21, x22, [sp, #32]
  4057b8:	ldp	x23, x24, [sp, #48]
  4057bc:	ldp	x29, x30, [sp], #64
  4057c0:	ret
  4057c4:	nop
  4057c8:	ret
  4057cc:	nop
  4057d0:	adrp	x2, 417000 <ferror@plt+0x158b0>
  4057d4:	mov	x1, #0x0                   	// #0
  4057d8:	ldr	x2, [x2, #464]
  4057dc:	b	401480 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004057e0 <.fini>:
  4057e0:	stp	x29, x30, [sp, #-16]!
  4057e4:	mov	x29, sp
  4057e8:	ldp	x29, x30, [sp], #16
  4057ec:	ret
