module half_substractor(A,B,D,Bo);
input A,B;
output D,Bo;
assign D=A^B;
assign Bo=~A&B;
endmodule

// or browse Examples
`timescale 1ns / 1ps
module half_subs_tb;
reg A,B;
wire D,Bo;
half_substractor u1(A,B,D,Bo);
initial
begin
$monitor("A=%0b,B=%0b,D=%0b,Bo=%0b",A,B,D,Bo);
A=0;B=0;#10;
A=0;B=1;#10;
A=1;B=0;#10;
A=1;B=1;#10;
$finish;
end
endmodule
