
Car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088e8  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ca0  08008acc  08008acc  00009acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800976c  0800976c  0000b044  2**0
                  CONTENTS
  4 .ARM          00000008  0800976c  0800976c  0000a76c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009774  08009774  0000b044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009774  08009774  0000a774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009778  08009778  0000a778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000044  20000000  0800977c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  20000044  080097c0  0000b044  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000284  080097c0  0000b284  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b044  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013e08  00000000  00000000  0000b06d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000310a  00000000  00000000  0001ee75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001350  00000000  00000000  00021f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f48  00000000  00000000  000232d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d3f3  00000000  00000000  00024218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000199f2  00000000  00000000  0004160b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1edd  00000000  00000000  0005affd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  000fceda  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000533c  00000000  00000000  000fcf60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0010229c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000044 	.word	0x20000044
 8000200:	00000000 	.word	0x00000000
 8000204:	08008ab4 	.word	0x08008ab4

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000048 	.word	0x20000048
 8000220:	08008ab4 	.word	0x08008ab4

08000224 <__aeabi_frsub>:
 8000224:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000228:	e002      	b.n	8000230 <__addsf3>
 800022a:	bf00      	nop

0800022c <__aeabi_fsub>:
 800022c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000230 <__addsf3>:
 8000230:	0042      	lsls	r2, r0, #1
 8000232:	bf1f      	itttt	ne
 8000234:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000238:	ea92 0f03 	teqne	r2, r3
 800023c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000240:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000244:	d06a      	beq.n	800031c <__addsf3+0xec>
 8000246:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800024a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800024e:	bfc1      	itttt	gt
 8000250:	18d2      	addgt	r2, r2, r3
 8000252:	4041      	eorgt	r1, r0
 8000254:	4048      	eorgt	r0, r1
 8000256:	4041      	eorgt	r1, r0
 8000258:	bfb8      	it	lt
 800025a:	425b      	neglt	r3, r3
 800025c:	2b19      	cmp	r3, #25
 800025e:	bf88      	it	hi
 8000260:	4770      	bxhi	lr
 8000262:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000266:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800026a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800026e:	bf18      	it	ne
 8000270:	4240      	negne	r0, r0
 8000272:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000276:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800027a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800027e:	bf18      	it	ne
 8000280:	4249      	negne	r1, r1
 8000282:	ea92 0f03 	teq	r2, r3
 8000286:	d03f      	beq.n	8000308 <__addsf3+0xd8>
 8000288:	f1a2 0201 	sub.w	r2, r2, #1
 800028c:	fa41 fc03 	asr.w	ip, r1, r3
 8000290:	eb10 000c 	adds.w	r0, r0, ip
 8000294:	f1c3 0320 	rsb	r3, r3, #32
 8000298:	fa01 f103 	lsl.w	r1, r1, r3
 800029c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002a0:	d502      	bpl.n	80002a8 <__addsf3+0x78>
 80002a2:	4249      	negs	r1, r1
 80002a4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002a8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80002ac:	d313      	bcc.n	80002d6 <__addsf3+0xa6>
 80002ae:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80002b2:	d306      	bcc.n	80002c2 <__addsf3+0x92>
 80002b4:	0840      	lsrs	r0, r0, #1
 80002b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80002ba:	f102 0201 	add.w	r2, r2, #1
 80002be:	2afe      	cmp	r2, #254	@ 0xfe
 80002c0:	d251      	bcs.n	8000366 <__addsf3+0x136>
 80002c2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80002c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002ca:	bf08      	it	eq
 80002cc:	f020 0001 	biceq.w	r0, r0, #1
 80002d0:	ea40 0003 	orr.w	r0, r0, r3
 80002d4:	4770      	bx	lr
 80002d6:	0049      	lsls	r1, r1, #1
 80002d8:	eb40 0000 	adc.w	r0, r0, r0
 80002dc:	3a01      	subs	r2, #1
 80002de:	bf28      	it	cs
 80002e0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80002e4:	d2ed      	bcs.n	80002c2 <__addsf3+0x92>
 80002e6:	fab0 fc80 	clz	ip, r0
 80002ea:	f1ac 0c08 	sub.w	ip, ip, #8
 80002ee:	ebb2 020c 	subs.w	r2, r2, ip
 80002f2:	fa00 f00c 	lsl.w	r0, r0, ip
 80002f6:	bfaa      	itet	ge
 80002f8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002fc:	4252      	neglt	r2, r2
 80002fe:	4318      	orrge	r0, r3
 8000300:	bfbc      	itt	lt
 8000302:	40d0      	lsrlt	r0, r2
 8000304:	4318      	orrlt	r0, r3
 8000306:	4770      	bx	lr
 8000308:	f092 0f00 	teq	r2, #0
 800030c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000310:	bf06      	itte	eq
 8000312:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000316:	3201      	addeq	r2, #1
 8000318:	3b01      	subne	r3, #1
 800031a:	e7b5      	b.n	8000288 <__addsf3+0x58>
 800031c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000320:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000324:	bf18      	it	ne
 8000326:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800032a:	d021      	beq.n	8000370 <__addsf3+0x140>
 800032c:	ea92 0f03 	teq	r2, r3
 8000330:	d004      	beq.n	800033c <__addsf3+0x10c>
 8000332:	f092 0f00 	teq	r2, #0
 8000336:	bf08      	it	eq
 8000338:	4608      	moveq	r0, r1
 800033a:	4770      	bx	lr
 800033c:	ea90 0f01 	teq	r0, r1
 8000340:	bf1c      	itt	ne
 8000342:	2000      	movne	r0, #0
 8000344:	4770      	bxne	lr
 8000346:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800034a:	d104      	bne.n	8000356 <__addsf3+0x126>
 800034c:	0040      	lsls	r0, r0, #1
 800034e:	bf28      	it	cs
 8000350:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800035a:	bf3c      	itt	cc
 800035c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000360:	4770      	bxcc	lr
 8000362:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000366:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800036a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800036e:	4770      	bx	lr
 8000370:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000374:	bf16      	itet	ne
 8000376:	4608      	movne	r0, r1
 8000378:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800037c:	4601      	movne	r1, r0
 800037e:	0242      	lsls	r2, r0, #9
 8000380:	bf06      	itte	eq
 8000382:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000386:	ea90 0f01 	teqeq	r0, r1
 800038a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800038e:	4770      	bx	lr

08000390 <__aeabi_ui2f>:
 8000390:	f04f 0300 	mov.w	r3, #0
 8000394:	e004      	b.n	80003a0 <__aeabi_i2f+0x8>
 8000396:	bf00      	nop

08000398 <__aeabi_i2f>:
 8000398:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 800039c:	bf48      	it	mi
 800039e:	4240      	negmi	r0, r0
 80003a0:	ea5f 0c00 	movs.w	ip, r0
 80003a4:	bf08      	it	eq
 80003a6:	4770      	bxeq	lr
 80003a8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80003ac:	4601      	mov	r1, r0
 80003ae:	f04f 0000 	mov.w	r0, #0
 80003b2:	e01c      	b.n	80003ee <__aeabi_l2f+0x2a>

080003b4 <__aeabi_ul2f>:
 80003b4:	ea50 0201 	orrs.w	r2, r0, r1
 80003b8:	bf08      	it	eq
 80003ba:	4770      	bxeq	lr
 80003bc:	f04f 0300 	mov.w	r3, #0
 80003c0:	e00a      	b.n	80003d8 <__aeabi_l2f+0x14>
 80003c2:	bf00      	nop

080003c4 <__aeabi_l2f>:
 80003c4:	ea50 0201 	orrs.w	r2, r0, r1
 80003c8:	bf08      	it	eq
 80003ca:	4770      	bxeq	lr
 80003cc:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80003d0:	d502      	bpl.n	80003d8 <__aeabi_l2f+0x14>
 80003d2:	4240      	negs	r0, r0
 80003d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003d8:	ea5f 0c01 	movs.w	ip, r1
 80003dc:	bf02      	ittt	eq
 80003de:	4684      	moveq	ip, r0
 80003e0:	4601      	moveq	r1, r0
 80003e2:	2000      	moveq	r0, #0
 80003e4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80003e8:	bf08      	it	eq
 80003ea:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80003ee:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80003f2:	fabc f28c 	clz	r2, ip
 80003f6:	3a08      	subs	r2, #8
 80003f8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003fc:	db10      	blt.n	8000420 <__aeabi_l2f+0x5c>
 80003fe:	fa01 fc02 	lsl.w	ip, r1, r2
 8000402:	4463      	add	r3, ip
 8000404:	fa00 fc02 	lsl.w	ip, r0, r2
 8000408:	f1c2 0220 	rsb	r2, r2, #32
 800040c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000410:	fa20 f202 	lsr.w	r2, r0, r2
 8000414:	eb43 0002 	adc.w	r0, r3, r2
 8000418:	bf08      	it	eq
 800041a:	f020 0001 	biceq.w	r0, r0, #1
 800041e:	4770      	bx	lr
 8000420:	f102 0220 	add.w	r2, r2, #32
 8000424:	fa01 fc02 	lsl.w	ip, r1, r2
 8000428:	f1c2 0220 	rsb	r2, r2, #32
 800042c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000430:	fa21 f202 	lsr.w	r2, r1, r2
 8000434:	eb43 0002 	adc.w	r0, r3, r2
 8000438:	bf08      	it	eq
 800043a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043e:	4770      	bx	lr

08000440 <__aeabi_fmul>:
 8000440:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000444:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000448:	bf1e      	ittt	ne
 800044a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800044e:	ea92 0f0c 	teqne	r2, ip
 8000452:	ea93 0f0c 	teqne	r3, ip
 8000456:	d06f      	beq.n	8000538 <__aeabi_fmul+0xf8>
 8000458:	441a      	add	r2, r3
 800045a:	ea80 0c01 	eor.w	ip, r0, r1
 800045e:	0240      	lsls	r0, r0, #9
 8000460:	bf18      	it	ne
 8000462:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000466:	d01e      	beq.n	80004a6 <__aeabi_fmul+0x66>
 8000468:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800046c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000470:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000474:	fba0 3101 	umull	r3, r1, r0, r1
 8000478:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800047c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000480:	bf3e      	ittt	cc
 8000482:	0049      	lslcc	r1, r1, #1
 8000484:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000488:	005b      	lslcc	r3, r3, #1
 800048a:	ea40 0001 	orr.w	r0, r0, r1
 800048e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000492:	2afd      	cmp	r2, #253	@ 0xfd
 8000494:	d81d      	bhi.n	80004d2 <__aeabi_fmul+0x92>
 8000496:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800049a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800049e:	bf08      	it	eq
 80004a0:	f020 0001 	biceq.w	r0, r0, #1
 80004a4:	4770      	bx	lr
 80004a6:	f090 0f00 	teq	r0, #0
 80004aa:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80004ae:	bf08      	it	eq
 80004b0:	0249      	lsleq	r1, r1, #9
 80004b2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80004b6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80004ba:	3a7f      	subs	r2, #127	@ 0x7f
 80004bc:	bfc2      	ittt	gt
 80004be:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80004c2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80004c6:	4770      	bxgt	lr
 80004c8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004cc:	f04f 0300 	mov.w	r3, #0
 80004d0:	3a01      	subs	r2, #1
 80004d2:	dc5d      	bgt.n	8000590 <__aeabi_fmul+0x150>
 80004d4:	f112 0f19 	cmn.w	r2, #25
 80004d8:	bfdc      	itt	le
 80004da:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80004de:	4770      	bxle	lr
 80004e0:	f1c2 0200 	rsb	r2, r2, #0
 80004e4:	0041      	lsls	r1, r0, #1
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	f1c2 0220 	rsb	r2, r2, #32
 80004ee:	fa00 fc02 	lsl.w	ip, r0, r2
 80004f2:	ea5f 0031 	movs.w	r0, r1, rrx
 80004f6:	f140 0000 	adc.w	r0, r0, #0
 80004fa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80004fe:	bf08      	it	eq
 8000500:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000504:	4770      	bx	lr
 8000506:	f092 0f00 	teq	r2, #0
 800050a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800050e:	bf02      	ittt	eq
 8000510:	0040      	lsleq	r0, r0, #1
 8000512:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000516:	3a01      	subeq	r2, #1
 8000518:	d0f9      	beq.n	800050e <__aeabi_fmul+0xce>
 800051a:	ea40 000c 	orr.w	r0, r0, ip
 800051e:	f093 0f00 	teq	r3, #0
 8000522:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000526:	bf02      	ittt	eq
 8000528:	0049      	lsleq	r1, r1, #1
 800052a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800052e:	3b01      	subeq	r3, #1
 8000530:	d0f9      	beq.n	8000526 <__aeabi_fmul+0xe6>
 8000532:	ea41 010c 	orr.w	r1, r1, ip
 8000536:	e78f      	b.n	8000458 <__aeabi_fmul+0x18>
 8000538:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800053c:	ea92 0f0c 	teq	r2, ip
 8000540:	bf18      	it	ne
 8000542:	ea93 0f0c 	teqne	r3, ip
 8000546:	d00a      	beq.n	800055e <__aeabi_fmul+0x11e>
 8000548:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800054c:	bf18      	it	ne
 800054e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000552:	d1d8      	bne.n	8000506 <__aeabi_fmul+0xc6>
 8000554:	ea80 0001 	eor.w	r0, r0, r1
 8000558:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800055c:	4770      	bx	lr
 800055e:	f090 0f00 	teq	r0, #0
 8000562:	bf17      	itett	ne
 8000564:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000568:	4608      	moveq	r0, r1
 800056a:	f091 0f00 	teqne	r1, #0
 800056e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000572:	d014      	beq.n	800059e <__aeabi_fmul+0x15e>
 8000574:	ea92 0f0c 	teq	r2, ip
 8000578:	d101      	bne.n	800057e <__aeabi_fmul+0x13e>
 800057a:	0242      	lsls	r2, r0, #9
 800057c:	d10f      	bne.n	800059e <__aeabi_fmul+0x15e>
 800057e:	ea93 0f0c 	teq	r3, ip
 8000582:	d103      	bne.n	800058c <__aeabi_fmul+0x14c>
 8000584:	024b      	lsls	r3, r1, #9
 8000586:	bf18      	it	ne
 8000588:	4608      	movne	r0, r1
 800058a:	d108      	bne.n	800059e <__aeabi_fmul+0x15e>
 800058c:	ea80 0001 	eor.w	r0, r0, r1
 8000590:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000594:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000598:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800059c:	4770      	bx	lr
 800059e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80005a2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80005a6:	4770      	bx	lr

080005a8 <__aeabi_fdiv>:
 80005a8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005b0:	bf1e      	ittt	ne
 80005b2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80005b6:	ea92 0f0c 	teqne	r2, ip
 80005ba:	ea93 0f0c 	teqne	r3, ip
 80005be:	d069      	beq.n	8000694 <__aeabi_fdiv+0xec>
 80005c0:	eba2 0203 	sub.w	r2, r2, r3
 80005c4:	ea80 0c01 	eor.w	ip, r0, r1
 80005c8:	0249      	lsls	r1, r1, #9
 80005ca:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80005ce:	d037      	beq.n	8000640 <__aeabi_fdiv+0x98>
 80005d0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80005d4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80005d8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80005dc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80005e0:	428b      	cmp	r3, r1
 80005e2:	bf38      	it	cc
 80005e4:	005b      	lslcc	r3, r3, #1
 80005e6:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 80005ea:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 80005ee:	428b      	cmp	r3, r1
 80005f0:	bf24      	itt	cs
 80005f2:	1a5b      	subcs	r3, r3, r1
 80005f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80005f8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80005fc:	bf24      	itt	cs
 80005fe:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000602:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000606:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800060a:	bf24      	itt	cs
 800060c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000610:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000614:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000618:	bf24      	itt	cs
 800061a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800061e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000622:	011b      	lsls	r3, r3, #4
 8000624:	bf18      	it	ne
 8000626:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800062a:	d1e0      	bne.n	80005ee <__aeabi_fdiv+0x46>
 800062c:	2afd      	cmp	r2, #253	@ 0xfd
 800062e:	f63f af50 	bhi.w	80004d2 <__aeabi_fmul+0x92>
 8000632:	428b      	cmp	r3, r1
 8000634:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000638:	bf08      	it	eq
 800063a:	f020 0001 	biceq.w	r0, r0, #1
 800063e:	4770      	bx	lr
 8000640:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000644:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000648:	327f      	adds	r2, #127	@ 0x7f
 800064a:	bfc2      	ittt	gt
 800064c:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000650:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000654:	4770      	bxgt	lr
 8000656:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800065a:	f04f 0300 	mov.w	r3, #0
 800065e:	3a01      	subs	r2, #1
 8000660:	e737      	b.n	80004d2 <__aeabi_fmul+0x92>
 8000662:	f092 0f00 	teq	r2, #0
 8000666:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800066a:	bf02      	ittt	eq
 800066c:	0040      	lsleq	r0, r0, #1
 800066e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000672:	3a01      	subeq	r2, #1
 8000674:	d0f9      	beq.n	800066a <__aeabi_fdiv+0xc2>
 8000676:	ea40 000c 	orr.w	r0, r0, ip
 800067a:	f093 0f00 	teq	r3, #0
 800067e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000682:	bf02      	ittt	eq
 8000684:	0049      	lsleq	r1, r1, #1
 8000686:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800068a:	3b01      	subeq	r3, #1
 800068c:	d0f9      	beq.n	8000682 <__aeabi_fdiv+0xda>
 800068e:	ea41 010c 	orr.w	r1, r1, ip
 8000692:	e795      	b.n	80005c0 <__aeabi_fdiv+0x18>
 8000694:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000698:	ea92 0f0c 	teq	r2, ip
 800069c:	d108      	bne.n	80006b0 <__aeabi_fdiv+0x108>
 800069e:	0242      	lsls	r2, r0, #9
 80006a0:	f47f af7d 	bne.w	800059e <__aeabi_fmul+0x15e>
 80006a4:	ea93 0f0c 	teq	r3, ip
 80006a8:	f47f af70 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006ac:	4608      	mov	r0, r1
 80006ae:	e776      	b.n	800059e <__aeabi_fmul+0x15e>
 80006b0:	ea93 0f0c 	teq	r3, ip
 80006b4:	d104      	bne.n	80006c0 <__aeabi_fdiv+0x118>
 80006b6:	024b      	lsls	r3, r1, #9
 80006b8:	f43f af4c 	beq.w	8000554 <__aeabi_fmul+0x114>
 80006bc:	4608      	mov	r0, r1
 80006be:	e76e      	b.n	800059e <__aeabi_fmul+0x15e>
 80006c0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80006c4:	bf18      	it	ne
 80006c6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80006ca:	d1ca      	bne.n	8000662 <__aeabi_fdiv+0xba>
 80006cc:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80006d0:	f47f af5c 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006d4:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80006d8:	f47f af3c 	bne.w	8000554 <__aeabi_fmul+0x114>
 80006dc:	e75f      	b.n	800059e <__aeabi_fmul+0x15e>
 80006de:	bf00      	nop

080006e0 <__gesf2>:
 80006e0:	f04f 3cff 	mov.w	ip, #4294967295
 80006e4:	e006      	b.n	80006f4 <__cmpsf2+0x4>
 80006e6:	bf00      	nop

080006e8 <__lesf2>:
 80006e8:	f04f 0c01 	mov.w	ip, #1
 80006ec:	e002      	b.n	80006f4 <__cmpsf2+0x4>
 80006ee:	bf00      	nop

080006f0 <__cmpsf2>:
 80006f0:	f04f 0c01 	mov.w	ip, #1
 80006f4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80006f8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006fc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000700:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000704:	bf18      	it	ne
 8000706:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800070a:	d011      	beq.n	8000730 <__cmpsf2+0x40>
 800070c:	b001      	add	sp, #4
 800070e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000712:	bf18      	it	ne
 8000714:	ea90 0f01 	teqne	r0, r1
 8000718:	bf58      	it	pl
 800071a:	ebb2 0003 	subspl.w	r0, r2, r3
 800071e:	bf88      	it	hi
 8000720:	17c8      	asrhi	r0, r1, #31
 8000722:	bf38      	it	cc
 8000724:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000728:	bf18      	it	ne
 800072a:	f040 0001 	orrne.w	r0, r0, #1
 800072e:	4770      	bx	lr
 8000730:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000734:	d102      	bne.n	800073c <__cmpsf2+0x4c>
 8000736:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800073a:	d105      	bne.n	8000748 <__cmpsf2+0x58>
 800073c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000740:	d1e4      	bne.n	800070c <__cmpsf2+0x1c>
 8000742:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000746:	d0e1      	beq.n	800070c <__cmpsf2+0x1c>
 8000748:	f85d 0b04 	ldr.w	r0, [sp], #4
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop

08000750 <__aeabi_cfrcmple>:
 8000750:	4684      	mov	ip, r0
 8000752:	4608      	mov	r0, r1
 8000754:	4661      	mov	r1, ip
 8000756:	e7ff      	b.n	8000758 <__aeabi_cfcmpeq>

08000758 <__aeabi_cfcmpeq>:
 8000758:	b50f      	push	{r0, r1, r2, r3, lr}
 800075a:	f7ff ffc9 	bl	80006f0 <__cmpsf2>
 800075e:	2800      	cmp	r0, #0
 8000760:	bf48      	it	mi
 8000762:	f110 0f00 	cmnmi.w	r0, #0
 8000766:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000768 <__aeabi_fcmpeq>:
 8000768:	f84d ed08 	str.w	lr, [sp, #-8]!
 800076c:	f7ff fff4 	bl	8000758 <__aeabi_cfcmpeq>
 8000770:	bf0c      	ite	eq
 8000772:	2001      	moveq	r0, #1
 8000774:	2000      	movne	r0, #0
 8000776:	f85d fb08 	ldr.w	pc, [sp], #8
 800077a:	bf00      	nop

0800077c <__aeabi_fcmplt>:
 800077c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000780:	f7ff ffea 	bl	8000758 <__aeabi_cfcmpeq>
 8000784:	bf34      	ite	cc
 8000786:	2001      	movcc	r0, #1
 8000788:	2000      	movcs	r0, #0
 800078a:	f85d fb08 	ldr.w	pc, [sp], #8
 800078e:	bf00      	nop

08000790 <__aeabi_fcmple>:
 8000790:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000794:	f7ff ffe0 	bl	8000758 <__aeabi_cfcmpeq>
 8000798:	bf94      	ite	ls
 800079a:	2001      	movls	r0, #1
 800079c:	2000      	movhi	r0, #0
 800079e:	f85d fb08 	ldr.w	pc, [sp], #8
 80007a2:	bf00      	nop

080007a4 <__aeabi_fcmpge>:
 80007a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007a8:	f7ff ffd2 	bl	8000750 <__aeabi_cfrcmple>
 80007ac:	bf94      	ite	ls
 80007ae:	2001      	movls	r0, #1
 80007b0:	2000      	movhi	r0, #0
 80007b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80007b6:	bf00      	nop

080007b8 <__aeabi_fcmpgt>:
 80007b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007bc:	f7ff ffc8 	bl	8000750 <__aeabi_cfrcmple>
 80007c0:	bf34      	ite	cc
 80007c2:	2001      	movcc	r0, #1
 80007c4:	2000      	movcs	r0, #0
 80007c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80007ca:	bf00      	nop

080007cc <__aeabi_f2iz>:
 80007cc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80007d0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80007d4:	d30f      	bcc.n	80007f6 <__aeabi_f2iz+0x2a>
 80007d6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80007da:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80007de:	d90d      	bls.n	80007fc <__aeabi_f2iz+0x30>
 80007e0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80007e4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80007e8:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80007ec:	fa23 f002 	lsr.w	r0, r3, r2
 80007f0:	bf18      	it	ne
 80007f2:	4240      	negne	r0, r0
 80007f4:	4770      	bx	lr
 80007f6:	f04f 0000 	mov.w	r0, #0
 80007fa:	4770      	bx	lr
 80007fc:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000800:	d101      	bne.n	8000806 <__aeabi_f2iz+0x3a>
 8000802:	0242      	lsls	r2, r0, #9
 8000804:	d105      	bne.n	8000812 <__aeabi_f2iz+0x46>
 8000806:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800080a:	bf08      	it	eq
 800080c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000810:	4770      	bx	lr
 8000812:	f04f 0000 	mov.w	r0, #0
 8000816:	4770      	bx	lr

08000818 <__aeabi_f2uiz>:
 8000818:	0042      	lsls	r2, r0, #1
 800081a:	d20e      	bcs.n	800083a <__aeabi_f2uiz+0x22>
 800081c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000820:	d30b      	bcc.n	800083a <__aeabi_f2uiz+0x22>
 8000822:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000826:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800082a:	d409      	bmi.n	8000840 <__aeabi_f2uiz+0x28>
 800082c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000830:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000834:	fa23 f002 	lsr.w	r0, r3, r2
 8000838:	4770      	bx	lr
 800083a:	f04f 0000 	mov.w	r0, #0
 800083e:	4770      	bx	lr
 8000840:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000844:	d101      	bne.n	800084a <__aeabi_f2uiz+0x32>
 8000846:	0242      	lsls	r2, r0, #9
 8000848:	d102      	bne.n	8000850 <__aeabi_f2uiz+0x38>
 800084a:	f04f 30ff 	mov.w	r0, #4294967295
 800084e:	4770      	bx	lr
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop

08000858 <__aeabi_ldivmod>:
 8000858:	b97b      	cbnz	r3, 800087a <__aeabi_ldivmod+0x22>
 800085a:	b972      	cbnz	r2, 800087a <__aeabi_ldivmod+0x22>
 800085c:	2900      	cmp	r1, #0
 800085e:	bfbe      	ittt	lt
 8000860:	2000      	movlt	r0, #0
 8000862:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000866:	e006      	blt.n	8000876 <__aeabi_ldivmod+0x1e>
 8000868:	bf08      	it	eq
 800086a:	2800      	cmpeq	r0, #0
 800086c:	bf1c      	itt	ne
 800086e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000872:	f04f 30ff 	movne.w	r0, #4294967295
 8000876:	f000 b99b 	b.w	8000bb0 <__aeabi_idiv0>
 800087a:	f1ad 0c08 	sub.w	ip, sp, #8
 800087e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000882:	2900      	cmp	r1, #0
 8000884:	db09      	blt.n	800089a <__aeabi_ldivmod+0x42>
 8000886:	2b00      	cmp	r3, #0
 8000888:	db1a      	blt.n	80008c0 <__aeabi_ldivmod+0x68>
 800088a:	f000 f835 	bl	80008f8 <__udivmoddi4>
 800088e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000892:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000896:	b004      	add	sp, #16
 8000898:	4770      	bx	lr
 800089a:	4240      	negs	r0, r0
 800089c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	db1b      	blt.n	80008dc <__aeabi_ldivmod+0x84>
 80008a4:	f000 f828 	bl	80008f8 <__udivmoddi4>
 80008a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008b0:	b004      	add	sp, #16
 80008b2:	4240      	negs	r0, r0
 80008b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008b8:	4252      	negs	r2, r2
 80008ba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008be:	4770      	bx	lr
 80008c0:	4252      	negs	r2, r2
 80008c2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008c6:	f000 f817 	bl	80008f8 <__udivmoddi4>
 80008ca:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008d2:	b004      	add	sp, #16
 80008d4:	4240      	negs	r0, r0
 80008d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008da:	4770      	bx	lr
 80008dc:	4252      	negs	r2, r2
 80008de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008e2:	f000 f809 	bl	80008f8 <__udivmoddi4>
 80008e6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008ee:	b004      	add	sp, #16
 80008f0:	4252      	negs	r2, r2
 80008f2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008f6:	4770      	bx	lr

080008f8 <__udivmoddi4>:
 80008f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008fc:	9d08      	ldr	r5, [sp, #32]
 80008fe:	460c      	mov	r4, r1
 8000900:	2b00      	cmp	r3, #0
 8000902:	d14e      	bne.n	80009a2 <__udivmoddi4+0xaa>
 8000904:	4694      	mov	ip, r2
 8000906:	458c      	cmp	ip, r1
 8000908:	4686      	mov	lr, r0
 800090a:	fab2 f282 	clz	r2, r2
 800090e:	d962      	bls.n	80009d6 <__udivmoddi4+0xde>
 8000910:	b14a      	cbz	r2, 8000926 <__udivmoddi4+0x2e>
 8000912:	f1c2 0320 	rsb	r3, r2, #32
 8000916:	4091      	lsls	r1, r2
 8000918:	fa20 f303 	lsr.w	r3, r0, r3
 800091c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000920:	4319      	orrs	r1, r3
 8000922:	fa00 fe02 	lsl.w	lr, r0, r2
 8000926:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800092a:	fbb1 f4f7 	udiv	r4, r1, r7
 800092e:	fb07 1114 	mls	r1, r7, r4, r1
 8000932:	fa1f f68c 	uxth.w	r6, ip
 8000936:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800093a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800093e:	fb04 f106 	mul.w	r1, r4, r6
 8000942:	4299      	cmp	r1, r3
 8000944:	d90a      	bls.n	800095c <__udivmoddi4+0x64>
 8000946:	eb1c 0303 	adds.w	r3, ip, r3
 800094a:	f104 30ff 	add.w	r0, r4, #4294967295
 800094e:	f080 8110 	bcs.w	8000b72 <__udivmoddi4+0x27a>
 8000952:	4299      	cmp	r1, r3
 8000954:	f240 810d 	bls.w	8000b72 <__udivmoddi4+0x27a>
 8000958:	3c02      	subs	r4, #2
 800095a:	4463      	add	r3, ip
 800095c:	1a59      	subs	r1, r3, r1
 800095e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000962:	fb07 1110 	mls	r1, r7, r0, r1
 8000966:	fb00 f606 	mul.w	r6, r0, r6
 800096a:	fa1f f38e 	uxth.w	r3, lr
 800096e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000972:	429e      	cmp	r6, r3
 8000974:	d90a      	bls.n	800098c <__udivmoddi4+0x94>
 8000976:	eb1c 0303 	adds.w	r3, ip, r3
 800097a:	f100 31ff 	add.w	r1, r0, #4294967295
 800097e:	f080 80fa 	bcs.w	8000b76 <__udivmoddi4+0x27e>
 8000982:	429e      	cmp	r6, r3
 8000984:	f240 80f7 	bls.w	8000b76 <__udivmoddi4+0x27e>
 8000988:	4463      	add	r3, ip
 800098a:	3802      	subs	r0, #2
 800098c:	2100      	movs	r1, #0
 800098e:	1b9b      	subs	r3, r3, r6
 8000990:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000994:	b11d      	cbz	r5, 800099e <__udivmoddi4+0xa6>
 8000996:	40d3      	lsrs	r3, r2
 8000998:	2200      	movs	r2, #0
 800099a:	e9c5 3200 	strd	r3, r2, [r5]
 800099e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009a2:	428b      	cmp	r3, r1
 80009a4:	d905      	bls.n	80009b2 <__udivmoddi4+0xba>
 80009a6:	b10d      	cbz	r5, 80009ac <__udivmoddi4+0xb4>
 80009a8:	e9c5 0100 	strd	r0, r1, [r5]
 80009ac:	2100      	movs	r1, #0
 80009ae:	4608      	mov	r0, r1
 80009b0:	e7f5      	b.n	800099e <__udivmoddi4+0xa6>
 80009b2:	fab3 f183 	clz	r1, r3
 80009b6:	2900      	cmp	r1, #0
 80009b8:	d146      	bne.n	8000a48 <__udivmoddi4+0x150>
 80009ba:	42a3      	cmp	r3, r4
 80009bc:	d302      	bcc.n	80009c4 <__udivmoddi4+0xcc>
 80009be:	4290      	cmp	r0, r2
 80009c0:	f0c0 80ee 	bcc.w	8000ba0 <__udivmoddi4+0x2a8>
 80009c4:	1a86      	subs	r6, r0, r2
 80009c6:	eb64 0303 	sbc.w	r3, r4, r3
 80009ca:	2001      	movs	r0, #1
 80009cc:	2d00      	cmp	r5, #0
 80009ce:	d0e6      	beq.n	800099e <__udivmoddi4+0xa6>
 80009d0:	e9c5 6300 	strd	r6, r3, [r5]
 80009d4:	e7e3      	b.n	800099e <__udivmoddi4+0xa6>
 80009d6:	2a00      	cmp	r2, #0
 80009d8:	f040 808f 	bne.w	8000afa <__udivmoddi4+0x202>
 80009dc:	eba1 040c 	sub.w	r4, r1, ip
 80009e0:	2101      	movs	r1, #1
 80009e2:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009e6:	fa1f f78c 	uxth.w	r7, ip
 80009ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80009ee:	fb08 4416 	mls	r4, r8, r6, r4
 80009f2:	fb07 f006 	mul.w	r0, r7, r6
 80009f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80009fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80009fe:	4298      	cmp	r0, r3
 8000a00:	d908      	bls.n	8000a14 <__udivmoddi4+0x11c>
 8000a02:	eb1c 0303 	adds.w	r3, ip, r3
 8000a06:	f106 34ff 	add.w	r4, r6, #4294967295
 8000a0a:	d202      	bcs.n	8000a12 <__udivmoddi4+0x11a>
 8000a0c:	4298      	cmp	r0, r3
 8000a0e:	f200 80cb 	bhi.w	8000ba8 <__udivmoddi4+0x2b0>
 8000a12:	4626      	mov	r6, r4
 8000a14:	1a1c      	subs	r4, r3, r0
 8000a16:	fbb4 f0f8 	udiv	r0, r4, r8
 8000a1a:	fb08 4410 	mls	r4, r8, r0, r4
 8000a1e:	fb00 f707 	mul.w	r7, r0, r7
 8000a22:	fa1f f38e 	uxth.w	r3, lr
 8000a26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000a2a:	429f      	cmp	r7, r3
 8000a2c:	d908      	bls.n	8000a40 <__udivmoddi4+0x148>
 8000a2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000a32:	f100 34ff 	add.w	r4, r0, #4294967295
 8000a36:	d202      	bcs.n	8000a3e <__udivmoddi4+0x146>
 8000a38:	429f      	cmp	r7, r3
 8000a3a:	f200 80ae 	bhi.w	8000b9a <__udivmoddi4+0x2a2>
 8000a3e:	4620      	mov	r0, r4
 8000a40:	1bdb      	subs	r3, r3, r7
 8000a42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000a46:	e7a5      	b.n	8000994 <__udivmoddi4+0x9c>
 8000a48:	f1c1 0720 	rsb	r7, r1, #32
 8000a4c:	408b      	lsls	r3, r1
 8000a4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a56:	fa24 f607 	lsr.w	r6, r4, r7
 8000a5a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a5e:	fbb6 f8f9 	udiv	r8, r6, r9
 8000a62:	fa1f fe8c 	uxth.w	lr, ip
 8000a66:	fb09 6618 	mls	r6, r9, r8, r6
 8000a6a:	fa20 f307 	lsr.w	r3, r0, r7
 8000a6e:	408c      	lsls	r4, r1
 8000a70:	fa00 fa01 	lsl.w	sl, r0, r1
 8000a74:	fb08 f00e 	mul.w	r0, r8, lr
 8000a78:	431c      	orrs	r4, r3
 8000a7a:	0c23      	lsrs	r3, r4, #16
 8000a7c:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000a80:	4298      	cmp	r0, r3
 8000a82:	fa02 f201 	lsl.w	r2, r2, r1
 8000a86:	d90a      	bls.n	8000a9e <__udivmoddi4+0x1a6>
 8000a88:	eb1c 0303 	adds.w	r3, ip, r3
 8000a8c:	f108 36ff 	add.w	r6, r8, #4294967295
 8000a90:	f080 8081 	bcs.w	8000b96 <__udivmoddi4+0x29e>
 8000a94:	4298      	cmp	r0, r3
 8000a96:	d97e      	bls.n	8000b96 <__udivmoddi4+0x29e>
 8000a98:	f1a8 0802 	sub.w	r8, r8, #2
 8000a9c:	4463      	add	r3, ip
 8000a9e:	1a1e      	subs	r6, r3, r0
 8000aa0:	fbb6 f3f9 	udiv	r3, r6, r9
 8000aa4:	fb09 6613 	mls	r6, r9, r3, r6
 8000aa8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000aac:	b2a4      	uxth	r4, r4
 8000aae:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000ab2:	45a6      	cmp	lr, r4
 8000ab4:	d908      	bls.n	8000ac8 <__udivmoddi4+0x1d0>
 8000ab6:	eb1c 0404 	adds.w	r4, ip, r4
 8000aba:	f103 30ff 	add.w	r0, r3, #4294967295
 8000abe:	d266      	bcs.n	8000b8e <__udivmoddi4+0x296>
 8000ac0:	45a6      	cmp	lr, r4
 8000ac2:	d964      	bls.n	8000b8e <__udivmoddi4+0x296>
 8000ac4:	3b02      	subs	r3, #2
 8000ac6:	4464      	add	r4, ip
 8000ac8:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000acc:	fba0 8302 	umull	r8, r3, r0, r2
 8000ad0:	eba4 040e 	sub.w	r4, r4, lr
 8000ad4:	429c      	cmp	r4, r3
 8000ad6:	46c6      	mov	lr, r8
 8000ad8:	461e      	mov	r6, r3
 8000ada:	d350      	bcc.n	8000b7e <__udivmoddi4+0x286>
 8000adc:	d04d      	beq.n	8000b7a <__udivmoddi4+0x282>
 8000ade:	b155      	cbz	r5, 8000af6 <__udivmoddi4+0x1fe>
 8000ae0:	ebba 030e 	subs.w	r3, sl, lr
 8000ae4:	eb64 0406 	sbc.w	r4, r4, r6
 8000ae8:	fa04 f707 	lsl.w	r7, r4, r7
 8000aec:	40cb      	lsrs	r3, r1
 8000aee:	431f      	orrs	r7, r3
 8000af0:	40cc      	lsrs	r4, r1
 8000af2:	e9c5 7400 	strd	r7, r4, [r5]
 8000af6:	2100      	movs	r1, #0
 8000af8:	e751      	b.n	800099e <__udivmoddi4+0xa6>
 8000afa:	fa0c fc02 	lsl.w	ip, ip, r2
 8000afe:	f1c2 0320 	rsb	r3, r2, #32
 8000b02:	40d9      	lsrs	r1, r3
 8000b04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b08:	fa20 f303 	lsr.w	r3, r0, r3
 8000b0c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b10:	fbb1 f0f8 	udiv	r0, r1, r8
 8000b14:	fb08 1110 	mls	r1, r8, r0, r1
 8000b18:	4094      	lsls	r4, r2
 8000b1a:	431c      	orrs	r4, r3
 8000b1c:	fa1f f78c 	uxth.w	r7, ip
 8000b20:	0c23      	lsrs	r3, r4, #16
 8000b22:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b26:	fb00 f107 	mul.w	r1, r0, r7
 8000b2a:	4299      	cmp	r1, r3
 8000b2c:	d908      	bls.n	8000b40 <__udivmoddi4+0x248>
 8000b2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000b32:	f100 36ff 	add.w	r6, r0, #4294967295
 8000b36:	d22c      	bcs.n	8000b92 <__udivmoddi4+0x29a>
 8000b38:	4299      	cmp	r1, r3
 8000b3a:	d92a      	bls.n	8000b92 <__udivmoddi4+0x29a>
 8000b3c:	3802      	subs	r0, #2
 8000b3e:	4463      	add	r3, ip
 8000b40:	1a5b      	subs	r3, r3, r1
 8000b42:	fbb3 f1f8 	udiv	r1, r3, r8
 8000b46:	fb08 3311 	mls	r3, r8, r1, r3
 8000b4a:	b2a4      	uxth	r4, r4
 8000b4c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b50:	fb01 f307 	mul.w	r3, r1, r7
 8000b54:	42a3      	cmp	r3, r4
 8000b56:	d908      	bls.n	8000b6a <__udivmoddi4+0x272>
 8000b58:	eb1c 0404 	adds.w	r4, ip, r4
 8000b5c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000b60:	d213      	bcs.n	8000b8a <__udivmoddi4+0x292>
 8000b62:	42a3      	cmp	r3, r4
 8000b64:	d911      	bls.n	8000b8a <__udivmoddi4+0x292>
 8000b66:	3902      	subs	r1, #2
 8000b68:	4464      	add	r4, ip
 8000b6a:	1ae4      	subs	r4, r4, r3
 8000b6c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000b70:	e73b      	b.n	80009ea <__udivmoddi4+0xf2>
 8000b72:	4604      	mov	r4, r0
 8000b74:	e6f2      	b.n	800095c <__udivmoddi4+0x64>
 8000b76:	4608      	mov	r0, r1
 8000b78:	e708      	b.n	800098c <__udivmoddi4+0x94>
 8000b7a:	45c2      	cmp	sl, r8
 8000b7c:	d2af      	bcs.n	8000ade <__udivmoddi4+0x1e6>
 8000b7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000b82:	eb63 060c 	sbc.w	r6, r3, ip
 8000b86:	3801      	subs	r0, #1
 8000b88:	e7a9      	b.n	8000ade <__udivmoddi4+0x1e6>
 8000b8a:	4631      	mov	r1, r6
 8000b8c:	e7ed      	b.n	8000b6a <__udivmoddi4+0x272>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	e79a      	b.n	8000ac8 <__udivmoddi4+0x1d0>
 8000b92:	4630      	mov	r0, r6
 8000b94:	e7d4      	b.n	8000b40 <__udivmoddi4+0x248>
 8000b96:	46b0      	mov	r8, r6
 8000b98:	e781      	b.n	8000a9e <__udivmoddi4+0x1a6>
 8000b9a:	4463      	add	r3, ip
 8000b9c:	3802      	subs	r0, #2
 8000b9e:	e74f      	b.n	8000a40 <__udivmoddi4+0x148>
 8000ba0:	4606      	mov	r6, r0
 8000ba2:	4623      	mov	r3, r4
 8000ba4:	4608      	mov	r0, r1
 8000ba6:	e711      	b.n	80009cc <__udivmoddi4+0xd4>
 8000ba8:	3e02      	subs	r6, #2
 8000baa:	4463      	add	r3, ip
 8000bac:	e732      	b.n	8000a14 <__udivmoddi4+0x11c>
 8000bae:	bf00      	nop

08000bb0 <__aeabi_idiv0>:
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <inv_row_2_scale>:
/* These next two functions converts the orientation matrix (see
 * gyro_orientation) to a scalar representation for use by the DMP.
 * NOTE: These functions are borrowed from Invensense's MPL.
 */
static unsigned short inv_row_2_scale(const signed char *row)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b085      	sub	sp, #20
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	f993 3000 	ldrsb.w	r3, [r3]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	dd02      	ble.n	8000bcc <inv_row_2_scale+0x18>
        b = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	81fb      	strh	r3, [r7, #14]
 8000bca:	e02d      	b.n	8000c28 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	f993 3000 	ldrsb.w	r3, [r3]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	da02      	bge.n	8000bdc <inv_row_2_scale+0x28>
        b = 4;
 8000bd6:	2304      	movs	r3, #4
 8000bd8:	81fb      	strh	r3, [r7, #14]
 8000bda:	e025      	b.n	8000c28 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	3301      	adds	r3, #1
 8000be0:	f993 3000 	ldrsb.w	r3, [r3]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	dd02      	ble.n	8000bee <inv_row_2_scale+0x3a>
        b = 1;
 8000be8:	2301      	movs	r3, #1
 8000bea:	81fb      	strh	r3, [r7, #14]
 8000bec:	e01c      	b.n	8000c28 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	f993 3000 	ldrsb.w	r3, [r3]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	da02      	bge.n	8000c00 <inv_row_2_scale+0x4c>
        b = 5;
 8000bfa:	2305      	movs	r3, #5
 8000bfc:	81fb      	strh	r3, [r7, #14]
 8000bfe:	e013      	b.n	8000c28 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	3302      	adds	r3, #2
 8000c04:	f993 3000 	ldrsb.w	r3, [r3]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	dd02      	ble.n	8000c12 <inv_row_2_scale+0x5e>
        b = 2;
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	81fb      	strh	r3, [r7, #14]
 8000c10:	e00a      	b.n	8000c28 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	3302      	adds	r3, #2
 8000c16:	f993 3000 	ldrsb.w	r3, [r3]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	da02      	bge.n	8000c24 <inv_row_2_scale+0x70>
        b = 6;
 8000c1e:	2306      	movs	r3, #6
 8000c20:	81fb      	strh	r3, [r7, #14]
 8000c22:	e001      	b.n	8000c28 <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 8000c24:	2307      	movs	r3, #7
 8000c26:	81fb      	strh	r3, [r7, #14]
    return b;
 8000c28:	89fb      	ldrh	r3, [r7, #14]
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3714      	adds	r7, #20
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bc80      	pop	{r7}
 8000c32:	4770      	bx	lr

08000c34 <inv_orientation_matrix_to_scalar>:

static unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f7ff ffb9 	bl	8000bb4 <inv_row_2_scale>
 8000c42:	4603      	mov	r3, r0
 8000c44:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	3303      	adds	r3, #3
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f7ff ffb2 	bl	8000bb4 <inv_row_2_scale>
 8000c50:	4603      	mov	r3, r0
 8000c52:	00db      	lsls	r3, r3, #3
 8000c54:	b21a      	sxth	r2, r3
 8000c56:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	b21b      	sxth	r3, r3
 8000c5e:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	3306      	adds	r3, #6
 8000c64:	4618      	mov	r0, r3
 8000c66:	f7ff ffa5 	bl	8000bb4 <inv_row_2_scale>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	019b      	lsls	r3, r3, #6
 8000c6e:	b21a      	sxth	r2, r3
 8000c70:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c74:	4313      	orrs	r3, r2
 8000c76:	b21b      	sxth	r3, r3
 8000c78:	81fb      	strh	r3, [r7, #14]


    return scalar;
 8000c7a:	89fb      	ldrh	r3, [r7, #14]
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	3710      	adds	r7, #16
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <run_self_test>:

static int run_self_test(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b08a      	sub	sp, #40	@ 0x28
 8000c88:	af00      	add	r7, sp, #0
    int result;
    long gyro[3], accel[3];

    result = mpu_run_self_test(gyro, accel);
 8000c8a:	f107 020c 	add.w	r2, r7, #12
 8000c8e:	f107 0318 	add.w	r3, r7, #24
 8000c92:	4611      	mov	r1, r2
 8000c94:	4618      	mov	r0, r3
 8000c96:	f002 fb3f 	bl	8003318 <mpu_run_self_test>
 8000c9a:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x3) {
 8000c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c9e:	2b03      	cmp	r3, #3
 8000ca0:	d153      	bne.n	8000d4a <run_self_test+0xc6>
        /* Test passed. We can trust the gyro data here, so let's push it down
         * to the DMP.
         */
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 8000ca2:	f107 0308 	add.w	r3, r7, #8
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f001 fa8e 	bl	80021c8 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 8000cac:	69bb      	ldr	r3, [r7, #24]
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff fb72 	bl	8000398 <__aeabi_i2f>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	68bb      	ldr	r3, [r7, #8]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4610      	mov	r0, r2
 8000cbc:	f7ff fbc0 	bl	8000440 <__aeabi_fmul>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff fd82 	bl	80007cc <__aeabi_f2iz>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 8000ccc:	69fb      	ldr	r3, [r7, #28]
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff fb62 	bl	8000398 <__aeabi_i2f>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	68bb      	ldr	r3, [r7, #8]
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4610      	mov	r0, r2
 8000cdc:	f7ff fbb0 	bl	8000440 <__aeabi_fmul>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f7ff fd72 	bl	80007cc <__aeabi_f2iz>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 8000cec:	6a3b      	ldr	r3, [r7, #32]
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff fb52 	bl	8000398 <__aeabi_i2f>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4610      	mov	r0, r2
 8000cfc:	f7ff fba0 	bl	8000440 <__aeabi_fmul>
 8000d00:	4603      	mov	r3, r0
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff fd62 	bl	80007cc <__aeabi_f2iz>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 8000d0c:	f107 0318 	add.w	r3, r7, #24
 8000d10:	4618      	mov	r0, r3
 8000d12:	f002 fe8b 	bl	8003a2c <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 8000d16:	1dbb      	adds	r3, r7, #6
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f001 fa8d 	bl	8002238 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	88fa      	ldrh	r2, [r7, #6]
 8000d22:	fb02 f303 	mul.w	r3, r2, r3
 8000d26:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 8000d28:	693b      	ldr	r3, [r7, #16]
 8000d2a:	88fa      	ldrh	r2, [r7, #6]
 8000d2c:	fb02 f303 	mul.w	r3, r2, r3
 8000d30:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	88fa      	ldrh	r2, [r7, #6]
 8000d36:	fb02 f303 	mul.w	r3, r2, r3
 8000d3a:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 8000d3c:	f107 030c 	add.w	r3, r7, #12
 8000d40:	4618      	mov	r0, r3
 8000d42:	f002 ff7d 	bl	8003c40 <dmp_set_accel_bias>
    } else {
        return -1;
    }

    return 0;
 8000d46:	2300      	movs	r3, #0
 8000d48:	e001      	b.n	8000d4e <run_self_test+0xca>
        return -1;
 8000d4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3728      	adds	r7, #40	@ 0x28
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
	...

08000d58 <MPU6050_DMP_init>:

int MPU6050_DMP_init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
    int ret;
    struct int_param_s int_param;
    //mpu_init
    ret = mpu_init(&int_param);
 8000d5e:	463b      	mov	r3, r7
 8000d60:	4618      	mov	r0, r3
 8000d62:	f000 fca3 	bl	80016ac <mpu_init>
 8000d66:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d002      	beq.n	8000d74 <MPU6050_DMP_init+0x1c>
    {
        return ERROR_MPU_INIT;
 8000d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d72:	e05d      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置传感器
    ret = mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 8000d74:	2078      	movs	r0, #120	@ 0x78
 8000d76:	f001 faff 	bl	8002378 <mpu_set_sensors>
 8000d7a:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d002      	beq.n	8000d88 <MPU6050_DMP_init+0x30>
    {
        return ERROR_SET_SENSOR;
 8000d82:	f06f 0301 	mvn.w	r3, #1
 8000d86:	e053      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置fifo
    ret = mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 8000d88:	2078      	movs	r0, #120	@ 0x78
 8000d8a:	f001 faa3 	bl	80022d4 <mpu_configure_fifo>
 8000d8e:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d002      	beq.n	8000d9c <MPU6050_DMP_init+0x44>
    {
        return ERROR_CONFIG_FIFO;
 8000d96:	f06f 0302 	mvn.w	r3, #2
 8000d9a:	e049      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置采样率
    ret = mpu_set_sample_rate(DEFAULT_MPU_HZ);
 8000d9c:	2064      	movs	r0, #100	@ 0x64
 8000d9e:	f001 f9a1 	bl	80020e4 <mpu_set_sample_rate>
 8000da2:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d002      	beq.n	8000db0 <MPU6050_DMP_init+0x58>
    {
        return ERROR_SET_RATE;
 8000daa:	f06f 0303 	mvn.w	r3, #3
 8000dae:	e03f      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //加载DMP固件
    ret = dmp_load_motion_driver_firmware();
 8000db0:	f002 fd40 	bl	8003834 <dmp_load_motion_driver_firmware>
 8000db4:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d002      	beq.n	8000dc2 <MPU6050_DMP_init+0x6a>
    {
        return ERROR_LOAD_MOTION_DRIVER;
 8000dbc:	f06f 0304 	mvn.w	r3, #4
 8000dc0:	e036      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置陀螺仪方向
    ret = dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));
 8000dc2:	481d      	ldr	r0, [pc, #116]	@ (8000e38 <MPU6050_DMP_init+0xe0>)
 8000dc4:	f7ff ff36 	bl	8000c34 <inv_orientation_matrix_to_scalar>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f002 fd42 	bl	8003854 <dmp_set_orientation>
 8000dd0:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d002      	beq.n	8000dde <MPU6050_DMP_init+0x86>
    {
        return ERROR_SET_ORIENTATION;
 8000dd8:	f06f 0305 	mvn.w	r3, #5
 8000ddc:	e028      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置DMP功能
    ret = dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP |
 8000dde:	f240 1073 	movw	r0, #371	@ 0x173
 8000de2:	f003 fab1 	bl	8004348 <dmp_enable_feature>
 8000de6:	6078      	str	r0, [r7, #4]
            DMP_FEATURE_ANDROID_ORIENT | DMP_FEATURE_SEND_RAW_ACCEL |
            DMP_FEATURE_SEND_CAL_GYRO | DMP_FEATURE_GYRO_CAL);
    if(ret != 0)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d002      	beq.n	8000df4 <MPU6050_DMP_init+0x9c>
    {
        return ERROR_ENABLE_FEATURE;
 8000dee:	f06f 0306 	mvn.w	r3, #6
 8000df2:	e01d      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //设置输出速率
    ret = dmp_set_fifo_rate(DEFAULT_MPU_HZ);
 8000df4:	2064      	movs	r0, #100	@ 0x64
 8000df6:	f003 f829 	bl	8003e4c <dmp_set_fifo_rate>
 8000dfa:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d002      	beq.n	8000e08 <MPU6050_DMP_init+0xb0>
    {
        return ERROR_SET_FIFO_RATE;
 8000e02:	f06f 0307 	mvn.w	r3, #7
 8000e06:	e013      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //自检
    ret = run_self_test();
 8000e08:	f7ff ff3c 	bl	8000c84 <run_self_test>
 8000e0c:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d002      	beq.n	8000e1a <MPU6050_DMP_init+0xc2>
    {
        return ERROR_SELF_TEST;
 8000e14:	f06f 0308 	mvn.w	r3, #8
 8000e18:	e00a      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }
    //使能DMP
    ret = mpu_set_dmp_state(1);
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	f002 fca4 	bl	8003768 <mpu_set_dmp_state>
 8000e20:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d002      	beq.n	8000e2e <MPU6050_DMP_init+0xd6>
    {
        return ERROR_DMP_STATE;
 8000e28:	f06f 0309 	mvn.w	r3, #9
 8000e2c:	e000      	b.n	8000e30 <MPU6050_DMP_init+0xd8>
    }

    return 0;
 8000e2e:	2300      	movs	r3, #0
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	3708      	adds	r7, #8
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	20000000 	.word	0x20000000

08000e3c <SetOperationMode>:
extern TIM_HandleTypeDef htim4;

// Mode management
static uint8_t current_mode = MODE_MANUAL;

void SetOperationMode(uint8_t mode) {
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	71fb      	strb	r3, [r7, #7]
    if (mode <= MODE_LINE_TRACK) {
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	2b04      	cmp	r3, #4
 8000e4a:	d802      	bhi.n	8000e52 <SetOperationMode+0x16>
        current_mode = mode;
 8000e4c:	4a03      	ldr	r2, [pc, #12]	@ (8000e5c <SetOperationMode+0x20>)
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	7013      	strb	r3, [r2, #0]
    }
}
 8000e52:	bf00      	nop
 8000e54:	370c      	adds	r7, #12
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bc80      	pop	{r7}
 8000e5a:	4770      	bx	lr
 8000e5c:	20000009 	.word	0x20000009

08000e60 <SendModeChangeAck>:
    pkg.checksum = CalculateChecksum(&pkg);
    
    UART_SendPackage(&pkg);
}

void SendModeChangeAck(uint8_t mode) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b08c      	sub	sp, #48	@ 0x30
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	71fb      	strb	r3, [r7, #7]
    UART_Package_t pkg;
    
    pkg.header = FRAME_HEADER;
 8000e6a:	23aa      	movs	r3, #170	@ 0xaa
 8000e6c:	733b      	strb	r3, [r7, #12]
    pkg.cmd_type = CMD_STATUS;
 8000e6e:	2304      	movs	r3, #4
 8000e70:	737b      	strb	r3, [r7, #13]
    pkg.data_len = 2;
 8000e72:	2302      	movs	r3, #2
 8000e74:	73bb      	strb	r3, [r7, #14]
    pkg.data[0] = ACK_MC; // Status type: mode change ack
 8000e76:	2301      	movs	r3, #1
 8000e78:	73fb      	strb	r3, [r7, #15]
    pkg.data[1] = mode; // New mode
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	743b      	strb	r3, [r7, #16]
    pkg.checksum = CalculateChecksum(&pkg);
 8000e7e:	f107 030c 	add.w	r3, r7, #12
 8000e82:	4618      	mov	r0, r3
 8000e84:	f000 f86e 	bl	8000f64 <CalculateChecksum>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    
    UART_SendPackage(&pkg);
 8000e8e:	f107 030c 	add.w	r3, r7, #12
 8000e92:	4618      	mov	r0, r3
 8000e94:	f000 f8a8 	bl	8000fe8 <UART_SendPackage>
}
 8000e98:	bf00      	nop
 8000e9a:	3730      	adds	r7, #48	@ 0x30
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <SendNavAck>:

void SendNavAck(void){
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	@ 0x28
 8000ea4:	af00      	add	r7, sp, #0
	UART_Package_t pkg;

	pkg.header = FRAME_HEADER;
 8000ea6:	23aa      	movs	r3, #170	@ 0xaa
 8000ea8:	713b      	strb	r3, [r7, #4]
	pkg.cmd_type = CMD_STATUS;
 8000eaa:	2304      	movs	r3, #4
 8000eac:	717b      	strb	r3, [r7, #5]
	pkg.data_len = 1;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	71bb      	strb	r3, [r7, #6]
	pkg.data[0] = ACK_NAV_PKT; // Status type: Auto navigation packet ack
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	71fb      	strb	r3, [r7, #7]
	pkg.checksum = CalculateChecksum(&pkg);
 8000eb6:	1d3b      	adds	r3, r7, #4
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f000 f853 	bl	8000f64 <CalculateChecksum>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	UART_SendPackage(&pkg);
 8000ec4:	1d3b      	adds	r3, r7, #4
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f000 f88e 	bl	8000fe8 <UART_SendPackage>
}
 8000ecc:	bf00      	nop
 8000ece:	3728      	adds	r7, #40	@ 0x28
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <ProcessReceivedPackage>:
    
    UART_SendPackage(&pkg);
}

// Functions for Car Board
void ProcessReceivedPackage(UART_Package_t* pkg) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
    if (VerifyChecksum(pkg) != 0) {
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	f000 f86b 	bl	8000fb8 <VerifyChecksum>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d131      	bne.n	8000f4c <ProcessReceivedPackage+0x78>
        return; // Invalid package
    }
    
    switch(pkg->cmd_type) {
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	785b      	ldrb	r3, [r3, #1]
 8000eec:	2b05      	cmp	r3, #5
 8000eee:	d020      	beq.n	8000f32 <ProcessReceivedPackage+0x5e>
 8000ef0:	2b05      	cmp	r3, #5
 8000ef2:	dc2d      	bgt.n	8000f50 <ProcessReceivedPackage+0x7c>
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d002      	beq.n	8000efe <ProcessReceivedPackage+0x2a>
 8000ef8:	2b03      	cmp	r3, #3
 8000efa:	d00a      	beq.n	8000f12 <ProcessReceivedPackage+0x3e>
            StopMotion();
            // Send mode change acknowledgment
            SendModeChangeAck(pkg->data[0]);
            break;
        default:
            break;
 8000efc:	e028      	b.n	8000f50 <ProcessReceivedPackage+0x7c>
            if (current_mode == MODE_MANUAL) {
 8000efe:	4b18      	ldr	r3, [pc, #96]	@ (8000f60 <ProcessReceivedPackage+0x8c>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d126      	bne.n	8000f54 <ProcessReceivedPackage+0x80>
                ProcessMotionCmd(pkg->data[0]);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	78db      	ldrb	r3, [r3, #3]
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f000 f8a4 	bl	8001058 <ProcessMotionCmd>
            break;
 8000f10:	e020      	b.n	8000f54 <ProcessReceivedPackage+0x80>
            if (current_mode == MODE_AUTO_NAV) {
 8000f12:	4b13      	ldr	r3, [pc, #76]	@ (8000f60 <ProcessReceivedPackage+0x8c>)
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	2b02      	cmp	r3, #2
 8000f18:	d11e      	bne.n	8000f58 <ProcessReceivedPackage+0x84>
                ProcessNavCmd(pkg->data[0], &pkg->data[1], pkg->data_len - 1);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	78d8      	ldrb	r0, [r3, #3]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	1d19      	adds	r1, r3, #4
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	789b      	ldrb	r3, [r3, #2]
 8000f26:	3b01      	subs	r3, #1
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	f000 f924 	bl	8001178 <ProcessNavCmd>
            break;
 8000f30:	e012      	b.n	8000f58 <ProcessReceivedPackage+0x84>
            SetOperationMode(pkg->data[0]);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	78db      	ldrb	r3, [r3, #3]
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff ff80 	bl	8000e3c <SetOperationMode>
            StopMotion();
 8000f3c:	f000 fa22 	bl	8001384 <StopMotion>
            SendModeChangeAck(pkg->data[0]);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	78db      	ldrb	r3, [r3, #3]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff ff8b 	bl	8000e60 <SendModeChangeAck>
            break;
 8000f4a:	e006      	b.n	8000f5a <ProcessReceivedPackage+0x86>
        return; // Invalid package
 8000f4c:	bf00      	nop
 8000f4e:	e004      	b.n	8000f5a <ProcessReceivedPackage+0x86>
            break;
 8000f50:	bf00      	nop
 8000f52:	e002      	b.n	8000f5a <ProcessReceivedPackage+0x86>
            break;
 8000f54:	bf00      	nop
 8000f56:	e000      	b.n	8000f5a <ProcessReceivedPackage+0x86>
            break;
 8000f58:	bf00      	nop
    }
}
 8000f5a:	3708      	adds	r7, #8
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20000009 	.word	0x20000009

08000f64 <CalculateChecksum>:
    pkg.checksum = CalculateChecksum(&pkg);
    
    UART_SendPackage(&pkg);
}

// Utility Functions
 8000f64:	b480      	push	{r7}
 8000f66:	b085      	sub	sp, #20
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
uint8_t CalculateChecksum(UART_Package_t* pkg) {
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	73fb      	strb	r3, [r7, #15]
    uint8_t sum = 0;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	785a      	ldrb	r2, [r3, #1]
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	4413      	add	r3, r2
 8000f78:	73fb      	strb	r3, [r7, #15]
    sum += pkg->cmd_type;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	789a      	ldrb	r2, [r3, #2]
 8000f7e:	7bfb      	ldrb	r3, [r7, #15]
 8000f80:	4413      	add	r3, r2
 8000f82:	73fb      	strb	r3, [r7, #15]
    sum += pkg->data_len;
 8000f84:	2300      	movs	r3, #0
 8000f86:	60bb      	str	r3, [r7, #8]
 8000f88:	e00a      	b.n	8000fa0 <CalculateChecksum+0x3c>
    for(int i = 0; i < pkg->data_len; i++) {
 8000f8a:	687a      	ldr	r2, [r7, #4]
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	4413      	add	r3, r2
 8000f90:	3303      	adds	r3, #3
 8000f92:	781a      	ldrb	r2, [r3, #0]
 8000f94:	7bfb      	ldrb	r3, [r7, #15]
 8000f96:	4413      	add	r3, r2
 8000f98:	73fb      	strb	r3, [r7, #15]
    sum += pkg->data_len;
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	60bb      	str	r3, [r7, #8]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	789b      	ldrb	r3, [r3, #2]
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	dbee      	blt.n	8000f8a <CalculateChecksum+0x26>
        sum += pkg->data[i];
    }
 8000fac:	7bfb      	ldrb	r3, [r7, #15]
    return sum;
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3714      	adds	r7, #20
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bc80      	pop	{r7}
 8000fb6:	4770      	bx	lr

08000fb8 <VerifyChecksum>:
}

 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
int VerifyChecksum(UART_Package_t* pkg) {
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	f7ff ffcf 	bl	8000f64 <CalculateChecksum>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	73fb      	strb	r3, [r7, #15]
    uint8_t sum = CalculateChecksum(pkg);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8000fd0:	7bfa      	ldrb	r2, [r7, #15]
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d101      	bne.n	8000fda <VerifyChecksum+0x22>
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	e001      	b.n	8000fde <VerifyChecksum+0x26>
 8000fda:	f04f 33ff 	mov.w	r3, #4294967295
    return (sum == pkg->checksum) ? 0 : -1;
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
	...

08000fe8 <UART_SendPackage>:
}

 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b08c      	sub	sp, #48	@ 0x30
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
HAL_StatusTypeDef UART_SendPackage(UART_Package_t* pkg) {
    // 计算总的数据长度：header(1) + cmd_type(1) + data_len(1) + data(data_len) + checksum(1)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	789b      	ldrb	r3, [r3, #2]
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t total_len = 3 + pkg->data_len + 1;
    
    // 创建发送缓冲区
    uint8_t tx_buffer[38]; // 最大包长度：3 + 32 + 1 = 36字节
    
    // 组装数据包
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	723b      	strb	r3, [r7, #8]
    tx_buffer[0] = pkg->header;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	785b      	ldrb	r3, [r3, #1]
 8001004:	727b      	strb	r3, [r7, #9]
    tx_buffer[1] = pkg->cmd_type;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	789b      	ldrb	r3, [r3, #2]
 800100a:	72bb      	strb	r3, [r7, #10]
    tx_buffer[2] = pkg->data_len;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	1cd9      	adds	r1, r3, #3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	789b      	ldrb	r3, [r3, #2]
 8001014:	461a      	mov	r2, r3
 8001016:	f107 0308 	add.w	r3, r7, #8
 800101a:	3303      	adds	r3, #3
 800101c:	4618      	mov	r0, r3
 800101e:	f007 fd3b 	bl	8008a98 <memcpy>
    memcpy(&tx_buffer[3], pkg->data, pkg->data_len);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	789b      	ldrb	r3, [r3, #2]
 8001026:	3303      	adds	r3, #3
 8001028:	687a      	ldr	r2, [r7, #4]
 800102a:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 800102e:	3330      	adds	r3, #48	@ 0x30
 8001030:	443b      	add	r3, r7
 8001032:	f803 2c28 	strb.w	r2, [r3, #-40]
    tx_buffer[3 + pkg->data_len] = pkg->checksum;
    
    // 使用HAL_UART_Transmit发送数据
 8001036:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800103a:	b29a      	uxth	r2, r3
 800103c:	f107 0108 	add.w	r1, r7, #8
 8001040:	23c8      	movs	r3, #200	@ 0xc8
 8001042:	4804      	ldr	r0, [pc, #16]	@ (8001054 <UART_SendPackage+0x6c>)
 8001044:	f006 fed2 	bl	8007dec <HAL_UART_Transmit>
 8001048:	4603      	mov	r3, r0
    return HAL_UART_Transmit(&huart2, tx_buffer, total_len, 200); // 200ms超时
 800104a:	4618      	mov	r0, r3
 800104c:	3730      	adds	r7, #48	@ 0x30
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20000234 	.word	0x20000234

08001058 <ProcessMotionCmd>:
}

 8001058:	b580      	push	{r7, lr}
 800105a:	b08c      	sub	sp, #48	@ 0x30
 800105c:	af00      	add	r7, sp, #0
 800105e:	4603      	mov	r3, r0
 8001060:	71fb      	strb	r3, [r7, #7]
void ProcessMotionCmd(uint8_t motion_type) {
    UART_Package_t pkg;
 8001062:	23aa      	movs	r3, #170	@ 0xaa
 8001064:	733b      	strb	r3, [r7, #12]
    pkg.header = FRAME_HEADER;
 8001066:	2301      	movs	r3, #1
 8001068:	737b      	strb	r3, [r7, #13]
    pkg.cmd_type = CMD_MOTION;
 800106a:	2301      	movs	r3, #1
 800106c:	73bb      	strb	r3, [r7, #14]
    pkg.data_len = 1;
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	73fb      	strb	r3, [r7, #15]
    pkg.data[0] = motion_type;
 8001072:	f107 030c 	add.w	r3, r7, #12
 8001076:	4618      	mov	r0, r3
 8001078:	f7ff ff74 	bl	8000f64 <CalculateChecksum>
 800107c:	4603      	mov	r3, r0
 800107e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    pkg.checksum = CalculateChecksum(&pkg);

 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	3b01      	subs	r3, #1
 8001086:	2b06      	cmp	r3, #6
 8001088:	d865      	bhi.n	8001156 <ProcessMotionCmd+0xfe>
 800108a:	a201      	add	r2, pc, #4	@ (adr r2, 8001090 <ProcessMotionCmd+0x38>)
 800108c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001090:	080010ad 	.word	0x080010ad
 8001094:	080010c5 	.word	0x080010c5
 8001098:	080010dd 	.word	0x080010dd
 800109c:	0800110d 	.word	0x0800110d
 80010a0:	080010f5 	.word	0x080010f5
 80010a4:	08001125 	.word	0x08001125
 80010a8:	0800113d 	.word	0x0800113d
    switch(motion_type) {
        case MOTION_FORWARD:
 80010ac:	2201      	movs	r2, #1
 80010ae:	2101      	movs	r1, #1
 80010b0:	482e      	ldr	r0, [pc, #184]	@ (800116c <ProcessMotionCmd+0x114>)
 80010b2:	f004 fd92 	bl	8005bda <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 80010b6:	482e      	ldr	r0, [pc, #184]	@ (8001170 <ProcessMotionCmd+0x118>)
 80010b8:	f003 ffd6 	bl	8005068 <moveForward>
            moveForward(&htim4);
 80010bc:	2032      	movs	r0, #50	@ 0x32
 80010be:	f004 f96d 	bl	800539c <HAL_Delay>
            HAL_Delay(50);
 80010c2:	e049      	b.n	8001158 <ProcessMotionCmd+0x100>
            break;
            
        case MOTION_BACKWARD:
 80010c4:	2201      	movs	r2, #1
 80010c6:	2104      	movs	r1, #4
 80010c8:	482a      	ldr	r0, [pc, #168]	@ (8001174 <ProcessMotionCmd+0x11c>)
 80010ca:	f004 fd86 	bl	8005bda <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_SET);
 80010ce:	4828      	ldr	r0, [pc, #160]	@ (8001170 <ProcessMotionCmd+0x118>)
 80010d0:	f003 fffe 	bl	80050d0 <moveBackward>
            moveBackward(&htim4);
 80010d4:	2032      	movs	r0, #50	@ 0x32
 80010d6:	f004 f961 	bl	800539c <HAL_Delay>
            HAL_Delay(50);
 80010da:	e03d      	b.n	8001158 <ProcessMotionCmd+0x100>
            break;
            
        case MOTION_LEFT:
 80010dc:	2201      	movs	r2, #1
 80010de:	2101      	movs	r1, #1
 80010e0:	4822      	ldr	r0, [pc, #136]	@ (800116c <ProcessMotionCmd+0x114>)
 80010e2:	f004 fd7a 	bl	8005bda <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 80010e6:	4822      	ldr	r0, [pc, #136]	@ (8001170 <ProcessMotionCmd+0x118>)
 80010e8:	f004 f826 	bl	8005138 <moveLeft>
            moveLeft(&htim4);
 80010ec:	2032      	movs	r0, #50	@ 0x32
 80010ee:	f004 f955 	bl	800539c <HAL_Delay>
            HAL_Delay(50);
 80010f2:	e031      	b.n	8001158 <ProcessMotionCmd+0x100>
            break;
        case MOTION_TURN_L:
 80010f4:	2201      	movs	r2, #1
 80010f6:	2101      	movs	r1, #1
 80010f8:	481c      	ldr	r0, [pc, #112]	@ (800116c <ProcessMotionCmd+0x114>)
 80010fa:	f004 fd6e 	bl	8005bda <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 80010fe:	481c      	ldr	r0, [pc, #112]	@ (8001170 <ProcessMotionCmd+0x118>)
 8001100:	f004 f882 	bl	8005208 <moveTurnLeft>
            moveTurnLeft(&htim4);
 8001104:	2032      	movs	r0, #50	@ 0x32
 8001106:	f004 f949 	bl	800539c <HAL_Delay>
            HAL_Delay(50);
 800110a:	e025      	b.n	8001158 <ProcessMotionCmd+0x100>
            break;
            
        case MOTION_RIGHT:
 800110c:	2201      	movs	r2, #1
 800110e:	2101      	movs	r1, #1
 8001110:	4816      	ldr	r0, [pc, #88]	@ (800116c <ProcessMotionCmd+0x114>)
 8001112:	f004 fd62 	bl	8005bda <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 8001116:	4816      	ldr	r0, [pc, #88]	@ (8001170 <ProcessMotionCmd+0x118>)
 8001118:	f004 f842 	bl	80051a0 <moveRight>
            moveRight(&htim4);
 800111c:	2032      	movs	r0, #50	@ 0x32
 800111e:	f004 f93d 	bl	800539c <HAL_Delay>
            HAL_Delay(50);
 8001122:	e019      	b.n	8001158 <ProcessMotionCmd+0x100>
            break;
        case MOTION_TURN_R:
 8001124:	2201      	movs	r2, #1
 8001126:	2104      	movs	r1, #4
 8001128:	4812      	ldr	r0, [pc, #72]	@ (8001174 <ProcessMotionCmd+0x11c>)
 800112a:	f004 fd56 	bl	8005bda <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_SET);
 800112e:	4810      	ldr	r0, [pc, #64]	@ (8001170 <ProcessMotionCmd+0x118>)
 8001130:	f004 f8a0 	bl	8005274 <moveTurnRight>
            moveTurnRight(&htim4);
 8001134:	2032      	movs	r0, #50	@ 0x32
 8001136:	f004 f931 	bl	800539c <HAL_Delay>
            HAL_Delay(50);
 800113a:	e00d      	b.n	8001158 <ProcessMotionCmd+0x100>
            break;
            
        case MOTION_STOP:
 800113c:	2200      	movs	r2, #0
 800113e:	2101      	movs	r1, #1
 8001140:	480a      	ldr	r0, [pc, #40]	@ (800116c <ProcessMotionCmd+0x114>)
 8001142:	f004 fd4a 	bl	8005bda <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_RESET);
 8001146:	2200      	movs	r2, #0
 8001148:	2104      	movs	r1, #4
 800114a:	480a      	ldr	r0, [pc, #40]	@ (8001174 <ProcessMotionCmd+0x11c>)
 800114c:	f004 fd45 	bl	8005bda <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 8001150:	f003 ff58 	bl	8005004 <motorBreak>
            motorBreak();
 8001154:	e000      	b.n	8001158 <ProcessMotionCmd+0x100>
            break;
            
        default:
 8001156:	bf00      	nop
            break;
    }

    // Send confirmation package
 8001158:	f107 030c 	add.w	r3, r7, #12
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff ff43 	bl	8000fe8 <UART_SendPackage>
    UART_SendPackage(&pkg);
 8001162:	bf00      	nop
 8001164:	3730      	adds	r7, #48	@ 0x30
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40010c00 	.word	0x40010c00
 8001170:	200001a4 	.word	0x200001a4
 8001174:	40011400 	.word	0x40011400

08001178 <ProcessNavCmd>:
}
 8001178:	b580      	push	{r7, lr}
 800117a:	b096      	sub	sp, #88	@ 0x58
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	6039      	str	r1, [r7, #0]
 8001182:	71fb      	strb	r3, [r7, #7]
 8001184:	4613      	mov	r3, r2
 8001186:	71bb      	strb	r3, [r7, #6]
void ProcessNavCmd(uint8_t nav_mode, uint8_t* path_data, uint8_t path_len){
		UART_Package_t pkg;

 8001188:	23aa      	movs	r3, #170	@ 0xaa
 800118a:	733b      	strb	r3, [r7, #12]
	    pkg.header = FRAME_HEADER;
 800118c:	2303      	movs	r3, #3
 800118e:	737b      	strb	r3, [r7, #13]
	    pkg.cmd_type = CMD_NAV;
 8001190:	79bb      	ldrb	r3, [r7, #6]
 8001192:	3301      	adds	r3, #1
 8001194:	b2db      	uxtb	r3, r3
 8001196:	73bb      	strb	r3, [r7, #14]
	    pkg.data_len = path_len + 1;
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	73fb      	strb	r3, [r7, #15]
	    pkg.data[0] = nav_mode;
 800119c:	79ba      	ldrb	r2, [r7, #6]
 800119e:	f107 030c 	add.w	r3, r7, #12
 80011a2:	3304      	adds	r3, #4
 80011a4:	6839      	ldr	r1, [r7, #0]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f007 fc76 	bl	8008a98 <memcpy>
	    memcpy(&pkg.data[1], path_data, path_len);
 80011ac:	f107 030c 	add.w	r3, r7, #12
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fed7 	bl	8000f64 <CalculateChecksum>
 80011b6:	4603      	mov	r3, r0
 80011b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	    pkg.checksum = CalculateChecksum(&pkg);

 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	2b02      	cmp	r3, #2
 80011c0:	f040 80da 	bne.w	8001378 <ProcessNavCmd+0x200>
	    if (nav_mode==MODE_AUTO_NAV){
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	785b      	ldrb	r3, [r3, #1]
 80011c8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	    	uint8_t start_c=path_data[1];
 80011cc:	79bb      	ldrb	r3, [r7, #6]
 80011ce:	3b01      	subs	r3, #1
 80011d0:	683a      	ldr	r2, [r7, #0]
 80011d2:	4413      	add	r3, r2
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	    	uint8_t end_c=path_data[path_len-1];
 80011da:	79bb      	ldrb	r3, [r7, #6]
 80011dc:	085b      	lsrs	r3, r3, #1
 80011de:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	    	uint8_t point_count=path_len/2;
	    	// 根据起点终点决定初始朝向
	    	// 如果起点在终点左边，朝右；如果在终点右边，朝左
 80011e2:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d802      	bhi.n	80011f0 <ProcessNavCmd+0x78>
	    	if(point_count<2){
 80011ea:	f7ff fe59 	bl	8000ea0 <SendNavAck>
	    		SendNavAck();
 80011ee:	e0c4      	b.n	800137a <ProcessNavCmd+0x202>
	    		return;
	    	}
 80011f0:	f7ff fe56 	bl	8000ea0 <SendNavAck>
	    	SendNavAck();
 80011f4:	2301      	movs	r3, #1
 80011f6:	657b      	str	r3, [r7, #84]	@ 0x54
	    	int facing_right=1;
 80011f8:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80011fc:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001200:	429a      	cmp	r2, r3
 8001202:	d901      	bls.n	8001208 <ProcessNavCmd+0x90>
	    	if(start_c > end_c) {
 8001204:	2300      	movs	r3, #0
 8001206:	657b      	str	r3, [r7, #84]	@ 0x54
	    		facing_right = 0; // 朝左
	    	}
 8001208:	2300      	movs	r3, #0
 800120a:	653b      	str	r3, [r7, #80]	@ 0x50
 800120c:	e0ac      	b.n	8001368 <ProcessNavCmd+0x1f0>
	    	for(int i=0;i<point_count-1;i++){
 800120e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	461a      	mov	r2, r3
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	4413      	add	r3, r2
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	    		uint8_t r1 = path_data[i*2];
 800121e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001220:	005b      	lsls	r3, r3, #1
 8001222:	3301      	adds	r3, #1
 8001224:	683a      	ldr	r2, [r7, #0]
 8001226:	4413      	add	r3, r2
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	    		uint8_t c1 = path_data[i*2 + 1];
 800122e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001230:	3301      	adds	r3, #1
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	461a      	mov	r2, r3
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	4413      	add	r3, r2
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	    		uint8_t r2 = path_data[(i+1)*2];
 8001240:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001242:	3301      	adds	r3, #1
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	3301      	adds	r3, #1
 8001248:	683a      	ldr	r2, [r7, #0]
 800124a:	4413      	add	r3, r2
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	    		uint8_t c2 = path_data[(i+1)*2 + 1];
 8001252:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8001256:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	637b      	str	r3, [r7, #52]	@ 0x34
	    		int dr=r2-r1;
 800125e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001262:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	633b      	str	r3, [r7, #48]	@ 0x30
	    		int dc=c2-c1;
 800126a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800126c:	2b00      	cmp	r3, #0
 800126e:	dd1a      	ble.n	80012a6 <ProcessNavCmd+0x12e>
	    			if(dc>0){
 8001270:	2300      	movs	r3, #0
 8001272:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001274:	e012      	b.n	800129c <ProcessNavCmd+0x124>
	    				for(int step=0;step<dc;step++){
 8001276:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001278:	2b00      	cmp	r3, #0
 800127a:	d003      	beq.n	8001284 <ProcessNavCmd+0x10c>
 800127c:	4840      	ldr	r0, [pc, #256]	@ (8001380 <ProcessNavCmd+0x208>)
 800127e:	f003 fef3 	bl	8005068 <moveForward>
 8001282:	e002      	b.n	800128a <ProcessNavCmd+0x112>
	    					if(facing_right) moveForward(&htim4);
 8001284:	483e      	ldr	r0, [pc, #248]	@ (8001380 <ProcessNavCmd+0x208>)
 8001286:	f003 ff23 	bl	80050d0 <moveBackward>
	    					else moveBackward(&htim4);
 800128a:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 800128e:	f004 f885 	bl	800539c <HAL_Delay>
	    					HAL_Delay(700);
 8001292:	f003 feb7 	bl	8005004 <motorBreak>
	    			if(dc>0){
 8001296:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001298:	3301      	adds	r3, #1
 800129a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800129c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800129e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012a0:	429a      	cmp	r2, r3
 80012a2:	dbe8      	blt.n	8001276 <ProcessNavCmd+0xfe>
 80012a4:	e01d      	b.n	80012e2 <ProcessNavCmd+0x16a>
	    					motorBreak();
	    				}
	    			}
 80012a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	da1a      	bge.n	80012e2 <ProcessNavCmd+0x16a>
	    			else if(dc<0){
 80012ac:	2300      	movs	r3, #0
 80012ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80012b0:	e012      	b.n	80012d8 <ProcessNavCmd+0x160>
	    				for(int step=0;step<(-dc);step++){
 80012b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d003      	beq.n	80012c0 <ProcessNavCmd+0x148>
 80012b8:	4831      	ldr	r0, [pc, #196]	@ (8001380 <ProcessNavCmd+0x208>)
 80012ba:	f003 ff09 	bl	80050d0 <moveBackward>
 80012be:	e002      	b.n	80012c6 <ProcessNavCmd+0x14e>
	    					if(facing_right) moveBackward(&htim4);
 80012c0:	482f      	ldr	r0, [pc, #188]	@ (8001380 <ProcessNavCmd+0x208>)
 80012c2:	f003 fed1 	bl	8005068 <moveForward>
	    					else moveForward(&htim4);
 80012c6:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 80012ca:	f004 f867 	bl	800539c <HAL_Delay>
	    					HAL_Delay(700);
 80012ce:	f003 fe99 	bl	8005004 <motorBreak>
	    			else if(dc<0){
 80012d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80012d4:	3301      	adds	r3, #1
 80012d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80012d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012da:	425b      	negs	r3, r3
 80012dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80012de:	429a      	cmp	r2, r3
 80012e0:	dbe7      	blt.n	80012b2 <ProcessNavCmd+0x13a>
	    					motorBreak();
	    				}
	    			}
 80012e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	dd1a      	ble.n	800131e <ProcessNavCmd+0x1a6>
	    			if(dr>0){
 80012e8:	2300      	movs	r3, #0
 80012ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80012ec:	e012      	b.n	8001314 <ProcessNavCmd+0x19c>
	    				for(int step=0;step<dr;step++){
 80012ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d003      	beq.n	80012fc <ProcessNavCmd+0x184>
 80012f4:	4822      	ldr	r0, [pc, #136]	@ (8001380 <ProcessNavCmd+0x208>)
 80012f6:	f003 ff53 	bl	80051a0 <moveRight>
 80012fa:	e002      	b.n	8001302 <ProcessNavCmd+0x18a>
	    					if(facing_right) moveRight(&htim4);
 80012fc:	4820      	ldr	r0, [pc, #128]	@ (8001380 <ProcessNavCmd+0x208>)
 80012fe:	f003 ff1b 	bl	8005138 <moveLeft>
	    					else moveLeft(&htim4);
 8001302:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001306:	f004 f849 	bl	800539c <HAL_Delay>
	    					HAL_Delay(700);
 800130a:	f003 fe7b 	bl	8005004 <motorBreak>
	    			if(dr>0){
 800130e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001310:	3301      	adds	r3, #1
 8001312:	647b      	str	r3, [r7, #68]	@ 0x44
 8001314:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001316:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001318:	429a      	cmp	r2, r3
 800131a:	dbe8      	blt.n	80012ee <ProcessNavCmd+0x176>
 800131c:	e01d      	b.n	800135a <ProcessNavCmd+0x1e2>
	    					motorBreak();
	    				}
	    			}
 800131e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001320:	2b00      	cmp	r3, #0
 8001322:	da1a      	bge.n	800135a <ProcessNavCmd+0x1e2>
	    			else if(dr<0){
 8001324:	2300      	movs	r3, #0
 8001326:	643b      	str	r3, [r7, #64]	@ 0x40
 8001328:	e012      	b.n	8001350 <ProcessNavCmd+0x1d8>
	    				for(int step=0;step<(-dr);step++){
 800132a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800132c:	2b00      	cmp	r3, #0
 800132e:	d003      	beq.n	8001338 <ProcessNavCmd+0x1c0>
 8001330:	4813      	ldr	r0, [pc, #76]	@ (8001380 <ProcessNavCmd+0x208>)
 8001332:	f003 ff01 	bl	8005138 <moveLeft>
 8001336:	e002      	b.n	800133e <ProcessNavCmd+0x1c6>
	    					if(facing_right) moveLeft(&htim4);
 8001338:	4811      	ldr	r0, [pc, #68]	@ (8001380 <ProcessNavCmd+0x208>)
 800133a:	f003 ff31 	bl	80051a0 <moveRight>
	    					else moveRight(&htim4);
 800133e:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001342:	f004 f82b 	bl	800539c <HAL_Delay>
	    					HAL_Delay(700);
 8001346:	f003 fe5d 	bl	8005004 <motorBreak>
	    			else if(dr<0){
 800134a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800134c:	3301      	adds	r3, #1
 800134e:	643b      	str	r3, [r7, #64]	@ 0x40
 8001350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001352:	425b      	negs	r3, r3
 8001354:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001356:	429a      	cmp	r2, r3
 8001358:	dbe7      	blt.n	800132a <ProcessNavCmd+0x1b2>
	    					motorBreak();
	    				}
	    			}
 800135a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800135e:	f004 f81d 	bl	800539c <HAL_Delay>
	    	}
 8001362:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001364:	3301      	adds	r3, #1
 8001366:	653b      	str	r3, [r7, #80]	@ 0x50
 8001368:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800136c:	3b01      	subs	r3, #1
 800136e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001370:	429a      	cmp	r2, r3
 8001372:	f6ff af4c 	blt.w	800120e <ProcessNavCmd+0x96>
 8001376:	e000      	b.n	800137a <ProcessNavCmd+0x202>
	    			HAL_Delay(1000);
	    	}
	    }
	    else {
 8001378:	bf00      	nop
	    	return;
	    }
 800137a:	3758      	adds	r7, #88	@ 0x58
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	200001a4 	.word	0x200001a4

08001384 <StopMotion>:
}

void SendEnvDetectData(uint8_t location, uint8_t env_type){
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
	UART_Package_t pkg;
 8001388:	2200      	movs	r2, #0
 800138a:	2101      	movs	r1, #1
 800138c:	4805      	ldr	r0, [pc, #20]	@ (80013a4 <StopMotion+0x20>)
 800138e:	f004 fc24 	bl	8005bda <HAL_GPIO_WritePin>
	pkg.header = FRAME_HEADER;
 8001392:	2200      	movs	r2, #0
 8001394:	2104      	movs	r1, #4
 8001396:	4804      	ldr	r0, [pc, #16]	@ (80013a8 <StopMotion+0x24>)
 8001398:	f004 fc1f 	bl	8005bda <HAL_GPIO_WritePin>
	pkg.cmd_type = CMD_ENV_DETECT;
 800139c:	f003 fe32 	bl	8005004 <motorBreak>
	pkg.data_len = 2;
 80013a0:	bf00      	nop
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	40010c00 	.word	0x40010c00
 80013a8:	40011400 	.word	0x40011400

080013ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b2:	f107 0310 	add.w	r3, r7, #16
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013c0:	4b47      	ldr	r3, [pc, #284]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	4a46      	ldr	r2, [pc, #280]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013c6:	f043 0310 	orr.w	r3, r3, #16
 80013ca:	6193      	str	r3, [r2, #24]
 80013cc:	4b44      	ldr	r3, [pc, #272]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	f003 0310 	and.w	r3, r3, #16
 80013d4:	60fb      	str	r3, [r7, #12]
 80013d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013d8:	4b41      	ldr	r3, [pc, #260]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	4a40      	ldr	r2, [pc, #256]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013de:	f043 0320 	orr.w	r3, r3, #32
 80013e2:	6193      	str	r3, [r2, #24]
 80013e4:	4b3e      	ldr	r3, [pc, #248]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	f003 0320 	and.w	r3, r3, #32
 80013ec:	60bb      	str	r3, [r7, #8]
 80013ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f0:	4b3b      	ldr	r3, [pc, #236]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	4a3a      	ldr	r2, [pc, #232]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013f6:	f043 0304 	orr.w	r3, r3, #4
 80013fa:	6193      	str	r3, [r2, #24]
 80013fc:	4b38      	ldr	r3, [pc, #224]	@ (80014e0 <MX_GPIO_Init+0x134>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	f003 0304 	and.w	r3, r3, #4
 8001404:	607b      	str	r3, [r7, #4]
 8001406:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001408:	4b35      	ldr	r3, [pc, #212]	@ (80014e0 <MX_GPIO_Init+0x134>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	4a34      	ldr	r2, [pc, #208]	@ (80014e0 <MX_GPIO_Init+0x134>)
 800140e:	f043 0308 	orr.w	r3, r3, #8
 8001412:	6193      	str	r3, [r2, #24]
 8001414:	4b32      	ldr	r3, [pc, #200]	@ (80014e0 <MX_GPIO_Init+0x134>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	f003 0308 	and.w	r3, r3, #8
 800141c:	603b      	str	r3, [r7, #0]
 800141e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8001420:	2200      	movs	r2, #0
 8001422:	2101      	movs	r1, #1
 8001424:	482f      	ldr	r0, [pc, #188]	@ (80014e4 <MX_GPIO_Init+0x138>)
 8001426:	f004 fbd8 	bl	8005bda <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEFT_MOTOR_GO_Pin|LEFT2_MOTOR_GO_Pin|RIGHT_MOTOR_GO_Pin|RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800142a:	2200      	movs	r2, #0
 800142c:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001430:	482d      	ldr	r0, [pc, #180]	@ (80014e8 <MX_GPIO_Init+0x13c>)
 8001432:	f004 fbd2 	bl	8005bda <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 8001436:	2200      	movs	r2, #0
 8001438:	2104      	movs	r1, #4
 800143a:	482c      	ldr	r0, [pc, #176]	@ (80014ec <MX_GPIO_Init+0x140>)
 800143c:	f004 fbcd 	bl	8005bda <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RIGHT_Pin|LEFT_Pin|MID_Pin;
 8001440:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8001444:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001446:	2300      	movs	r3, #0
 8001448:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800144a:	2301      	movs	r3, #1
 800144c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800144e:	f107 0310 	add.w	r3, r7, #16
 8001452:	4619      	mov	r1, r3
 8001454:	4823      	ldr	r0, [pc, #140]	@ (80014e4 <MX_GPIO_Init+0x138>)
 8001456:	f004 fa15 	bl	8005884 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 800145a:	2301      	movs	r3, #1
 800145c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145e:	2301      	movs	r3, #1
 8001460:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001462:	2302      	movs	r3, #2
 8001464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001466:	2303      	movs	r3, #3
 8001468:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 800146a:	f107 0310 	add.w	r3, r7, #16
 800146e:	4619      	mov	r1, r3
 8001470:	481c      	ldr	r0, [pc, #112]	@ (80014e4 <MX_GPIO_Init+0x138>)
 8001472:	f004 fa07 	bl	8005884 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 8001476:	2302      	movs	r3, #2
 8001478:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800147a:	4b1d      	ldr	r3, [pc, #116]	@ (80014f0 <MX_GPIO_Init+0x144>)
 800147c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8001482:	f107 0310 	add.w	r3, r7, #16
 8001486:	4619      	mov	r1, r3
 8001488:	4816      	ldr	r0, [pc, #88]	@ (80014e4 <MX_GPIO_Init+0x138>)
 800148a:	f004 f9fb 	bl	8005884 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LEFT_MOTOR_GO_Pin|LEFT2_MOTOR_GO_Pin|RIGHT_MOTOR_GO_Pin|RIGHT2_MOTOR_GO_Pin;
 800148e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001492:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001494:	2301      	movs	r3, #1
 8001496:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001498:	2300      	movs	r3, #0
 800149a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149c:	2302      	movs	r3, #2
 800149e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a0:	f107 0310 	add.w	r3, r7, #16
 80014a4:	4619      	mov	r1, r3
 80014a6:	4810      	ldr	r0, [pc, #64]	@ (80014e8 <MX_GPIO_Init+0x13c>)
 80014a8:	f004 f9ec 	bl	8005884 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = L2_Pin;
 80014ac:	2304      	movs	r3, #4
 80014ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b0:	2301      	movs	r3, #1
 80014b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	2302      	movs	r3, #2
 80014ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L2_GPIO_Port, &GPIO_InitStruct);
 80014bc:	f107 0310 	add.w	r3, r7, #16
 80014c0:	4619      	mov	r1, r3
 80014c2:	480a      	ldr	r0, [pc, #40]	@ (80014ec <MX_GPIO_Init+0x140>)
 80014c4:	f004 f9de 	bl	8005884 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 80014c8:	2200      	movs	r2, #0
 80014ca:	2101      	movs	r1, #1
 80014cc:	2007      	movs	r0, #7
 80014ce:	f004 f860 	bl	8005592 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80014d2:	2007      	movs	r0, #7
 80014d4:	f004 f879 	bl	80055ca <HAL_NVIC_EnableIRQ>

}
 80014d8:	bf00      	nop
 80014da:	3720      	adds	r7, #32
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40021000 	.word	0x40021000
 80014e4:	40011000 	.word	0x40011000
 80014e8:	40010c00 	.word	0x40010c00
 80014ec:	40011400 	.word	0x40011400
 80014f0:	10110000 	.word	0x10110000

080014f4 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80014f8:	4b12      	ldr	r3, [pc, #72]	@ (8001544 <MX_I2C2_Init+0x50>)
 80014fa:	4a13      	ldr	r2, [pc, #76]	@ (8001548 <MX_I2C2_Init+0x54>)
 80014fc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80014fe:	4b11      	ldr	r3, [pc, #68]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001500:	4a12      	ldr	r2, [pc, #72]	@ (800154c <MX_I2C2_Init+0x58>)
 8001502:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001504:	4b0f      	ldr	r3, [pc, #60]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800150a:	4b0e      	ldr	r3, [pc, #56]	@ (8001544 <MX_I2C2_Init+0x50>)
 800150c:	2200      	movs	r2, #0
 800150e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001510:	4b0c      	ldr	r3, [pc, #48]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001512:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001516:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001518:	4b0a      	ldr	r3, [pc, #40]	@ (8001544 <MX_I2C2_Init+0x50>)
 800151a:	2200      	movs	r2, #0
 800151c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800151e:	4b09      	ldr	r3, [pc, #36]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001520:	2200      	movs	r2, #0
 8001522:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001524:	4b07      	ldr	r3, [pc, #28]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001526:	2200      	movs	r2, #0
 8001528:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800152a:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <MX_I2C2_Init+0x50>)
 800152c:	2200      	movs	r2, #0
 800152e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001530:	4804      	ldr	r0, [pc, #16]	@ (8001544 <MX_I2C2_Init+0x50>)
 8001532:	f004 fb83 	bl	8005c3c <HAL_I2C_Init>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800153c:	f003 f8da 	bl	80046f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001540:	bf00      	nop
 8001542:	bd80      	pop	{r7, pc}
 8001544:	20000060 	.word	0x20000060
 8001548:	40005800 	.word	0x40005800
 800154c:	000186a0 	.word	0x000186a0

08001550 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b088      	sub	sp, #32
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	f107 0310 	add.w	r3, r7, #16
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a16      	ldr	r2, [pc, #88]	@ (80015c4 <HAL_I2C_MspInit+0x74>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d124      	bne.n	80015ba <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001570:	4b15      	ldr	r3, [pc, #84]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 8001572:	699b      	ldr	r3, [r3, #24]
 8001574:	4a14      	ldr	r2, [pc, #80]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 8001576:	f043 0308 	orr.w	r3, r3, #8
 800157a:	6193      	str	r3, [r2, #24]
 800157c:	4b12      	ldr	r3, [pc, #72]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 800157e:	699b      	ldr	r3, [r3, #24]
 8001580:	f003 0308 	and.w	r3, r3, #8
 8001584:	60fb      	str	r3, [r7, #12]
 8001586:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001588:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800158c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800158e:	2312      	movs	r3, #18
 8001590:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001592:	2303      	movs	r3, #3
 8001594:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001596:	f107 0310 	add.w	r3, r7, #16
 800159a:	4619      	mov	r1, r3
 800159c:	480b      	ldr	r0, [pc, #44]	@ (80015cc <HAL_I2C_MspInit+0x7c>)
 800159e:	f004 f971 	bl	8005884 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80015a2:	4b09      	ldr	r3, [pc, #36]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 80015a4:	69db      	ldr	r3, [r3, #28]
 80015a6:	4a08      	ldr	r2, [pc, #32]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 80015a8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015ac:	61d3      	str	r3, [r2, #28]
 80015ae:	4b06      	ldr	r3, [pc, #24]	@ (80015c8 <HAL_I2C_MspInit+0x78>)
 80015b0:	69db      	ldr	r3, [r3, #28]
 80015b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015b6:	60bb      	str	r3, [r7, #8]
 80015b8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80015ba:	bf00      	nop
 80015bc:	3720      	adds	r7, #32
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40005800 	.word	0x40005800
 80015c8:	40021000 	.word	0x40021000
 80015cc:	40010c00 	.word	0x40010c00

080015d0 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b088      	sub	sp, #32
 80015d4:	af04      	add	r7, sp, #16
 80015d6:	4603      	mov	r3, r0
 80015d8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 80015da:	4b32      	ldr	r3, [pc, #200]	@ (80016a4 <set_int_enable+0xd4>)
 80015dc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d025      	beq.n	8001630 <set_int_enable+0x60>
        if (enable)
 80015e4:	79fb      	ldrb	r3, [r7, #7]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d002      	beq.n	80015f0 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 80015ea:	2302      	movs	r3, #2
 80015ec:	73fb      	strb	r3, [r7, #15]
 80015ee:	e001      	b.n	80015f4 <set_int_enable+0x24>
        else
            tmp = 0x00;
 80015f0:	2300      	movs	r3, #0
 80015f2:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80015f4:	4b2b      	ldr	r3, [pc, #172]	@ (80016a4 <set_int_enable+0xd4>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	4619      	mov	r1, r3
 80015fc:	4b29      	ldr	r3, [pc, #164]	@ (80016a4 <set_int_enable+0xd4>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	7c5b      	ldrb	r3, [r3, #17]
 8001602:	461a      	mov	r2, r3
 8001604:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001608:	9302      	str	r3, [sp, #8]
 800160a:	2301      	movs	r3, #1
 800160c:	9301      	str	r3, [sp, #4]
 800160e:	f107 030f 	add.w	r3, r7, #15
 8001612:	9300      	str	r3, [sp, #0]
 8001614:	2301      	movs	r3, #1
 8001616:	4824      	ldr	r0, [pc, #144]	@ (80016a8 <set_int_enable+0xd8>)
 8001618:	f004 fc54 	bl	8005ec4 <HAL_I2C_Mem_Write>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d002      	beq.n	8001628 <set_int_enable+0x58>
            return -1;
 8001622:	f04f 33ff 	mov.w	r3, #4294967295
 8001626:	e039      	b.n	800169c <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 8001628:	7bfa      	ldrb	r2, [r7, #15]
 800162a:	4b1e      	ldr	r3, [pc, #120]	@ (80016a4 <set_int_enable+0xd4>)
 800162c:	745a      	strb	r2, [r3, #17]
 800162e:	e034      	b.n	800169a <set_int_enable+0xca>
    } else {
        if (!st.chip_cfg.sensors)
 8001630:	4b1c      	ldr	r3, [pc, #112]	@ (80016a4 <set_int_enable+0xd4>)
 8001632:	7a9b      	ldrb	r3, [r3, #10]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d102      	bne.n	800163e <set_int_enable+0x6e>
            return -1;
 8001638:	f04f 33ff 	mov.w	r3, #4294967295
 800163c:	e02e      	b.n	800169c <set_int_enable+0xcc>
        if (enable && st.chip_cfg.int_enable)
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d005      	beq.n	8001650 <set_int_enable+0x80>
 8001644:	4b17      	ldr	r3, [pc, #92]	@ (80016a4 <set_int_enable+0xd4>)
 8001646:	7c5b      	ldrb	r3, [r3, #17]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <set_int_enable+0x80>
            return 0;
 800164c:	2300      	movs	r3, #0
 800164e:	e025      	b.n	800169c <set_int_enable+0xcc>
        if (enable)
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d002      	beq.n	800165c <set_int_enable+0x8c>
            tmp = BIT_DATA_RDY_EN;
 8001656:	2301      	movs	r3, #1
 8001658:	73fb      	strb	r3, [r7, #15]
 800165a:	e001      	b.n	8001660 <set_int_enable+0x90>
        else
            tmp = 0x00;
 800165c:	2300      	movs	r3, #0
 800165e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001660:	4b10      	ldr	r3, [pc, #64]	@ (80016a4 <set_int_enable+0xd4>)
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	4619      	mov	r1, r3
 8001668:	4b0e      	ldr	r3, [pc, #56]	@ (80016a4 <set_int_enable+0xd4>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	7c5b      	ldrb	r3, [r3, #17]
 800166e:	461a      	mov	r2, r3
 8001670:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001674:	9302      	str	r3, [sp, #8]
 8001676:	2301      	movs	r3, #1
 8001678:	9301      	str	r3, [sp, #4]
 800167a:	f107 030f 	add.w	r3, r7, #15
 800167e:	9300      	str	r3, [sp, #0]
 8001680:	2301      	movs	r3, #1
 8001682:	4809      	ldr	r0, [pc, #36]	@ (80016a8 <set_int_enable+0xd8>)
 8001684:	f004 fc1e 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d002      	beq.n	8001694 <set_int_enable+0xc4>
            return -1;
 800168e:	f04f 33ff 	mov.w	r3, #4294967295
 8001692:	e003      	b.n	800169c <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 8001694:	7bfa      	ldrb	r2, [r7, #15]
 8001696:	4b03      	ldr	r3, [pc, #12]	@ (80016a4 <set_int_enable+0xd4>)
 8001698:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 800169a:	2300      	movs	r3, #0
}
 800169c:	4618      	mov	r0, r3
 800169e:	3710      	adds	r7, #16
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	2000000c 	.word	0x2000000c
 80016a8:	20000060 	.word	0x20000060

080016ac <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(struct int_param_s *int_param)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b088      	sub	sp, #32
 80016b0:	af04      	add	r7, sp, #16
 80016b2:	6078      	str	r0, [r7, #4]
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = BIT_RESET;
 80016b4:	2380      	movs	r3, #128	@ 0x80
 80016b6:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80016b8:	4b90      	ldr	r3, [pc, #576]	@ (80018fc <mpu_init+0x250>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	4619      	mov	r1, r3
 80016c0:	4b8e      	ldr	r3, [pc, #568]	@ (80018fc <mpu_init+0x250>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	7d5b      	ldrb	r3, [r3, #21]
 80016c6:	461a      	mov	r2, r3
 80016c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016cc:	9302      	str	r3, [sp, #8]
 80016ce:	2301      	movs	r3, #1
 80016d0:	9301      	str	r3, [sp, #4]
 80016d2:	f107 0308 	add.w	r3, r7, #8
 80016d6:	9300      	str	r3, [sp, #0]
 80016d8:	2301      	movs	r3, #1
 80016da:	4889      	ldr	r0, [pc, #548]	@ (8001900 <mpu_init+0x254>)
 80016dc:	f004 fbf2 	bl	8005ec4 <HAL_I2C_Mem_Write>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d002      	beq.n	80016ec <mpu_init+0x40>
        return -1;
 80016e6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ea:	e102      	b.n	80018f2 <mpu_init+0x246>
    delay_ms(100);
 80016ec:	2064      	movs	r0, #100	@ 0x64
 80016ee:	f003 fe55 	bl	800539c <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 80016f2:	2300      	movs	r3, #0
 80016f4:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80016f6:	4b81      	ldr	r3, [pc, #516]	@ (80018fc <mpu_init+0x250>)
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	4619      	mov	r1, r3
 80016fe:	4b7f      	ldr	r3, [pc, #508]	@ (80018fc <mpu_init+0x250>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	7d5b      	ldrb	r3, [r3, #21]
 8001704:	461a      	mov	r2, r3
 8001706:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800170a:	9302      	str	r3, [sp, #8]
 800170c:	2301      	movs	r3, #1
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	f107 0308 	add.w	r3, r7, #8
 8001714:	9300      	str	r3, [sp, #0]
 8001716:	2301      	movs	r3, #1
 8001718:	4879      	ldr	r0, [pc, #484]	@ (8001900 <mpu_init+0x254>)
 800171a:	f004 fbd3 	bl	8005ec4 <HAL_I2C_Mem_Write>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d002      	beq.n	800172a <mpu_init+0x7e>
        return -1;
 8001724:	f04f 33ff 	mov.w	r3, #4294967295
 8001728:	e0e3      	b.n	80018f2 <mpu_init+0x246>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 800172a:	4b74      	ldr	r3, [pc, #464]	@ (80018fc <mpu_init+0x250>)
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	4619      	mov	r1, r3
 8001732:	4b72      	ldr	r3, [pc, #456]	@ (80018fc <mpu_init+0x250>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	7e5b      	ldrb	r3, [r3, #25]
 8001738:	461a      	mov	r2, r3
 800173a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800173e:	9302      	str	r3, [sp, #8]
 8001740:	2306      	movs	r3, #6
 8001742:	9301      	str	r3, [sp, #4]
 8001744:	f107 0308 	add.w	r3, r7, #8
 8001748:	9300      	str	r3, [sp, #0]
 800174a:	2301      	movs	r3, #1
 800174c:	486c      	ldr	r0, [pc, #432]	@ (8001900 <mpu_init+0x254>)
 800174e:	f004 fcb3 	bl	80060b8 <HAL_I2C_Mem_Read>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d002      	beq.n	800175e <mpu_init+0xb2>
        return -1;
 8001758:	f04f 33ff 	mov.w	r3, #4294967295
 800175c:	e0c9      	b.n	80018f2 <mpu_init+0x246>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 800175e:	7b7b      	ldrb	r3, [r7, #13]
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	b25b      	sxtb	r3, r3
 8001764:	f003 0304 	and.w	r3, r3, #4
 8001768:	b25a      	sxtb	r2, r3
 800176a:	7afb      	ldrb	r3, [r7, #11]
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	b25b      	sxtb	r3, r3
 8001770:	f003 0302 	and.w	r3, r3, #2
 8001774:	b25b      	sxtb	r3, r3
 8001776:	4313      	orrs	r3, r2
 8001778:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 800177a:	7a7b      	ldrb	r3, [r7, #9]
 800177c:	b25b      	sxtb	r3, r3
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8001784:	4313      	orrs	r3, r2
 8001786:	b25b      	sxtb	r3, r3
 8001788:	73fb      	strb	r3, [r7, #15]

    if (rev) {
 800178a:	7bfb      	ldrb	r3, [r7, #15]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d010      	beq.n	80017b2 <mpu_init+0x106>
        /* Congrats, these parts are better. */
        if (rev == 1)
 8001790:	7bfb      	ldrb	r3, [r7, #15]
 8001792:	2b01      	cmp	r3, #1
 8001794:	d103      	bne.n	800179e <mpu_init+0xf2>
            st.chip_cfg.accel_half = 1;
 8001796:	4b59      	ldr	r3, [pc, #356]	@ (80018fc <mpu_init+0x250>)
 8001798:	2201      	movs	r2, #1
 800179a:	74da      	strb	r2, [r3, #19]
 800179c:	e037      	b.n	800180e <mpu_init+0x162>
        else if (rev == 2)
 800179e:	7bfb      	ldrb	r3, [r7, #15]
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d103      	bne.n	80017ac <mpu_init+0x100>
            st.chip_cfg.accel_half = 0;
 80017a4:	4b55      	ldr	r3, [pc, #340]	@ (80018fc <mpu_init+0x250>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	74da      	strb	r2, [r3, #19]
 80017aa:	e030      	b.n	800180e <mpu_init+0x162>
        else {
            log_e("Unsupported software product rev %d.\n", rev);
            return -1;
 80017ac:	f04f 33ff 	mov.w	r3, #4294967295
 80017b0:	e09f      	b.n	80018f2 <mpu_init+0x246>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, data))
 80017b2:	4b52      	ldr	r3, [pc, #328]	@ (80018fc <mpu_init+0x250>)
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	4619      	mov	r1, r3
 80017ba:	4b50      	ldr	r3, [pc, #320]	@ (80018fc <mpu_init+0x250>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	78db      	ldrb	r3, [r3, #3]
 80017c0:	461a      	mov	r2, r3
 80017c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017c6:	9302      	str	r3, [sp, #8]
 80017c8:	2301      	movs	r3, #1
 80017ca:	9301      	str	r3, [sp, #4]
 80017cc:	f107 0308 	add.w	r3, r7, #8
 80017d0:	9300      	str	r3, [sp, #0]
 80017d2:	2301      	movs	r3, #1
 80017d4:	484a      	ldr	r0, [pc, #296]	@ (8001900 <mpu_init+0x254>)
 80017d6:	f004 fc6f 	bl	80060b8 <HAL_I2C_Mem_Read>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d002      	beq.n	80017e6 <mpu_init+0x13a>
            return -1;
 80017e0:	f04f 33ff 	mov.w	r3, #4294967295
 80017e4:	e085      	b.n	80018f2 <mpu_init+0x246>
        rev = data[0] & 0x0F;
 80017e6:	7a3b      	ldrb	r3, [r7, #8]
 80017e8:	f003 030f 	and.w	r3, r3, #15
 80017ec:	73fb      	strb	r3, [r7, #15]
        if (!rev) {
 80017ee:	7bfb      	ldrb	r3, [r7, #15]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d102      	bne.n	80017fa <mpu_init+0x14e>
            log_e("Product ID read as 0 indicates device is either "
                "incompatible or an MPU3050.\n");
            return -1;
 80017f4:	f04f 33ff 	mov.w	r3, #4294967295
 80017f8:	e07b      	b.n	80018f2 <mpu_init+0x246>
        } else if (rev == 4) {
 80017fa:	7bfb      	ldrb	r3, [r7, #15]
 80017fc:	2b04      	cmp	r3, #4
 80017fe:	d103      	bne.n	8001808 <mpu_init+0x15c>
            log_i("Half sensitivity part found.\n");
            st.chip_cfg.accel_half = 1;
 8001800:	4b3e      	ldr	r3, [pc, #248]	@ (80018fc <mpu_init+0x250>)
 8001802:	2201      	movs	r2, #1
 8001804:	74da      	strb	r2, [r3, #19]
 8001806:	e002      	b.n	800180e <mpu_init+0x162>
        } else
            st.chip_cfg.accel_half = 0;
 8001808:	4b3c      	ldr	r3, [pc, #240]	@ (80018fc <mpu_init+0x250>)
 800180a:	2200      	movs	r2, #0
 800180c:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 800180e:	4b3b      	ldr	r3, [pc, #236]	@ (80018fc <mpu_init+0x250>)
 8001810:	22ff      	movs	r2, #255	@ 0xff
 8001812:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8001814:	4b39      	ldr	r3, [pc, #228]	@ (80018fc <mpu_init+0x250>)
 8001816:	22ff      	movs	r2, #255	@ 0xff
 8001818:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800181a:	4b38      	ldr	r3, [pc, #224]	@ (80018fc <mpu_init+0x250>)
 800181c:	22ff      	movs	r2, #255	@ 0xff
 800181e:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8001820:	4b36      	ldr	r3, [pc, #216]	@ (80018fc <mpu_init+0x250>)
 8001822:	22ff      	movs	r2, #255	@ 0xff
 8001824:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8001826:	4b35      	ldr	r3, [pc, #212]	@ (80018fc <mpu_init+0x250>)
 8001828:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800182c:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 800182e:	4b33      	ldr	r3, [pc, #204]	@ (80018fc <mpu_init+0x250>)
 8001830:	22ff      	movs	r2, #255	@ 0xff
 8001832:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8001834:	4b31      	ldr	r3, [pc, #196]	@ (80018fc <mpu_init+0x250>)
 8001836:	22ff      	movs	r2, #255	@ 0xff
 8001838:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800183a:	4b30      	ldr	r3, [pc, #192]	@ (80018fc <mpu_init+0x250>)
 800183c:	2201      	movs	r2, #1
 800183e:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 8001840:	4b2e      	ldr	r3, [pc, #184]	@ (80018fc <mpu_init+0x250>)
 8001842:	2201      	movs	r2, #1
 8001844:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 8001848:	4b2c      	ldr	r3, [pc, #176]	@ (80018fc <mpu_init+0x250>)
 800184a:	2200      	movs	r2, #0
 800184c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 8001850:	4b2a      	ldr	r3, [pc, #168]	@ (80018fc <mpu_init+0x250>)
 8001852:	2200      	movs	r2, #0
 8001854:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 8001856:	4b29      	ldr	r3, [pc, #164]	@ (80018fc <mpu_init+0x250>)
 8001858:	2200      	movs	r2, #0
 800185a:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 800185c:	220c      	movs	r2, #12
 800185e:	2100      	movs	r1, #0
 8001860:	4828      	ldr	r0, [pc, #160]	@ (8001904 <mpu_init+0x258>)
 8001862:	f007 f8ed 	bl	8008a40 <memset>
    st.chip_cfg.dmp_on = 0;
 8001866:	4b25      	ldr	r3, [pc, #148]	@ (80018fc <mpu_init+0x250>)
 8001868:	2200      	movs	r2, #0
 800186a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 800186e:	4b23      	ldr	r3, [pc, #140]	@ (80018fc <mpu_init+0x250>)
 8001870:	2200      	movs	r2, #0
 8001872:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 8001876:	4b21      	ldr	r3, [pc, #132]	@ (80018fc <mpu_init+0x250>)
 8001878:	2200      	movs	r2, #0
 800187a:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 800187c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001880:	f000 fa76 	bl	8001d70 <mpu_set_gyro_fsr>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d002      	beq.n	8001890 <mpu_init+0x1e4>
        return -1;
 800188a:	f04f 33ff 	mov.w	r3, #4294967295
 800188e:	e030      	b.n	80018f2 <mpu_init+0x246>
    if (mpu_set_accel_fsr(2))
 8001890:	2002      	movs	r0, #2
 8001892:	f000 fb07 	bl	8001ea4 <mpu_set_accel_fsr>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d002      	beq.n	80018a2 <mpu_init+0x1f6>
        return -1;
 800189c:	f04f 33ff 	mov.w	r3, #4294967295
 80018a0:	e027      	b.n	80018f2 <mpu_init+0x246>
    if (mpu_set_lpf(42))
 80018a2:	202a      	movs	r0, #42	@ 0x2a
 80018a4:	f000 fbac 	bl	8002000 <mpu_set_lpf>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d002      	beq.n	80018b4 <mpu_init+0x208>
        return -1;
 80018ae:	f04f 33ff 	mov.w	r3, #4294967295
 80018b2:	e01e      	b.n	80018f2 <mpu_init+0x246>
    if (mpu_set_sample_rate(50))
 80018b4:	2032      	movs	r0, #50	@ 0x32
 80018b6:	f000 fc15 	bl	80020e4 <mpu_set_sample_rate>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d002      	beq.n	80018c6 <mpu_init+0x21a>
        return -1;
 80018c0:	f04f 33ff 	mov.w	r3, #4294967295
 80018c4:	e015      	b.n	80018f2 <mpu_init+0x246>
    if (mpu_configure_fifo(0))
 80018c6:	2000      	movs	r0, #0
 80018c8:	f000 fd04 	bl	80022d4 <mpu_configure_fifo>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d002      	beq.n	80018d8 <mpu_init+0x22c>
        return -1;
 80018d2:	f04f 33ff 	mov.w	r3, #4294967295
 80018d6:	e00c      	b.n	80018f2 <mpu_init+0x246>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 80018d8:	2000      	movs	r0, #0
 80018da:	f000 fde7 	bl	80024ac <mpu_set_bypass>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d002      	beq.n	80018ea <mpu_init+0x23e>
        return -1;
 80018e4:	f04f 33ff 	mov.w	r3, #4294967295
 80018e8:	e003      	b.n	80018f2 <mpu_init+0x246>
#endif

    mpu_set_sensors(0);
 80018ea:	2000      	movs	r0, #0
 80018ec:	f000 fd44 	bl	8002378 <mpu_set_sensors>
    return 0;
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3710      	adds	r7, #16
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	2000000c 	.word	0x2000000c
 8001900:	20000060 	.word	0x20000060
 8001904:	20000022 	.word	0x20000022

08001908 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b088      	sub	sp, #32
 800190c:	af04      	add	r7, sp, #16
 800190e:	4603      	mov	r3, r0
 8001910:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 8001912:	79fb      	ldrb	r3, [r7, #7]
 8001914:	2b28      	cmp	r3, #40	@ 0x28
 8001916:	d902      	bls.n	800191e <mpu_lp_accel_mode+0x16>
        return -1;
 8001918:	f04f 33ff 	mov.w	r3, #4294967295
 800191c:	e07c      	b.n	8001a18 <mpu_lp_accel_mode+0x110>

    if (!rate) {
 800191e:	79fb      	ldrb	r3, [r7, #7]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d125      	bne.n	8001970 <mpu_lp_accel_mode+0x68>
        mpu_set_int_latched(0);
 8001924:	2000      	movs	r0, #0
 8001926:	f000 febf 	bl	80026a8 <mpu_set_int_latched>
        tmp[0] = 0;
 800192a:	2300      	movs	r3, #0
 800192c:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 800192e:	2307      	movs	r3, #7
 8001930:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8001932:	4b3b      	ldr	r3, [pc, #236]	@ (8001a20 <mpu_lp_accel_mode+0x118>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	4619      	mov	r1, r3
 800193a:	4b39      	ldr	r3, [pc, #228]	@ (8001a20 <mpu_lp_accel_mode+0x118>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	7d5b      	ldrb	r3, [r3, #21]
 8001940:	461a      	mov	r2, r3
 8001942:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001946:	9302      	str	r3, [sp, #8]
 8001948:	2302      	movs	r3, #2
 800194a:	9301      	str	r3, [sp, #4]
 800194c:	f107 030c 	add.w	r3, r7, #12
 8001950:	9300      	str	r3, [sp, #0]
 8001952:	2301      	movs	r3, #1
 8001954:	4833      	ldr	r0, [pc, #204]	@ (8001a24 <mpu_lp_accel_mode+0x11c>)
 8001956:	f004 fab5 	bl	8005ec4 <HAL_I2C_Mem_Write>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d002      	beq.n	8001966 <mpu_lp_accel_mode+0x5e>
            return -1;
 8001960:	f04f 33ff 	mov.w	r3, #4294967295
 8001964:	e058      	b.n	8001a18 <mpu_lp_accel_mode+0x110>
        st.chip_cfg.lp_accel_mode = 0;
 8001966:	4b2e      	ldr	r3, [pc, #184]	@ (8001a20 <mpu_lp_accel_mode+0x118>)
 8001968:	2200      	movs	r2, #0
 800196a:	751a      	strb	r2, [r3, #20]
        return 0;
 800196c:	2300      	movs	r3, #0
 800196e:	e053      	b.n	8001a18 <mpu_lp_accel_mode+0x110>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 8001970:	2001      	movs	r0, #1
 8001972:	f000 fe99 	bl	80026a8 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 8001976:	2320      	movs	r3, #32
 8001978:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 800197a:	79fb      	ldrb	r3, [r7, #7]
 800197c:	2b01      	cmp	r3, #1
 800197e:	d105      	bne.n	800198c <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_1_25HZ;
 8001980:	2300      	movs	r3, #0
 8001982:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001984:	2005      	movs	r0, #5
 8001986:	f000 fb3b 	bl	8002000 <mpu_set_lpf>
 800198a:	e016      	b.n	80019ba <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 5) {
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	2b05      	cmp	r3, #5
 8001990:	d805      	bhi.n	800199e <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_5HZ;
 8001992:	2301      	movs	r3, #1
 8001994:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001996:	2005      	movs	r0, #5
 8001998:	f000 fb32 	bl	8002000 <mpu_set_lpf>
 800199c:	e00d      	b.n	80019ba <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 20) {
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	2b14      	cmp	r3, #20
 80019a2:	d805      	bhi.n	80019b0 <mpu_lp_accel_mode+0xa8>
        tmp[1] = INV_LPA_20HZ;
 80019a4:	2302      	movs	r3, #2
 80019a6:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 80019a8:	200a      	movs	r0, #10
 80019aa:	f000 fb29 	bl	8002000 <mpu_set_lpf>
 80019ae:	e004      	b.n	80019ba <mpu_lp_accel_mode+0xb2>
    } else {
        tmp[1] = INV_LPA_40HZ;
 80019b0:	2303      	movs	r3, #3
 80019b2:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 80019b4:	2014      	movs	r0, #20
 80019b6:	f000 fb23 	bl	8002000 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 80019ba:	7b7b      	ldrb	r3, [r7, #13]
 80019bc:	019b      	lsls	r3, r3, #6
 80019be:	b25b      	sxtb	r3, r3
 80019c0:	f043 0307 	orr.w	r3, r3, #7
 80019c4:	b25b      	sxtb	r3, r3
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 80019ca:	4b15      	ldr	r3, [pc, #84]	@ (8001a20 <mpu_lp_accel_mode+0x118>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	4619      	mov	r1, r3
 80019d2:	4b13      	ldr	r3, [pc, #76]	@ (8001a20 <mpu_lp_accel_mode+0x118>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	7d5b      	ldrb	r3, [r3, #21]
 80019d8:	461a      	mov	r2, r3
 80019da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019de:	9302      	str	r3, [sp, #8]
 80019e0:	2302      	movs	r3, #2
 80019e2:	9301      	str	r3, [sp, #4]
 80019e4:	f107 030c 	add.w	r3, r7, #12
 80019e8:	9300      	str	r3, [sp, #0]
 80019ea:	2301      	movs	r3, #1
 80019ec:	480d      	ldr	r0, [pc, #52]	@ (8001a24 <mpu_lp_accel_mode+0x11c>)
 80019ee:	f004 fa69 	bl	8005ec4 <HAL_I2C_Mem_Write>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d002      	beq.n	80019fe <mpu_lp_accel_mode+0xf6>
        return -1;
 80019f8:	f04f 33ff 	mov.w	r3, #4294967295
 80019fc:	e00c      	b.n	8001a18 <mpu_lp_accel_mode+0x110>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 80019fe:	4b08      	ldr	r3, [pc, #32]	@ (8001a20 <mpu_lp_accel_mode+0x118>)
 8001a00:	2208      	movs	r2, #8
 8001a02:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8001a04:	4b06      	ldr	r3, [pc, #24]	@ (8001a20 <mpu_lp_accel_mode+0x118>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 8001a0a:	4b05      	ldr	r3, [pc, #20]	@ (8001a20 <mpu_lp_accel_mode+0x118>)
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 8001a10:	2000      	movs	r0, #0
 8001a12:	f000 fc5f 	bl	80022d4 <mpu_configure_fifo>

    return 0;
 8001a16:	2300      	movs	r3, #0
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3710      	adds	r7, #16
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	2000000c 	.word	0x2000000c
 8001a24:	20000060 	.word	0x20000060

08001a28 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b086      	sub	sp, #24
 8001a2c:	af04      	add	r7, sp, #16
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001a2e:	4ba2      	ldr	r3, [pc, #648]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001a30:	7a9b      	ldrb	r3, [r3, #10]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d102      	bne.n	8001a3c <mpu_reset_fifo+0x14>
        return -1;
 8001a36:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3a:	e15b      	b.n	8001cf4 <mpu_reset_fifo+0x2cc>

    data = 0;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001a40:	4b9d      	ldr	r3, [pc, #628]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	4619      	mov	r1, r3
 8001a48:	4b9b      	ldr	r3, [pc, #620]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	7c5b      	ldrb	r3, [r3, #17]
 8001a4e:	461a      	mov	r2, r3
 8001a50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a54:	9302      	str	r3, [sp, #8]
 8001a56:	2301      	movs	r3, #1
 8001a58:	9301      	str	r3, [sp, #4]
 8001a5a:	1dfb      	adds	r3, r7, #7
 8001a5c:	9300      	str	r3, [sp, #0]
 8001a5e:	2301      	movs	r3, #1
 8001a60:	4896      	ldr	r0, [pc, #600]	@ (8001cbc <mpu_reset_fifo+0x294>)
 8001a62:	f004 fa2f 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d002      	beq.n	8001a72 <mpu_reset_fifo+0x4a>
        return -1;
 8001a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a70:	e140      	b.n	8001cf4 <mpu_reset_fifo+0x2cc>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001a72:	4b91      	ldr	r3, [pc, #580]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4b8f      	ldr	r3, [pc, #572]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	795b      	ldrb	r3, [r3, #5]
 8001a80:	461a      	mov	r2, r3
 8001a82:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a86:	9302      	str	r3, [sp, #8]
 8001a88:	2301      	movs	r3, #1
 8001a8a:	9301      	str	r3, [sp, #4]
 8001a8c:	1dfb      	adds	r3, r7, #7
 8001a8e:	9300      	str	r3, [sp, #0]
 8001a90:	2301      	movs	r3, #1
 8001a92:	488a      	ldr	r0, [pc, #552]	@ (8001cbc <mpu_reset_fifo+0x294>)
 8001a94:	f004 fa16 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d002      	beq.n	8001aa4 <mpu_reset_fifo+0x7c>
        return -1;
 8001a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa2:	e127      	b.n	8001cf4 <mpu_reset_fifo+0x2cc>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001aa4:	4b84      	ldr	r3, [pc, #528]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	4619      	mov	r1, r3
 8001aac:	4b82      	ldr	r3, [pc, #520]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	791b      	ldrb	r3, [r3, #4]
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ab8:	9302      	str	r3, [sp, #8]
 8001aba:	2301      	movs	r3, #1
 8001abc:	9301      	str	r3, [sp, #4]
 8001abe:	1dfb      	adds	r3, r7, #7
 8001ac0:	9300      	str	r3, [sp, #0]
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	487d      	ldr	r0, [pc, #500]	@ (8001cbc <mpu_reset_fifo+0x294>)
 8001ac6:	f004 f9fd 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d002      	beq.n	8001ad6 <mpu_reset_fifo+0xae>
        return -1;
 8001ad0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad4:	e10e      	b.n	8001cf4 <mpu_reset_fifo+0x2cc>

    if (st.chip_cfg.dmp_on) {
 8001ad6:	4b78      	ldr	r3, [pc, #480]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001ad8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f000 8082 	beq.w	8001be6 <mpu_reset_fifo+0x1be>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 8001ae2:	230c      	movs	r3, #12
 8001ae4:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001ae6:	4b74      	ldr	r3, [pc, #464]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	4619      	mov	r1, r3
 8001aee:	4b72      	ldr	r3, [pc, #456]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	791b      	ldrb	r3, [r3, #4]
 8001af4:	461a      	mov	r2, r3
 8001af6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001afa:	9302      	str	r3, [sp, #8]
 8001afc:	2301      	movs	r3, #1
 8001afe:	9301      	str	r3, [sp, #4]
 8001b00:	1dfb      	adds	r3, r7, #7
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	2301      	movs	r3, #1
 8001b06:	486d      	ldr	r0, [pc, #436]	@ (8001cbc <mpu_reset_fifo+0x294>)
 8001b08:	f004 f9dc 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d002      	beq.n	8001b18 <mpu_reset_fifo+0xf0>
            return -1;
 8001b12:	f04f 33ff 	mov.w	r3, #4294967295
 8001b16:	e0ed      	b.n	8001cf4 <mpu_reset_fifo+0x2cc>
        delay_ms(50);
 8001b18:	2032      	movs	r0, #50	@ 0x32
 8001b1a:	f003 fc3f 	bl	800539c <HAL_Delay>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 8001b1e:	23c0      	movs	r3, #192	@ 0xc0
 8001b20:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8001b22:	4b65      	ldr	r3, [pc, #404]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001b24:	7a9b      	ldrb	r3, [r3, #10]
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d004      	beq.n	8001b38 <mpu_reset_fifo+0x110>
            data |= BIT_AUX_IF_EN;
 8001b2e:	79fb      	ldrb	r3, [r7, #7]
 8001b30:	f043 0320 	orr.w	r3, r3, #32
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001b38:	4b5f      	ldr	r3, [pc, #380]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4b5d      	ldr	r3, [pc, #372]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	791b      	ldrb	r3, [r3, #4]
 8001b46:	461a      	mov	r2, r3
 8001b48:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b4c:	9302      	str	r3, [sp, #8]
 8001b4e:	2301      	movs	r3, #1
 8001b50:	9301      	str	r3, [sp, #4]
 8001b52:	1dfb      	adds	r3, r7, #7
 8001b54:	9300      	str	r3, [sp, #0]
 8001b56:	2301      	movs	r3, #1
 8001b58:	4858      	ldr	r0, [pc, #352]	@ (8001cbc <mpu_reset_fifo+0x294>)
 8001b5a:	f004 f9b3 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d002      	beq.n	8001b6a <mpu_reset_fifo+0x142>
            return -1;
 8001b64:	f04f 33ff 	mov.w	r3, #4294967295
 8001b68:	e0c4      	b.n	8001cf4 <mpu_reset_fifo+0x2cc>
        if (st.chip_cfg.int_enable)
 8001b6a:	4b53      	ldr	r3, [pc, #332]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001b6c:	7c5b      	ldrb	r3, [r3, #17]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d002      	beq.n	8001b78 <mpu_reset_fifo+0x150>
            data = BIT_DMP_INT_EN;
 8001b72:	2302      	movs	r3, #2
 8001b74:	71fb      	strb	r3, [r7, #7]
 8001b76:	e001      	b.n	8001b7c <mpu_reset_fifo+0x154>
        else
            data = 0;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001b7c:	4b4e      	ldr	r3, [pc, #312]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	4619      	mov	r1, r3
 8001b84:	4b4c      	ldr	r3, [pc, #304]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	7c5b      	ldrb	r3, [r3, #17]
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b90:	9302      	str	r3, [sp, #8]
 8001b92:	2301      	movs	r3, #1
 8001b94:	9301      	str	r3, [sp, #4]
 8001b96:	1dfb      	adds	r3, r7, #7
 8001b98:	9300      	str	r3, [sp, #0]
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	4847      	ldr	r0, [pc, #284]	@ (8001cbc <mpu_reset_fifo+0x294>)
 8001b9e:	f004 f991 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d002      	beq.n	8001bae <mpu_reset_fifo+0x186>
            return -1;
 8001ba8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bac:	e0a2      	b.n	8001cf4 <mpu_reset_fifo+0x2cc>
        data = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001bb2:	4b41      	ldr	r3, [pc, #260]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4b3f      	ldr	r3, [pc, #252]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	795b      	ldrb	r3, [r3, #5]
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bc6:	9302      	str	r3, [sp, #8]
 8001bc8:	2301      	movs	r3, #1
 8001bca:	9301      	str	r3, [sp, #4]
 8001bcc:	1dfb      	adds	r3, r7, #7
 8001bce:	9300      	str	r3, [sp, #0]
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	483a      	ldr	r0, [pc, #232]	@ (8001cbc <mpu_reset_fifo+0x294>)
 8001bd4:	f004 f976 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	f000 8089 	beq.w	8001cf2 <mpu_reset_fifo+0x2ca>
            return -1;
 8001be0:	f04f 33ff 	mov.w	r3, #4294967295
 8001be4:	e086      	b.n	8001cf4 <mpu_reset_fifo+0x2cc>
    } else {
        data = BIT_FIFO_RST;
 8001be6:	2304      	movs	r3, #4
 8001be8:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001bea:	4b33      	ldr	r3, [pc, #204]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	4b31      	ldr	r3, [pc, #196]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	791b      	ldrb	r3, [r3, #4]
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bfe:	9302      	str	r3, [sp, #8]
 8001c00:	2301      	movs	r3, #1
 8001c02:	9301      	str	r3, [sp, #4]
 8001c04:	1dfb      	adds	r3, r7, #7
 8001c06:	9300      	str	r3, [sp, #0]
 8001c08:	2301      	movs	r3, #1
 8001c0a:	482c      	ldr	r0, [pc, #176]	@ (8001cbc <mpu_reset_fifo+0x294>)
 8001c0c:	f004 f95a 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d002      	beq.n	8001c1c <mpu_reset_fifo+0x1f4>
            return -1;
 8001c16:	f04f 33ff 	mov.w	r3, #4294967295
 8001c1a:	e06b      	b.n	8001cf4 <mpu_reset_fifo+0x2cc>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8001c1c:	4b26      	ldr	r3, [pc, #152]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001c1e:	7c9b      	ldrb	r3, [r3, #18]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d105      	bne.n	8001c30 <mpu_reset_fifo+0x208>
 8001c24:	4b24      	ldr	r3, [pc, #144]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001c26:	7a9b      	ldrb	r3, [r3, #10]
 8001c28:	f003 0301 	and.w	r3, r3, #1
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d102      	bne.n	8001c36 <mpu_reset_fifo+0x20e>
            data = BIT_FIFO_EN;
 8001c30:	2340      	movs	r3, #64	@ 0x40
 8001c32:	71fb      	strb	r3, [r7, #7]
 8001c34:	e001      	b.n	8001c3a <mpu_reset_fifo+0x212>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8001c36:	2360      	movs	r3, #96	@ 0x60
 8001c38:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001c3a:	4b1f      	ldr	r3, [pc, #124]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	4619      	mov	r1, r3
 8001c42:	4b1d      	ldr	r3, [pc, #116]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	791b      	ldrb	r3, [r3, #4]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c4e:	9302      	str	r3, [sp, #8]
 8001c50:	2301      	movs	r3, #1
 8001c52:	9301      	str	r3, [sp, #4]
 8001c54:	1dfb      	adds	r3, r7, #7
 8001c56:	9300      	str	r3, [sp, #0]
 8001c58:	2301      	movs	r3, #1
 8001c5a:	4818      	ldr	r0, [pc, #96]	@ (8001cbc <mpu_reset_fifo+0x294>)
 8001c5c:	f004 f932 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d002      	beq.n	8001c6c <mpu_reset_fifo+0x244>
            return -1;
 8001c66:	f04f 33ff 	mov.w	r3, #4294967295
 8001c6a:	e043      	b.n	8001cf4 <mpu_reset_fifo+0x2cc>
        delay_ms(50);
 8001c6c:	2032      	movs	r0, #50	@ 0x32
 8001c6e:	f003 fb95 	bl	800539c <HAL_Delay>
        if (st.chip_cfg.int_enable)
 8001c72:	4b11      	ldr	r3, [pc, #68]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001c74:	7c5b      	ldrb	r3, [r3, #17]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d002      	beq.n	8001c80 <mpu_reset_fifo+0x258>
            data = BIT_DATA_RDY_EN;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	71fb      	strb	r3, [r7, #7]
 8001c7e:	e001      	b.n	8001c84 <mpu_reset_fifo+0x25c>
        else
            data = 0;
 8001c80:	2300      	movs	r3, #0
 8001c82:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001c84:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001cb8 <mpu_reset_fifo+0x290>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	7c5b      	ldrb	r3, [r3, #17]
 8001c92:	461a      	mov	r2, r3
 8001c94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c98:	9302      	str	r3, [sp, #8]
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	9301      	str	r3, [sp, #4]
 8001c9e:	1dfb      	adds	r3, r7, #7
 8001ca0:	9300      	str	r3, [sp, #0]
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	4805      	ldr	r0, [pc, #20]	@ (8001cbc <mpu_reset_fifo+0x294>)
 8001ca6:	f004 f90d 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d007      	beq.n	8001cc0 <mpu_reset_fifo+0x298>
            return -1;
 8001cb0:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb4:	e01e      	b.n	8001cf4 <mpu_reset_fifo+0x2cc>
 8001cb6:	bf00      	nop
 8001cb8:	2000000c 	.word	0x2000000c
 8001cbc:	20000060 	.word	0x20000060
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8001cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8001cfc <mpu_reset_fifo+0x2d4>)
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001cfc <mpu_reset_fifo+0x2d4>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	795b      	ldrb	r3, [r3, #5]
 8001cce:	461a      	mov	r2, r3
 8001cd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cd4:	9302      	str	r3, [sp, #8]
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	9301      	str	r3, [sp, #4]
 8001cda:	4b09      	ldr	r3, [pc, #36]	@ (8001d00 <mpu_reset_fifo+0x2d8>)
 8001cdc:	9300      	str	r3, [sp, #0]
 8001cde:	2301      	movs	r3, #1
 8001ce0:	4808      	ldr	r0, [pc, #32]	@ (8001d04 <mpu_reset_fifo+0x2dc>)
 8001ce2:	f004 f8ef 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d002      	beq.n	8001cf2 <mpu_reset_fifo+0x2ca>
            return -1;
 8001cec:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf0:	e000      	b.n	8001cf4 <mpu_reset_fifo+0x2cc>
    }
    return 0;
 8001cf2:	2300      	movs	r3, #0
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	2000000c 	.word	0x2000000c
 8001d00:	2000001c 	.word	0x2000001c
 8001d04:	20000060 	.word	0x20000060

08001d08 <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8001d10:	4b16      	ldr	r3, [pc, #88]	@ (8001d6c <mpu_get_gyro_fsr+0x64>)
 8001d12:	7a1b      	ldrb	r3, [r3, #8]
 8001d14:	2b03      	cmp	r3, #3
 8001d16:	d81e      	bhi.n	8001d56 <mpu_get_gyro_fsr+0x4e>
 8001d18:	a201      	add	r2, pc, #4	@ (adr r2, 8001d20 <mpu_get_gyro_fsr+0x18>)
 8001d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d1e:	bf00      	nop
 8001d20:	08001d31 	.word	0x08001d31
 8001d24:	08001d39 	.word	0x08001d39
 8001d28:	08001d43 	.word	0x08001d43
 8001d2c:	08001d4d 	.word	0x08001d4d
    case INV_FSR_250DPS:
        fsr[0] = 250;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	22fa      	movs	r2, #250	@ 0xfa
 8001d34:	801a      	strh	r2, [r3, #0]
        break;
 8001d36:	e012      	b.n	8001d5e <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001d3e:	801a      	strh	r2, [r3, #0]
        break;
 8001d40:	e00d      	b.n	8001d5e <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001d48:	801a      	strh	r2, [r3, #0]
        break;
 8001d4a:	e008      	b.n	8001d5e <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001d52:	801a      	strh	r2, [r3, #0]
        break;
 8001d54:	e003      	b.n	8001d5e <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	801a      	strh	r2, [r3, #0]
        break;
 8001d5c:	bf00      	nop
    }
    return 0;
 8001d5e:	2300      	movs	r3, #0
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bc80      	pop	{r7}
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	2000000c 	.word	0x2000000c

08001d70 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b088      	sub	sp, #32
 8001d74:	af04      	add	r7, sp, #16
 8001d76:	4603      	mov	r3, r0
 8001d78:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001d7a:	4b2b      	ldr	r3, [pc, #172]	@ (8001e28 <mpu_set_gyro_fsr+0xb8>)
 8001d7c:	7a9b      	ldrb	r3, [r3, #10]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d102      	bne.n	8001d88 <mpu_set_gyro_fsr+0x18>
        return -1;
 8001d82:	f04f 33ff 	mov.w	r3, #4294967295
 8001d86:	e04a      	b.n	8001e1e <mpu_set_gyro_fsr+0xae>

    switch (fsr) {
 8001d88:	88fb      	ldrh	r3, [r7, #6]
 8001d8a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001d8e:	d017      	beq.n	8001dc0 <mpu_set_gyro_fsr+0x50>
 8001d90:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001d94:	dc17      	bgt.n	8001dc6 <mpu_set_gyro_fsr+0x56>
 8001d96:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d9a:	d00e      	beq.n	8001dba <mpu_set_gyro_fsr+0x4a>
 8001d9c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001da0:	dc11      	bgt.n	8001dc6 <mpu_set_gyro_fsr+0x56>
 8001da2:	2bfa      	cmp	r3, #250	@ 0xfa
 8001da4:	d003      	beq.n	8001dae <mpu_set_gyro_fsr+0x3e>
 8001da6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001daa:	d003      	beq.n	8001db4 <mpu_set_gyro_fsr+0x44>
 8001dac:	e00b      	b.n	8001dc6 <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 8001dae:	2300      	movs	r3, #0
 8001db0:	73fb      	strb	r3, [r7, #15]
        break;
 8001db2:	e00b      	b.n	8001dcc <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 8001db4:	2308      	movs	r3, #8
 8001db6:	73fb      	strb	r3, [r7, #15]
        break;
 8001db8:	e008      	b.n	8001dcc <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 8001dba:	2310      	movs	r3, #16
 8001dbc:	73fb      	strb	r3, [r7, #15]
        break;
 8001dbe:	e005      	b.n	8001dcc <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8001dc0:	2318      	movs	r3, #24
 8001dc2:	73fb      	strb	r3, [r7, #15]
        break;
 8001dc4:	e002      	b.n	8001dcc <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 8001dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dca:	e028      	b.n	8001e1e <mpu_set_gyro_fsr+0xae>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8001dcc:	4b16      	ldr	r3, [pc, #88]	@ (8001e28 <mpu_set_gyro_fsr+0xb8>)
 8001dce:	7a1a      	ldrb	r2, [r3, #8]
 8001dd0:	7bfb      	ldrb	r3, [r7, #15]
 8001dd2:	08db      	lsrs	r3, r3, #3
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d101      	bne.n	8001dde <mpu_set_gyro_fsr+0x6e>
        return 0;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	e01f      	b.n	8001e1e <mpu_set_gyro_fsr+0xae>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8001dde:	4b12      	ldr	r3, [pc, #72]	@ (8001e28 <mpu_set_gyro_fsr+0xb8>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	4619      	mov	r1, r3
 8001de6:	4b10      	ldr	r3, [pc, #64]	@ (8001e28 <mpu_set_gyro_fsr+0xb8>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	799b      	ldrb	r3, [r3, #6]
 8001dec:	461a      	mov	r2, r3
 8001dee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001df2:	9302      	str	r3, [sp, #8]
 8001df4:	2301      	movs	r3, #1
 8001df6:	9301      	str	r3, [sp, #4]
 8001df8:	f107 030f 	add.w	r3, r7, #15
 8001dfc:	9300      	str	r3, [sp, #0]
 8001dfe:	2301      	movs	r3, #1
 8001e00:	480a      	ldr	r0, [pc, #40]	@ (8001e2c <mpu_set_gyro_fsr+0xbc>)
 8001e02:	f004 f85f 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d002      	beq.n	8001e12 <mpu_set_gyro_fsr+0xa2>
        return -1;
 8001e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e10:	e005      	b.n	8001e1e <mpu_set_gyro_fsr+0xae>
    st.chip_cfg.gyro_fsr = data >> 3;
 8001e12:	7bfb      	ldrb	r3, [r7, #15]
 8001e14:	08db      	lsrs	r3, r3, #3
 8001e16:	b2da      	uxtb	r2, r3
 8001e18:	4b03      	ldr	r3, [pc, #12]	@ (8001e28 <mpu_set_gyro_fsr+0xb8>)
 8001e1a:	721a      	strb	r2, [r3, #8]
    return 0;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3710      	adds	r7, #16
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	2000000c 	.word	0x2000000c
 8001e2c:	20000060 	.word	0x20000060

08001e30 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8001e38:	4b19      	ldr	r3, [pc, #100]	@ (8001ea0 <mpu_get_accel_fsr+0x70>)
 8001e3a:	7a5b      	ldrb	r3, [r3, #9]
 8001e3c:	2b03      	cmp	r3, #3
 8001e3e:	d81b      	bhi.n	8001e78 <mpu_get_accel_fsr+0x48>
 8001e40:	a201      	add	r2, pc, #4	@ (adr r2, 8001e48 <mpu_get_accel_fsr+0x18>)
 8001e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e46:	bf00      	nop
 8001e48:	08001e59 	.word	0x08001e59
 8001e4c:	08001e61 	.word	0x08001e61
 8001e50:	08001e69 	.word	0x08001e69
 8001e54:	08001e71 	.word	0x08001e71
    case INV_FSR_2G:
        fsr[0] = 2;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2202      	movs	r2, #2
 8001e5c:	701a      	strb	r2, [r3, #0]
        break;
 8001e5e:	e00e      	b.n	8001e7e <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2204      	movs	r2, #4
 8001e64:	701a      	strb	r2, [r3, #0]
        break;
 8001e66:	e00a      	b.n	8001e7e <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2208      	movs	r2, #8
 8001e6c:	701a      	strb	r2, [r3, #0]
        break;
 8001e6e:	e006      	b.n	8001e7e <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2210      	movs	r2, #16
 8001e74:	701a      	strb	r2, [r3, #0]
        break;
 8001e76:	e002      	b.n	8001e7e <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 8001e78:	f04f 33ff 	mov.w	r3, #4294967295
 8001e7c:	e00a      	b.n	8001e94 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 8001e7e:	4b08      	ldr	r3, [pc, #32]	@ (8001ea0 <mpu_get_accel_fsr+0x70>)
 8001e80:	7cdb      	ldrb	r3, [r3, #19]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d005      	beq.n	8001e92 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	005b      	lsls	r3, r3, #1
 8001e8c:	b2da      	uxtb	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	701a      	strb	r2, [r3, #0]
    return 0;
 8001e92:	2300      	movs	r3, #0
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bc80      	pop	{r7}
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	2000000c 	.word	0x2000000c

08001ea4 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b088      	sub	sp, #32
 8001ea8:	af04      	add	r7, sp, #16
 8001eaa:	4603      	mov	r3, r0
 8001eac:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001eae:	4b34      	ldr	r3, [pc, #208]	@ (8001f80 <mpu_set_accel_fsr+0xdc>)
 8001eb0:	7a9b      	ldrb	r3, [r3, #10]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d102      	bne.n	8001ebc <mpu_set_accel_fsr+0x18>
        return -1;
 8001eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eba:	e05d      	b.n	8001f78 <mpu_set_accel_fsr+0xd4>

    switch (fsr) {
 8001ebc:	79fb      	ldrb	r3, [r7, #7]
 8001ebe:	3b02      	subs	r3, #2
 8001ec0:	2b0e      	cmp	r3, #14
 8001ec2:	d82d      	bhi.n	8001f20 <mpu_set_accel_fsr+0x7c>
 8001ec4:	a201      	add	r2, pc, #4	@ (adr r2, 8001ecc <mpu_set_accel_fsr+0x28>)
 8001ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eca:	bf00      	nop
 8001ecc:	08001f09 	.word	0x08001f09
 8001ed0:	08001f21 	.word	0x08001f21
 8001ed4:	08001f0f 	.word	0x08001f0f
 8001ed8:	08001f21 	.word	0x08001f21
 8001edc:	08001f21 	.word	0x08001f21
 8001ee0:	08001f21 	.word	0x08001f21
 8001ee4:	08001f15 	.word	0x08001f15
 8001ee8:	08001f21 	.word	0x08001f21
 8001eec:	08001f21 	.word	0x08001f21
 8001ef0:	08001f21 	.word	0x08001f21
 8001ef4:	08001f21 	.word	0x08001f21
 8001ef8:	08001f21 	.word	0x08001f21
 8001efc:	08001f21 	.word	0x08001f21
 8001f00:	08001f21 	.word	0x08001f21
 8001f04:	08001f1b 	.word	0x08001f1b
    case 2:
        data = INV_FSR_2G << 3;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	73fb      	strb	r3, [r7, #15]
        break;
 8001f0c:	e00b      	b.n	8001f26 <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 8001f0e:	2308      	movs	r3, #8
 8001f10:	73fb      	strb	r3, [r7, #15]
        break;
 8001f12:	e008      	b.n	8001f26 <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8001f14:	2310      	movs	r3, #16
 8001f16:	73fb      	strb	r3, [r7, #15]
        break;
 8001f18:	e005      	b.n	8001f26 <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 8001f1a:	2318      	movs	r3, #24
 8001f1c:	73fb      	strb	r3, [r7, #15]
        break;
 8001f1e:	e002      	b.n	8001f26 <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8001f20:	f04f 33ff 	mov.w	r3, #4294967295
 8001f24:	e028      	b.n	8001f78 <mpu_set_accel_fsr+0xd4>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 8001f26:	4b16      	ldr	r3, [pc, #88]	@ (8001f80 <mpu_set_accel_fsr+0xdc>)
 8001f28:	7a5a      	ldrb	r2, [r3, #9]
 8001f2a:	7bfb      	ldrb	r3, [r7, #15]
 8001f2c:	08db      	lsrs	r3, r3, #3
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d101      	bne.n	8001f38 <mpu_set_accel_fsr+0x94>
        return 0;
 8001f34:	2300      	movs	r3, #0
 8001f36:	e01f      	b.n	8001f78 <mpu_set_accel_fsr+0xd4>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 8001f38:	4b11      	ldr	r3, [pc, #68]	@ (8001f80 <mpu_set_accel_fsr+0xdc>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4b0f      	ldr	r3, [pc, #60]	@ (8001f80 <mpu_set_accel_fsr+0xdc>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	79db      	ldrb	r3, [r3, #7]
 8001f46:	461a      	mov	r2, r3
 8001f48:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f4c:	9302      	str	r3, [sp, #8]
 8001f4e:	2301      	movs	r3, #1
 8001f50:	9301      	str	r3, [sp, #4]
 8001f52:	f107 030f 	add.w	r3, r7, #15
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	2301      	movs	r3, #1
 8001f5a:	480a      	ldr	r0, [pc, #40]	@ (8001f84 <mpu_set_accel_fsr+0xe0>)
 8001f5c:	f003 ffb2 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d002      	beq.n	8001f6c <mpu_set_accel_fsr+0xc8>
        return -1;
 8001f66:	f04f 33ff 	mov.w	r3, #4294967295
 8001f6a:	e005      	b.n	8001f78 <mpu_set_accel_fsr+0xd4>
    st.chip_cfg.accel_fsr = data >> 3;
 8001f6c:	7bfb      	ldrb	r3, [r7, #15]
 8001f6e:	08db      	lsrs	r3, r3, #3
 8001f70:	b2da      	uxtb	r2, r3
 8001f72:	4b03      	ldr	r3, [pc, #12]	@ (8001f80 <mpu_set_accel_fsr+0xdc>)
 8001f74:	725a      	strb	r2, [r3, #9]
    return 0;
 8001f76:	2300      	movs	r3, #0
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	2000000c 	.word	0x2000000c
 8001f84:	20000060 	.word	0x20000060

08001f88 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 8001f90:	4b1a      	ldr	r3, [pc, #104]	@ (8001ffc <mpu_get_lpf+0x74>)
 8001f92:	7adb      	ldrb	r3, [r3, #11]
 8001f94:	3b01      	subs	r3, #1
 8001f96:	2b05      	cmp	r3, #5
 8001f98:	d826      	bhi.n	8001fe8 <mpu_get_lpf+0x60>
 8001f9a:	a201      	add	r2, pc, #4	@ (adr r2, 8001fa0 <mpu_get_lpf+0x18>)
 8001f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fa0:	08001fb9 	.word	0x08001fb9
 8001fa4:	08001fc1 	.word	0x08001fc1
 8001fa8:	08001fc9 	.word	0x08001fc9
 8001fac:	08001fd1 	.word	0x08001fd1
 8001fb0:	08001fd9 	.word	0x08001fd9
 8001fb4:	08001fe1 	.word	0x08001fe1
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	22bc      	movs	r2, #188	@ 0xbc
 8001fbc:	801a      	strh	r2, [r3, #0]
        break;
 8001fbe:	e017      	b.n	8001ff0 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2262      	movs	r2, #98	@ 0x62
 8001fc4:	801a      	strh	r2, [r3, #0]
        break;
 8001fc6:	e013      	b.n	8001ff0 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	222a      	movs	r2, #42	@ 0x2a
 8001fcc:	801a      	strh	r2, [r3, #0]
        break;
 8001fce:	e00f      	b.n	8001ff0 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2214      	movs	r2, #20
 8001fd4:	801a      	strh	r2, [r3, #0]
        break;
 8001fd6:	e00b      	b.n	8001ff0 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	220a      	movs	r2, #10
 8001fdc:	801a      	strh	r2, [r3, #0]
        break;
 8001fde:	e007      	b.n	8001ff0 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2205      	movs	r2, #5
 8001fe4:	801a      	strh	r2, [r3, #0]
        break;
 8001fe6:	e003      	b.n	8001ff0 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	801a      	strh	r2, [r3, #0]
        break;
 8001fee:	bf00      	nop
    }
    return 0;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bc80      	pop	{r7}
 8001ffa:	4770      	bx	lr
 8001ffc:	2000000c 	.word	0x2000000c

08002000 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b088      	sub	sp, #32
 8002004:	af04      	add	r7, sp, #16
 8002006:	4603      	mov	r3, r0
 8002008:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800200a:	4b28      	ldr	r3, [pc, #160]	@ (80020ac <mpu_set_lpf+0xac>)
 800200c:	7a9b      	ldrb	r3, [r3, #10]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d102      	bne.n	8002018 <mpu_set_lpf+0x18>
        return -1;
 8002012:	f04f 33ff 	mov.w	r3, #4294967295
 8002016:	e044      	b.n	80020a2 <mpu_set_lpf+0xa2>

    if (lpf >= 188)
 8002018:	88fb      	ldrh	r3, [r7, #6]
 800201a:	2bbb      	cmp	r3, #187	@ 0xbb
 800201c:	d902      	bls.n	8002024 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 800201e:	2301      	movs	r3, #1
 8002020:	73fb      	strb	r3, [r7, #15]
 8002022:	e019      	b.n	8002058 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8002024:	88fb      	ldrh	r3, [r7, #6]
 8002026:	2b61      	cmp	r3, #97	@ 0x61
 8002028:	d902      	bls.n	8002030 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 800202a:	2302      	movs	r3, #2
 800202c:	73fb      	strb	r3, [r7, #15]
 800202e:	e013      	b.n	8002058 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8002030:	88fb      	ldrh	r3, [r7, #6]
 8002032:	2b29      	cmp	r3, #41	@ 0x29
 8002034:	d902      	bls.n	800203c <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8002036:	2303      	movs	r3, #3
 8002038:	73fb      	strb	r3, [r7, #15]
 800203a:	e00d      	b.n	8002058 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 800203c:	88fb      	ldrh	r3, [r7, #6]
 800203e:	2b13      	cmp	r3, #19
 8002040:	d902      	bls.n	8002048 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 8002042:	2304      	movs	r3, #4
 8002044:	73fb      	strb	r3, [r7, #15]
 8002046:	e007      	b.n	8002058 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8002048:	88fb      	ldrh	r3, [r7, #6]
 800204a:	2b09      	cmp	r3, #9
 800204c:	d902      	bls.n	8002054 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 800204e:	2305      	movs	r3, #5
 8002050:	73fb      	strb	r3, [r7, #15]
 8002052:	e001      	b.n	8002058 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8002054:	2306      	movs	r3, #6
 8002056:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8002058:	4b14      	ldr	r3, [pc, #80]	@ (80020ac <mpu_set_lpf+0xac>)
 800205a:	7ada      	ldrb	r2, [r3, #11]
 800205c:	7bfb      	ldrb	r3, [r7, #15]
 800205e:	429a      	cmp	r2, r3
 8002060:	d101      	bne.n	8002066 <mpu_set_lpf+0x66>
        return 0;
 8002062:	2300      	movs	r3, #0
 8002064:	e01d      	b.n	80020a2 <mpu_set_lpf+0xa2>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8002066:	4b11      	ldr	r3, [pc, #68]	@ (80020ac <mpu_set_lpf+0xac>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	4619      	mov	r1, r3
 800206e:	4b0f      	ldr	r3, [pc, #60]	@ (80020ac <mpu_set_lpf+0xac>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	789b      	ldrb	r3, [r3, #2]
 8002074:	461a      	mov	r2, r3
 8002076:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800207a:	9302      	str	r3, [sp, #8]
 800207c:	2301      	movs	r3, #1
 800207e:	9301      	str	r3, [sp, #4]
 8002080:	f107 030f 	add.w	r3, r7, #15
 8002084:	9300      	str	r3, [sp, #0]
 8002086:	2301      	movs	r3, #1
 8002088:	4809      	ldr	r0, [pc, #36]	@ (80020b0 <mpu_set_lpf+0xb0>)
 800208a:	f003 ff1b 	bl	8005ec4 <HAL_I2C_Mem_Write>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d002      	beq.n	800209a <mpu_set_lpf+0x9a>
        return -1;
 8002094:	f04f 33ff 	mov.w	r3, #4294967295
 8002098:	e003      	b.n	80020a2 <mpu_set_lpf+0xa2>
    st.chip_cfg.lpf = data;
 800209a:	7bfa      	ldrb	r2, [r7, #15]
 800209c:	4b03      	ldr	r3, [pc, #12]	@ (80020ac <mpu_set_lpf+0xac>)
 800209e:	72da      	strb	r2, [r3, #11]
    return 0;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	2000000c 	.word	0x2000000c
 80020b0:	20000060 	.word	0x20000060

080020b4 <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 80020bc:	4b08      	ldr	r3, [pc, #32]	@ (80020e0 <mpu_get_sample_rate+0x2c>)
 80020be:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d002      	beq.n	80020cc <mpu_get_sample_rate+0x18>
        return -1;
 80020c6:	f04f 33ff 	mov.w	r3, #4294967295
 80020ca:	e004      	b.n	80020d6 <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 80020cc:	4b04      	ldr	r3, [pc, #16]	@ (80020e0 <mpu_get_sample_rate+0x2c>)
 80020ce:	89da      	ldrh	r2, [r3, #14]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	801a      	strh	r2, [r3, #0]
    return 0;
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	bc80      	pop	{r7}
 80020de:	4770      	bx	lr
 80020e0:	2000000c 	.word	0x2000000c

080020e4 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b088      	sub	sp, #32
 80020e8:	af04      	add	r7, sp, #16
 80020ea:	4603      	mov	r3, r0
 80020ec:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80020ee:	4b34      	ldr	r3, [pc, #208]	@ (80021c0 <mpu_set_sample_rate+0xdc>)
 80020f0:	7a9b      	ldrb	r3, [r3, #10]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d102      	bne.n	80020fc <mpu_set_sample_rate+0x18>
        return -1;
 80020f6:	f04f 33ff 	mov.w	r3, #4294967295
 80020fa:	e05c      	b.n	80021b6 <mpu_set_sample_rate+0xd2>

    if (st.chip_cfg.dmp_on)
 80020fc:	4b30      	ldr	r3, [pc, #192]	@ (80021c0 <mpu_set_sample_rate+0xdc>)
 80020fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002102:	2b00      	cmp	r3, #0
 8002104:	d002      	beq.n	800210c <mpu_set_sample_rate+0x28>
        return -1;
 8002106:	f04f 33ff 	mov.w	r3, #4294967295
 800210a:	e054      	b.n	80021b6 <mpu_set_sample_rate+0xd2>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 800210c:	4b2c      	ldr	r3, [pc, #176]	@ (80021c0 <mpu_set_sample_rate+0xdc>)
 800210e:	7d1b      	ldrb	r3, [r3, #20]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d00f      	beq.n	8002134 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8002114:	88fb      	ldrh	r3, [r7, #6]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d009      	beq.n	800212e <mpu_set_sample_rate+0x4a>
 800211a:	88fb      	ldrh	r3, [r7, #6]
 800211c:	2b28      	cmp	r3, #40	@ 0x28
 800211e:	d806      	bhi.n	800212e <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8002120:	88fb      	ldrh	r3, [r7, #6]
 8002122:	b2db      	uxtb	r3, r3
 8002124:	4618      	mov	r0, r3
 8002126:	f7ff fbef 	bl	8001908 <mpu_lp_accel_mode>
                return 0;
 800212a:	2300      	movs	r3, #0
 800212c:	e043      	b.n	80021b6 <mpu_set_sample_rate+0xd2>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 800212e:	2000      	movs	r0, #0
 8002130:	f7ff fbea 	bl	8001908 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8002134:	88fb      	ldrh	r3, [r7, #6]
 8002136:	2b03      	cmp	r3, #3
 8002138:	d802      	bhi.n	8002140 <mpu_set_sample_rate+0x5c>
            rate = 4;
 800213a:	2304      	movs	r3, #4
 800213c:	80fb      	strh	r3, [r7, #6]
 800213e:	e006      	b.n	800214e <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 8002140:	88fb      	ldrh	r3, [r7, #6]
 8002142:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002146:	d902      	bls.n	800214e <mpu_set_sample_rate+0x6a>
            rate = 1000;
 8002148:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800214c:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 800214e:	88fb      	ldrh	r3, [r7, #6]
 8002150:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002154:	fb92 f3f3 	sdiv	r3, r2, r3
 8002158:	b2db      	uxtb	r3, r3
 800215a:	3b01      	subs	r3, #1
 800215c:	b2db      	uxtb	r3, r3
 800215e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8002160:	4b17      	ldr	r3, [pc, #92]	@ (80021c0 <mpu_set_sample_rate+0xdc>)
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	4619      	mov	r1, r3
 8002168:	4b15      	ldr	r3, [pc, #84]	@ (80021c0 <mpu_set_sample_rate+0xdc>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	785b      	ldrb	r3, [r3, #1]
 800216e:	461a      	mov	r2, r3
 8002170:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002174:	9302      	str	r3, [sp, #8]
 8002176:	2301      	movs	r3, #1
 8002178:	9301      	str	r3, [sp, #4]
 800217a:	f107 030f 	add.w	r3, r7, #15
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	2301      	movs	r3, #1
 8002182:	4810      	ldr	r0, [pc, #64]	@ (80021c4 <mpu_set_sample_rate+0xe0>)
 8002184:	f003 fe9e 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d002      	beq.n	8002194 <mpu_set_sample_rate+0xb0>
            return -1;
 800218e:	f04f 33ff 	mov.w	r3, #4294967295
 8002192:	e010      	b.n	80021b6 <mpu_set_sample_rate+0xd2>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8002194:	7bfb      	ldrb	r3, [r7, #15]
 8002196:	3301      	adds	r3, #1
 8002198:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800219c:	fb92 f3f3 	sdiv	r3, r2, r3
 80021a0:	b29a      	uxth	r2, r3
 80021a2:	4b07      	ldr	r3, [pc, #28]	@ (80021c0 <mpu_set_sample_rate+0xdc>)
 80021a4:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 80021a6:	4b06      	ldr	r3, [pc, #24]	@ (80021c0 <mpu_set_sample_rate+0xdc>)
 80021a8:	89db      	ldrh	r3, [r3, #14]
 80021aa:	085b      	lsrs	r3, r3, #1
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7ff ff26 	bl	8002000 <mpu_set_lpf>
        return 0;
 80021b4:	2300      	movs	r3, #0
    }
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3710      	adds	r7, #16
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	2000000c 	.word	0x2000000c
 80021c4:	20000060 	.word	0x20000060

080021c8 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 80021d0:	4b14      	ldr	r3, [pc, #80]	@ (8002224 <mpu_get_gyro_sens+0x5c>)
 80021d2:	7a1b      	ldrb	r3, [r3, #8]
 80021d4:	2b03      	cmp	r3, #3
 80021d6:	d81b      	bhi.n	8002210 <mpu_get_gyro_sens+0x48>
 80021d8:	a201      	add	r2, pc, #4	@ (adr r2, 80021e0 <mpu_get_gyro_sens+0x18>)
 80021da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021de:	bf00      	nop
 80021e0:	080021f1 	.word	0x080021f1
 80021e4:	080021f9 	.word	0x080021f9
 80021e8:	08002201 	.word	0x08002201
 80021ec:	08002209 	.word	0x08002209
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4a0d      	ldr	r2, [pc, #52]	@ (8002228 <mpu_get_gyro_sens+0x60>)
 80021f4:	601a      	str	r2, [r3, #0]
        break;
 80021f6:	e00e      	b.n	8002216 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4a0c      	ldr	r2, [pc, #48]	@ (800222c <mpu_get_gyro_sens+0x64>)
 80021fc:	601a      	str	r2, [r3, #0]
        break;
 80021fe:	e00a      	b.n	8002216 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a0b      	ldr	r2, [pc, #44]	@ (8002230 <mpu_get_gyro_sens+0x68>)
 8002204:	601a      	str	r2, [r3, #0]
        break;
 8002206:	e006      	b.n	8002216 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4a0a      	ldr	r2, [pc, #40]	@ (8002234 <mpu_get_gyro_sens+0x6c>)
 800220c:	601a      	str	r2, [r3, #0]
        break;
 800220e:	e002      	b.n	8002216 <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8002210:	f04f 33ff 	mov.w	r3, #4294967295
 8002214:	e000      	b.n	8002218 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8002216:	2300      	movs	r3, #0
}
 8002218:	4618      	mov	r0, r3
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	bc80      	pop	{r7}
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	2000000c 	.word	0x2000000c
 8002228:	43030000 	.word	0x43030000
 800222c:	42830000 	.word	0x42830000
 8002230:	42033333 	.word	0x42033333
 8002234:	41833333 	.word	0x41833333

08002238 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8002240:	4b1b      	ldr	r3, [pc, #108]	@ (80022b0 <mpu_get_accel_sens+0x78>)
 8002242:	7a5b      	ldrb	r3, [r3, #9]
 8002244:	2b03      	cmp	r3, #3
 8002246:	d81f      	bhi.n	8002288 <mpu_get_accel_sens+0x50>
 8002248:	a201      	add	r2, pc, #4	@ (adr r2, 8002250 <mpu_get_accel_sens+0x18>)
 800224a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800224e:	bf00      	nop
 8002250:	08002261 	.word	0x08002261
 8002254:	0800226b 	.word	0x0800226b
 8002258:	08002275 	.word	0x08002275
 800225c:	0800227f 	.word	0x0800227f
    case INV_FSR_2G:
        sens[0] = 16384;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002266:	801a      	strh	r2, [r3, #0]
        break;
 8002268:	e011      	b.n	800228e <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 8002270:	801a      	strh	r2, [r3, #0]
        break;
 8002272:	e00c      	b.n	800228e <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800227a:	801a      	strh	r2, [r3, #0]
        break;
 800227c:	e007      	b.n	800228e <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002284:	801a      	strh	r2, [r3, #0]
        break;
 8002286:	e002      	b.n	800228e <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8002288:	f04f 33ff 	mov.w	r3, #4294967295
 800228c:	e00a      	b.n	80022a4 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 800228e:	4b08      	ldr	r3, [pc, #32]	@ (80022b0 <mpu_get_accel_sens+0x78>)
 8002290:	7cdb      	ldrb	r3, [r3, #19]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d005      	beq.n	80022a2 <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	881b      	ldrh	r3, [r3, #0]
 800229a:	085b      	lsrs	r3, r3, #1
 800229c:	b29a      	uxth	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	801a      	strh	r2, [r3, #0]
    return 0;
 80022a2:	2300      	movs	r3, #0
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bc80      	pop	{r7}
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	2000000c 	.word	0x2000000c

080022b4 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 80022bc:	4b04      	ldr	r3, [pc, #16]	@ (80022d0 <mpu_get_fifo_config+0x1c>)
 80022be:	7c1a      	ldrb	r2, [r3, #16]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	701a      	strb	r2, [r3, #0]
    return 0;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bc80      	pop	{r7}
 80022ce:	4770      	bx	lr
 80022d0:	2000000c 	.word	0x2000000c

080022d4 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	4603      	mov	r3, r0
 80022dc:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 80022de:	2300      	movs	r3, #0
 80022e0:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 80022e2:	79fb      	ldrb	r3, [r7, #7]
 80022e4:	f023 0301 	bic.w	r3, r3, #1
 80022e8:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 80022ea:	4b22      	ldr	r3, [pc, #136]	@ (8002374 <mpu_configure_fifo+0xa0>)
 80022ec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <mpu_configure_fifo+0x24>
        return 0;
 80022f4:	2300      	movs	r3, #0
 80022f6:	e038      	b.n	800236a <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 80022f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002374 <mpu_configure_fifo+0xa0>)
 80022fa:	7a9b      	ldrb	r3, [r3, #10]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d102      	bne.n	8002306 <mpu_configure_fifo+0x32>
            return -1;
 8002300:	f04f 33ff 	mov.w	r3, #4294967295
 8002304:	e031      	b.n	800236a <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 8002306:	4b1b      	ldr	r3, [pc, #108]	@ (8002374 <mpu_configure_fifo+0xa0>)
 8002308:	7c1b      	ldrb	r3, [r3, #16]
 800230a:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 800230c:	4b19      	ldr	r3, [pc, #100]	@ (8002374 <mpu_configure_fifo+0xa0>)
 800230e:	7a9a      	ldrb	r2, [r3, #10]
 8002310:	79fb      	ldrb	r3, [r7, #7]
 8002312:	4013      	ands	r3, r2
 8002314:	b2da      	uxtb	r2, r3
 8002316:	4b17      	ldr	r3, [pc, #92]	@ (8002374 <mpu_configure_fifo+0xa0>)
 8002318:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 800231a:	4b16      	ldr	r3, [pc, #88]	@ (8002374 <mpu_configure_fifo+0xa0>)
 800231c:	7c1b      	ldrb	r3, [r3, #16]
 800231e:	79fa      	ldrb	r2, [r7, #7]
 8002320:	429a      	cmp	r2, r3
 8002322:	d003      	beq.n	800232c <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8002324:	f04f 33ff 	mov.w	r3, #4294967295
 8002328:	60fb      	str	r3, [r7, #12]
 800232a:	e001      	b.n	8002330 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 800232c:	2300      	movs	r3, #0
 800232e:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8002330:	79fb      	ldrb	r3, [r7, #7]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d103      	bne.n	800233e <mpu_configure_fifo+0x6a>
 8002336:	4b0f      	ldr	r3, [pc, #60]	@ (8002374 <mpu_configure_fifo+0xa0>)
 8002338:	7d1b      	ldrb	r3, [r3, #20]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d003      	beq.n	8002346 <mpu_configure_fifo+0x72>
            set_int_enable(1);
 800233e:	2001      	movs	r0, #1
 8002340:	f7ff f946 	bl	80015d0 <set_int_enable>
 8002344:	e002      	b.n	800234c <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8002346:	2000      	movs	r0, #0
 8002348:	f7ff f942 	bl	80015d0 <set_int_enable>
        if (sensors) {
 800234c:	79fb      	ldrb	r3, [r7, #7]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d00a      	beq.n	8002368 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 8002352:	f7ff fb69 	bl	8001a28 <mpu_reset_fifo>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d005      	beq.n	8002368 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 800235c:	4a05      	ldr	r2, [pc, #20]	@ (8002374 <mpu_configure_fifo+0xa0>)
 800235e:	7afb      	ldrb	r3, [r7, #11]
 8002360:	7413      	strb	r3, [r2, #16]
                return -1;
 8002362:	f04f 33ff 	mov.w	r3, #4294967295
 8002366:	e000      	b.n	800236a <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8002368:	68fb      	ldr	r3, [r7, #12]
}
 800236a:	4618      	mov	r0, r3
 800236c:	3710      	adds	r7, #16
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	2000000c 	.word	0x2000000c

08002378 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b088      	sub	sp, #32
 800237c:	af04      	add	r7, sp, #16
 800237e:	4603      	mov	r3, r0
 8002380:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 8002382:	79fb      	ldrb	r3, [r7, #7]
 8002384:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002388:	2b00      	cmp	r3, #0
 800238a:	d002      	beq.n	8002392 <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 800238c:	2301      	movs	r3, #1
 800238e:	73fb      	strb	r3, [r7, #15]
 8002390:	e007      	b.n	80023a2 <mpu_set_sensors+0x2a>
    else if (sensors)
 8002392:	79fb      	ldrb	r3, [r7, #7]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d002      	beq.n	800239e <mpu_set_sensors+0x26>
        data = 0;
 8002398:	2300      	movs	r3, #0
 800239a:	73fb      	strb	r3, [r7, #15]
 800239c:	e001      	b.n	80023a2 <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 800239e:	2340      	movs	r3, #64	@ 0x40
 80023a0:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 80023a2:	4b40      	ldr	r3, [pc, #256]	@ (80024a4 <mpu_set_sensors+0x12c>)
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	4619      	mov	r1, r3
 80023aa:	4b3e      	ldr	r3, [pc, #248]	@ (80024a4 <mpu_set_sensors+0x12c>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	7d5b      	ldrb	r3, [r3, #21]
 80023b0:	461a      	mov	r2, r3
 80023b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023b6:	9302      	str	r3, [sp, #8]
 80023b8:	2301      	movs	r3, #1
 80023ba:	9301      	str	r3, [sp, #4]
 80023bc:	f107 030f 	add.w	r3, r7, #15
 80023c0:	9300      	str	r3, [sp, #0]
 80023c2:	2301      	movs	r3, #1
 80023c4:	4838      	ldr	r0, [pc, #224]	@ (80024a8 <mpu_set_sensors+0x130>)
 80023c6:	f003 fd7d 	bl	8005ec4 <HAL_I2C_Mem_Write>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d005      	beq.n	80023dc <mpu_set_sensors+0x64>
        st.chip_cfg.sensors = 0;
 80023d0:	4b34      	ldr	r3, [pc, #208]	@ (80024a4 <mpu_set_sensors+0x12c>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	729a      	strb	r2, [r3, #10]
        return -1;
 80023d6:	f04f 33ff 	mov.w	r3, #4294967295
 80023da:	e05f      	b.n	800249c <mpu_set_sensors+0x124>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 80023dc:	7bfb      	ldrb	r3, [r7, #15]
 80023de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80023e2:	b2da      	uxtb	r2, r3
 80023e4:	4b2f      	ldr	r3, [pc, #188]	@ (80024a4 <mpu_set_sensors+0x12c>)
 80023e6:	731a      	strb	r2, [r3, #12]

    data = 0;
 80023e8:	2300      	movs	r3, #0
 80023ea:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 80023ec:	79fb      	ldrb	r3, [r7, #7]
 80023ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d104      	bne.n	8002400 <mpu_set_sensors+0x88>
        data |= BIT_STBY_XG;
 80023f6:	7bfb      	ldrb	r3, [r7, #15]
 80023f8:	f043 0304 	orr.w	r3, r3, #4
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 8002400:	79fb      	ldrb	r3, [r7, #7]
 8002402:	f003 0320 	and.w	r3, r3, #32
 8002406:	2b00      	cmp	r3, #0
 8002408:	d104      	bne.n	8002414 <mpu_set_sensors+0x9c>
        data |= BIT_STBY_YG;
 800240a:	7bfb      	ldrb	r3, [r7, #15]
 800240c:	f043 0302 	orr.w	r3, r3, #2
 8002410:	b2db      	uxtb	r3, r3
 8002412:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 8002414:	79fb      	ldrb	r3, [r7, #7]
 8002416:	f003 0310 	and.w	r3, r3, #16
 800241a:	2b00      	cmp	r3, #0
 800241c:	d104      	bne.n	8002428 <mpu_set_sensors+0xb0>
        data |= BIT_STBY_ZG;
 800241e:	7bfb      	ldrb	r3, [r7, #15]
 8002420:	f043 0301 	orr.w	r3, r3, #1
 8002424:	b2db      	uxtb	r3, r3
 8002426:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 8002428:	79fb      	ldrb	r3, [r7, #7]
 800242a:	f003 0308 	and.w	r3, r3, #8
 800242e:	2b00      	cmp	r3, #0
 8002430:	d104      	bne.n	800243c <mpu_set_sensors+0xc4>
        data |= BIT_STBY_XYZA;
 8002432:	7bfb      	ldrb	r3, [r7, #15]
 8002434:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8002438:	b2db      	uxtb	r3, r3
 800243a:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 800243c:	4b19      	ldr	r3, [pc, #100]	@ (80024a4 <mpu_set_sensors+0x12c>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	4619      	mov	r1, r3
 8002444:	4b17      	ldr	r3, [pc, #92]	@ (80024a4 <mpu_set_sensors+0x12c>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	7d9b      	ldrb	r3, [r3, #22]
 800244a:	461a      	mov	r2, r3
 800244c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002450:	9302      	str	r3, [sp, #8]
 8002452:	2301      	movs	r3, #1
 8002454:	9301      	str	r3, [sp, #4]
 8002456:	f107 030f 	add.w	r3, r7, #15
 800245a:	9300      	str	r3, [sp, #0]
 800245c:	2301      	movs	r3, #1
 800245e:	4812      	ldr	r0, [pc, #72]	@ (80024a8 <mpu_set_sensors+0x130>)
 8002460:	f003 fd30 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d005      	beq.n	8002476 <mpu_set_sensors+0xfe>
        st.chip_cfg.sensors = 0;
 800246a:	4b0e      	ldr	r3, [pc, #56]	@ (80024a4 <mpu_set_sensors+0x12c>)
 800246c:	2200      	movs	r2, #0
 800246e:	729a      	strb	r2, [r3, #10]
        return -1;
 8002470:	f04f 33ff 	mov.w	r3, #4294967295
 8002474:	e012      	b.n	800249c <mpu_set_sensors+0x124>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 8002476:	79fb      	ldrb	r3, [r7, #7]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d005      	beq.n	8002488 <mpu_set_sensors+0x110>
 800247c:	79fb      	ldrb	r3, [r7, #7]
 800247e:	2b08      	cmp	r3, #8
 8002480:	d002      	beq.n	8002488 <mpu_set_sensors+0x110>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 8002482:	2000      	movs	r0, #0
 8002484:	f000 f910 	bl	80026a8 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 8002488:	4a06      	ldr	r2, [pc, #24]	@ (80024a4 <mpu_set_sensors+0x12c>)
 800248a:	79fb      	ldrb	r3, [r7, #7]
 800248c:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 800248e:	4b05      	ldr	r3, [pc, #20]	@ (80024a4 <mpu_set_sensors+0x12c>)
 8002490:	2200      	movs	r2, #0
 8002492:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 8002494:	2032      	movs	r0, #50	@ 0x32
 8002496:	f002 ff81 	bl	800539c <HAL_Delay>
    return 0;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	3710      	adds	r7, #16
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	2000000c 	.word	0x2000000c
 80024a8:	20000060 	.word	0x20000060

080024ac <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b088      	sub	sp, #32
 80024b0:	af04      	add	r7, sp, #16
 80024b2:	4603      	mov	r3, r0
 80024b4:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 80024b6:	4b7a      	ldr	r3, [pc, #488]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 80024b8:	7c9b      	ldrb	r3, [r3, #18]
 80024ba:	79fa      	ldrb	r2, [r7, #7]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d101      	bne.n	80024c4 <mpu_set_bypass+0x18>
        return 0;
 80024c0:	2300      	movs	r3, #0
 80024c2:	e0e8      	b.n	8002696 <mpu_set_bypass+0x1ea>

    if (bypass_on) {
 80024c4:	79fb      	ldrb	r3, [r7, #7]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d06b      	beq.n	80025a2 <mpu_set_bypass+0xf6>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80024ca:	4b75      	ldr	r3, [pc, #468]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	4619      	mov	r1, r3
 80024d2:	4b73      	ldr	r3, [pc, #460]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	791b      	ldrb	r3, [r3, #4]
 80024d8:	461a      	mov	r2, r3
 80024da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024de:	9302      	str	r3, [sp, #8]
 80024e0:	2301      	movs	r3, #1
 80024e2:	9301      	str	r3, [sp, #4]
 80024e4:	f107 030f 	add.w	r3, r7, #15
 80024e8:	9300      	str	r3, [sp, #0]
 80024ea:	2301      	movs	r3, #1
 80024ec:	486d      	ldr	r0, [pc, #436]	@ (80026a4 <mpu_set_bypass+0x1f8>)
 80024ee:	f003 fde3 	bl	80060b8 <HAL_I2C_Mem_Read>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d002      	beq.n	80024fe <mpu_set_bypass+0x52>
            return -1;
 80024f8:	f04f 33ff 	mov.w	r3, #4294967295
 80024fc:	e0cb      	b.n	8002696 <mpu_set_bypass+0x1ea>
        tmp &= ~BIT_AUX_IF_EN;
 80024fe:	7bfb      	ldrb	r3, [r7, #15]
 8002500:	f023 0320 	bic.w	r3, r3, #32
 8002504:	b2db      	uxtb	r3, r3
 8002506:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002508:	4b65      	ldr	r3, [pc, #404]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	4619      	mov	r1, r3
 8002510:	4b63      	ldr	r3, [pc, #396]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	791b      	ldrb	r3, [r3, #4]
 8002516:	461a      	mov	r2, r3
 8002518:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800251c:	9302      	str	r3, [sp, #8]
 800251e:	2301      	movs	r3, #1
 8002520:	9301      	str	r3, [sp, #4]
 8002522:	f107 030f 	add.w	r3, r7, #15
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	2301      	movs	r3, #1
 800252a:	485e      	ldr	r0, [pc, #376]	@ (80026a4 <mpu_set_bypass+0x1f8>)
 800252c:	f003 fcca 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d002      	beq.n	800253c <mpu_set_bypass+0x90>
            return -1;
 8002536:	f04f 33ff 	mov.w	r3, #4294967295
 800253a:	e0ac      	b.n	8002696 <mpu_set_bypass+0x1ea>
        delay_ms(3);
 800253c:	2003      	movs	r0, #3
 800253e:	f002 ff2d 	bl	800539c <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 8002542:	2302      	movs	r3, #2
 8002544:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 8002546:	4b56      	ldr	r3, [pc, #344]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 8002548:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800254c:	2b00      	cmp	r3, #0
 800254e:	d004      	beq.n	800255a <mpu_set_bypass+0xae>
            tmp |= BIT_ACTL;
 8002550:	7bfb      	ldrb	r3, [r7, #15]
 8002552:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002556:	b2db      	uxtb	r3, r3
 8002558:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 800255a:	4b51      	ldr	r3, [pc, #324]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 800255c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002560:	2b00      	cmp	r3, #0
 8002562:	d004      	beq.n	800256e <mpu_set_bypass+0xc2>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002564:	7bfb      	ldrb	r3, [r7, #15]
 8002566:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800256a:	b2db      	uxtb	r3, r3
 800256c:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800256e:	4b4c      	ldr	r3, [pc, #304]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	4619      	mov	r1, r3
 8002576:	4b4a      	ldr	r3, [pc, #296]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	7ddb      	ldrb	r3, [r3, #23]
 800257c:	461a      	mov	r2, r3
 800257e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002582:	9302      	str	r3, [sp, #8]
 8002584:	2301      	movs	r3, #1
 8002586:	9301      	str	r3, [sp, #4]
 8002588:	f107 030f 	add.w	r3, r7, #15
 800258c:	9300      	str	r3, [sp, #0]
 800258e:	2301      	movs	r3, #1
 8002590:	4844      	ldr	r0, [pc, #272]	@ (80026a4 <mpu_set_bypass+0x1f8>)
 8002592:	f003 fc97 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d078      	beq.n	800268e <mpu_set_bypass+0x1e2>
            return -1;
 800259c:	f04f 33ff 	mov.w	r3, #4294967295
 80025a0:	e079      	b.n	8002696 <mpu_set_bypass+0x1ea>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80025a2:	4b3f      	ldr	r3, [pc, #252]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	4619      	mov	r1, r3
 80025aa:	4b3d      	ldr	r3, [pc, #244]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	791b      	ldrb	r3, [r3, #4]
 80025b0:	461a      	mov	r2, r3
 80025b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025b6:	9302      	str	r3, [sp, #8]
 80025b8:	2301      	movs	r3, #1
 80025ba:	9301      	str	r3, [sp, #4]
 80025bc:	f107 030f 	add.w	r3, r7, #15
 80025c0:	9300      	str	r3, [sp, #0]
 80025c2:	2301      	movs	r3, #1
 80025c4:	4837      	ldr	r0, [pc, #220]	@ (80026a4 <mpu_set_bypass+0x1f8>)
 80025c6:	f003 fd77 	bl	80060b8 <HAL_I2C_Mem_Read>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d002      	beq.n	80025d6 <mpu_set_bypass+0x12a>
            return -1;
 80025d0:	f04f 33ff 	mov.w	r3, #4294967295
 80025d4:	e05f      	b.n	8002696 <mpu_set_bypass+0x1ea>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 80025d6:	4b32      	ldr	r3, [pc, #200]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 80025d8:	7a9b      	ldrb	r3, [r3, #10]
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d005      	beq.n	80025ee <mpu_set_bypass+0x142>
            tmp |= BIT_AUX_IF_EN;
 80025e2:	7bfb      	ldrb	r3, [r7, #15]
 80025e4:	f043 0320 	orr.w	r3, r3, #32
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	73fb      	strb	r3, [r7, #15]
 80025ec:	e004      	b.n	80025f8 <mpu_set_bypass+0x14c>
        else
            tmp &= ~BIT_AUX_IF_EN;
 80025ee:	7bfb      	ldrb	r3, [r7, #15]
 80025f0:	f023 0320 	bic.w	r3, r3, #32
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80025f8:	4b29      	ldr	r3, [pc, #164]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	4619      	mov	r1, r3
 8002600:	4b27      	ldr	r3, [pc, #156]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	791b      	ldrb	r3, [r3, #4]
 8002606:	461a      	mov	r2, r3
 8002608:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800260c:	9302      	str	r3, [sp, #8]
 800260e:	2301      	movs	r3, #1
 8002610:	9301      	str	r3, [sp, #4]
 8002612:	f107 030f 	add.w	r3, r7, #15
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	2301      	movs	r3, #1
 800261a:	4822      	ldr	r0, [pc, #136]	@ (80026a4 <mpu_set_bypass+0x1f8>)
 800261c:	f003 fc52 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d002      	beq.n	800262c <mpu_set_bypass+0x180>
            return -1;
 8002626:	f04f 33ff 	mov.w	r3, #4294967295
 800262a:	e034      	b.n	8002696 <mpu_set_bypass+0x1ea>
        delay_ms(3);
 800262c:	2003      	movs	r0, #3
 800262e:	f002 feb5 	bl	800539c <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 8002632:	4b1b      	ldr	r3, [pc, #108]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 8002634:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002638:	2b00      	cmp	r3, #0
 800263a:	d002      	beq.n	8002642 <mpu_set_bypass+0x196>
            tmp = BIT_ACTL;
 800263c:	2380      	movs	r3, #128	@ 0x80
 800263e:	73fb      	strb	r3, [r7, #15]
 8002640:	e001      	b.n	8002646 <mpu_set_bypass+0x19a>
        else
            tmp = 0;
 8002642:	2300      	movs	r3, #0
 8002644:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8002646:	4b16      	ldr	r3, [pc, #88]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 8002648:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800264c:	2b00      	cmp	r3, #0
 800264e:	d004      	beq.n	800265a <mpu_set_bypass+0x1ae>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002650:	7bfb      	ldrb	r3, [r7, #15]
 8002652:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002656:	b2db      	uxtb	r3, r3
 8002658:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800265a:	4b11      	ldr	r3, [pc, #68]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	4619      	mov	r1, r3
 8002662:	4b0f      	ldr	r3, [pc, #60]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	7ddb      	ldrb	r3, [r3, #23]
 8002668:	461a      	mov	r2, r3
 800266a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800266e:	9302      	str	r3, [sp, #8]
 8002670:	2301      	movs	r3, #1
 8002672:	9301      	str	r3, [sp, #4]
 8002674:	f107 030f 	add.w	r3, r7, #15
 8002678:	9300      	str	r3, [sp, #0]
 800267a:	2301      	movs	r3, #1
 800267c:	4809      	ldr	r0, [pc, #36]	@ (80026a4 <mpu_set_bypass+0x1f8>)
 800267e:	f003 fc21 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d002      	beq.n	800268e <mpu_set_bypass+0x1e2>
            return -1;
 8002688:	f04f 33ff 	mov.w	r3, #4294967295
 800268c:	e003      	b.n	8002696 <mpu_set_bypass+0x1ea>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 800268e:	4a04      	ldr	r2, [pc, #16]	@ (80026a0 <mpu_set_bypass+0x1f4>)
 8002690:	79fb      	ldrb	r3, [r7, #7]
 8002692:	7493      	strb	r3, [r2, #18]
    return 0;
 8002694:	2300      	movs	r3, #0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3710      	adds	r7, #16
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	2000000c 	.word	0x2000000c
 80026a4:	20000060 	.word	0x20000060

080026a8 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b088      	sub	sp, #32
 80026ac:	af04      	add	r7, sp, #16
 80026ae:	4603      	mov	r3, r0
 80026b0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 80026b2:	4b23      	ldr	r3, [pc, #140]	@ (8002740 <mpu_set_int_latched+0x98>)
 80026b4:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80026b8:	79fa      	ldrb	r2, [r7, #7]
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d101      	bne.n	80026c2 <mpu_set_int_latched+0x1a>
        return 0;
 80026be:	2300      	movs	r3, #0
 80026c0:	e039      	b.n	8002736 <mpu_set_int_latched+0x8e>

    if (enable)
 80026c2:	79fb      	ldrb	r3, [r7, #7]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d002      	beq.n	80026ce <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80026c8:	2330      	movs	r3, #48	@ 0x30
 80026ca:	73fb      	strb	r3, [r7, #15]
 80026cc:	e001      	b.n	80026d2 <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 80026ce:	2300      	movs	r3, #0
 80026d0:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 80026d2:	4b1b      	ldr	r3, [pc, #108]	@ (8002740 <mpu_set_int_latched+0x98>)
 80026d4:	7c9b      	ldrb	r3, [r3, #18]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d004      	beq.n	80026e4 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 80026da:	7bfb      	ldrb	r3, [r7, #15]
 80026dc:	f043 0302 	orr.w	r3, r3, #2
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 80026e4:	4b16      	ldr	r3, [pc, #88]	@ (8002740 <mpu_set_int_latched+0x98>)
 80026e6:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d004      	beq.n	80026f8 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 80026ee:	7bfb      	ldrb	r3, [r7, #15]
 80026f0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80026f8:	4b11      	ldr	r3, [pc, #68]	@ (8002740 <mpu_set_int_latched+0x98>)
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	4619      	mov	r1, r3
 8002700:	4b0f      	ldr	r3, [pc, #60]	@ (8002740 <mpu_set_int_latched+0x98>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	7ddb      	ldrb	r3, [r3, #23]
 8002706:	461a      	mov	r2, r3
 8002708:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800270c:	9302      	str	r3, [sp, #8]
 800270e:	2301      	movs	r3, #1
 8002710:	9301      	str	r3, [sp, #4]
 8002712:	f107 030f 	add.w	r3, r7, #15
 8002716:	9300      	str	r3, [sp, #0]
 8002718:	2301      	movs	r3, #1
 800271a:	480a      	ldr	r0, [pc, #40]	@ (8002744 <mpu_set_int_latched+0x9c>)
 800271c:	f003 fbd2 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d002      	beq.n	800272c <mpu_set_int_latched+0x84>
        return -1;
 8002726:	f04f 33ff 	mov.w	r3, #4294967295
 800272a:	e004      	b.n	8002736 <mpu_set_int_latched+0x8e>
    st.chip_cfg.latched_int = enable;
 800272c:	4a04      	ldr	r2, [pc, #16]	@ (8002740 <mpu_set_int_latched+0x98>)
 800272e:	79fb      	ldrb	r3, [r7, #7]
 8002730:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 8002734:	2300      	movs	r3, #0
}
 8002736:	4618      	mov	r0, r3
 8002738:	3710      	adds	r7, #16
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	2000000c 	.word	0x2000000c
 8002744:	20000060 	.word	0x20000060

08002748 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 8002748:	b590      	push	{r4, r7, lr}
 800274a:	b08b      	sub	sp, #44	@ 0x2c
 800274c:	af04      	add	r7, sp, #16
 800274e:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 8002750:	4b44      	ldr	r3, [pc, #272]	@ (8002864 <get_accel_prod_shift+0x11c>)
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	4619      	mov	r1, r3
 8002758:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800275c:	9302      	str	r3, [sp, #8]
 800275e:	2304      	movs	r3, #4
 8002760:	9301      	str	r3, [sp, #4]
 8002762:	f107 0310 	add.w	r3, r7, #16
 8002766:	9300      	str	r3, [sp, #0]
 8002768:	2301      	movs	r3, #1
 800276a:	220d      	movs	r2, #13
 800276c:	483e      	ldr	r0, [pc, #248]	@ (8002868 <get_accel_prod_shift+0x120>)
 800276e:	f003 fca3 	bl	80060b8 <HAL_I2C_Mem_Read>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <get_accel_prod_shift+0x34>
        return 0x07;
 8002778:	2307      	movs	r3, #7
 800277a:	e06f      	b.n	800285c <get_accel_prod_shift+0x114>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 800277c:	7c3b      	ldrb	r3, [r7, #16]
 800277e:	10db      	asrs	r3, r3, #3
 8002780:	b25b      	sxtb	r3, r3
 8002782:	f003 031c 	and.w	r3, r3, #28
 8002786:	b25a      	sxtb	r2, r3
 8002788:	7cfb      	ldrb	r3, [r7, #19]
 800278a:	111b      	asrs	r3, r3, #4
 800278c:	b25b      	sxtb	r3, r3
 800278e:	f003 0303 	and.w	r3, r3, #3
 8002792:	b25b      	sxtb	r3, r3
 8002794:	4313      	orrs	r3, r2
 8002796:	b25b      	sxtb	r3, r3
 8002798:	b2db      	uxtb	r3, r3
 800279a:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 800279c:	7c7b      	ldrb	r3, [r7, #17]
 800279e:	10db      	asrs	r3, r3, #3
 80027a0:	b25b      	sxtb	r3, r3
 80027a2:	f003 031c 	and.w	r3, r3, #28
 80027a6:	b25a      	sxtb	r2, r3
 80027a8:	7cfb      	ldrb	r3, [r7, #19]
 80027aa:	109b      	asrs	r3, r3, #2
 80027ac:	b25b      	sxtb	r3, r3
 80027ae:	f003 0303 	and.w	r3, r3, #3
 80027b2:	b25b      	sxtb	r3, r3
 80027b4:	4313      	orrs	r3, r2
 80027b6:	b25b      	sxtb	r3, r3
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 80027bc:	7cbb      	ldrb	r3, [r7, #18]
 80027be:	10db      	asrs	r3, r3, #3
 80027c0:	b25b      	sxtb	r3, r3
 80027c2:	f003 031c 	and.w	r3, r3, #28
 80027c6:	b25a      	sxtb	r2, r3
 80027c8:	7cfb      	ldrb	r3, [r7, #19]
 80027ca:	b25b      	sxtb	r3, r3
 80027cc:	f003 0303 	and.w	r3, r3, #3
 80027d0:	b25b      	sxtb	r3, r3
 80027d2:	4313      	orrs	r3, r2
 80027d4:	b25b      	sxtb	r3, r3
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 80027da:	2300      	movs	r3, #0
 80027dc:	75fb      	strb	r3, [r7, #23]
 80027de:	e039      	b.n	8002854 <get_accel_prod_shift+0x10c>
        if (!shift_code[ii]) {
 80027e0:	7dfb      	ldrb	r3, [r7, #23]
 80027e2:	3318      	adds	r3, #24
 80027e4:	443b      	add	r3, r7
 80027e6:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d107      	bne.n	80027fe <get_accel_prod_shift+0xb6>
            st_shift[ii] = 0.f;
 80027ee:	7dfb      	ldrb	r3, [r7, #23]
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	4413      	add	r3, r2
 80027f6:	f04f 0200 	mov.w	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]
            continue;
 80027fc:	e027      	b.n	800284e <get_accel_prod_shift+0x106>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 80027fe:	7dfb      	ldrb	r3, [r7, #23]
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	4413      	add	r3, r2
 8002806:	4a19      	ldr	r2, [pc, #100]	@ (800286c <get_accel_prod_shift+0x124>)
 8002808:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 800280a:	e00d      	b.n	8002828 <get_accel_prod_shift+0xe0>
            st_shift[ii] *= 1.034f;
 800280c:	7dfb      	ldrb	r3, [r7, #23]
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	4413      	add	r3, r2
 8002814:	6818      	ldr	r0, [r3, #0]
 8002816:	7dfb      	ldrb	r3, [r7, #23]
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	18d4      	adds	r4, r2, r3
 800281e:	4914      	ldr	r1, [pc, #80]	@ (8002870 <get_accel_prod_shift+0x128>)
 8002820:	f7fd fe0e 	bl	8000440 <__aeabi_fmul>
 8002824:	4603      	mov	r3, r0
 8002826:	6023      	str	r3, [r4, #0]
        while (--shift_code[ii])
 8002828:	7dfb      	ldrb	r3, [r7, #23]
 800282a:	f103 0218 	add.w	r2, r3, #24
 800282e:	443a      	add	r2, r7
 8002830:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8002834:	3a01      	subs	r2, #1
 8002836:	b2d1      	uxtb	r1, r2
 8002838:	f103 0218 	add.w	r2, r3, #24
 800283c:	443a      	add	r2, r7
 800283e:	f802 1c0c 	strb.w	r1, [r2, #-12]
 8002842:	3318      	adds	r3, #24
 8002844:	443b      	add	r3, r7
 8002846:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1de      	bne.n	800280c <get_accel_prod_shift+0xc4>
    for (ii = 0; ii < 3; ii++) {
 800284e:	7dfb      	ldrb	r3, [r7, #23]
 8002850:	3301      	adds	r3, #1
 8002852:	75fb      	strb	r3, [r7, #23]
 8002854:	7dfb      	ldrb	r3, [r7, #23]
 8002856:	2b02      	cmp	r3, #2
 8002858:	d9c2      	bls.n	80027e0 <get_accel_prod_shift+0x98>
    }
    return 0;
 800285a:	2300      	movs	r3, #0
}
 800285c:	4618      	mov	r0, r3
 800285e:	371c      	adds	r7, #28
 8002860:	46bd      	mov	sp, r7
 8002862:	bd90      	pop	{r4, r7, pc}
 8002864:	2000000c 	.word	0x2000000c
 8002868:	20000060 	.word	0x20000060
 800286c:	3eae147b 	.word	0x3eae147b
 8002870:	3f845a1d 	.word	0x3f845a1d

08002874 <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b08a      	sub	sp, #40	@ 0x28
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 800287e:	2300      	movs	r3, #0
 8002880:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 8002882:	f107 030c 	add.w	r3, r7, #12
 8002886:	4618      	mov	r0, r3
 8002888:	f7ff ff5e 	bl	8002748 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 800288c:	2300      	movs	r3, #0
 800288e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002890:	e065      	b.n	800295e <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8002892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	4413      	add	r3, r2
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	6839      	ldr	r1, [r7, #0]
 80028a2:	440b      	add	r3, r1
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	bfb8      	it	lt
 80028ac:	425b      	neglt	r3, r3
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7fd fd72 	bl	8000398 <__aeabi_i2f>
 80028b4:	4603      	mov	r3, r0
 80028b6:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7fd fe74 	bl	80005a8 <__aeabi_fdiv>
 80028c0:	4603      	mov	r3, r0
 80028c2:	61fb      	str	r3, [r7, #28]
        if (st_shift[jj]) {
 80028c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	3328      	adds	r3, #40	@ 0x28
 80028ca:	443b      	add	r3, r7
 80028cc:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80028d0:	f04f 0100 	mov.w	r1, #0
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7fd ff47 	bl	8000768 <__aeabi_fcmpeq>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d124      	bne.n	800292a <accel_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 80028e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	3328      	adds	r3, #40	@ 0x28
 80028e6:	443b      	add	r3, r7
 80028e8:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80028ec:	4619      	mov	r1, r3
 80028ee:	69f8      	ldr	r0, [r7, #28]
 80028f0:	f7fd fe5a 	bl	80005a8 <__aeabi_fdiv>
 80028f4:	4603      	mov	r3, r0
 80028f6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7fd fc96 	bl	800022c <__aeabi_fsub>
 8002900:	4603      	mov	r3, r0
 8002902:	61bb      	str	r3, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8002904:	69bb      	ldr	r3, [r7, #24]
 8002906:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800290a:	4a19      	ldr	r2, [pc, #100]	@ (8002970 <accel_self_test+0xfc>)
 800290c:	4611      	mov	r1, r2
 800290e:	4618      	mov	r0, r3
 8002910:	f7fd ff52 	bl	80007b8 <__aeabi_fcmpgt>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d01e      	beq.n	8002958 <accel_self_test+0xe4>
                result |= 1 << jj;
 800291a:	2201      	movs	r2, #1
 800291c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	6a3a      	ldr	r2, [r7, #32]
 8002924:	4313      	orrs	r3, r2
 8002926:	623b      	str	r3, [r7, #32]
 8002928:	e016      	b.n	8002958 <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 800292a:	4b12      	ldr	r3, [pc, #72]	@ (8002974 <accel_self_test+0x100>)
 800292c:	4619      	mov	r1, r3
 800292e:	69f8      	ldr	r0, [r7, #28]
 8002930:	f7fd ff24 	bl	800077c <__aeabi_fcmplt>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d107      	bne.n	800294a <accel_self_test+0xd6>
            (st_shift_cust > test.max_g))
 800293a:	4b0f      	ldr	r3, [pc, #60]	@ (8002978 <accel_self_test+0x104>)
        } else if ((st_shift_cust < test.min_g) ||
 800293c:	4619      	mov	r1, r3
 800293e:	69f8      	ldr	r0, [r7, #28]
 8002940:	f7fd ff3a 	bl	80007b8 <__aeabi_fcmpgt>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d006      	beq.n	8002958 <accel_self_test+0xe4>
            result |= 1 << jj;
 800294a:	2201      	movs	r2, #1
 800294c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800294e:	fa02 f303 	lsl.w	r3, r2, r3
 8002952:	6a3a      	ldr	r2, [r7, #32]
 8002954:	4313      	orrs	r3, r2
 8002956:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 8002958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800295a:	3301      	adds	r3, #1
 800295c:	627b      	str	r3, [r7, #36]	@ 0x24
 800295e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002960:	2b02      	cmp	r3, #2
 8002962:	dd96      	ble.n	8002892 <accel_self_test+0x1e>
    }

    return result;
 8002964:	6a3b      	ldr	r3, [r7, #32]
}
 8002966:	4618      	mov	r0, r3
 8002968:	3728      	adds	r7, #40	@ 0x28
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	3e0f5c29 	.word	0x3e0f5c29
 8002974:	3e99999a 	.word	0x3e99999a
 8002978:	3f733333 	.word	0x3f733333

0800297c <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b08c      	sub	sp, #48	@ 0x30
 8002980:	af04      	add	r7, sp, #16
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8002986:	2300      	movs	r3, #0
 8002988:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 800298a:	4b58      	ldr	r3, [pc, #352]	@ (8002aec <gyro_self_test+0x170>)
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	4619      	mov	r1, r3
 8002992:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002996:	9302      	str	r3, [sp, #8]
 8002998:	2303      	movs	r3, #3
 800299a:	9301      	str	r3, [sp, #4]
 800299c:	f107 0308 	add.w	r3, r7, #8
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	2301      	movs	r3, #1
 80029a4:	220d      	movs	r2, #13
 80029a6:	4852      	ldr	r0, [pc, #328]	@ (8002af0 <gyro_self_test+0x174>)
 80029a8:	f003 fb86 	bl	80060b8 <HAL_I2C_Mem_Read>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <gyro_self_test+0x3a>
        return 0x07;
 80029b2:	2307      	movs	r3, #7
 80029b4:	e095      	b.n	8002ae2 <gyro_self_test+0x166>

    tmp[0] &= 0x1F;
 80029b6:	7a3b      	ldrb	r3, [r7, #8]
 80029b8:	f003 031f 	and.w	r3, r3, #31
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 80029c0:	7a7b      	ldrb	r3, [r7, #9]
 80029c2:	f003 031f 	and.w	r3, r3, #31
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 80029ca:	7abb      	ldrb	r3, [r7, #10]
 80029cc:	f003 031f 	and.w	r3, r3, #31
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 80029d4:	2300      	movs	r3, #0
 80029d6:	61fb      	str	r3, [r7, #28]
 80029d8:	e07e      	b.n	8002ad8 <gyro_self_test+0x15c>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	4413      	add	r3, r2
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	6839      	ldr	r1, [r7, #0]
 80029ea:	440b      	add	r3, r1
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	bfb8      	it	lt
 80029f4:	425b      	neglt	r3, r3
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7fd fcce 	bl	8000398 <__aeabi_i2f>
 80029fc:	4603      	mov	r3, r0
 80029fe:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7fd fdd0 	bl	80005a8 <__aeabi_fdiv>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	613b      	str	r3, [r7, #16]
        if (tmp[jj]) {
 8002a0c:	f107 0208 	add.w	r2, r7, #8
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	4413      	add	r3, r2
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d044      	beq.n	8002aa4 <gyro_self_test+0x128>
            st_shift = 3275.f / test.gyro_sens;
 8002a1a:	2383      	movs	r3, #131	@ 0x83
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7fd fcb7 	bl	8000390 <__aeabi_ui2f>
 8002a22:	4603      	mov	r3, r0
 8002a24:	4619      	mov	r1, r3
 8002a26:	4833      	ldr	r0, [pc, #204]	@ (8002af4 <gyro_self_test+0x178>)
 8002a28:	f7fd fdbe 	bl	80005a8 <__aeabi_fdiv>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8002a30:	e005      	b.n	8002a3e <gyro_self_test+0xc2>
                st_shift *= 1.046f;
 8002a32:	4931      	ldr	r1, [pc, #196]	@ (8002af8 <gyro_self_test+0x17c>)
 8002a34:	6978      	ldr	r0, [r7, #20]
 8002a36:	f7fd fd03 	bl	8000440 <__aeabi_fmul>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8002a3e:	f107 0208 	add.w	r2, r7, #8
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	4413      	add	r3, r2
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	b2d9      	uxtb	r1, r3
 8002a4c:	f107 0208 	add.w	r2, r7, #8
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	4413      	add	r3, r2
 8002a54:	460a      	mov	r2, r1
 8002a56:	701a      	strb	r2, [r3, #0]
 8002a58:	f107 0208 	add.w	r2, r7, #8
 8002a5c:	69fb      	ldr	r3, [r7, #28]
 8002a5e:	4413      	add	r3, r2
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d1e5      	bne.n	8002a32 <gyro_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 8002a66:	6979      	ldr	r1, [r7, #20]
 8002a68:	6938      	ldr	r0, [r7, #16]
 8002a6a:	f7fd fd9d 	bl	80005a8 <__aeabi_fdiv>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7fd fbd9 	bl	800022c <__aeabi_fsub>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	60fb      	str	r3, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a84:	4a1d      	ldr	r2, [pc, #116]	@ (8002afc <gyro_self_test+0x180>)
 8002a86:	4611      	mov	r1, r2
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7fd fe95 	bl	80007b8 <__aeabi_fcmpgt>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d01e      	beq.n	8002ad2 <gyro_self_test+0x156>
                result |= 1 << jj;
 8002a94:	2201      	movs	r2, #1
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	69ba      	ldr	r2, [r7, #24]
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	61bb      	str	r3, [r7, #24]
 8002aa2:	e016      	b.n	8002ad2 <gyro_self_test+0x156>
        } else if ((st_shift_cust < test.min_dps) ||
 8002aa4:	4b16      	ldr	r3, [pc, #88]	@ (8002b00 <gyro_self_test+0x184>)
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	6938      	ldr	r0, [r7, #16]
 8002aaa:	f7fd fe67 	bl	800077c <__aeabi_fcmplt>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d107      	bne.n	8002ac4 <gyro_self_test+0x148>
            (st_shift_cust > test.max_dps))
 8002ab4:	4b13      	ldr	r3, [pc, #76]	@ (8002b04 <gyro_self_test+0x188>)
        } else if ((st_shift_cust < test.min_dps) ||
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	6938      	ldr	r0, [r7, #16]
 8002aba:	f7fd fe7d 	bl	80007b8 <__aeabi_fcmpgt>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d006      	beq.n	8002ad2 <gyro_self_test+0x156>
            result |= 1 << jj;
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8002acc:	69ba      	ldr	r2, [r7, #24]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	61fb      	str	r3, [r7, #28]
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	f77f af7d 	ble.w	80029da <gyro_self_test+0x5e>
    }
    return result;
 8002ae0:	69bb      	ldr	r3, [r7, #24]
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3720      	adds	r7, #32
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	2000000c 	.word	0x2000000c
 8002af0:	20000060 	.word	0x20000060
 8002af4:	454cb000 	.word	0x454cb000
 8002af8:	3f85e354 	.word	0x3f85e354
 8002afc:	3e0f5c29 	.word	0x3e0f5c29
 8002b00:	41200000 	.word	0x41200000
 8002b04:	42d20000 	.word	0x42d20000

08002b08 <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 8002b08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b0c:	b0bc      	sub	sp, #240	@ 0xf0
 8002b0e:	af04      	add	r7, sp, #16
 8002b10:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 8002b14:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 8002b18:	4613      	mov	r3, r2
 8002b1a:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 8002b24:	2300      	movs	r3, #0
 8002b26:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 8002b2a:	4bab      	ldr	r3, [pc, #684]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	4619      	mov	r1, r3
 8002b32:	4ba9      	ldr	r3, [pc, #676]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	7d5b      	ldrb	r3, [r3, #21]
 8002b38:	461a      	mov	r2, r3
 8002b3a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b3e:	9302      	str	r3, [sp, #8]
 8002b40:	2302      	movs	r3, #2
 8002b42:	9301      	str	r3, [sp, #4]
 8002b44:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b48:	9300      	str	r3, [sp, #0]
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	48a3      	ldr	r0, [pc, #652]	@ (8002ddc <get_st_biases+0x2d4>)
 8002b4e:	f003 f9b9 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d002      	beq.n	8002b5e <get_st_biases+0x56>
        return -1;
 8002b58:	f04f 33ff 	mov.w	r3, #4294967295
 8002b5c:	e3d6      	b.n	800330c <get_st_biases+0x804>
    delay_ms(200);
 8002b5e:	20c8      	movs	r0, #200	@ 0xc8
 8002b60:	f002 fc1c 	bl	800539c <HAL_Delay>
    data[0] = 0;
 8002b64:	2300      	movs	r3, #0
 8002b66:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 8002b6a:	4b9b      	ldr	r3, [pc, #620]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	4619      	mov	r1, r3
 8002b72:	4b99      	ldr	r3, [pc, #612]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	7c5b      	ldrb	r3, [r3, #17]
 8002b78:	461a      	mov	r2, r3
 8002b7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b7e:	9302      	str	r3, [sp, #8]
 8002b80:	2301      	movs	r3, #1
 8002b82:	9301      	str	r3, [sp, #4]
 8002b84:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b88:	9300      	str	r3, [sp, #0]
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	4893      	ldr	r0, [pc, #588]	@ (8002ddc <get_st_biases+0x2d4>)
 8002b8e:	f003 f999 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d002      	beq.n	8002b9e <get_st_biases+0x96>
        return -1;
 8002b98:	f04f 33ff 	mov.w	r3, #4294967295
 8002b9c:	e3b6      	b.n	800330c <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002b9e:	4b8e      	ldr	r3, [pc, #568]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4b8c      	ldr	r3, [pc, #560]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	795b      	ldrb	r3, [r3, #5]
 8002bac:	461a      	mov	r2, r3
 8002bae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bb2:	9302      	str	r3, [sp, #8]
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	9301      	str	r3, [sp, #4]
 8002bb8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002bbc:	9300      	str	r3, [sp, #0]
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	4886      	ldr	r0, [pc, #536]	@ (8002ddc <get_st_biases+0x2d4>)
 8002bc2:	f003 f97f 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d002      	beq.n	8002bd2 <get_st_biases+0xca>
        return -1;
 8002bcc:	f04f 33ff 	mov.w	r3, #4294967295
 8002bd0:	e39c      	b.n	800330c <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8002bd2:	4b81      	ldr	r3, [pc, #516]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	4619      	mov	r1, r3
 8002bda:	4b7f      	ldr	r3, [pc, #508]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	7d5b      	ldrb	r3, [r3, #21]
 8002be0:	461a      	mov	r2, r3
 8002be2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002be6:	9302      	str	r3, [sp, #8]
 8002be8:	2301      	movs	r3, #1
 8002bea:	9301      	str	r3, [sp, #4]
 8002bec:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002bf0:	9300      	str	r3, [sp, #0]
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	4879      	ldr	r0, [pc, #484]	@ (8002ddc <get_st_biases+0x2d4>)
 8002bf6:	f003 f965 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d002      	beq.n	8002c06 <get_st_biases+0xfe>
        return -1;
 8002c00:	f04f 33ff 	mov.w	r3, #4294967295
 8002c04:	e382      	b.n	800330c <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 8002c06:	4b74      	ldr	r3, [pc, #464]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	4b72      	ldr	r3, [pc, #456]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	7e9b      	ldrb	r3, [r3, #26]
 8002c14:	461a      	mov	r2, r3
 8002c16:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c1a:	9302      	str	r3, [sp, #8]
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	9301      	str	r3, [sp, #4]
 8002c20:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002c24:	9300      	str	r3, [sp, #0]
 8002c26:	2301      	movs	r3, #1
 8002c28:	486c      	ldr	r0, [pc, #432]	@ (8002ddc <get_st_biases+0x2d4>)
 8002c2a:	f003 f94b 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d002      	beq.n	8002c3a <get_st_biases+0x132>
        return -1;
 8002c34:	f04f 33ff 	mov.w	r3, #4294967295
 8002c38:	e368      	b.n	800330c <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002c3a:	4b67      	ldr	r3, [pc, #412]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	4619      	mov	r1, r3
 8002c42:	4b65      	ldr	r3, [pc, #404]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	791b      	ldrb	r3, [r3, #4]
 8002c48:	461a      	mov	r2, r3
 8002c4a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c4e:	9302      	str	r3, [sp, #8]
 8002c50:	2301      	movs	r3, #1
 8002c52:	9301      	str	r3, [sp, #4]
 8002c54:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	485f      	ldr	r0, [pc, #380]	@ (8002ddc <get_st_biases+0x2d4>)
 8002c5e:	f003 f931 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d002      	beq.n	8002c6e <get_st_biases+0x166>
        return -1;
 8002c68:	f04f 33ff 	mov.w	r3, #4294967295
 8002c6c:	e34e      	b.n	800330c <get_st_biases+0x804>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8002c6e:	230c      	movs	r3, #12
 8002c70:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002c74:	4b58      	ldr	r3, [pc, #352]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	4b56      	ldr	r3, [pc, #344]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	791b      	ldrb	r3, [r3, #4]
 8002c82:	461a      	mov	r2, r3
 8002c84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c88:	9302      	str	r3, [sp, #8]
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	9301      	str	r3, [sp, #4]
 8002c8e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002c92:	9300      	str	r3, [sp, #0]
 8002c94:	2301      	movs	r3, #1
 8002c96:	4851      	ldr	r0, [pc, #324]	@ (8002ddc <get_st_biases+0x2d4>)
 8002c98:	f003 f914 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d002      	beq.n	8002ca8 <get_st_biases+0x1a0>
        return -1;
 8002ca2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ca6:	e331      	b.n	800330c <get_st_biases+0x804>
    delay_ms(15);
 8002ca8:	200f      	movs	r0, #15
 8002caa:	f002 fb77 	bl	800539c <HAL_Delay>
    data[0] = st.test->reg_lpf;
 8002cae:	4b4a      	ldr	r3, [pc, #296]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cb2:	7a5b      	ldrb	r3, [r3, #9]
 8002cb4:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8002cb8:	4b47      	ldr	r3, [pc, #284]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	4b45      	ldr	r3, [pc, #276]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	789b      	ldrb	r3, [r3, #2]
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ccc:	9302      	str	r3, [sp, #8]
 8002cce:	2301      	movs	r3, #1
 8002cd0:	9301      	str	r3, [sp, #4]
 8002cd2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002cd6:	9300      	str	r3, [sp, #0]
 8002cd8:	2301      	movs	r3, #1
 8002cda:	4840      	ldr	r0, [pc, #256]	@ (8002ddc <get_st_biases+0x2d4>)
 8002cdc:	f003 f8f2 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d002      	beq.n	8002cec <get_st_biases+0x1e4>
        return -1;
 8002ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cea:	e30f      	b.n	800330c <get_st_biases+0x804>
    data[0] = st.test->reg_rate_div;
 8002cec:	4b3a      	ldr	r3, [pc, #232]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cf0:	7a1b      	ldrb	r3, [r3, #8]
 8002cf2:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 8002cf6:	4b38      	ldr	r3, [pc, #224]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	4b36      	ldr	r3, [pc, #216]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	785b      	ldrb	r3, [r3, #1]
 8002d04:	461a      	mov	r2, r3
 8002d06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d0a:	9302      	str	r3, [sp, #8]
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	9301      	str	r3, [sp, #4]
 8002d10:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002d14:	9300      	str	r3, [sp, #0]
 8002d16:	2301      	movs	r3, #1
 8002d18:	4830      	ldr	r0, [pc, #192]	@ (8002ddc <get_st_biases+0x2d4>)
 8002d1a:	f003 f8d3 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d002      	beq.n	8002d2a <get_st_biases+0x222>
        return -1;
 8002d24:	f04f 33ff 	mov.w	r3, #4294967295
 8002d28:	e2f0      	b.n	800330c <get_st_biases+0x804>
    if (hw_test)
 8002d2a:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d008      	beq.n	8002d44 <get_st_biases+0x23c>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8002d32:	4b29      	ldr	r3, [pc, #164]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002d34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d36:	7a9b      	ldrb	r3, [r3, #10]
 8002d38:	f063 031f 	orn	r3, r3, #31
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8002d42:	e004      	b.n	8002d4e <get_st_biases+0x246>
    else
        data[0] = st.test->reg_gyro_fsr;
 8002d44:	4b24      	ldr	r3, [pc, #144]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d48:	7a9b      	ldrb	r3, [r3, #10]
 8002d4a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8002d4e:	4b22      	ldr	r3, [pc, #136]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	4619      	mov	r1, r3
 8002d56:	4b20      	ldr	r3, [pc, #128]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	799b      	ldrb	r3, [r3, #6]
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d62:	9302      	str	r3, [sp, #8]
 8002d64:	2301      	movs	r3, #1
 8002d66:	9301      	str	r3, [sp, #4]
 8002d68:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002d6c:	9300      	str	r3, [sp, #0]
 8002d6e:	2301      	movs	r3, #1
 8002d70:	481a      	ldr	r0, [pc, #104]	@ (8002ddc <get_st_biases+0x2d4>)
 8002d72:	f003 f8a7 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d002      	beq.n	8002d82 <get_st_biases+0x27a>
        return -1;
 8002d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d80:	e2c4      	b.n	800330c <get_st_biases+0x804>

    if (hw_test)
 8002d82:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d008      	beq.n	8002d9c <get_st_biases+0x294>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 8002d8a:	4b13      	ldr	r3, [pc, #76]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d8e:	7adb      	ldrb	r3, [r3, #11]
 8002d90:	f063 031f 	orn	r3, r3, #31
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8002d9a:	e002      	b.n	8002da2 <get_st_biases+0x29a>
    else
        data[0] = test.reg_accel_fsr;
 8002d9c:	2318      	movs	r3, #24
 8002d9e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 8002da2:	4b0d      	ldr	r3, [pc, #52]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	4619      	mov	r1, r3
 8002daa:	4b0b      	ldr	r3, [pc, #44]	@ (8002dd8 <get_st_biases+0x2d0>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	79db      	ldrb	r3, [r3, #7]
 8002db0:	461a      	mov	r2, r3
 8002db2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002db6:	9302      	str	r3, [sp, #8]
 8002db8:	2301      	movs	r3, #1
 8002dba:	9301      	str	r3, [sp, #4]
 8002dbc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002dc0:	9300      	str	r3, [sp, #0]
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	4805      	ldr	r0, [pc, #20]	@ (8002ddc <get_st_biases+0x2d4>)
 8002dc6:	f003 f87d 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d007      	beq.n	8002de0 <get_st_biases+0x2d8>
        return -1;
 8002dd0:	f04f 33ff 	mov.w	r3, #4294967295
 8002dd4:	e29a      	b.n	800330c <get_st_biases+0x804>
 8002dd6:	bf00      	nop
 8002dd8:	2000000c 	.word	0x2000000c
 8002ddc:	20000060 	.word	0x20000060
    if (hw_test)
 8002de0:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d002      	beq.n	8002dee <get_st_biases+0x2e6>
        delay_ms(200);
 8002de8:	20c8      	movs	r0, #200	@ 0xc8
 8002dea:	f002 fad7 	bl	800539c <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8002dee:	2340      	movs	r3, #64	@ 0x40
 8002df0:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002df4:	4b60      	ldr	r3, [pc, #384]	@ (8002f78 <get_st_biases+0x470>)
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	4b5e      	ldr	r3, [pc, #376]	@ (8002f78 <get_st_biases+0x470>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	791b      	ldrb	r3, [r3, #4]
 8002e02:	461a      	mov	r2, r3
 8002e04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e08:	9302      	str	r3, [sp, #8]
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	9301      	str	r3, [sp, #4]
 8002e0e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002e12:	9300      	str	r3, [sp, #0]
 8002e14:	2301      	movs	r3, #1
 8002e16:	4859      	ldr	r0, [pc, #356]	@ (8002f7c <get_st_biases+0x474>)
 8002e18:	f003 f854 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d002      	beq.n	8002e28 <get_st_biases+0x320>
        return -1;
 8002e22:	f04f 33ff 	mov.w	r3, #4294967295
 8002e26:	e271      	b.n	800330c <get_st_biases+0x804>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8002e28:	2378      	movs	r3, #120	@ 0x78
 8002e2a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002e2e:	4b52      	ldr	r3, [pc, #328]	@ (8002f78 <get_st_biases+0x470>)
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	4619      	mov	r1, r3
 8002e36:	4b50      	ldr	r3, [pc, #320]	@ (8002f78 <get_st_biases+0x470>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	795b      	ldrb	r3, [r3, #5]
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e42:	9302      	str	r3, [sp, #8]
 8002e44:	2301      	movs	r3, #1
 8002e46:	9301      	str	r3, [sp, #4]
 8002e48:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002e4c:	9300      	str	r3, [sp, #0]
 8002e4e:	2301      	movs	r3, #1
 8002e50:	484a      	ldr	r0, [pc, #296]	@ (8002f7c <get_st_biases+0x474>)
 8002e52:	f003 f837 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d002      	beq.n	8002e62 <get_st_biases+0x35a>
        return -1;
 8002e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8002e60:	e254      	b.n	800330c <get_st_biases+0x804>
    delay_ms(test.wait_ms);
 8002e62:	2332      	movs	r3, #50	@ 0x32
 8002e64:	4618      	mov	r0, r3
 8002e66:	f002 fa99 	bl	800539c <HAL_Delay>
    data[0] = 0;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002e70:	4b41      	ldr	r3, [pc, #260]	@ (8002f78 <get_st_biases+0x470>)
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	4619      	mov	r1, r3
 8002e78:	4b3f      	ldr	r3, [pc, #252]	@ (8002f78 <get_st_biases+0x470>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	795b      	ldrb	r3, [r3, #5]
 8002e7e:	461a      	mov	r2, r3
 8002e80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e84:	9302      	str	r3, [sp, #8]
 8002e86:	2301      	movs	r3, #1
 8002e88:	9301      	str	r3, [sp, #4]
 8002e8a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	2301      	movs	r3, #1
 8002e92:	483a      	ldr	r0, [pc, #232]	@ (8002f7c <get_st_biases+0x474>)
 8002e94:	f003 f816 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d002      	beq.n	8002ea4 <get_st_biases+0x39c>
        return -1;
 8002e9e:	f04f 33ff 	mov.w	r3, #4294967295
 8002ea2:	e233      	b.n	800330c <get_st_biases+0x804>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 8002ea4:	4b34      	ldr	r3, [pc, #208]	@ (8002f78 <get_st_biases+0x470>)
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	4619      	mov	r1, r3
 8002eac:	4b32      	ldr	r3, [pc, #200]	@ (8002f78 <get_st_biases+0x470>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	7b1b      	ldrb	r3, [r3, #12]
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002eb8:	9302      	str	r3, [sp, #8]
 8002eba:	2302      	movs	r3, #2
 8002ebc:	9301      	str	r3, [sp, #4]
 8002ebe:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002ec2:	9300      	str	r3, [sp, #0]
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	482d      	ldr	r0, [pc, #180]	@ (8002f7c <get_st_biases+0x474>)
 8002ec8:	f003 f8f6 	bl	80060b8 <HAL_I2C_Mem_Read>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d002      	beq.n	8002ed8 <get_st_biases+0x3d0>
        return -1;
 8002ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ed6:	e219      	b.n	800330c <get_st_biases+0x804>

    fifo_count = (data[0] << 8) | data[1];
 8002ed8:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8002edc:	021b      	lsls	r3, r3, #8
 8002ede:	b21a      	sxth	r2, r3
 8002ee0:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8002ee4:	b21b      	sxth	r3, r3
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	b21b      	sxth	r3, r3
 8002eea:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8002eee:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 8002ef2:	4b23      	ldr	r3, [pc, #140]	@ (8002f80 <get_st_biases+0x478>)
 8002ef4:	fba3 2302 	umull	r2, r3, r3, r2
 8002ef8:	08db      	lsrs	r3, r3, #3
 8002efa:	b29b      	uxth	r3, r3
 8002efc:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 8002f00:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f04:	f103 0108 	add.w	r1, r3, #8
 8002f08:	2300      	movs	r3, #0
 8002f0a:	600b      	str	r3, [r1, #0]
 8002f0c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f10:	1d1a      	adds	r2, r3, #4
 8002f12:	680b      	ldr	r3, [r1, #0]
 8002f14:	6013      	str	r3, [r2, #0]
 8002f16:	6812      	ldr	r2, [r2, #0]
 8002f18:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f1c:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8002f1e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002f22:	f103 0108 	add.w	r1, r3, #8
 8002f26:	2300      	movs	r3, #0
 8002f28:	600b      	str	r3, [r1, #0]
 8002f2a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002f2e:	1d1a      	adds	r2, r3, #4
 8002f30:	680b      	ldr	r3, [r1, #0]
 8002f32:	6013      	str	r3, [r2, #0]
 8002f34:	6812      	ldr	r2, [r2, #0]
 8002f36:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002f3a:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8002f42:	e0aa      	b.n	800309a <get_st_biases+0x592>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8002f44:	4b0c      	ldr	r3, [pc, #48]	@ (8002f78 <get_st_biases+0x470>)
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	4b0a      	ldr	r3, [pc, #40]	@ (8002f78 <get_st_biases+0x470>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	7b5b      	ldrb	r3, [r3, #13]
 8002f52:	461a      	mov	r2, r3
 8002f54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f58:	9302      	str	r3, [sp, #8]
 8002f5a:	230c      	movs	r3, #12
 8002f5c:	9301      	str	r3, [sp, #4]
 8002f5e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002f62:	9300      	str	r3, [sp, #0]
 8002f64:	2301      	movs	r3, #1
 8002f66:	4805      	ldr	r0, [pc, #20]	@ (8002f7c <get_st_biases+0x474>)
 8002f68:	f003 f8a6 	bl	80060b8 <HAL_I2C_Mem_Read>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d008      	beq.n	8002f84 <get_st_biases+0x47c>
            return -1;
 8002f72:	f04f 33ff 	mov.w	r3, #4294967295
 8002f76:	e1c9      	b.n	800330c <get_st_biases+0x804>
 8002f78:	2000000c 	.word	0x2000000c
 8002f7c:	20000060 	.word	0x20000060
 8002f80:	aaaaaaab 	.word	0xaaaaaaab
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8002f84:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8002f88:	021b      	lsls	r3, r3, #8
 8002f8a:	b21a      	sxth	r2, r3
 8002f8c:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8002f90:	b21b      	sxth	r3, r3
 8002f92:	4313      	orrs	r3, r2
 8002f94:	b21b      	sxth	r3, r3
 8002f96:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 8002f9a:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 8002f9e:	021b      	lsls	r3, r3, #8
 8002fa0:	b21a      	sxth	r2, r3
 8002fa2:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 8002fa6:	b21b      	sxth	r3, r3
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	b21b      	sxth	r3, r3
 8002fac:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 8002fb0:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 8002fb4:	021b      	lsls	r3, r3, #8
 8002fb6:	b21a      	sxth	r2, r3
 8002fb8:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8002fbc:	b21b      	sxth	r3, r3
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	b21b      	sxth	r3, r3
 8002fc2:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 8002fc6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 8002fd0:	441a      	add	r2, r3
 8002fd2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002fd6:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 8002fd8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002fdc:	3304      	adds	r3, #4
 8002fde:	6819      	ldr	r1, [r3, #0]
 8002fe0:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002fea:	1d1a      	adds	r2, r3, #4
 8002fec:	180b      	adds	r3, r1, r0
 8002fee:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8002ff0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ff4:	3308      	adds	r3, #8
 8002ff6:	6819      	ldr	r1, [r3, #0]
 8002ff8:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003002:	f103 0208 	add.w	r2, r3, #8
 8003006:	180b      	adds	r3, r1, r0
 8003008:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 800300a:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 800300e:	021b      	lsls	r3, r3, #8
 8003010:	b21a      	sxth	r2, r3
 8003012:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003016:	b21b      	sxth	r3, r3
 8003018:	4313      	orrs	r3, r2
 800301a:	b21b      	sxth	r3, r3
 800301c:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8003020:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8003024:	021b      	lsls	r3, r3, #8
 8003026:	b21a      	sxth	r2, r3
 8003028:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 800302c:	b21b      	sxth	r3, r3
 800302e:	4313      	orrs	r3, r2
 8003030:	b21b      	sxth	r3, r3
 8003032:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8003036:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 800303a:	021b      	lsls	r3, r3, #8
 800303c:	b21a      	sxth	r2, r3
 800303e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8003042:	b21b      	sxth	r3, r3
 8003044:	4313      	orrs	r3, r2
 8003046:	b21b      	sxth	r3, r3
 8003048:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 800304c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 8003056:	441a      	add	r2, r3
 8003058:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800305c:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 800305e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003062:	3304      	adds	r3, #4
 8003064:	6819      	ldr	r1, [r3, #0]
 8003066:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 800306a:	4618      	mov	r0, r3
 800306c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003070:	1d1a      	adds	r2, r3, #4
 8003072:	180b      	adds	r3, r1, r0
 8003074:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 8003076:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800307a:	3308      	adds	r3, #8
 800307c:	6819      	ldr	r1, [r3, #0]
 800307e:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 8003082:	4618      	mov	r0, r3
 8003084:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003088:	f103 0208 	add.w	r2, r3, #8
 800308c:	180b      	adds	r3, r1, r0
 800308e:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 8003090:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8003094:	3301      	adds	r3, #1
 8003096:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 800309a:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 800309e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80030a2:	429a      	cmp	r2, r3
 80030a4:	f4ff af4e 	bcc.w	8002f44 <get_st_biases+0x43c>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 80030a8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	17da      	asrs	r2, r3, #31
 80030b0:	461c      	mov	r4, r3
 80030b2:	4615      	mov	r5, r2
 80030b4:	1423      	asrs	r3, r4, #16
 80030b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80030ba:	0423      	lsls	r3, r4, #16
 80030bc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80030c0:	2283      	movs	r2, #131	@ 0x83
 80030c2:	2300      	movs	r3, #0
 80030c4:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 80030c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80030cc:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80030d0:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80030d4:	f7fd fbc0 	bl	8000858 <__aeabi_ldivmod>
 80030d8:	4602      	mov	r2, r0
 80030da:	460b      	mov	r3, r1
 80030dc:	4610      	mov	r0, r2
 80030de:	4619      	mov	r1, r3
 80030e0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80030e4:	2200      	movs	r2, #0
 80030e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80030ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80030ee:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 80030f2:	f7fd fbb1 	bl	8000858 <__aeabi_ldivmod>
 80030f6:	4602      	mov	r2, r0
 80030f8:	460b      	mov	r3, r1
 80030fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80030fe:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8003100:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003104:	3304      	adds	r3, #4
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	17da      	asrs	r2, r3, #31
 800310a:	4698      	mov	r8, r3
 800310c:	4691      	mov	r9, r2
 800310e:	ea4f 4328 	mov.w	r3, r8, asr #16
 8003112:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003116:	ea4f 4308 	mov.w	r3, r8, lsl #16
 800311a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800311e:	2283      	movs	r2, #131	@ 0x83
 8003120:	2300      	movs	r3, #0
 8003122:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003126:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800312a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 800312e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8003132:	f7fd fb91 	bl	8000858 <__aeabi_ldivmod>
 8003136:	4602      	mov	r2, r0
 8003138:	460b      	mov	r3, r1
 800313a:	4610      	mov	r0, r2
 800313c:	4619      	mov	r1, r3
 800313e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003142:	2200      	movs	r2, #0
 8003144:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003146:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003148:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800314c:	f7fd fb84 	bl	8000858 <__aeabi_ldivmod>
 8003150:	4602      	mov	r2, r0
 8003152:	460b      	mov	r3, r1
 8003154:	4610      	mov	r0, r2
 8003156:	4619      	mov	r1, r3
 8003158:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800315c:	1d1a      	adds	r2, r3, #4
 800315e:	4603      	mov	r3, r0
 8003160:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8003162:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003166:	3308      	adds	r3, #8
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	17da      	asrs	r2, r3, #31
 800316c:	469a      	mov	sl, r3
 800316e:	4693      	mov	fp, r2
 8003170:	ea4f 432a 	mov.w	r3, sl, asr #16
 8003174:	677b      	str	r3, [r7, #116]	@ 0x74
 8003176:	ea4f 430a 	mov.w	r3, sl, lsl #16
 800317a:	673b      	str	r3, [r7, #112]	@ 0x70
 800317c:	2283      	movs	r2, #131	@ 0x83
 800317e:	2300      	movs	r3, #0
 8003180:	66ba      	str	r2, [r7, #104]	@ 0x68
 8003182:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003184:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8003188:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800318c:	f7fd fb64 	bl	8000858 <__aeabi_ldivmod>
 8003190:	4602      	mov	r2, r0
 8003192:	460b      	mov	r3, r1
 8003194:	4610      	mov	r0, r2
 8003196:	4619      	mov	r1, r3
 8003198:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800319c:	2200      	movs	r2, #0
 800319e:	663b      	str	r3, [r7, #96]	@ 0x60
 80031a0:	667a      	str	r2, [r7, #100]	@ 0x64
 80031a2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80031a6:	f7fd fb57 	bl	8000858 <__aeabi_ldivmod>
 80031aa:	4602      	mov	r2, r0
 80031ac:	460b      	mov	r3, r1
 80031ae:	4610      	mov	r0, r2
 80031b0:	4619      	mov	r1, r3
 80031b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031b6:	f103 0208 	add.w	r2, r3, #8
 80031ba:	4603      	mov	r3, r0
 80031bc:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 80031be:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	17da      	asrs	r2, r3, #31
 80031c6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80031c8:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80031ca:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80031ce:	460b      	mov	r3, r1
 80031d0:	141b      	asrs	r3, r3, #16
 80031d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80031d4:	460b      	mov	r3, r1
 80031d6:	041b      	lsls	r3, r3, #16
 80031d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80031da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80031de:	2300      	movs	r3, #0
 80031e0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80031e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80031e8:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80031ec:	f7fd fb34 	bl	8000858 <__aeabi_ldivmod>
 80031f0:	4602      	mov	r2, r0
 80031f2:	460b      	mov	r3, r1
 80031f4:	4610      	mov	r0, r2
 80031f6:	4619      	mov	r1, r3
 80031f8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80031fc:	2200      	movs	r2, #0
 80031fe:	643b      	str	r3, [r7, #64]	@ 0x40
 8003200:	647a      	str	r2, [r7, #68]	@ 0x44
 8003202:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003206:	f7fd fb27 	bl	8000858 <__aeabi_ldivmod>
 800320a:	4602      	mov	r2, r0
 800320c:	460b      	mov	r3, r1
 800320e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003212:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8003214:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003218:	3304      	adds	r3, #4
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	17da      	asrs	r2, r3, #31
 800321e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003220:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003222:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003226:	460b      	mov	r3, r1
 8003228:	141b      	asrs	r3, r3, #16
 800322a:	637b      	str	r3, [r7, #52]	@ 0x34
 800322c:	460b      	mov	r3, r1
 800322e:	041b      	lsls	r3, r3, #16
 8003230:	633b      	str	r3, [r7, #48]	@ 0x30
 8003232:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003236:	2300      	movs	r3, #0
 8003238:	62ba      	str	r2, [r7, #40]	@ 0x28
 800323a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800323c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003240:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003244:	f7fd fb08 	bl	8000858 <__aeabi_ldivmod>
 8003248:	4602      	mov	r2, r0
 800324a:	460b      	mov	r3, r1
 800324c:	4610      	mov	r0, r2
 800324e:	4619      	mov	r1, r3
 8003250:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003254:	2200      	movs	r2, #0
 8003256:	623b      	str	r3, [r7, #32]
 8003258:	627a      	str	r2, [r7, #36]	@ 0x24
 800325a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800325e:	f7fd fafb 	bl	8000858 <__aeabi_ldivmod>
 8003262:	4602      	mov	r2, r0
 8003264:	460b      	mov	r3, r1
 8003266:	4610      	mov	r0, r2
 8003268:	4619      	mov	r1, r3
 800326a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800326e:	3304      	adds	r3, #4
 8003270:	4602      	mov	r2, r0
 8003272:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8003274:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003278:	3308      	adds	r3, #8
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	17da      	asrs	r2, r3, #31
 800327e:	61bb      	str	r3, [r7, #24]
 8003280:	61fa      	str	r2, [r7, #28]
 8003282:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003286:	460b      	mov	r3, r1
 8003288:	141b      	asrs	r3, r3, #16
 800328a:	617b      	str	r3, [r7, #20]
 800328c:	460b      	mov	r3, r1
 800328e:	041b      	lsls	r3, r3, #16
 8003290:	613b      	str	r3, [r7, #16]
 8003292:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003296:	2300      	movs	r3, #0
 8003298:	60ba      	str	r2, [r7, #8]
 800329a:	60fb      	str	r3, [r7, #12]
 800329c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80032a0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80032a4:	f7fd fad8 	bl	8000858 <__aeabi_ldivmod>
 80032a8:	4602      	mov	r2, r0
 80032aa:	460b      	mov	r3, r1
 80032ac:	4610      	mov	r0, r2
 80032ae:	4619      	mov	r1, r3
 80032b0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80032b4:	2200      	movs	r2, #0
 80032b6:	603b      	str	r3, [r7, #0]
 80032b8:	607a      	str	r2, [r7, #4]
 80032ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80032be:	f7fd facb 	bl	8000858 <__aeabi_ldivmod>
 80032c2:	4602      	mov	r2, r0
 80032c4:	460b      	mov	r3, r1
 80032c6:	4610      	mov	r0, r2
 80032c8:	4619      	mov	r1, r3
 80032ca:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80032ce:	3308      	adds	r3, #8
 80032d0:	4602      	mov	r2, r0
 80032d2:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 80032d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80032d8:	3308      	adds	r3, #8
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	dd0a      	ble.n	80032f6 <get_st_biases+0x7ee>
        accel[2] -= 65536L;
 80032e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80032e4:	3308      	adds	r3, #8
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80032ec:	3308      	adds	r3, #8
 80032ee:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 80032f2:	601a      	str	r2, [r3, #0]
 80032f4:	e009      	b.n	800330a <get_st_biases+0x802>
    else
        accel[2] += 65536L;
 80032f6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80032fa:	3308      	adds	r3, #8
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003302:	3308      	adds	r3, #8
 8003304:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8003308:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 800330a:	2300      	movs	r3, #0
}
 800330c:	4618      	mov	r0, r3
 800330e:	37e0      	adds	r7, #224	@ 0xe0
 8003310:	46bd      	mov	sp, r7
 8003312:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003316:	bf00      	nop

08003318 <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b08e      	sub	sp, #56	@ 0x38
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 8003322:	2302      	movs	r3, #2
 8003324:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 8003328:	4b64      	ldr	r3, [pc, #400]	@ (80034bc <mpu_run_self_test+0x1a4>)
 800332a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800332e:	2b00      	cmp	r3, #0
 8003330:	d006      	beq.n	8003340 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 8003332:	2000      	movs	r0, #0
 8003334:	f000 fa18 	bl	8003768 <mpu_set_dmp_state>
        dmp_was_on = 1;
 8003338:	2301      	movs	r3, #1
 800333a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800333e:	e002      	b.n	8003346 <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 8003340:	2300      	movs	r3, #0
 8003342:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 8003346:	f107 030c 	add.w	r3, r7, #12
 800334a:	4618      	mov	r0, r3
 800334c:	f7fe fcdc 	bl	8001d08 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8003350:	f107 030f 	add.w	r3, r7, #15
 8003354:	4618      	mov	r0, r3
 8003356:	f7fe fd6b 	bl	8001e30 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 800335a:	f107 0308 	add.w	r3, r7, #8
 800335e:	4618      	mov	r0, r3
 8003360:	f7fe fe12 	bl	8001f88 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 8003364:	f107 030a 	add.w	r3, r7, #10
 8003368:	4618      	mov	r0, r3
 800336a:	f7fe fea3 	bl	80020b4 <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 800336e:	4b53      	ldr	r3, [pc, #332]	@ (80034bc <mpu_run_self_test+0x1a4>)
 8003370:	7a9b      	ldrb	r3, [r3, #10]
 8003372:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 8003376:	f107 030e 	add.w	r3, r7, #14
 800337a:	4618      	mov	r0, r3
 800337c:	f7fe ff9a 	bl	80022b4 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 8003380:	2300      	movs	r3, #0
 8003382:	637b      	str	r3, [r7, #52]	@ 0x34
 8003384:	e00a      	b.n	800339c <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 8003386:	2200      	movs	r2, #0
 8003388:	6839      	ldr	r1, [r7, #0]
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f7ff fbbc 	bl	8002b08 <get_st_biases>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d008      	beq.n	80033a8 <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 8003396:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003398:	3301      	adds	r3, #1
 800339a:	637b      	str	r3, [r7, #52]	@ 0x34
 800339c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80033a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80033a2:	429a      	cmp	r2, r3
 80033a4:	dbef      	blt.n	8003386 <mpu_run_self_test+0x6e>
 80033a6:	e000      	b.n	80033aa <mpu_run_self_test+0x92>
            break;
 80033a8:	bf00      	nop
    if (ii == tries) {
 80033aa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80033ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d102      	bne.n	80033ba <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 80033b4:	2300      	movs	r3, #0
 80033b6:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 80033b8:	e045      	b.n	8003446 <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 80033ba:	2300      	movs	r3, #0
 80033bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80033be:	e00d      	b.n	80033dc <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 80033c0:	f107 0110 	add.w	r1, r7, #16
 80033c4:	f107 031c 	add.w	r3, r7, #28
 80033c8:	2201      	movs	r2, #1
 80033ca:	4618      	mov	r0, r3
 80033cc:	f7ff fb9c 	bl	8002b08 <get_st_biases>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d008      	beq.n	80033e8 <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 80033d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033d8:	3301      	adds	r3, #1
 80033da:	637b      	str	r3, [r7, #52]	@ 0x34
 80033dc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80033e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80033e2:	429a      	cmp	r2, r3
 80033e4:	dbec      	blt.n	80033c0 <mpu_run_self_test+0xa8>
 80033e6:	e000      	b.n	80033ea <mpu_run_self_test+0xd2>
            break;
 80033e8:	bf00      	nop
    if (ii == tries) {
 80033ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80033ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d102      	bne.n	80033fa <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 80033f4:	2300      	movs	r3, #0
 80033f6:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 80033f8:	e025      	b.n	8003446 <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 80033fa:	f107 0310 	add.w	r3, r7, #16
 80033fe:	4619      	mov	r1, r3
 8003400:	6838      	ldr	r0, [r7, #0]
 8003402:	f7ff fa37 	bl	8002874 <accel_self_test>
 8003406:	4603      	mov	r3, r0
 8003408:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 800340c:	f107 031c 	add.w	r3, r7, #28
 8003410:	4619      	mov	r1, r3
 8003412:	6878      	ldr	r0, [r7, #4]
 8003414:	f7ff fab2 	bl	800297c <gyro_self_test>
 8003418:	4603      	mov	r3, r0
 800341a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 800341e:	2300      	movs	r3, #0
 8003420:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 8003422:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003426:	2b00      	cmp	r3, #0
 8003428:	d103      	bne.n	8003432 <mpu_run_self_test+0x11a>
        result |= 0x01;
 800342a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800342c:	f043 0301 	orr.w	r3, r3, #1
 8003430:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 8003432:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003436:	2b00      	cmp	r3, #0
 8003438:	d104      	bne.n	8003444 <mpu_run_self_test+0x12c>
        result |= 0x02;
 800343a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800343c:	f043 0302 	orr.w	r3, r3, #2
 8003440:	633b      	str	r3, [r7, #48]	@ 0x30
 8003442:	e000      	b.n	8003446 <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 8003444:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 8003446:	4b1d      	ldr	r3, [pc, #116]	@ (80034bc <mpu_run_self_test+0x1a4>)
 8003448:	22ff      	movs	r2, #255	@ 0xff
 800344a:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800344c:	4b1b      	ldr	r3, [pc, #108]	@ (80034bc <mpu_run_self_test+0x1a4>)
 800344e:	22ff      	movs	r2, #255	@ 0xff
 8003450:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8003452:	4b1a      	ldr	r3, [pc, #104]	@ (80034bc <mpu_run_self_test+0x1a4>)
 8003454:	22ff      	movs	r2, #255	@ 0xff
 8003456:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8003458:	4b18      	ldr	r3, [pc, #96]	@ (80034bc <mpu_run_self_test+0x1a4>)
 800345a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800345e:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 8003460:	4b16      	ldr	r3, [pc, #88]	@ (80034bc <mpu_run_self_test+0x1a4>)
 8003462:	22ff      	movs	r2, #255	@ 0xff
 8003464:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 8003466:	4b15      	ldr	r3, [pc, #84]	@ (80034bc <mpu_run_self_test+0x1a4>)
 8003468:	22ff      	movs	r2, #255	@ 0xff
 800346a:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800346c:	4b13      	ldr	r3, [pc, #76]	@ (80034bc <mpu_run_self_test+0x1a4>)
 800346e:	2201      	movs	r2, #1
 8003470:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 8003472:	89bb      	ldrh	r3, [r7, #12]
 8003474:	4618      	mov	r0, r3
 8003476:	f7fe fc7b 	bl	8001d70 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 800347a:	7bfb      	ldrb	r3, [r7, #15]
 800347c:	4618      	mov	r0, r3
 800347e:	f7fe fd11 	bl	8001ea4 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 8003482:	893b      	ldrh	r3, [r7, #8]
 8003484:	4618      	mov	r0, r3
 8003486:	f7fe fdbb 	bl	8002000 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 800348a:	897b      	ldrh	r3, [r7, #10]
 800348c:	4618      	mov	r0, r3
 800348e:	f7fe fe29 	bl	80020e4 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 8003492:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003496:	4618      	mov	r0, r3
 8003498:	f7fe ff6e 	bl	8002378 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 800349c:	7bbb      	ldrb	r3, [r7, #14]
 800349e:	4618      	mov	r0, r3
 80034a0:	f7fe ff18 	bl	80022d4 <mpu_configure_fifo>

    if (dmp_was_on)
 80034a4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d002      	beq.n	80034b2 <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 80034ac:	2001      	movs	r0, #1
 80034ae:	f000 f95b 	bl	8003768 <mpu_set_dmp_state>

    return result;
 80034b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3738      	adds	r7, #56	@ 0x38
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	2000000c 	.word	0x2000000c

080034c0 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b088      	sub	sp, #32
 80034c4:	af04      	add	r7, sp, #16
 80034c6:	4603      	mov	r3, r0
 80034c8:	603a      	str	r2, [r7, #0]
 80034ca:	80fb      	strh	r3, [r7, #6]
 80034cc:	460b      	mov	r3, r1
 80034ce:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d102      	bne.n	80034dc <mpu_write_mem+0x1c>
        return -1;
 80034d6:	f04f 33ff 	mov.w	r3, #4294967295
 80034da:	e04e      	b.n	800357a <mpu_write_mem+0xba>
    if (!st.chip_cfg.sensors)
 80034dc:	4b29      	ldr	r3, [pc, #164]	@ (8003584 <mpu_write_mem+0xc4>)
 80034de:	7a9b      	ldrb	r3, [r3, #10]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d102      	bne.n	80034ea <mpu_write_mem+0x2a>
        return -1;
 80034e4:	f04f 33ff 	mov.w	r3, #4294967295
 80034e8:	e047      	b.n	800357a <mpu_write_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 80034ea:	88fb      	ldrh	r3, [r7, #6]
 80034ec:	0a1b      	lsrs	r3, r3, #8
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80034f4:	88fb      	ldrh	r3, [r7, #6]
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 80034fa:	7b7b      	ldrb	r3, [r7, #13]
 80034fc:	461a      	mov	r2, r3
 80034fe:	88bb      	ldrh	r3, [r7, #4]
 8003500:	4413      	add	r3, r2
 8003502:	4a20      	ldr	r2, [pc, #128]	@ (8003584 <mpu_write_mem+0xc4>)
 8003504:	6852      	ldr	r2, [r2, #4]
 8003506:	8952      	ldrh	r2, [r2, #10]
 8003508:	4293      	cmp	r3, r2
 800350a:	dd02      	ble.n	8003512 <mpu_write_mem+0x52>
        return -1;
 800350c:	f04f 33ff 	mov.w	r3, #4294967295
 8003510:	e033      	b.n	800357a <mpu_write_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8003512:	4b1c      	ldr	r3, [pc, #112]	@ (8003584 <mpu_write_mem+0xc4>)
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	781b      	ldrb	r3, [r3, #0]
 8003518:	4619      	mov	r1, r3
 800351a:	4b1a      	ldr	r3, [pc, #104]	@ (8003584 <mpu_write_mem+0xc4>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	7edb      	ldrb	r3, [r3, #27]
 8003520:	461a      	mov	r2, r3
 8003522:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003526:	9302      	str	r3, [sp, #8]
 8003528:	2302      	movs	r3, #2
 800352a:	9301      	str	r3, [sp, #4]
 800352c:	f107 030c 	add.w	r3, r7, #12
 8003530:	9300      	str	r3, [sp, #0]
 8003532:	2301      	movs	r3, #1
 8003534:	4814      	ldr	r0, [pc, #80]	@ (8003588 <mpu_write_mem+0xc8>)
 8003536:	f002 fcc5 	bl	8005ec4 <HAL_I2C_Mem_Write>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d002      	beq.n	8003546 <mpu_write_mem+0x86>
        return -1;
 8003540:	f04f 33ff 	mov.w	r3, #4294967295
 8003544:	e019      	b.n	800357a <mpu_write_mem+0xba>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8003546:	4b0f      	ldr	r3, [pc, #60]	@ (8003584 <mpu_write_mem+0xc4>)
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	4619      	mov	r1, r3
 800354e:	4b0d      	ldr	r3, [pc, #52]	@ (8003584 <mpu_write_mem+0xc4>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	7e1b      	ldrb	r3, [r3, #24]
 8003554:	461a      	mov	r2, r3
 8003556:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800355a:	9302      	str	r3, [sp, #8]
 800355c:	88bb      	ldrh	r3, [r7, #4]
 800355e:	9301      	str	r3, [sp, #4]
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	9300      	str	r3, [sp, #0]
 8003564:	2301      	movs	r3, #1
 8003566:	4808      	ldr	r0, [pc, #32]	@ (8003588 <mpu_write_mem+0xc8>)
 8003568:	f002 fcac 	bl	8005ec4 <HAL_I2C_Mem_Write>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d002      	beq.n	8003578 <mpu_write_mem+0xb8>
        return -1;
 8003572:	f04f 33ff 	mov.w	r3, #4294967295
 8003576:	e000      	b.n	800357a <mpu_write_mem+0xba>
    return 0;
 8003578:	2300      	movs	r3, #0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	2000000c 	.word	0x2000000c
 8003588:	20000060 	.word	0x20000060

0800358c <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b088      	sub	sp, #32
 8003590:	af04      	add	r7, sp, #16
 8003592:	4603      	mov	r3, r0
 8003594:	603a      	str	r2, [r7, #0]
 8003596:	80fb      	strh	r3, [r7, #6]
 8003598:	460b      	mov	r3, r1
 800359a:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d102      	bne.n	80035a8 <mpu_read_mem+0x1c>
        return -1;
 80035a2:	f04f 33ff 	mov.w	r3, #4294967295
 80035a6:	e04e      	b.n	8003646 <mpu_read_mem+0xba>
    if (!st.chip_cfg.sensors)
 80035a8:	4b29      	ldr	r3, [pc, #164]	@ (8003650 <mpu_read_mem+0xc4>)
 80035aa:	7a9b      	ldrb	r3, [r3, #10]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d102      	bne.n	80035b6 <mpu_read_mem+0x2a>
        return -1;
 80035b0:	f04f 33ff 	mov.w	r3, #4294967295
 80035b4:	e047      	b.n	8003646 <mpu_read_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 80035b6:	88fb      	ldrh	r3, [r7, #6]
 80035b8:	0a1b      	lsrs	r3, r3, #8
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80035c0:	88fb      	ldrh	r3, [r7, #6]
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 80035c6:	7b7b      	ldrb	r3, [r7, #13]
 80035c8:	461a      	mov	r2, r3
 80035ca:	88bb      	ldrh	r3, [r7, #4]
 80035cc:	4413      	add	r3, r2
 80035ce:	4a20      	ldr	r2, [pc, #128]	@ (8003650 <mpu_read_mem+0xc4>)
 80035d0:	6852      	ldr	r2, [r2, #4]
 80035d2:	8952      	ldrh	r2, [r2, #10]
 80035d4:	4293      	cmp	r3, r2
 80035d6:	dd02      	ble.n	80035de <mpu_read_mem+0x52>
        return -1;
 80035d8:	f04f 33ff 	mov.w	r3, #4294967295
 80035dc:	e033      	b.n	8003646 <mpu_read_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 80035de:	4b1c      	ldr	r3, [pc, #112]	@ (8003650 <mpu_read_mem+0xc4>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	4619      	mov	r1, r3
 80035e6:	4b1a      	ldr	r3, [pc, #104]	@ (8003650 <mpu_read_mem+0xc4>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	7edb      	ldrb	r3, [r3, #27]
 80035ec:	461a      	mov	r2, r3
 80035ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80035f2:	9302      	str	r3, [sp, #8]
 80035f4:	2302      	movs	r3, #2
 80035f6:	9301      	str	r3, [sp, #4]
 80035f8:	f107 030c 	add.w	r3, r7, #12
 80035fc:	9300      	str	r3, [sp, #0]
 80035fe:	2301      	movs	r3, #1
 8003600:	4814      	ldr	r0, [pc, #80]	@ (8003654 <mpu_read_mem+0xc8>)
 8003602:	f002 fc5f 	bl	8005ec4 <HAL_I2C_Mem_Write>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d002      	beq.n	8003612 <mpu_read_mem+0x86>
        return -1;
 800360c:	f04f 33ff 	mov.w	r3, #4294967295
 8003610:	e019      	b.n	8003646 <mpu_read_mem+0xba>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 8003612:	4b0f      	ldr	r3, [pc, #60]	@ (8003650 <mpu_read_mem+0xc4>)
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	4619      	mov	r1, r3
 800361a:	4b0d      	ldr	r3, [pc, #52]	@ (8003650 <mpu_read_mem+0xc4>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	7e1b      	ldrb	r3, [r3, #24]
 8003620:	461a      	mov	r2, r3
 8003622:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003626:	9302      	str	r3, [sp, #8]
 8003628:	88bb      	ldrh	r3, [r7, #4]
 800362a:	9301      	str	r3, [sp, #4]
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	9300      	str	r3, [sp, #0]
 8003630:	2301      	movs	r3, #1
 8003632:	4808      	ldr	r0, [pc, #32]	@ (8003654 <mpu_read_mem+0xc8>)
 8003634:	f002 fd40 	bl	80060b8 <HAL_I2C_Mem_Read>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d002      	beq.n	8003644 <mpu_read_mem+0xb8>
        return -1;
 800363e:	f04f 33ff 	mov.w	r3, #4294967295
 8003642:	e000      	b.n	8003646 <mpu_read_mem+0xba>
    return 0;
 8003644:	2300      	movs	r3, #0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3710      	adds	r7, #16
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	2000000c 	.word	0x2000000c
 8003654:	20000060 	.word	0x20000060

08003658 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b08e      	sub	sp, #56	@ 0x38
 800365c:	af04      	add	r7, sp, #16
 800365e:	60b9      	str	r1, [r7, #8]
 8003660:	4611      	mov	r1, r2
 8003662:	461a      	mov	r2, r3
 8003664:	4603      	mov	r3, r0
 8003666:	81fb      	strh	r3, [r7, #14]
 8003668:	460b      	mov	r3, r1
 800366a:	81bb      	strh	r3, [r7, #12]
 800366c:	4613      	mov	r3, r2
 800366e:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 8003670:	4b3b      	ldr	r3, [pc, #236]	@ (8003760 <mpu_load_firmware+0x108>)
 8003672:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003676:	2b00      	cmp	r3, #0
 8003678:	d002      	beq.n	8003680 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 800367a:	f04f 33ff 	mov.w	r3, #4294967295
 800367e:	e06b      	b.n	8003758 <mpu_load_firmware+0x100>

    if (!firmware)
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d102      	bne.n	800368c <mpu_load_firmware+0x34>
        return -1;
 8003686:	f04f 33ff 	mov.w	r3, #4294967295
 800368a:	e065      	b.n	8003758 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 800368c:	2300      	movs	r3, #0
 800368e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003690:	e034      	b.n	80036fc <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 8003692:	89fa      	ldrh	r2, [r7, #14]
 8003694:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	2b10      	cmp	r3, #16
 800369a:	bfa8      	it	ge
 800369c:	2310      	movge	r3, #16
 800369e:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 80036a0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80036a2:	68ba      	ldr	r2, [r7, #8]
 80036a4:	441a      	add	r2, r3
 80036a6:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80036a8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7ff ff08 	bl	80034c0 <mpu_write_mem>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d002      	beq.n	80036bc <mpu_load_firmware+0x64>
            return -1;
 80036b6:	f04f 33ff 	mov.w	r3, #4294967295
 80036ba:	e04d      	b.n	8003758 <mpu_load_firmware+0x100>
        if (mpu_read_mem(ii, this_write, cur))
 80036bc:	f107 0214 	add.w	r2, r7, #20
 80036c0:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80036c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7ff ff61 	bl	800358c <mpu_read_mem>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d002      	beq.n	80036d6 <mpu_load_firmware+0x7e>
            return -1;
 80036d0:	f04f 33ff 	mov.w	r3, #4294967295
 80036d4:	e040      	b.n	8003758 <mpu_load_firmware+0x100>
        if (memcmp(firmware+ii, cur, this_write))
 80036d6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80036d8:	68ba      	ldr	r2, [r7, #8]
 80036da:	4413      	add	r3, r2
 80036dc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80036de:	f107 0114 	add.w	r1, r7, #20
 80036e2:	4618      	mov	r0, r3
 80036e4:	f005 f99c 	bl	8008a20 <memcmp>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d002      	beq.n	80036f4 <mpu_load_firmware+0x9c>
            return -2;
 80036ee:	f06f 0301 	mvn.w	r3, #1
 80036f2:	e031      	b.n	8003758 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 80036f4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80036f6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80036f8:	4413      	add	r3, r2
 80036fa:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80036fc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80036fe:	89fb      	ldrh	r3, [r7, #14]
 8003700:	429a      	cmp	r2, r3
 8003702:	d3c6      	bcc.n	8003692 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 8003704:	89bb      	ldrh	r3, [r7, #12]
 8003706:	0a1b      	lsrs	r3, r3, #8
 8003708:	b29b      	uxth	r3, r3
 800370a:	b2db      	uxtb	r3, r3
 800370c:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 800370e:	89bb      	ldrh	r3, [r7, #12]
 8003710:	b2db      	uxtb	r3, r3
 8003712:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8003714:	4b12      	ldr	r3, [pc, #72]	@ (8003760 <mpu_load_firmware+0x108>)
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	4619      	mov	r1, r3
 800371c:	4b10      	ldr	r3, [pc, #64]	@ (8003760 <mpu_load_firmware+0x108>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	7f5b      	ldrb	r3, [r3, #29]
 8003722:	461a      	mov	r2, r3
 8003724:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003728:	9302      	str	r3, [sp, #8]
 800372a:	2302      	movs	r3, #2
 800372c:	9301      	str	r3, [sp, #4]
 800372e:	f107 0310 	add.w	r3, r7, #16
 8003732:	9300      	str	r3, [sp, #0]
 8003734:	2301      	movs	r3, #1
 8003736:	480b      	ldr	r0, [pc, #44]	@ (8003764 <mpu_load_firmware+0x10c>)
 8003738:	f002 fbc4 	bl	8005ec4 <HAL_I2C_Mem_Write>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d002      	beq.n	8003748 <mpu_load_firmware+0xf0>
        return -1;
 8003742:	f04f 33ff 	mov.w	r3, #4294967295
 8003746:	e007      	b.n	8003758 <mpu_load_firmware+0x100>

    st.chip_cfg.dmp_loaded = 1;
 8003748:	4b05      	ldr	r3, [pc, #20]	@ (8003760 <mpu_load_firmware+0x108>)
 800374a:	2201      	movs	r2, #1
 800374c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 8003750:	4a03      	ldr	r2, [pc, #12]	@ (8003760 <mpu_load_firmware+0x108>)
 8003752:	88fb      	ldrh	r3, [r7, #6]
 8003754:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 8003756:	2300      	movs	r3, #0
}
 8003758:	4618      	mov	r0, r3
 800375a:	3728      	adds	r7, #40	@ 0x28
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	2000000c 	.word	0x2000000c
 8003764:	20000060 	.word	0x20000060

08003768 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b088      	sub	sp, #32
 800376c:	af04      	add	r7, sp, #16
 800376e:	4603      	mov	r3, r0
 8003770:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 8003772:	4b2e      	ldr	r3, [pc, #184]	@ (800382c <mpu_set_dmp_state+0xc4>)
 8003774:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003778:	79fa      	ldrb	r2, [r7, #7]
 800377a:	429a      	cmp	r2, r3
 800377c:	d101      	bne.n	8003782 <mpu_set_dmp_state+0x1a>
        return 0;
 800377e:	2300      	movs	r3, #0
 8003780:	e050      	b.n	8003824 <mpu_set_dmp_state+0xbc>

    if (enable) {
 8003782:	79fb      	ldrb	r3, [r7, #7]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d02f      	beq.n	80037e8 <mpu_set_dmp_state+0x80>
        if (!st.chip_cfg.dmp_loaded)
 8003788:	4b28      	ldr	r3, [pc, #160]	@ (800382c <mpu_set_dmp_state+0xc4>)
 800378a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800378e:	2b00      	cmp	r3, #0
 8003790:	d102      	bne.n	8003798 <mpu_set_dmp_state+0x30>
            return -1;
 8003792:	f04f 33ff 	mov.w	r3, #4294967295
 8003796:	e045      	b.n	8003824 <mpu_set_dmp_state+0xbc>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 8003798:	2000      	movs	r0, #0
 800379a:	f7fd ff19 	bl	80015d0 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 800379e:	2000      	movs	r0, #0
 80037a0:	f7fe fe84 	bl	80024ac <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 80037a4:	4b21      	ldr	r3, [pc, #132]	@ (800382c <mpu_set_dmp_state+0xc4>)
 80037a6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80037a8:	4618      	mov	r0, r3
 80037aa:	f7fe fc9b 	bl	80020e4 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 80037ae:	2300      	movs	r3, #0
 80037b0:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80037b2:	4b1e      	ldr	r3, [pc, #120]	@ (800382c <mpu_set_dmp_state+0xc4>)
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	4619      	mov	r1, r3
 80037ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80037be:	9302      	str	r3, [sp, #8]
 80037c0:	2301      	movs	r3, #1
 80037c2:	9301      	str	r3, [sp, #4]
 80037c4:	f107 030f 	add.w	r3, r7, #15
 80037c8:	9300      	str	r3, [sp, #0]
 80037ca:	2301      	movs	r3, #1
 80037cc:	2223      	movs	r2, #35	@ 0x23
 80037ce:	4818      	ldr	r0, [pc, #96]	@ (8003830 <mpu_set_dmp_state+0xc8>)
 80037d0:	f002 fb78 	bl	8005ec4 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 1;
 80037d4:	4b15      	ldr	r3, [pc, #84]	@ (800382c <mpu_set_dmp_state+0xc4>)
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 80037dc:	2001      	movs	r0, #1
 80037de:	f7fd fef7 	bl	80015d0 <set_int_enable>
        mpu_reset_fifo();
 80037e2:	f7fe f921 	bl	8001a28 <mpu_reset_fifo>
 80037e6:	e01c      	b.n	8003822 <mpu_set_dmp_state+0xba>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 80037e8:	2000      	movs	r0, #0
 80037ea:	f7fd fef1 	bl	80015d0 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 80037ee:	4b0f      	ldr	r3, [pc, #60]	@ (800382c <mpu_set_dmp_state+0xc4>)
 80037f0:	7c1b      	ldrb	r3, [r3, #16]
 80037f2:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80037f4:	4b0d      	ldr	r3, [pc, #52]	@ (800382c <mpu_set_dmp_state+0xc4>)
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	781b      	ldrb	r3, [r3, #0]
 80037fa:	4619      	mov	r1, r3
 80037fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003800:	9302      	str	r3, [sp, #8]
 8003802:	2301      	movs	r3, #1
 8003804:	9301      	str	r3, [sp, #4]
 8003806:	f107 030f 	add.w	r3, r7, #15
 800380a:	9300      	str	r3, [sp, #0]
 800380c:	2301      	movs	r3, #1
 800380e:	2223      	movs	r2, #35	@ 0x23
 8003810:	4807      	ldr	r0, [pc, #28]	@ (8003830 <mpu_set_dmp_state+0xc8>)
 8003812:	f002 fb57 	bl	8005ec4 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 0;
 8003816:	4b05      	ldr	r3, [pc, #20]	@ (800382c <mpu_set_dmp_state+0xc4>)
 8003818:	2200      	movs	r2, #0
 800381a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 800381e:	f7fe f903 	bl	8001a28 <mpu_reset_fifo>
    }
    return 0;
 8003822:	2300      	movs	r3, #0
}
 8003824:	4618      	mov	r0, r3
 8003826:	3710      	adds	r7, #16
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	2000000c 	.word	0x2000000c
 8003830:	20000060 	.word	0x20000060

08003834 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 8003838:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800383c:	23c8      	movs	r3, #200	@ 0xc8
 800383e:	4904      	ldr	r1, [pc, #16]	@ (8003850 <dmp_load_motion_driver_firmware+0x1c>)
 8003840:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 8003844:	f7ff ff08 	bl	8003658 <mpu_load_firmware>
 8003848:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 800384a:	4618      	mov	r0, r3
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	08008b6c 	.word	0x08008b6c

08003854 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b088      	sub	sp, #32
 8003858:	af00      	add	r7, sp, #0
 800385a:	4603      	mov	r3, r0
 800385c:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 800385e:	4a6e      	ldr	r2, [pc, #440]	@ (8003a18 <dmp_set_orientation+0x1c4>)
 8003860:	f107 0314 	add.w	r3, r7, #20
 8003864:	6812      	ldr	r2, [r2, #0]
 8003866:	4611      	mov	r1, r2
 8003868:	8019      	strh	r1, [r3, #0]
 800386a:	3302      	adds	r3, #2
 800386c:	0c12      	lsrs	r2, r2, #16
 800386e:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8003870:	4a6a      	ldr	r2, [pc, #424]	@ (8003a1c <dmp_set_orientation+0x1c8>)
 8003872:	f107 0310 	add.w	r3, r7, #16
 8003876:	6812      	ldr	r2, [r2, #0]
 8003878:	4611      	mov	r1, r2
 800387a:	8019      	strh	r1, [r3, #0]
 800387c:	3302      	adds	r3, #2
 800387e:	0c12      	lsrs	r2, r2, #16
 8003880:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 8003882:	4a67      	ldr	r2, [pc, #412]	@ (8003a20 <dmp_set_orientation+0x1cc>)
 8003884:	f107 030c 	add.w	r3, r7, #12
 8003888:	6812      	ldr	r2, [r2, #0]
 800388a:	4611      	mov	r1, r2
 800388c:	8019      	strh	r1, [r3, #0]
 800388e:	3302      	adds	r3, #2
 8003890:	0c12      	lsrs	r2, r2, #16
 8003892:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 8003894:	4a63      	ldr	r2, [pc, #396]	@ (8003a24 <dmp_set_orientation+0x1d0>)
 8003896:	f107 0308 	add.w	r3, r7, #8
 800389a:	6812      	ldr	r2, [r2, #0]
 800389c:	4611      	mov	r1, r2
 800389e:	8019      	strh	r1, [r3, #0]
 80038a0:	3302      	adds	r3, #2
 80038a2:	0c12      	lsrs	r2, r2, #16
 80038a4:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 80038a6:	88fb      	ldrh	r3, [r7, #6]
 80038a8:	f003 0303 	and.w	r3, r3, #3
 80038ac:	3320      	adds	r3, #32
 80038ae:	443b      	add	r3, r7
 80038b0:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80038b4:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 80038b6:	88fb      	ldrh	r3, [r7, #6]
 80038b8:	08db      	lsrs	r3, r3, #3
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	f003 0303 	and.w	r3, r3, #3
 80038c0:	3320      	adds	r3, #32
 80038c2:	443b      	add	r3, r7
 80038c4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80038c8:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 80038ca:	88fb      	ldrh	r3, [r7, #6]
 80038cc:	099b      	lsrs	r3, r3, #6
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	f003 0303 	and.w	r3, r3, #3
 80038d4:	3320      	adds	r3, #32
 80038d6:	443b      	add	r3, r7
 80038d8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80038dc:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 80038de:	88fb      	ldrh	r3, [r7, #6]
 80038e0:	f003 0303 	and.w	r3, r3, #3
 80038e4:	3320      	adds	r3, #32
 80038e6:	443b      	add	r3, r7
 80038e8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80038ec:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 80038ee:	88fb      	ldrh	r3, [r7, #6]
 80038f0:	08db      	lsrs	r3, r3, #3
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	f003 0303 	and.w	r3, r3, #3
 80038f8:	3320      	adds	r3, #32
 80038fa:	443b      	add	r3, r7
 80038fc:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003900:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8003902:	88fb      	ldrh	r3, [r7, #6]
 8003904:	099b      	lsrs	r3, r3, #6
 8003906:	b29b      	uxth	r3, r3
 8003908:	f003 0303 	and.w	r3, r3, #3
 800390c:	3320      	adds	r3, #32
 800390e:	443b      	add	r3, r7
 8003910:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003914:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 8003916:	f107 031c 	add.w	r3, r7, #28
 800391a:	461a      	mov	r2, r3
 800391c:	2103      	movs	r1, #3
 800391e:	f240 4026 	movw	r0, #1062	@ 0x426
 8003922:	f7ff fdcd 	bl	80034c0 <mpu_write_mem>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d002      	beq.n	8003932 <dmp_set_orientation+0xde>
        return -1;
 800392c:	f04f 33ff 	mov.w	r3, #4294967295
 8003930:	e06e      	b.n	8003a10 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8003932:	f107 0318 	add.w	r3, r7, #24
 8003936:	461a      	mov	r2, r3
 8003938:	2103      	movs	r1, #3
 800393a:	f240 402a 	movw	r0, #1066	@ 0x42a
 800393e:	f7ff fdbf 	bl	80034c0 <mpu_write_mem>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d002      	beq.n	800394e <dmp_set_orientation+0xfa>
        return -1;
 8003948:	f04f 33ff 	mov.w	r3, #4294967295
 800394c:	e060      	b.n	8003a10 <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 800394e:	f107 031c 	add.w	r3, r7, #28
 8003952:	f107 020c 	add.w	r2, r7, #12
 8003956:	6812      	ldr	r2, [r2, #0]
 8003958:	4611      	mov	r1, r2
 800395a:	8019      	strh	r1, [r3, #0]
 800395c:	3302      	adds	r3, #2
 800395e:	0c12      	lsrs	r2, r2, #16
 8003960:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 8003962:	f107 0318 	add.w	r3, r7, #24
 8003966:	f107 0208 	add.w	r2, r7, #8
 800396a:	6812      	ldr	r2, [r2, #0]
 800396c:	4611      	mov	r1, r2
 800396e:	8019      	strh	r1, [r3, #0]
 8003970:	3302      	adds	r3, #2
 8003972:	0c12      	lsrs	r2, r2, #16
 8003974:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 8003976:	88fb      	ldrh	r3, [r7, #6]
 8003978:	f003 0304 	and.w	r3, r3, #4
 800397c:	2b00      	cmp	r3, #0
 800397e:	d009      	beq.n	8003994 <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 8003980:	7f3b      	ldrb	r3, [r7, #28]
 8003982:	f043 0301 	orr.w	r3, r3, #1
 8003986:	b2db      	uxtb	r3, r3
 8003988:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 800398a:	7e3b      	ldrb	r3, [r7, #24]
 800398c:	f043 0301 	orr.w	r3, r3, #1
 8003990:	b2db      	uxtb	r3, r3
 8003992:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 8003994:	88fb      	ldrh	r3, [r7, #6]
 8003996:	f003 0320 	and.w	r3, r3, #32
 800399a:	2b00      	cmp	r3, #0
 800399c:	d009      	beq.n	80039b2 <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 800399e:	7f7b      	ldrb	r3, [r7, #29]
 80039a0:	f043 0301 	orr.w	r3, r3, #1
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 80039a8:	7e7b      	ldrb	r3, [r7, #25]
 80039aa:	f043 0301 	orr.w	r3, r3, #1
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 80039b2:	88fb      	ldrh	r3, [r7, #6]
 80039b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d009      	beq.n	80039d0 <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 80039bc:	7fbb      	ldrb	r3, [r7, #30]
 80039be:	f043 0301 	orr.w	r3, r3, #1
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 80039c6:	7ebb      	ldrb	r3, [r7, #26]
 80039c8:	f043 0301 	orr.w	r3, r3, #1
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 80039d0:	f107 031c 	add.w	r3, r7, #28
 80039d4:	461a      	mov	r2, r3
 80039d6:	2103      	movs	r1, #3
 80039d8:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 80039dc:	f7ff fd70 	bl	80034c0 <mpu_write_mem>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d002      	beq.n	80039ec <dmp_set_orientation+0x198>
        return -1;
 80039e6:	f04f 33ff 	mov.w	r3, #4294967295
 80039ea:	e011      	b.n	8003a10 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 80039ec:	f107 0318 	add.w	r3, r7, #24
 80039f0:	461a      	mov	r2, r3
 80039f2:	2103      	movs	r1, #3
 80039f4:	f240 4031 	movw	r0, #1073	@ 0x431
 80039f8:	f7ff fd62 	bl	80034c0 <mpu_write_mem>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d002      	beq.n	8003a08 <dmp_set_orientation+0x1b4>
        return -1;
 8003a02:	f04f 33ff 	mov.w	r3, #4294967295
 8003a06:	e003      	b.n	8003a10 <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 8003a08:	4a07      	ldr	r2, [pc, #28]	@ (8003a28 <dmp_set_orientation+0x1d4>)
 8003a0a:	88fb      	ldrh	r3, [r7, #6]
 8003a0c:	8113      	strh	r3, [r2, #8]
    return 0;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3720      	adds	r7, #32
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	08008acc 	.word	0x08008acc
 8003a1c:	08008ad0 	.word	0x08008ad0
 8003a20:	08008ad4 	.word	0x08008ad4
 8003a24:	08008ad8 	.word	0x08008ad8
 8003a28:	200000b4 	.word	0x200000b4

08003a2c <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 8003a2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a30:	b08c      	sub	sp, #48	@ 0x30
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 8003a36:	4b80      	ldr	r3, [pc, #512]	@ (8003c38 <dmp_set_gyro_bias+0x20c>)
 8003a38:	891b      	ldrh	r3, [r3, #8]
 8003a3a:	f003 0303 	and.w	r3, r3, #3
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	69fa      	ldr	r2, [r7, #28]
 8003a42:	4413      	add	r3, r2
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 8003a48:	4b7b      	ldr	r3, [pc, #492]	@ (8003c38 <dmp_set_gyro_bias+0x20c>)
 8003a4a:	891b      	ldrh	r3, [r3, #8]
 8003a4c:	f003 0304 	and.w	r3, r3, #4
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d002      	beq.n	8003a5a <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 8003a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a56:	425b      	negs	r3, r3
 8003a58:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8003a5a:	4b77      	ldr	r3, [pc, #476]	@ (8003c38 <dmp_set_gyro_bias+0x20c>)
 8003a5c:	891b      	ldrh	r3, [r3, #8]
 8003a5e:	08db      	lsrs	r3, r3, #3
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	f003 0303 	and.w	r3, r3, #3
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	69fa      	ldr	r2, [r7, #28]
 8003a6a:	4413      	add	r3, r2
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 8003a70:	4b71      	ldr	r3, [pc, #452]	@ (8003c38 <dmp_set_gyro_bias+0x20c>)
 8003a72:	891b      	ldrh	r3, [r3, #8]
 8003a74:	f003 0320 	and.w	r3, r3, #32
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d002      	beq.n	8003a82 <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 8003a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a7e:	425b      	negs	r3, r3
 8003a80:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8003a82:	4b6d      	ldr	r3, [pc, #436]	@ (8003c38 <dmp_set_gyro_bias+0x20c>)
 8003a84:	891b      	ldrh	r3, [r3, #8]
 8003a86:	099b      	lsrs	r3, r3, #6
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	f003 0303 	and.w	r3, r3, #3
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	69fa      	ldr	r2, [r7, #28]
 8003a92:	4413      	add	r3, r2
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 8003a98:	4b67      	ldr	r3, [pc, #412]	@ (8003c38 <dmp_set_gyro_bias+0x20c>)
 8003a9a:	891b      	ldrh	r3, [r3, #8]
 8003a9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d002      	beq.n	8003aaa <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 8003aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aa6:	425b      	negs	r3, r3
 8003aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 8003aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aac:	17da      	asrs	r2, r3, #31
 8003aae:	613b      	str	r3, [r7, #16]
 8003ab0:	617a      	str	r2, [r7, #20]
 8003ab2:	4b62      	ldr	r3, [pc, #392]	@ (8003c3c <dmp_set_gyro_bias+0x210>)
 8003ab4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003ab8:	460a      	mov	r2, r1
 8003aba:	fb03 f202 	mul.w	r2, r3, r2
 8003abe:	2300      	movs	r3, #0
 8003ac0:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8003ac4:	4601      	mov	r1, r0
 8003ac6:	fb01 f303 	mul.w	r3, r1, r3
 8003aca:	4413      	add	r3, r2
 8003acc:	4a5b      	ldr	r2, [pc, #364]	@ (8003c3c <dmp_set_gyro_bias+0x210>)
 8003ace:	6939      	ldr	r1, [r7, #16]
 8003ad0:	fba1 ab02 	umull	sl, fp, r1, r2
 8003ad4:	445b      	add	r3, fp
 8003ad6:	469b      	mov	fp, r3
 8003ad8:	f04f 0200 	mov.w	r2, #0
 8003adc:	f04f 0300 	mov.w	r3, #0
 8003ae0:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8003ae4:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8003ae8:	ea4f 73ab 	mov.w	r3, fp, asr #30
 8003aec:	4613      	mov	r3, r2
 8003aee:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 8003af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003af2:	17da      	asrs	r2, r3, #31
 8003af4:	60bb      	str	r3, [r7, #8]
 8003af6:	60fa      	str	r2, [r7, #12]
 8003af8:	4b50      	ldr	r3, [pc, #320]	@ (8003c3c <dmp_set_gyro_bias+0x210>)
 8003afa:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003afe:	465a      	mov	r2, fp
 8003b00:	fb03 f202 	mul.w	r2, r3, r2
 8003b04:	2300      	movs	r3, #0
 8003b06:	4651      	mov	r1, sl
 8003b08:	fb01 f303 	mul.w	r3, r1, r3
 8003b0c:	4413      	add	r3, r2
 8003b0e:	4a4b      	ldr	r2, [pc, #300]	@ (8003c3c <dmp_set_gyro_bias+0x210>)
 8003b10:	4651      	mov	r1, sl
 8003b12:	fba1 8902 	umull	r8, r9, r1, r2
 8003b16:	444b      	add	r3, r9
 8003b18:	4699      	mov	r9, r3
 8003b1a:	f04f 0200 	mov.w	r2, #0
 8003b1e:	f04f 0300 	mov.w	r3, #0
 8003b22:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8003b26:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8003b2a:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8003b2e:	4613      	mov	r3, r2
 8003b30:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 8003b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b34:	17da      	asrs	r2, r3, #31
 8003b36:	603b      	str	r3, [r7, #0]
 8003b38:	607a      	str	r2, [r7, #4]
 8003b3a:	4b40      	ldr	r3, [pc, #256]	@ (8003c3c <dmp_set_gyro_bias+0x210>)
 8003b3c:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003b40:	464a      	mov	r2, r9
 8003b42:	fb03 f202 	mul.w	r2, r3, r2
 8003b46:	2300      	movs	r3, #0
 8003b48:	4641      	mov	r1, r8
 8003b4a:	fb01 f303 	mul.w	r3, r1, r3
 8003b4e:	4413      	add	r3, r2
 8003b50:	4a3a      	ldr	r2, [pc, #232]	@ (8003c3c <dmp_set_gyro_bias+0x210>)
 8003b52:	4641      	mov	r1, r8
 8003b54:	fba1 4502 	umull	r4, r5, r1, r2
 8003b58:	442b      	add	r3, r5
 8003b5a:	461d      	mov	r5, r3
 8003b5c:	f04f 0200 	mov.w	r2, #0
 8003b60:	f04f 0300 	mov.w	r3, #0
 8003b64:	0fa2      	lsrs	r2, r4, #30
 8003b66:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8003b6a:	17ab      	asrs	r3, r5, #30
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 8003b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b72:	161b      	asrs	r3, r3, #24
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 8003b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b7c:	141b      	asrs	r3, r3, #16
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 8003b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b86:	121b      	asrs	r3, r3, #8
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 8003b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 8003b96:	f107 0320 	add.w	r3, r7, #32
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	2104      	movs	r1, #4
 8003b9e:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 8003ba2:	f7ff fc8d 	bl	80034c0 <mpu_write_mem>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d002      	beq.n	8003bb2 <dmp_set_gyro_bias+0x186>
        return -1;
 8003bac:	f04f 33ff 	mov.w	r3, #4294967295
 8003bb0:	e03c      	b.n	8003c2c <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8003bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bb4:	161b      	asrs	r3, r3, #24
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 8003bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bbe:	141b      	asrs	r3, r3, #16
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 8003bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bc8:	121b      	asrs	r3, r3, #8
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 8003bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 8003bd8:	f107 0320 	add.w	r3, r7, #32
 8003bdc:	461a      	mov	r2, r3
 8003bde:	2104      	movs	r1, #4
 8003be0:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 8003be4:	f7ff fc6c 	bl	80034c0 <mpu_write_mem>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d002      	beq.n	8003bf4 <dmp_set_gyro_bias+0x1c8>
        return -1;
 8003bee:	f04f 33ff 	mov.w	r3, #4294967295
 8003bf2:	e01b      	b.n	8003c2c <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 8003bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bf6:	161b      	asrs	r3, r3, #24
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 8003bfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c00:	141b      	asrs	r3, r3, #16
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 8003c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c0a:	121b      	asrs	r3, r3, #8
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 8003c12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 8003c1a:	f107 0320 	add.w	r3, r7, #32
 8003c1e:	461a      	mov	r2, r3
 8003c20:	2104      	movs	r1, #4
 8003c22:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 8003c26:	f7ff fc4b 	bl	80034c0 <mpu_write_mem>
 8003c2a:	4603      	mov	r3, r0
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3730      	adds	r7, #48	@ 0x30
 8003c30:	46bd      	mov	sp, r7
 8003c32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c36:	bf00      	nop
 8003c38:	200000b4 	.word	0x200000b4
 8003c3c:	02cae309 	.word	0x02cae309

08003c40 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8003c40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c44:	b094      	sub	sp, #80	@ 0x50
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 8003c4a:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f7fe faf2 	bl	8002238 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 8003c54:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	2200      	movs	r2, #0
 8003c5a:	613b      	str	r3, [r7, #16]
 8003c5c:	617a      	str	r2, [r7, #20]
 8003c5e:	f04f 0200 	mov.w	r2, #0
 8003c62:	f04f 0300 	mov.w	r3, #0
 8003c66:	6979      	ldr	r1, [r7, #20]
 8003c68:	03cb      	lsls	r3, r1, #15
 8003c6a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003c6e:	4684      	mov	ip, r0
 8003c70:	ea43 435c 	orr.w	r3, r3, ip, lsr #17
 8003c74:	4601      	mov	r1, r0
 8003c76:	03ca      	lsls	r2, r1, #15
 8003c78:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();
    __NOP();
 8003c7c:	bf00      	nop

    accel_bias_body[0] = bias[dmp.orient & 3];
 8003c7e:	4b72      	ldr	r3, [pc, #456]	@ (8003e48 <dmp_set_accel_bias+0x208>)
 8003c80:	891b      	ldrh	r3, [r3, #8]
 8003c82:	f003 0303 	and.w	r3, r3, #3
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c8a:	4413      	add	r3, r2
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 8003c90:	4b6d      	ldr	r3, [pc, #436]	@ (8003e48 <dmp_set_accel_bias+0x208>)
 8003c92:	891b      	ldrh	r3, [r3, #8]
 8003c94:	f003 0304 	and.w	r3, r3, #4
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d002      	beq.n	8003ca2 <dmp_set_accel_bias+0x62>
        accel_bias_body[0] *= -1;
 8003c9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c9e:	425b      	negs	r3, r3
 8003ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8003ca2:	4b69      	ldr	r3, [pc, #420]	@ (8003e48 <dmp_set_accel_bias+0x208>)
 8003ca4:	891b      	ldrh	r3, [r3, #8]
 8003ca6:	08db      	lsrs	r3, r3, #3
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	f003 0303 	and.w	r3, r3, #3
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cb2:	4413      	add	r3, r2
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 8003cb8:	4b63      	ldr	r3, [pc, #396]	@ (8003e48 <dmp_set_accel_bias+0x208>)
 8003cba:	891b      	ldrh	r3, [r3, #8]
 8003cbc:	f003 0320 	and.w	r3, r3, #32
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d002      	beq.n	8003cca <dmp_set_accel_bias+0x8a>
        accel_bias_body[1] *= -1;
 8003cc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003cc6:	425b      	negs	r3, r3
 8003cc8:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8003cca:	4b5f      	ldr	r3, [pc, #380]	@ (8003e48 <dmp_set_accel_bias+0x208>)
 8003ccc:	891b      	ldrh	r3, [r3, #8]
 8003cce:	099b      	lsrs	r3, r3, #6
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	f003 0303 	and.w	r3, r3, #3
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cda:	4413      	add	r3, r2
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 8003ce0:	4b59      	ldr	r3, [pc, #356]	@ (8003e48 <dmp_set_accel_bias+0x208>)
 8003ce2:	891b      	ldrh	r3, [r3, #8]
 8003ce4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d002      	beq.n	8003cf2 <dmp_set_accel_bias+0xb2>
        accel_bias_body[2] *= -1;
 8003cec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cee:	425b      	negs	r3, r3
 8003cf0:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 8003cf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cf4:	17da      	asrs	r2, r3, #31
 8003cf6:	61bb      	str	r3, [r7, #24]
 8003cf8:	61fa      	str	r2, [r7, #28]
 8003cfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003cfc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003d00:	460a      	mov	r2, r1
 8003d02:	fb02 f203 	mul.w	r2, r2, r3
 8003d06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d08:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8003d0c:	4601      	mov	r1, r0
 8003d0e:	fb01 f303 	mul.w	r3, r1, r3
 8003d12:	4413      	add	r3, r2
 8003d14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d16:	69b9      	ldr	r1, [r7, #24]
 8003d18:	fba2 ab01 	umull	sl, fp, r2, r1
 8003d1c:	445b      	add	r3, fp
 8003d1e:	469b      	mov	fp, r3
 8003d20:	f04f 0200 	mov.w	r2, #0
 8003d24:	f04f 0300 	mov.w	r3, #0
 8003d28:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8003d2c:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8003d30:	ea4f 73ab 	mov.w	r3, fp, asr #30
 8003d34:	4613      	mov	r3, r2
 8003d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 8003d38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d3a:	17da      	asrs	r2, r3, #31
 8003d3c:	60bb      	str	r3, [r7, #8]
 8003d3e:	60fa      	str	r2, [r7, #12]
 8003d40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d42:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003d46:	465a      	mov	r2, fp
 8003d48:	fb02 f203 	mul.w	r2, r2, r3
 8003d4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d4e:	4651      	mov	r1, sl
 8003d50:	fb01 f303 	mul.w	r3, r1, r3
 8003d54:	4413      	add	r3, r2
 8003d56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d58:	4651      	mov	r1, sl
 8003d5a:	fba2 8901 	umull	r8, r9, r2, r1
 8003d5e:	444b      	add	r3, r9
 8003d60:	4699      	mov	r9, r3
 8003d62:	f04f 0200 	mov.w	r2, #0
 8003d66:	f04f 0300 	mov.w	r3, #0
 8003d6a:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8003d6e:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8003d72:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8003d76:	4613      	mov	r3, r2
 8003d78:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8003d7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d7c:	17da      	asrs	r2, r3, #31
 8003d7e:	603b      	str	r3, [r7, #0]
 8003d80:	607a      	str	r2, [r7, #4]
 8003d82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d84:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003d88:	464a      	mov	r2, r9
 8003d8a:	fb02 f203 	mul.w	r2, r2, r3
 8003d8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d90:	4641      	mov	r1, r8
 8003d92:	fb01 f303 	mul.w	r3, r1, r3
 8003d96:	4413      	add	r3, r2
 8003d98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d9a:	4641      	mov	r1, r8
 8003d9c:	fba2 4501 	umull	r4, r5, r2, r1
 8003da0:	442b      	add	r3, r5
 8003da2:	461d      	mov	r5, r3
 8003da4:	f04f 0200 	mov.w	r2, #0
 8003da8:	f04f 0300 	mov.w	r3, #0
 8003dac:	0fa2      	lsrs	r2, r4, #30
 8003dae:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8003db2:	17ab      	asrs	r3, r5, #30
 8003db4:	4613      	mov	r3, r2
 8003db6:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 8003db8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dba:	161b      	asrs	r3, r3, #24
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 8003dc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dc4:	141b      	asrs	r3, r3, #16
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 8003dcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dce:	121b      	asrs	r3, r3, #8
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 8003dd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 8003dde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003de0:	161b      	asrs	r3, r3, #24
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 8003de8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dea:	141b      	asrs	r3, r3, #16
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 8003df2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003df4:	121b      	asrs	r3, r3, #8
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 8003dfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 8003e04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e06:	161b      	asrs	r3, r3, #24
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 8003e0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e10:	141b      	asrs	r3, r3, #16
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 8003e18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e1a:	121b      	asrs	r3, r3, #8
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 8003e22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8003e2a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003e2e:	461a      	mov	r2, r3
 8003e30:	210c      	movs	r1, #12
 8003e32:	f44f 7025 	mov.w	r0, #660	@ 0x294
 8003e36:	f7ff fb43 	bl	80034c0 <mpu_write_mem>
 8003e3a:	4603      	mov	r3, r0
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3750      	adds	r7, #80	@ 0x50
 8003e40:	46bd      	mov	sp, r7
 8003e42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e46:	bf00      	nop
 8003e48:	200000b4 	.word	0x200000b4

08003e4c <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b088      	sub	sp, #32
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	4603      	mov	r3, r0
 8003e54:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8003e56:	4a1f      	ldr	r2, [pc, #124]	@ (8003ed4 <dmp_set_fifo_rate+0x88>)
 8003e58:	f107 0310 	add.w	r3, r7, #16
 8003e5c:	ca07      	ldmia	r2, {r0, r1, r2}
 8003e5e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 8003e62:	88fb      	ldrh	r3, [r7, #6]
 8003e64:	2bc8      	cmp	r3, #200	@ 0xc8
 8003e66:	d902      	bls.n	8003e6e <dmp_set_fifo_rate+0x22>
        return -1;
 8003e68:	f04f 33ff 	mov.w	r3, #4294967295
 8003e6c:	e02e      	b.n	8003ecc <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8003e6e:	88fb      	ldrh	r3, [r7, #6]
 8003e70:	22c8      	movs	r2, #200	@ 0xc8
 8003e72:	fb92 f3f3 	sdiv	r3, r2, r3
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	3b01      	subs	r3, #1
 8003e7a:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8003e7c:	8bfb      	ldrh	r3, [r7, #30]
 8003e7e:	0a1b      	lsrs	r3, r3, #8
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 8003e86:	8bfb      	ldrh	r3, [r7, #30]
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8003e8c:	f107 0308 	add.w	r3, r7, #8
 8003e90:	461a      	mov	r2, r3
 8003e92:	2102      	movs	r1, #2
 8003e94:	f240 2016 	movw	r0, #534	@ 0x216
 8003e98:	f7ff fb12 	bl	80034c0 <mpu_write_mem>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d002      	beq.n	8003ea8 <dmp_set_fifo_rate+0x5c>
        return -1;
 8003ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ea6:	e011      	b.n	8003ecc <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8003ea8:	f107 0310 	add.w	r3, r7, #16
 8003eac:	461a      	mov	r2, r3
 8003eae:	210c      	movs	r1, #12
 8003eb0:	f640 20c1 	movw	r0, #2753	@ 0xac1
 8003eb4:	f7ff fb04 	bl	80034c0 <mpu_write_mem>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d002      	beq.n	8003ec4 <dmp_set_fifo_rate+0x78>
        return -1;
 8003ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8003ec2:	e003      	b.n	8003ecc <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 8003ec4:	4a04      	ldr	r2, [pc, #16]	@ (8003ed8 <dmp_set_fifo_rate+0x8c>)
 8003ec6:	88fb      	ldrh	r3, [r7, #6]
 8003ec8:	8193      	strh	r3, [r2, #12]
    return 0;
 8003eca:	2300      	movs	r3, #0
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3720      	adds	r7, #32
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	08008adc 	.word	0x08008adc
 8003ed8:	200000b4 	.word	0x200000b4

08003edc <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b086      	sub	sp, #24
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	460a      	mov	r2, r1
 8003ee6:	71fb      	strb	r3, [r7, #7]
 8003ee8:	4613      	mov	r3, r2
 8003eea:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8003eec:	79fb      	ldrb	r3, [r7, #7]
 8003eee:	f003 0307 	and.w	r3, r3, #7
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d003      	beq.n	8003efe <dmp_set_tap_thresh+0x22>
 8003ef6:	88bb      	ldrh	r3, [r7, #4]
 8003ef8:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8003efc:	d902      	bls.n	8003f04 <dmp_set_tap_thresh+0x28>
        return -1;
 8003efe:	f04f 33ff 	mov.w	r3, #4294967295
 8003f02:	e107      	b.n	8004114 <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8003f04:	88bb      	ldrh	r3, [r7, #4]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7fc fa42 	bl	8000390 <__aeabi_ui2f>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	4983      	ldr	r1, [pc, #524]	@ (800411c <dmp_set_tap_thresh+0x240>)
 8003f10:	4618      	mov	r0, r3
 8003f12:	f7fc fb49 	bl	80005a8 <__aeabi_fdiv>
 8003f16:	4603      	mov	r3, r0
 8003f18:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 8003f1a:	f107 030b 	add.w	r3, r7, #11
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f7fd ff86 	bl	8001e30 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 8003f24:	7afb      	ldrb	r3, [r7, #11]
 8003f26:	3b02      	subs	r3, #2
 8003f28:	2b0e      	cmp	r3, #14
 8003f2a:	d879      	bhi.n	8004020 <dmp_set_tap_thresh+0x144>
 8003f2c:	a201      	add	r2, pc, #4	@ (adr r2, 8003f34 <dmp_set_tap_thresh+0x58>)
 8003f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f32:	bf00      	nop
 8003f34:	08003f71 	.word	0x08003f71
 8003f38:	08004021 	.word	0x08004021
 8003f3c:	08003f9d 	.word	0x08003f9d
 8003f40:	08004021 	.word	0x08004021
 8003f44:	08004021 	.word	0x08004021
 8003f48:	08004021 	.word	0x08004021
 8003f4c:	08003fc9 	.word	0x08003fc9
 8003f50:	08004021 	.word	0x08004021
 8003f54:	08004021 	.word	0x08004021
 8003f58:	08004021 	.word	0x08004021
 8003f5c:	08004021 	.word	0x08004021
 8003f60:	08004021 	.word	0x08004021
 8003f64:	08004021 	.word	0x08004021
 8003f68:	08004021 	.word	0x08004021
 8003f6c:	08003ff5 	.word	0x08003ff5
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8003f70:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8003f74:	6938      	ldr	r0, [r7, #16]
 8003f76:	f7fc fa63 	bl	8000440 <__aeabi_fmul>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f7fc fc4b 	bl	8000818 <__aeabi_f2uiz>
 8003f82:	4603      	mov	r3, r0
 8003f84:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 8003f86:	4966      	ldr	r1, [pc, #408]	@ (8004120 <dmp_set_tap_thresh+0x244>)
 8003f88:	6938      	ldr	r0, [r7, #16]
 8003f8a:	f7fc fa59 	bl	8000440 <__aeabi_fmul>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	4618      	mov	r0, r3
 8003f92:	f7fc fc41 	bl	8000818 <__aeabi_f2uiz>
 8003f96:	4603      	mov	r3, r0
 8003f98:	82bb      	strh	r3, [r7, #20]
        break;
 8003f9a:	e044      	b.n	8004026 <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8003f9c:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8003fa0:	6938      	ldr	r0, [r7, #16]
 8003fa2:	f7fc fa4d 	bl	8000440 <__aeabi_fmul>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f7fc fc35 	bl	8000818 <__aeabi_f2uiz>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 8003fb2:	495c      	ldr	r1, [pc, #368]	@ (8004124 <dmp_set_tap_thresh+0x248>)
 8003fb4:	6938      	ldr	r0, [r7, #16]
 8003fb6:	f7fc fa43 	bl	8000440 <__aeabi_fmul>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f7fc fc2b 	bl	8000818 <__aeabi_f2uiz>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	82bb      	strh	r3, [r7, #20]
        break;
 8003fc6:	e02e      	b.n	8004026 <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8003fc8:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8003fcc:	6938      	ldr	r0, [r7, #16]
 8003fce:	f7fc fa37 	bl	8000440 <__aeabi_fmul>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f7fc fc1f 	bl	8000818 <__aeabi_f2uiz>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8003fde:	4952      	ldr	r1, [pc, #328]	@ (8004128 <dmp_set_tap_thresh+0x24c>)
 8003fe0:	6938      	ldr	r0, [r7, #16]
 8003fe2:	f7fc fa2d 	bl	8000440 <__aeabi_fmul>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7fc fc15 	bl	8000818 <__aeabi_f2uiz>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	82bb      	strh	r3, [r7, #20]
        break;
 8003ff2:	e018      	b.n	8004026 <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8003ff4:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 8003ff8:	6938      	ldr	r0, [r7, #16]
 8003ffa:	f7fc fa21 	bl	8000440 <__aeabi_fmul>
 8003ffe:	4603      	mov	r3, r0
 8004000:	4618      	mov	r0, r3
 8004002:	f7fc fc09 	bl	8000818 <__aeabi_f2uiz>
 8004006:	4603      	mov	r3, r0
 8004008:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 800400a:	4948      	ldr	r1, [pc, #288]	@ (800412c <dmp_set_tap_thresh+0x250>)
 800400c:	6938      	ldr	r0, [r7, #16]
 800400e:	f7fc fa17 	bl	8000440 <__aeabi_fmul>
 8004012:	4603      	mov	r3, r0
 8004014:	4618      	mov	r0, r3
 8004016:	f7fc fbff 	bl	8000818 <__aeabi_f2uiz>
 800401a:	4603      	mov	r3, r0
 800401c:	82bb      	strh	r3, [r7, #20]
        break;
 800401e:	e002      	b.n	8004026 <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 8004020:	f04f 33ff 	mov.w	r3, #4294967295
 8004024:	e076      	b.n	8004114 <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8004026:	8afb      	ldrh	r3, [r7, #22]
 8004028:	0a1b      	lsrs	r3, r3, #8
 800402a:	b29b      	uxth	r3, r3
 800402c:	b2db      	uxtb	r3, r3
 800402e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8004030:	8afb      	ldrh	r3, [r7, #22]
 8004032:	b2db      	uxtb	r3, r3
 8004034:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8004036:	8abb      	ldrh	r3, [r7, #20]
 8004038:	0a1b      	lsrs	r3, r3, #8
 800403a:	b29b      	uxth	r3, r3
 800403c:	b2db      	uxtb	r3, r3
 800403e:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8004040:	8abb      	ldrh	r3, [r7, #20]
 8004042:	b2db      	uxtb	r3, r3
 8004044:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 8004046:	79fb      	ldrb	r3, [r7, #7]
 8004048:	f003 0301 	and.w	r3, r3, #1
 800404c:	2b00      	cmp	r3, #0
 800404e:	d01c      	beq.n	800408a <dmp_set_tap_thresh+0x1ae>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8004050:	f107 030c 	add.w	r3, r7, #12
 8004054:	461a      	mov	r2, r3
 8004056:	2102      	movs	r1, #2
 8004058:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 800405c:	f7ff fa30 	bl	80034c0 <mpu_write_mem>
 8004060:	4603      	mov	r3, r0
 8004062:	2b00      	cmp	r3, #0
 8004064:	d002      	beq.n	800406c <dmp_set_tap_thresh+0x190>
            return -1;
 8004066:	f04f 33ff 	mov.w	r3, #4294967295
 800406a:	e053      	b.n	8004114 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 800406c:	f107 030c 	add.w	r3, r7, #12
 8004070:	3302      	adds	r3, #2
 8004072:	461a      	mov	r2, r3
 8004074:	2102      	movs	r1, #2
 8004076:	f44f 7092 	mov.w	r0, #292	@ 0x124
 800407a:	f7ff fa21 	bl	80034c0 <mpu_write_mem>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d002      	beq.n	800408a <dmp_set_tap_thresh+0x1ae>
            return -1;
 8004084:	f04f 33ff 	mov.w	r3, #4294967295
 8004088:	e044      	b.n	8004114 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y) {
 800408a:	79fb      	ldrb	r3, [r7, #7]
 800408c:	f003 0302 	and.w	r3, r3, #2
 8004090:	2b00      	cmp	r3, #0
 8004092:	d01c      	beq.n	80040ce <dmp_set_tap_thresh+0x1f2>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8004094:	f107 030c 	add.w	r3, r7, #12
 8004098:	461a      	mov	r2, r3
 800409a:	2102      	movs	r1, #2
 800409c:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 80040a0:	f7ff fa0e 	bl	80034c0 <mpu_write_mem>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d002      	beq.n	80040b0 <dmp_set_tap_thresh+0x1d4>
            return -1;
 80040aa:	f04f 33ff 	mov.w	r3, #4294967295
 80040ae:	e031      	b.n	8004114 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 80040b0:	f107 030c 	add.w	r3, r7, #12
 80040b4:	3302      	adds	r3, #2
 80040b6:	461a      	mov	r2, r3
 80040b8:	2102      	movs	r1, #2
 80040ba:	f44f 7094 	mov.w	r0, #296	@ 0x128
 80040be:	f7ff f9ff 	bl	80034c0 <mpu_write_mem>
 80040c2:	4603      	mov	r3, r0
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d002      	beq.n	80040ce <dmp_set_tap_thresh+0x1f2>
            return -1;
 80040c8:	f04f 33ff 	mov.w	r3, #4294967295
 80040cc:	e022      	b.n	8004114 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z) {
 80040ce:	79fb      	ldrb	r3, [r7, #7]
 80040d0:	f003 0304 	and.w	r3, r3, #4
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d01c      	beq.n	8004112 <dmp_set_tap_thresh+0x236>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 80040d8:	f107 030c 	add.w	r3, r7, #12
 80040dc:	461a      	mov	r2, r3
 80040de:	2102      	movs	r1, #2
 80040e0:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 80040e4:	f7ff f9ec 	bl	80034c0 <mpu_write_mem>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d002      	beq.n	80040f4 <dmp_set_tap_thresh+0x218>
            return -1;
 80040ee:	f04f 33ff 	mov.w	r3, #4294967295
 80040f2:	e00f      	b.n	8004114 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 80040f4:	f107 030c 	add.w	r3, r7, #12
 80040f8:	3302      	adds	r3, #2
 80040fa:	461a      	mov	r2, r3
 80040fc:	2102      	movs	r1, #2
 80040fe:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004102:	f7ff f9dd 	bl	80034c0 <mpu_write_mem>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d002      	beq.n	8004112 <dmp_set_tap_thresh+0x236>
            return -1;
 800410c:	f04f 33ff 	mov.w	r3, #4294967295
 8004110:	e000      	b.n	8004114 <dmp_set_tap_thresh+0x238>
    }
    return 0;
 8004112:	2300      	movs	r3, #0
}
 8004114:	4618      	mov	r0, r3
 8004116:	3718      	adds	r7, #24
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}
 800411c:	43480000 	.word	0x43480000
 8004120:	46400000 	.word	0x46400000
 8004124:	45c00000 	.word	0x45c00000
 8004128:	45400000 	.word	0x45400000
 800412c:	44c00000 	.word	0x44c00000

08004130 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	4603      	mov	r3, r0
 8004138:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 800413a:	2300      	movs	r3, #0
 800413c:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 800413e:	79fb      	ldrb	r3, [r7, #7]
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	2b00      	cmp	r3, #0
 8004146:	d004      	beq.n	8004152 <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8004148:	7bfb      	ldrb	r3, [r7, #15]
 800414a:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800414e:	b2db      	uxtb	r3, r3
 8004150:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 8004152:	79fb      	ldrb	r3, [r7, #7]
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	2b00      	cmp	r3, #0
 800415a:	d004      	beq.n	8004166 <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 800415c:	7bfb      	ldrb	r3, [r7, #15]
 800415e:	f043 030c 	orr.w	r3, r3, #12
 8004162:	b2db      	uxtb	r3, r3
 8004164:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8004166:	79fb      	ldrb	r3, [r7, #7]
 8004168:	f003 0304 	and.w	r3, r3, #4
 800416c:	2b00      	cmp	r3, #0
 800416e:	d004      	beq.n	800417a <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8004170:	7bfb      	ldrb	r3, [r7, #15]
 8004172:	f043 0303 	orr.w	r3, r3, #3
 8004176:	b2db      	uxtb	r3, r3
 8004178:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 800417a:	f107 030f 	add.w	r3, r7, #15
 800417e:	461a      	mov	r2, r3
 8004180:	2101      	movs	r1, #1
 8004182:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 8004186:	f7ff f99b 	bl	80034c0 <mpu_write_mem>
 800418a:	4603      	mov	r3, r0
}
 800418c:	4618      	mov	r0, r3
 800418e:	3710      	adds	r7, #16
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}

08004194 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	4603      	mov	r3, r0
 800419c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 800419e:	79fb      	ldrb	r3, [r7, #7]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d102      	bne.n	80041aa <dmp_set_tap_count+0x16>
        min_taps = 1;
 80041a4:	2301      	movs	r3, #1
 80041a6:	71fb      	strb	r3, [r7, #7]
 80041a8:	e004      	b.n	80041b4 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 80041aa:	79fb      	ldrb	r3, [r7, #7]
 80041ac:	2b04      	cmp	r3, #4
 80041ae:	d901      	bls.n	80041b4 <dmp_set_tap_count+0x20>
        min_taps = 4;
 80041b0:	2304      	movs	r3, #4
 80041b2:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 80041b4:	79fb      	ldrb	r3, [r7, #7]
 80041b6:	3b01      	subs	r3, #1
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 80041bc:	f107 030f 	add.w	r3, r7, #15
 80041c0:	461a      	mov	r2, r3
 80041c2:	2101      	movs	r1, #1
 80041c4:	f240 104f 	movw	r0, #335	@ 0x14f
 80041c8:	f7ff f97a 	bl	80034c0 <mpu_write_mem>
 80041cc:	4603      	mov	r3, r0
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3710      	adds	r7, #16
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
	...

080041d8 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	4603      	mov	r3, r0
 80041e0:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 80041e2:	88fb      	ldrh	r3, [r7, #6]
 80041e4:	4a0c      	ldr	r2, [pc, #48]	@ (8004218 <dmp_set_tap_time+0x40>)
 80041e6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ea:	089b      	lsrs	r3, r3, #2
 80041ec:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 80041ee:	89fb      	ldrh	r3, [r7, #14]
 80041f0:	0a1b      	lsrs	r3, r3, #8
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 80041f8:	89fb      	ldrh	r3, [r7, #14]
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 80041fe:	f107 030c 	add.w	r3, r7, #12
 8004202:	461a      	mov	r2, r3
 8004204:	2102      	movs	r1, #2
 8004206:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 800420a:	f7ff f959 	bl	80034c0 <mpu_write_mem>
 800420e:	4603      	mov	r3, r0
}
 8004210:	4618      	mov	r0, r3
 8004212:	3710      	adds	r7, #16
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}
 8004218:	cccccccd 	.word	0xcccccccd

0800421c <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
 8004222:	4603      	mov	r3, r0
 8004224:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8004226:	88fb      	ldrh	r3, [r7, #6]
 8004228:	4a0c      	ldr	r2, [pc, #48]	@ (800425c <dmp_set_tap_time_multi+0x40>)
 800422a:	fba2 2303 	umull	r2, r3, r2, r3
 800422e:	089b      	lsrs	r3, r3, #2
 8004230:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004232:	89fb      	ldrh	r3, [r7, #14]
 8004234:	0a1b      	lsrs	r3, r3, #8
 8004236:	b29b      	uxth	r3, r3
 8004238:	b2db      	uxtb	r3, r3
 800423a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 800423c:	89fb      	ldrh	r3, [r7, #14]
 800423e:	b2db      	uxtb	r3, r3
 8004240:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 8004242:	f107 030c 	add.w	r3, r7, #12
 8004246:	461a      	mov	r2, r3
 8004248:	2102      	movs	r1, #2
 800424a:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 800424e:	f7ff f937 	bl	80034c0 <mpu_write_mem>
 8004252:	4603      	mov	r3, r0
}
 8004254:	4618      	mov	r0, r3
 8004256:	3710      	adds	r7, #16
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}
 800425c:	cccccccd 	.word	0xcccccccd

08004260 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	460b      	mov	r3, r1
 800426a:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a13      	ldr	r2, [pc, #76]	@ (80042bc <dmp_set_shake_reject_thresh+0x5c>)
 8004270:	fb82 1203 	smull	r1, r2, r2, r3
 8004274:	1192      	asrs	r2, r2, #6
 8004276:	17db      	asrs	r3, r3, #31
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	887a      	ldrh	r2, [r7, #2]
 800427c:	fb02 f303 	mul.w	r3, r2, r3
 8004280:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	161b      	asrs	r3, r3, #24
 8004286:	b2db      	uxtb	r3, r3
 8004288:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	141b      	asrs	r3, r3, #16
 800428e:	b2db      	uxtb	r3, r3
 8004290:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	121b      	asrs	r3, r3, #8
 8004296:	b2db      	uxtb	r3, r3
 8004298:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	b2db      	uxtb	r3, r3
 800429e:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 80042a0:	f107 0308 	add.w	r3, r7, #8
 80042a4:	461a      	mov	r2, r3
 80042a6:	2104      	movs	r1, #4
 80042a8:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 80042ac:	f7ff f908 	bl	80034c0 <mpu_write_mem>
 80042b0:	4603      	mov	r3, r0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3710      	adds	r7, #16
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	10624dd3 	.word	0x10624dd3

080042c0 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	4603      	mov	r3, r0
 80042c8:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 80042ca:	88fb      	ldrh	r3, [r7, #6]
 80042cc:	4a0c      	ldr	r2, [pc, #48]	@ (8004300 <dmp_set_shake_reject_time+0x40>)
 80042ce:	fba2 2303 	umull	r2, r3, r2, r3
 80042d2:	089b      	lsrs	r3, r3, #2
 80042d4:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 80042d6:	88fb      	ldrh	r3, [r7, #6]
 80042d8:	0a1b      	lsrs	r3, r3, #8
 80042da:	b29b      	uxth	r3, r3
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 80042e0:	88fb      	ldrh	r3, [r7, #6]
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 80042e6:	f107 030c 	add.w	r3, r7, #12
 80042ea:	461a      	mov	r2, r3
 80042ec:	2102      	movs	r1, #2
 80042ee:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 80042f2:	f7ff f8e5 	bl	80034c0 <mpu_write_mem>
 80042f6:	4603      	mov	r3, r0
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3710      	adds	r7, #16
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	cccccccd 	.word	0xcccccccd

08004304 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
 800430a:	4603      	mov	r3, r0
 800430c:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800430e:	88fb      	ldrh	r3, [r7, #6]
 8004310:	4a0c      	ldr	r2, [pc, #48]	@ (8004344 <dmp_set_shake_reject_timeout+0x40>)
 8004312:	fba2 2303 	umull	r2, r3, r2, r3
 8004316:	089b      	lsrs	r3, r3, #2
 8004318:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 800431a:	88fb      	ldrh	r3, [r7, #6]
 800431c:	0a1b      	lsrs	r3, r3, #8
 800431e:	b29b      	uxth	r3, r3
 8004320:	b2db      	uxtb	r3, r3
 8004322:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8004324:	88fb      	ldrh	r3, [r7, #6]
 8004326:	b2db      	uxtb	r3, r3
 8004328:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 800432a:	f107 030c 	add.w	r3, r7, #12
 800432e:	461a      	mov	r2, r3
 8004330:	2102      	movs	r1, #2
 8004332:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 8004336:	f7ff f8c3 	bl	80034c0 <mpu_write_mem>
 800433a:	4603      	mov	r3, r0
}
 800433c:	4618      	mov	r0, r3
 800433e:	3710      	adds	r7, #16
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	cccccccd 	.word	0xcccccccd

08004348 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b086      	sub	sp, #24
 800434c:	af00      	add	r7, sp, #0
 800434e:	4603      	mov	r3, r0
 8004350:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 8004352:	2302      	movs	r3, #2
 8004354:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 8004356:	23ca      	movs	r3, #202	@ 0xca
 8004358:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 800435a:	23e3      	movs	r3, #227	@ 0xe3
 800435c:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 800435e:	2309      	movs	r3, #9
 8004360:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 8004362:	f107 030c 	add.w	r3, r7, #12
 8004366:	461a      	mov	r2, r3
 8004368:	2104      	movs	r1, #4
 800436a:	2068      	movs	r0, #104	@ 0x68
 800436c:	f7ff f8a8 	bl	80034c0 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 8004370:	23a3      	movs	r3, #163	@ 0xa3
 8004372:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8004374:	88fb      	ldrh	r3, [r7, #6]
 8004376:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800437a:	2b00      	cmp	r3, #0
 800437c:	d006      	beq.n	800438c <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 800437e:	23c0      	movs	r3, #192	@ 0xc0
 8004380:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 8004382:	23c8      	movs	r3, #200	@ 0xc8
 8004384:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 8004386:	23c2      	movs	r3, #194	@ 0xc2
 8004388:	73fb      	strb	r3, [r7, #15]
 800438a:	e005      	b.n	8004398 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 800438c:	23a3      	movs	r3, #163	@ 0xa3
 800438e:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 8004390:	23a3      	movs	r3, #163	@ 0xa3
 8004392:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 8004394:	23a3      	movs	r3, #163	@ 0xa3
 8004396:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004398:	88fb      	ldrh	r3, [r7, #6]
 800439a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d006      	beq.n	80043b0 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 80043a2:	23c4      	movs	r3, #196	@ 0xc4
 80043a4:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 80043a6:	23cc      	movs	r3, #204	@ 0xcc
 80043a8:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 80043aa:	23c6      	movs	r3, #198	@ 0xc6
 80043ac:	74bb      	strb	r3, [r7, #18]
 80043ae:	e005      	b.n	80043bc <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 80043b0:	23a3      	movs	r3, #163	@ 0xa3
 80043b2:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 80043b4:	23a3      	movs	r3, #163	@ 0xa3
 80043b6:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 80043b8:	23a3      	movs	r3, #163	@ 0xa3
 80043ba:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 80043bc:	23a3      	movs	r3, #163	@ 0xa3
 80043be:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 80043c0:	23a3      	movs	r3, #163	@ 0xa3
 80043c2:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 80043c4:	23a3      	movs	r3, #163	@ 0xa3
 80043c6:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 80043c8:	f107 030c 	add.w	r3, r7, #12
 80043cc:	461a      	mov	r2, r3
 80043ce:	210a      	movs	r1, #10
 80043d0:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 80043d4:	f7ff f874 	bl	80034c0 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 80043d8:	88fb      	ldrh	r3, [r7, #6]
 80043da:	f003 0303 	and.w	r3, r3, #3
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d002      	beq.n	80043e8 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 80043e2:	2320      	movs	r3, #32
 80043e4:	733b      	strb	r3, [r7, #12]
 80043e6:	e001      	b.n	80043ec <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 80043e8:	23d8      	movs	r3, #216	@ 0xd8
 80043ea:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 80043ec:	f107 030c 	add.w	r3, r7, #12
 80043f0:	461a      	mov	r2, r3
 80043f2:	2101      	movs	r1, #1
 80043f4:	f640 20b6 	movw	r0, #2742	@ 0xab6
 80043f8:	f7ff f862 	bl	80034c0 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 80043fc:	88fb      	ldrh	r3, [r7, #6]
 80043fe:	f003 0320 	and.w	r3, r3, #32
 8004402:	2b00      	cmp	r3, #0
 8004404:	d003      	beq.n	800440e <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 8004406:	2001      	movs	r0, #1
 8004408:	f000 f8c6 	bl	8004598 <dmp_enable_gyro_cal>
 800440c:	e002      	b.n	8004414 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 800440e:	2000      	movs	r0, #0
 8004410:	f000 f8c2 	bl	8004598 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004414:	88fb      	ldrh	r3, [r7, #6]
 8004416:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800441a:	2b00      	cmp	r3, #0
 800441c:	d01d      	beq.n	800445a <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 800441e:	88fb      	ldrh	r3, [r7, #6]
 8004420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004424:	2b00      	cmp	r3, #0
 8004426:	d008      	beq.n	800443a <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 8004428:	23b2      	movs	r3, #178	@ 0xb2
 800442a:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 800442c:	238b      	movs	r3, #139	@ 0x8b
 800442e:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 8004430:	23b6      	movs	r3, #182	@ 0xb6
 8004432:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8004434:	239b      	movs	r3, #155	@ 0x9b
 8004436:	73fb      	strb	r3, [r7, #15]
 8004438:	e007      	b.n	800444a <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 800443a:	23b0      	movs	r3, #176	@ 0xb0
 800443c:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 800443e:	2380      	movs	r3, #128	@ 0x80
 8004440:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 8004442:	23b4      	movs	r3, #180	@ 0xb4
 8004444:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 8004446:	2390      	movs	r3, #144	@ 0x90
 8004448:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 800444a:	f107 030c 	add.w	r3, r7, #12
 800444e:	461a      	mov	r2, r3
 8004450:	2104      	movs	r1, #4
 8004452:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 8004456:	f7ff f833 	bl	80034c0 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 800445a:	88fb      	ldrh	r3, [r7, #6]
 800445c:	f003 0301 	and.w	r3, r3, #1
 8004460:	2b00      	cmp	r3, #0
 8004462:	d025      	beq.n	80044b0 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 8004464:	23f8      	movs	r3, #248	@ 0xf8
 8004466:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8004468:	f107 030c 	add.w	r3, r7, #12
 800446c:	461a      	mov	r2, r3
 800446e:	2101      	movs	r1, #1
 8004470:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004474:	f7ff f824 	bl	80034c0 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 8004478:	21fa      	movs	r1, #250	@ 0xfa
 800447a:	2007      	movs	r0, #7
 800447c:	f7ff fd2e 	bl	8003edc <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 8004480:	2007      	movs	r0, #7
 8004482:	f7ff fe55 	bl	8004130 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 8004486:	2001      	movs	r0, #1
 8004488:	f7ff fe84 	bl	8004194 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 800448c:	2064      	movs	r0, #100	@ 0x64
 800448e:	f7ff fea3 	bl	80041d8 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 8004492:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004496:	f7ff fec1 	bl	800421c <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 800449a:	21c8      	movs	r1, #200	@ 0xc8
 800449c:	483c      	ldr	r0, [pc, #240]	@ (8004590 <dmp_enable_feature+0x248>)
 800449e:	f7ff fedf 	bl	8004260 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 80044a2:	2028      	movs	r0, #40	@ 0x28
 80044a4:	f7ff ff0c 	bl	80042c0 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 80044a8:	200a      	movs	r0, #10
 80044aa:	f7ff ff2b 	bl	8004304 <dmp_set_shake_reject_timeout>
 80044ae:	e009      	b.n	80044c4 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 80044b0:	23d8      	movs	r3, #216	@ 0xd8
 80044b2:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 80044b4:	f107 030c 	add.w	r3, r7, #12
 80044b8:	461a      	mov	r2, r3
 80044ba:	2101      	movs	r1, #1
 80044bc:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 80044c0:	f7fe fffe 	bl	80034c0 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 80044c4:	88fb      	ldrh	r3, [r7, #6]
 80044c6:	f003 0302 	and.w	r3, r3, #2
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d002      	beq.n	80044d4 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 80044ce:	23d9      	movs	r3, #217	@ 0xd9
 80044d0:	733b      	strb	r3, [r7, #12]
 80044d2:	e001      	b.n	80044d8 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 80044d4:	23d8      	movs	r3, #216	@ 0xd8
 80044d6:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 80044d8:	f107 030c 	add.w	r3, r7, #12
 80044dc:	461a      	mov	r2, r3
 80044de:	2101      	movs	r1, #1
 80044e0:	f240 703d 	movw	r0, #1853	@ 0x73d
 80044e4:	f7fe ffec 	bl	80034c0 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 80044e8:	88fb      	ldrh	r3, [r7, #6]
 80044ea:	f003 0304 	and.w	r3, r3, #4
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d003      	beq.n	80044fa <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 80044f2:	2001      	movs	r0, #1
 80044f4:	f000 f880 	bl	80045f8 <dmp_enable_lp_quat>
 80044f8:	e002      	b.n	8004500 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 80044fa:	2000      	movs	r0, #0
 80044fc:	f000 f87c 	bl	80045f8 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 8004500:	88fb      	ldrh	r3, [r7, #6]
 8004502:	f003 0310 	and.w	r3, r3, #16
 8004506:	2b00      	cmp	r3, #0
 8004508:	d003      	beq.n	8004512 <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 800450a:	2001      	movs	r0, #1
 800450c:	f000 f89b 	bl	8004646 <dmp_enable_6x_lp_quat>
 8004510:	e002      	b.n	8004518 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 8004512:	2000      	movs	r0, #0
 8004514:	f000 f897 	bl	8004646 <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 8004518:	88fb      	ldrh	r3, [r7, #6]
 800451a:	f043 0308 	orr.w	r3, r3, #8
 800451e:	b29a      	uxth	r2, r3
 8004520:	4b1c      	ldr	r3, [pc, #112]	@ (8004594 <dmp_enable_feature+0x24c>)
 8004522:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 8004524:	f7fd fa80 	bl	8001a28 <mpu_reset_fifo>

    dmp.packet_length = 0;
 8004528:	4b1a      	ldr	r3, [pc, #104]	@ (8004594 <dmp_enable_feature+0x24c>)
 800452a:	2200      	movs	r2, #0
 800452c:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 800452e:	88fb      	ldrh	r3, [r7, #6]
 8004530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004534:	2b00      	cmp	r3, #0
 8004536:	d005      	beq.n	8004544 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 8004538:	4b16      	ldr	r3, [pc, #88]	@ (8004594 <dmp_enable_feature+0x24c>)
 800453a:	7b9b      	ldrb	r3, [r3, #14]
 800453c:	3306      	adds	r3, #6
 800453e:	b2da      	uxtb	r2, r3
 8004540:	4b14      	ldr	r3, [pc, #80]	@ (8004594 <dmp_enable_feature+0x24c>)
 8004542:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8004544:	88fb      	ldrh	r3, [r7, #6]
 8004546:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800454a:	2b00      	cmp	r3, #0
 800454c:	d005      	beq.n	800455a <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 800454e:	4b11      	ldr	r3, [pc, #68]	@ (8004594 <dmp_enable_feature+0x24c>)
 8004550:	7b9b      	ldrb	r3, [r3, #14]
 8004552:	3306      	adds	r3, #6
 8004554:	b2da      	uxtb	r2, r3
 8004556:	4b0f      	ldr	r3, [pc, #60]	@ (8004594 <dmp_enable_feature+0x24c>)
 8004558:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 800455a:	88fb      	ldrh	r3, [r7, #6]
 800455c:	f003 0314 	and.w	r3, r3, #20
 8004560:	2b00      	cmp	r3, #0
 8004562:	d005      	beq.n	8004570 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 8004564:	4b0b      	ldr	r3, [pc, #44]	@ (8004594 <dmp_enable_feature+0x24c>)
 8004566:	7b9b      	ldrb	r3, [r3, #14]
 8004568:	3310      	adds	r3, #16
 800456a:	b2da      	uxtb	r2, r3
 800456c:	4b09      	ldr	r3, [pc, #36]	@ (8004594 <dmp_enable_feature+0x24c>)
 800456e:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004570:	88fb      	ldrh	r3, [r7, #6]
 8004572:	f003 0303 	and.w	r3, r3, #3
 8004576:	2b00      	cmp	r3, #0
 8004578:	d005      	beq.n	8004586 <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 800457a:	4b06      	ldr	r3, [pc, #24]	@ (8004594 <dmp_enable_feature+0x24c>)
 800457c:	7b9b      	ldrb	r3, [r3, #14]
 800457e:	3304      	adds	r3, #4
 8004580:	b2da      	uxtb	r2, r3
 8004582:	4b04      	ldr	r3, [pc, #16]	@ (8004594 <dmp_enable_feature+0x24c>)
 8004584:	739a      	strb	r2, [r3, #14]

    return 0;
 8004586:	2300      	movs	r3, #0
}
 8004588:	4618      	mov	r0, r3
 800458a:	3718      	adds	r7, #24
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}
 8004590:	02cae309 	.word	0x02cae309
 8004594:	200000b4 	.word	0x200000b4

08004598 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b088      	sub	sp, #32
 800459c:	af00      	add	r7, sp, #0
 800459e:	4603      	mov	r3, r0
 80045a0:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 80045a2:	79fb      	ldrb	r3, [r7, #7]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d00f      	beq.n	80045c8 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 80045a8:	4a11      	ldr	r2, [pc, #68]	@ (80045f0 <dmp_enable_gyro_cal+0x58>)
 80045aa:	f107 0314 	add.w	r3, r7, #20
 80045ae:	ca07      	ldmia	r2, {r0, r1, r2}
 80045b0:	c303      	stmia	r3!, {r0, r1}
 80045b2:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80045b4:	f107 0314 	add.w	r3, r7, #20
 80045b8:	461a      	mov	r2, r3
 80045ba:	2109      	movs	r1, #9
 80045bc:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 80045c0:	f7fe ff7e 	bl	80034c0 <mpu_write_mem>
 80045c4:	4603      	mov	r3, r0
 80045c6:	e00e      	b.n	80045e6 <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 80045c8:	4a0a      	ldr	r2, [pc, #40]	@ (80045f4 <dmp_enable_gyro_cal+0x5c>)
 80045ca:	f107 0308 	add.w	r3, r7, #8
 80045ce:	ca07      	ldmia	r2, {r0, r1, r2}
 80045d0:	c303      	stmia	r3!, {r0, r1}
 80045d2:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80045d4:	f107 0308 	add.w	r3, r7, #8
 80045d8:	461a      	mov	r2, r3
 80045da:	2109      	movs	r1, #9
 80045dc:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 80045e0:	f7fe ff6e 	bl	80034c0 <mpu_write_mem>
 80045e4:	4603      	mov	r3, r0
    }
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3720      	adds	r7, #32
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	08008ae8 	.word	0x08008ae8
 80045f4:	08008af4 	.word	0x08008af4

080045f8 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	4603      	mov	r3, r0
 8004600:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8004602:	79fb      	ldrb	r3, [r7, #7]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d008      	beq.n	800461a <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 8004608:	23c0      	movs	r3, #192	@ 0xc0
 800460a:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 800460c:	23c2      	movs	r3, #194	@ 0xc2
 800460e:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 8004610:	23c4      	movs	r3, #196	@ 0xc4
 8004612:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 8004614:	23c6      	movs	r3, #198	@ 0xc6
 8004616:	73fb      	strb	r3, [r7, #15]
 8004618:	e006      	b.n	8004628 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 800461a:	f107 030c 	add.w	r3, r7, #12
 800461e:	2204      	movs	r2, #4
 8004620:	218b      	movs	r1, #139	@ 0x8b
 8004622:	4618      	mov	r0, r3
 8004624:	f004 fa0c 	bl	8008a40 <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 8004628:	f107 030c 	add.w	r3, r7, #12
 800462c:	461a      	mov	r2, r3
 800462e:	2104      	movs	r1, #4
 8004630:	f640 2098 	movw	r0, #2712	@ 0xa98
 8004634:	f7fe ff44 	bl	80034c0 <mpu_write_mem>

    return mpu_reset_fifo();
 8004638:	f7fd f9f6 	bl	8001a28 <mpu_reset_fifo>
 800463c:	4603      	mov	r3, r0
}
 800463e:	4618      	mov	r0, r3
 8004640:	3710      	adds	r7, #16
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}

08004646 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 8004646:	b580      	push	{r7, lr}
 8004648:	b084      	sub	sp, #16
 800464a:	af00      	add	r7, sp, #0
 800464c:	4603      	mov	r3, r0
 800464e:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8004650:	79fb      	ldrb	r3, [r7, #7]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d008      	beq.n	8004668 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 8004656:	2320      	movs	r3, #32
 8004658:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 800465a:	2328      	movs	r3, #40	@ 0x28
 800465c:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 800465e:	2330      	movs	r3, #48	@ 0x30
 8004660:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 8004662:	2338      	movs	r3, #56	@ 0x38
 8004664:	73fb      	strb	r3, [r7, #15]
 8004666:	e006      	b.n	8004676 <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 8004668:	f107 030c 	add.w	r3, r7, #12
 800466c:	2204      	movs	r2, #4
 800466e:	21a3      	movs	r1, #163	@ 0xa3
 8004670:	4618      	mov	r0, r3
 8004672:	f004 f9e5 	bl	8008a40 <memset>

    mpu_write_mem(CFG_8, 4, regs);
 8004676:	f107 030c 	add.w	r3, r7, #12
 800467a:	461a      	mov	r2, r3
 800467c:	2104      	movs	r1, #4
 800467e:	f640 209e 	movw	r0, #2718	@ 0xa9e
 8004682:	f7fe ff1d 	bl	80034c0 <mpu_write_mem>

    return mpu_reset_fifo();
 8004686:	f7fd f9cf 	bl	8001a28 <mpu_reset_fifo>
 800468a:	4603      	mov	r3, r0
}
 800468c:	4618      	mov	r0, r3
 800468e:	3710      	adds	r7, #16
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}

08004694 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b082      	sub	sp, #8
 8004698:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800469a:	f000 fe1d 	bl	80052d8 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800469e:	f7fc fe85 	bl	80013ac <MX_GPIO_Init>
  MX_TIM4_Init();
 80046a2:	f000 fa31 	bl	8004b08 <MX_TIM4_Init>
  MX_TIM2_Init();
 80046a6:	f000 f9e3 	bl	8004a70 <MX_TIM2_Init>
  MX_TIM5_Init();
 80046aa:	f000 fac7 	bl	8004c3c <MX_TIM5_Init>
  MX_USART2_UART_Init();
 80046ae:	f000 fbf1 	bl	8004e94 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 80046b2:	f7fc ff1f 	bl	80014f4 <MX_I2C2_Init>
  MX_TIM1_Init();
 80046b6:	f000 f989 	bl	80049cc <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 80046ba:	2100      	movs	r1, #0
 80046bc:	480a      	ldr	r0, [pc, #40]	@ (80046e8 <main+0x54>)
 80046be:	f002 fc7b 	bl	8006fb8 <HAL_TIM_PWM_Start>
  motorInit();
 80046c2:	f000 fc89 	bl	8004fd8 <motorInit>
  motorBreak();
 80046c6:	f000 fc9d 	bl	8005004 <motorBreak>
  int ret = 0;
 80046ca:	2300      	movs	r3, #0
 80046cc:	607b      	str	r3, [r7, #4]
  do{
	  ret = MPU6050_DMP_init();
 80046ce:	f7fc fb43 	bl	8000d58 <MPU6050_DMP_init>
 80046d2:	6078      	str	r0, [r7, #4]
  } while(ret);	//初始化mpu 直到初始化完�???
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d1f9      	bne.n	80046ce <main+0x3a>
  HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // Start interrupt receive
 80046da:	2201      	movs	r2, #1
 80046dc:	4903      	ldr	r1, [pc, #12]	@ (80046ec <main+0x58>)
 80046de:	4804      	ldr	r0, [pc, #16]	@ (80046f0 <main+0x5c>)
 80046e0:	f003 fc0f 	bl	8007f02 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80046e4:	bf00      	nop
 80046e6:	e7fd      	b.n	80046e4 <main+0x50>
 80046e8:	200001ec 	.word	0x200001ec
 80046ec:	200000c4 	.word	0x200000c4
 80046f0:	20000234 	.word	0x20000234

080046f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80046f4:	b480      	push	{r7}
 80046f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80046f8:	b672      	cpsid	i
}
 80046fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80046fc:	bf00      	nop
 80046fe:	e7fd      	b.n	80046fc <Error_Handler+0x8>

08004700 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004706:	4b16      	ldr	r3, [pc, #88]	@ (8004760 <HAL_MspInit+0x60>)
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	4a15      	ldr	r2, [pc, #84]	@ (8004760 <HAL_MspInit+0x60>)
 800470c:	f043 0301 	orr.w	r3, r3, #1
 8004710:	6193      	str	r3, [r2, #24]
 8004712:	4b13      	ldr	r3, [pc, #76]	@ (8004760 <HAL_MspInit+0x60>)
 8004714:	699b      	ldr	r3, [r3, #24]
 8004716:	f003 0301 	and.w	r3, r3, #1
 800471a:	60bb      	str	r3, [r7, #8]
 800471c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800471e:	4b10      	ldr	r3, [pc, #64]	@ (8004760 <HAL_MspInit+0x60>)
 8004720:	69db      	ldr	r3, [r3, #28]
 8004722:	4a0f      	ldr	r2, [pc, #60]	@ (8004760 <HAL_MspInit+0x60>)
 8004724:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004728:	61d3      	str	r3, [r2, #28]
 800472a:	4b0d      	ldr	r3, [pc, #52]	@ (8004760 <HAL_MspInit+0x60>)
 800472c:	69db      	ldr	r3, [r3, #28]
 800472e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004732:	607b      	str	r3, [r7, #4]
 8004734:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8004736:	2005      	movs	r0, #5
 8004738:	f000 ff20 	bl	800557c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800473c:	4b09      	ldr	r3, [pc, #36]	@ (8004764 <HAL_MspInit+0x64>)
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	60fb      	str	r3, [r7, #12]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8004748:	60fb      	str	r3, [r7, #12]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004750:	60fb      	str	r3, [r7, #12]
 8004752:	4a04      	ldr	r2, [pc, #16]	@ (8004764 <HAL_MspInit+0x64>)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004758:	bf00      	nop
 800475a:	3710      	adds	r7, #16
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}
 8004760:	40021000 	.word	0x40021000
 8004764:	40010000 	.word	0x40010000

08004768 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004768:	b480      	push	{r7}
 800476a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800476c:	bf00      	nop
 800476e:	e7fd      	b.n	800476c <NMI_Handler+0x4>

08004770 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004770:	b480      	push	{r7}
 8004772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004774:	bf00      	nop
 8004776:	e7fd      	b.n	8004774 <HardFault_Handler+0x4>

08004778 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004778:	b480      	push	{r7}
 800477a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800477c:	bf00      	nop
 800477e:	e7fd      	b.n	800477c <MemManage_Handler+0x4>

08004780 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004780:	b480      	push	{r7}
 8004782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004784:	bf00      	nop
 8004786:	e7fd      	b.n	8004784 <BusFault_Handler+0x4>

08004788 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004788:	b480      	push	{r7}
 800478a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800478c:	bf00      	nop
 800478e:	e7fd      	b.n	800478c <UsageFault_Handler+0x4>

08004790 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004790:	b480      	push	{r7}
 8004792:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004794:	bf00      	nop
 8004796:	46bd      	mov	sp, r7
 8004798:	bc80      	pop	{r7}
 800479a:	4770      	bx	lr

0800479c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800479c:	b480      	push	{r7}
 800479e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80047a0:	bf00      	nop
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bc80      	pop	{r7}
 80047a6:	4770      	bx	lr

080047a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80047a8:	b480      	push	{r7}
 80047aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047ac:	bf00      	nop
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bc80      	pop	{r7}
 80047b2:	4770      	bx	lr

080047b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047b8:	f000 fdd4 	bl	8005364 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047bc:	bf00      	nop
 80047be:	bd80      	pop	{r7, pc}

080047c0 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ECHO_Pin);
 80047c4:	2002      	movs	r0, #2
 80047c6:	f001 fa21 	bl	8005c0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80047ca:	bf00      	nop
 80047cc:	bd80      	pop	{r7, pc}
	...

080047d0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80047d4:	4802      	ldr	r0, [pc, #8]	@ (80047e0 <TIM4_IRQHandler+0x10>)
 80047d6:	f002 fca9 	bl	800712c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80047da:	bf00      	nop
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	200001a4 	.word	0x200001a4

080047e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80047e8:	4802      	ldr	r0, [pc, #8]	@ (80047f4 <USART2_IRQHandler+0x10>)
 80047ea:	f003 fbaf 	bl	8007f4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80047ee:	bf00      	nop
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	20000234 	.word	0x20000234

080047f8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b082      	sub	sp, #8
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	4603      	mov	r3, r0
 8004800:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(10);
 8004802:	200a      	movs	r0, #10
 8004804:	f000 fdca 	bl	800539c <HAL_Delay>
	switch(GPIO_Pin) {
 8004808:	88fb      	ldrh	r3, [r7, #6]
 800480a:	2b02      	cmp	r3, #2
 800480c:	d127      	bne.n	800485e <HAL_GPIO_EXTI_Callback+0x66>

	case ECHO_Pin:
			TIM2->CNT = 0;
 800480e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004812:	2200      	movs	r2, #0
 8004814:	625a      	str	r2, [r3, #36]	@ 0x24
			HAL_TIM_Base_Start(&htim2);  // 启动定时2
 8004816:	4814      	ldr	r0, [pc, #80]	@ (8004868 <HAL_GPIO_EXTI_Callback+0x70>)
 8004818:	f002 faf8 	bl	8006e0c <HAL_TIM_Base_Start>

			// 等待 ECHO_PIN 为低电平
			while (HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin));
 800481c:	bf00      	nop
 800481e:	2102      	movs	r1, #2
 8004820:	4812      	ldr	r0, [pc, #72]	@ (800486c <HAL_GPIO_EXTI_Callback+0x74>)
 8004822:	f001 f9c3 	bl	8005bac <HAL_GPIO_ReadPin>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d1f8      	bne.n	800481e <HAL_GPIO_EXTI_Callback+0x26>

			HAL_TIM_Base_Stop(&htim2);  // 停止定时2
 800482c:	480e      	ldr	r0, [pc, #56]	@ (8004868 <HAL_GPIO_EXTI_Callback+0x70>)
 800482e:	f002 fb45 	bl	8006ebc <HAL_TIM_Base_Stop>

			// 获取定时器计数，计算距离
			ultrasonicWaveDist = (int)(TIM2->CNT) * 0.034f / 2.0f;
 8004832:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004838:	4618      	mov	r0, r3
 800483a:	f7fb fdad 	bl	8000398 <__aeabi_i2f>
 800483e:	4603      	mov	r3, r0
 8004840:	490b      	ldr	r1, [pc, #44]	@ (8004870 <HAL_GPIO_EXTI_Callback+0x78>)
 8004842:	4618      	mov	r0, r3
 8004844:	f7fb fdfc 	bl	8000440 <__aeabi_fmul>
 8004848:	4603      	mov	r3, r0
 800484a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800484e:	4618      	mov	r0, r3
 8004850:	f7fb feaa 	bl	80005a8 <__aeabi_fdiv>
 8004854:	4603      	mov	r3, r0
 8004856:	461a      	mov	r2, r3
 8004858:	4b06      	ldr	r3, [pc, #24]	@ (8004874 <HAL_GPIO_EXTI_Callback+0x7c>)
 800485a:	601a      	str	r2, [r3, #0]

			break;
 800485c:	e000      	b.n	8004860 <HAL_GPIO_EXTI_Callback+0x68>
	default: break;
 800485e:	bf00      	nop
	}
}
 8004860:	bf00      	nop
 8004862:	3708      	adds	r7, #8
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}
 8004868:	2000015c 	.word	0x2000015c
 800486c:	40011000 	.word	0x40011000
 8004870:	3d0b4396 	.word	0x3d0b4396
 8004874:	2000027c 	.word	0x2000027c

08004878 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
    static UART_Package_t receivedPackage;
    static uint8_t receiveState = 0;
    static uint8_t dataCount = 0;
    
    if(huart->Instance == USART2)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a48      	ldr	r2, [pc, #288]	@ (80049a8 <HAL_UART_RxCpltCallback+0x130>)
 8004886:	4293      	cmp	r3, r2
 8004888:	f040 8089 	bne.w	800499e <HAL_UART_RxCpltCallback+0x126>
    {
        switch(receiveState) {
 800488c:	4b47      	ldr	r3, [pc, #284]	@ (80049ac <HAL_UART_RxCpltCallback+0x134>)
 800488e:	781b      	ldrb	r3, [r3, #0]
 8004890:	2b04      	cmp	r3, #4
 8004892:	f200 8084 	bhi.w	800499e <HAL_UART_RxCpltCallback+0x126>
 8004896:	a201      	add	r2, pc, #4	@ (adr r2, 800489c <HAL_UART_RxCpltCallback+0x24>)
 8004898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800489c:	080048b1 	.word	0x080048b1
 80048a0:	080048df 	.word	0x080048df
 80048a4:	080048f9 	.word	0x080048f9
 80048a8:	0800493b 	.word	0x0800493b
 80048ac:	0800497d 	.word	0x0800497d
            case 0:  // 等待包头
                if(rxBuffer[0] == FRAME_HEADER) {
 80048b0:	4b3f      	ldr	r3, [pc, #252]	@ (80049b0 <HAL_UART_RxCpltCallback+0x138>)
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	2baa      	cmp	r3, #170	@ 0xaa
 80048b6:	d10c      	bne.n	80048d2 <HAL_UART_RxCpltCallback+0x5a>
                    receivedPackage.header = rxBuffer[0];
 80048b8:	4b3d      	ldr	r3, [pc, #244]	@ (80049b0 <HAL_UART_RxCpltCallback+0x138>)
 80048ba:	781a      	ldrb	r2, [r3, #0]
 80048bc:	4b3d      	ldr	r3, [pc, #244]	@ (80049b4 <HAL_UART_RxCpltCallback+0x13c>)
 80048be:	701a      	strb	r2, [r3, #0]
                    receiveState = 1;
 80048c0:	4b3a      	ldr	r3, [pc, #232]	@ (80049ac <HAL_UART_RxCpltCallback+0x134>)
 80048c2:	2201      	movs	r2, #1
 80048c4:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 接收命令类型
 80048c6:	2201      	movs	r2, #1
 80048c8:	4939      	ldr	r1, [pc, #228]	@ (80049b0 <HAL_UART_RxCpltCallback+0x138>)
 80048ca:	483b      	ldr	r0, [pc, #236]	@ (80049b8 <HAL_UART_RxCpltCallback+0x140>)
 80048cc:	f003 fb19 	bl	8007f02 <HAL_UART_Receive_IT>
                }
                else {
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 继续等待包头
                }
                break;
 80048d0:	e065      	b.n	800499e <HAL_UART_RxCpltCallback+0x126>
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 继续等待包头
 80048d2:	2201      	movs	r2, #1
 80048d4:	4936      	ldr	r1, [pc, #216]	@ (80049b0 <HAL_UART_RxCpltCallback+0x138>)
 80048d6:	4838      	ldr	r0, [pc, #224]	@ (80049b8 <HAL_UART_RxCpltCallback+0x140>)
 80048d8:	f003 fb13 	bl	8007f02 <HAL_UART_Receive_IT>
                break;
 80048dc:	e05f      	b.n	800499e <HAL_UART_RxCpltCallback+0x126>
                
            case 1:  // 接收命令类型
                receivedPackage.cmd_type = rxBuffer[0];
 80048de:	4b34      	ldr	r3, [pc, #208]	@ (80049b0 <HAL_UART_RxCpltCallback+0x138>)
 80048e0:	781a      	ldrb	r2, [r3, #0]
 80048e2:	4b34      	ldr	r3, [pc, #208]	@ (80049b4 <HAL_UART_RxCpltCallback+0x13c>)
 80048e4:	705a      	strb	r2, [r3, #1]
                receiveState = 2;
 80048e6:	4b31      	ldr	r3, [pc, #196]	@ (80049ac <HAL_UART_RxCpltCallback+0x134>)
 80048e8:	2202      	movs	r2, #2
 80048ea:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 接收数据长度
 80048ec:	2201      	movs	r2, #1
 80048ee:	4930      	ldr	r1, [pc, #192]	@ (80049b0 <HAL_UART_RxCpltCallback+0x138>)
 80048f0:	4831      	ldr	r0, [pc, #196]	@ (80049b8 <HAL_UART_RxCpltCallback+0x140>)
 80048f2:	f003 fb06 	bl	8007f02 <HAL_UART_Receive_IT>
                break;
 80048f6:	e052      	b.n	800499e <HAL_UART_RxCpltCallback+0x126>
                
            case 2:  // 接收数据长度
                receivedPackage.data_len = rxBuffer[0];
 80048f8:	4b2d      	ldr	r3, [pc, #180]	@ (80049b0 <HAL_UART_RxCpltCallback+0x138>)
 80048fa:	781a      	ldrb	r2, [r3, #0]
 80048fc:	4b2d      	ldr	r3, [pc, #180]	@ (80049b4 <HAL_UART_RxCpltCallback+0x13c>)
 80048fe:	709a      	strb	r2, [r3, #2]
                if(receivedPackage.data_len > 0 && receivedPackage.data_len <= 32) {
 8004900:	4b2c      	ldr	r3, [pc, #176]	@ (80049b4 <HAL_UART_RxCpltCallback+0x13c>)
 8004902:	789b      	ldrb	r3, [r3, #2]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00f      	beq.n	8004928 <HAL_UART_RxCpltCallback+0xb0>
 8004908:	4b2a      	ldr	r3, [pc, #168]	@ (80049b4 <HAL_UART_RxCpltCallback+0x13c>)
 800490a:	789b      	ldrb	r3, [r3, #2]
 800490c:	2b20      	cmp	r3, #32
 800490e:	d80b      	bhi.n	8004928 <HAL_UART_RxCpltCallback+0xb0>
                    receiveState = 3;
 8004910:	4b26      	ldr	r3, [pc, #152]	@ (80049ac <HAL_UART_RxCpltCallback+0x134>)
 8004912:	2203      	movs	r2, #3
 8004914:	701a      	strb	r2, [r3, #0]
                    dataCount = 0;
 8004916:	4b29      	ldr	r3, [pc, #164]	@ (80049bc <HAL_UART_RxCpltCallback+0x144>)
 8004918:	2200      	movs	r2, #0
 800491a:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // ??始接收数??
 800491c:	2201      	movs	r2, #1
 800491e:	4924      	ldr	r1, [pc, #144]	@ (80049b0 <HAL_UART_RxCpltCallback+0x138>)
 8004920:	4825      	ldr	r0, [pc, #148]	@ (80049b8 <HAL_UART_RxCpltCallback+0x140>)
 8004922:	f003 faee 	bl	8007f02 <HAL_UART_Receive_IT>
                }
                else {
                    receiveState = 0;  // 数据长度错误，重新等待包??
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
                }
                break;
 8004926:	e03a      	b.n	800499e <HAL_UART_RxCpltCallback+0x126>
                    receiveState = 0;  // 数据长度错误，重新等待包??
 8004928:	4b20      	ldr	r3, [pc, #128]	@ (80049ac <HAL_UART_RxCpltCallback+0x134>)
 800492a:	2200      	movs	r2, #0
 800492c:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 800492e:	2201      	movs	r2, #1
 8004930:	491f      	ldr	r1, [pc, #124]	@ (80049b0 <HAL_UART_RxCpltCallback+0x138>)
 8004932:	4821      	ldr	r0, [pc, #132]	@ (80049b8 <HAL_UART_RxCpltCallback+0x140>)
 8004934:	f003 fae5 	bl	8007f02 <HAL_UART_Receive_IT>
                break;
 8004938:	e031      	b.n	800499e <HAL_UART_RxCpltCallback+0x126>
                
            case 3:  // 接收数据
                receivedPackage.data[dataCount++] = rxBuffer[0];
 800493a:	4b20      	ldr	r3, [pc, #128]	@ (80049bc <HAL_UART_RxCpltCallback+0x144>)
 800493c:	781b      	ldrb	r3, [r3, #0]
 800493e:	1c5a      	adds	r2, r3, #1
 8004940:	b2d1      	uxtb	r1, r2
 8004942:	4a1e      	ldr	r2, [pc, #120]	@ (80049bc <HAL_UART_RxCpltCallback+0x144>)
 8004944:	7011      	strb	r1, [r2, #0]
 8004946:	4619      	mov	r1, r3
 8004948:	4b19      	ldr	r3, [pc, #100]	@ (80049b0 <HAL_UART_RxCpltCallback+0x138>)
 800494a:	781a      	ldrb	r2, [r3, #0]
 800494c:	4b19      	ldr	r3, [pc, #100]	@ (80049b4 <HAL_UART_RxCpltCallback+0x13c>)
 800494e:	440b      	add	r3, r1
 8004950:	70da      	strb	r2, [r3, #3]
                if(dataCount >= receivedPackage.data_len) {
 8004952:	4b18      	ldr	r3, [pc, #96]	@ (80049b4 <HAL_UART_RxCpltCallback+0x13c>)
 8004954:	789a      	ldrb	r2, [r3, #2]
 8004956:	4b19      	ldr	r3, [pc, #100]	@ (80049bc <HAL_UART_RxCpltCallback+0x144>)
 8004958:	781b      	ldrb	r3, [r3, #0]
 800495a:	429a      	cmp	r2, r3
 800495c:	d808      	bhi.n	8004970 <HAL_UART_RxCpltCallback+0xf8>
                    receiveState = 4;
 800495e:	4b13      	ldr	r3, [pc, #76]	@ (80049ac <HAL_UART_RxCpltCallback+0x134>)
 8004960:	2204      	movs	r2, #4
 8004962:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 接收校验??
 8004964:	2201      	movs	r2, #1
 8004966:	4912      	ldr	r1, [pc, #72]	@ (80049b0 <HAL_UART_RxCpltCallback+0x138>)
 8004968:	4813      	ldr	r0, [pc, #76]	@ (80049b8 <HAL_UART_RxCpltCallback+0x140>)
 800496a:	f003 faca 	bl	8007f02 <HAL_UART_Receive_IT>
                }
                else {
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 继续接收数据
                }
                break;
 800496e:	e016      	b.n	800499e <HAL_UART_RxCpltCallback+0x126>
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 继续接收数据
 8004970:	2201      	movs	r2, #1
 8004972:	490f      	ldr	r1, [pc, #60]	@ (80049b0 <HAL_UART_RxCpltCallback+0x138>)
 8004974:	4810      	ldr	r0, [pc, #64]	@ (80049b8 <HAL_UART_RxCpltCallback+0x140>)
 8004976:	f003 fac4 	bl	8007f02 <HAL_UART_Receive_IT>
                break;
 800497a:	e010      	b.n	800499e <HAL_UART_RxCpltCallback+0x126>
                
            case 4:  // 接收校验??
                receivedPackage.checksum = rxBuffer[0];
 800497c:	4b0c      	ldr	r3, [pc, #48]	@ (80049b0 <HAL_UART_RxCpltCallback+0x138>)
 800497e:	781a      	ldrb	r2, [r3, #0]
 8004980:	4b0c      	ldr	r3, [pc, #48]	@ (80049b4 <HAL_UART_RxCpltCallback+0x13c>)
 8004982:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
                ProcessReceivedPackage(&receivedPackage);  // 处理接收到的完整数据??
 8004986:	480b      	ldr	r0, [pc, #44]	@ (80049b4 <HAL_UART_RxCpltCallback+0x13c>)
 8004988:	f7fc faa4 	bl	8000ed4 <ProcessReceivedPackage>
                receiveState = 0;  // 重置状�?�，等待下一个包
 800498c:	4b07      	ldr	r3, [pc, #28]	@ (80049ac <HAL_UART_RxCpltCallback+0x134>)
 800498e:	2200      	movs	r2, #0
 8004990:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8004992:	2201      	movs	r2, #1
 8004994:	4906      	ldr	r1, [pc, #24]	@ (80049b0 <HAL_UART_RxCpltCallback+0x138>)
 8004996:	4808      	ldr	r0, [pc, #32]	@ (80049b8 <HAL_UART_RxCpltCallback+0x140>)
 8004998:	f003 fab3 	bl	8007f02 <HAL_UART_Receive_IT>
                break;
 800499c:	bf00      	nop
        }
    }
}
 800499e:	bf00      	nop
 80049a0:	3708      	adds	r7, #8
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop
 80049a8:	40004400 	.word	0x40004400
 80049ac:	200000ea 	.word	0x200000ea
 80049b0:	200000c4 	.word	0x200000c4
 80049b4:	200000ec 	.word	0x200000ec
 80049b8:	20000234 	.word	0x20000234
 80049bc:	20000110 	.word	0x20000110

080049c0 <SystemInit>:
 80049c0:	b480      	push	{r7}
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	bf00      	nop
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bc80      	pop	{r7}
 80049ca:	4770      	bx	lr

080049cc <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b086      	sub	sp, #24
 80049d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80049d2:	f107 0308 	add.w	r3, r7, #8
 80049d6:	2200      	movs	r2, #0
 80049d8:	601a      	str	r2, [r3, #0]
 80049da:	605a      	str	r2, [r3, #4]
 80049dc:	609a      	str	r2, [r3, #8]
 80049de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049e0:	463b      	mov	r3, r7
 80049e2:	2200      	movs	r2, #0
 80049e4:	601a      	str	r2, [r3, #0]
 80049e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80049e8:	4b1f      	ldr	r3, [pc, #124]	@ (8004a68 <MX_TIM1_Init+0x9c>)
 80049ea:	4a20      	ldr	r2, [pc, #128]	@ (8004a6c <MX_TIM1_Init+0xa0>)
 80049ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 80049ee:	4b1e      	ldr	r3, [pc, #120]	@ (8004a68 <MX_TIM1_Init+0x9c>)
 80049f0:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80049f4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049f6:	4b1c      	ldr	r3, [pc, #112]	@ (8004a68 <MX_TIM1_Init+0x9c>)
 80049f8:	2200      	movs	r2, #0
 80049fa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80049fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004a68 <MX_TIM1_Init+0x9c>)
 80049fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004a02:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a04:	4b18      	ldr	r3, [pc, #96]	@ (8004a68 <MX_TIM1_Init+0x9c>)
 8004a06:	2200      	movs	r2, #0
 8004a08:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004a0a:	4b17      	ldr	r3, [pc, #92]	@ (8004a68 <MX_TIM1_Init+0x9c>)
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a10:	4b15      	ldr	r3, [pc, #84]	@ (8004a68 <MX_TIM1_Init+0x9c>)
 8004a12:	2200      	movs	r2, #0
 8004a14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004a16:	4814      	ldr	r0, [pc, #80]	@ (8004a68 <MX_TIM1_Init+0x9c>)
 8004a18:	f002 f9a8 	bl	8006d6c <HAL_TIM_Base_Init>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d001      	beq.n	8004a26 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8004a22:	f7ff fe67 	bl	80046f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a2a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004a2c:	f107 0308 	add.w	r3, r7, #8
 8004a30:	4619      	mov	r1, r3
 8004a32:	480d      	ldr	r0, [pc, #52]	@ (8004a68 <MX_TIM1_Init+0x9c>)
 8004a34:	f002 fd2c 	bl	8007490 <HAL_TIM_ConfigClockSource>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d001      	beq.n	8004a42 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8004a3e:	f7ff fe59 	bl	80046f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a42:	2300      	movs	r3, #0
 8004a44:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a46:	2300      	movs	r3, #0
 8004a48:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004a4a:	463b      	mov	r3, r7
 8004a4c:	4619      	mov	r1, r3
 8004a4e:	4806      	ldr	r0, [pc, #24]	@ (8004a68 <MX_TIM1_Init+0x9c>)
 8004a50:	f003 f8fe 	bl	8007c50 <HAL_TIMEx_MasterConfigSynchronization>
 8004a54:	4603      	mov	r3, r0
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d001      	beq.n	8004a5e <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8004a5a:	f7ff fe4b 	bl	80046f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8004a5e:	bf00      	nop
 8004a60:	3718      	adds	r7, #24
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop
 8004a68:	20000114 	.word	0x20000114
 8004a6c:	40012c00 	.word	0x40012c00

08004a70 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b086      	sub	sp, #24
 8004a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004a76:	f107 0308 	add.w	r3, r7, #8
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	601a      	str	r2, [r3, #0]
 8004a7e:	605a      	str	r2, [r3, #4]
 8004a80:	609a      	str	r2, [r3, #8]
 8004a82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a84:	463b      	mov	r3, r7
 8004a86:	2200      	movs	r2, #0
 8004a88:	601a      	str	r2, [r3, #0]
 8004a8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004a8c:	4b1d      	ldr	r3, [pc, #116]	@ (8004b04 <MX_TIM2_Init+0x94>)
 8004a8e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004a92:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8004a94:	4b1b      	ldr	r3, [pc, #108]	@ (8004b04 <MX_TIM2_Init+0x94>)
 8004a96:	2247      	movs	r2, #71	@ 0x47
 8004a98:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a9a:	4b1a      	ldr	r3, [pc, #104]	@ (8004b04 <MX_TIM2_Init+0x94>)
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8004aa0:	4b18      	ldr	r3, [pc, #96]	@ (8004b04 <MX_TIM2_Init+0x94>)
 8004aa2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004aa6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004aa8:	4b16      	ldr	r3, [pc, #88]	@ (8004b04 <MX_TIM2_Init+0x94>)
 8004aaa:	2200      	movs	r2, #0
 8004aac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004aae:	4b15      	ldr	r3, [pc, #84]	@ (8004b04 <MX_TIM2_Init+0x94>)
 8004ab0:	2280      	movs	r2, #128	@ 0x80
 8004ab2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004ab4:	4813      	ldr	r0, [pc, #76]	@ (8004b04 <MX_TIM2_Init+0x94>)
 8004ab6:	f002 f959 	bl	8006d6c <HAL_TIM_Base_Init>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d001      	beq.n	8004ac4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8004ac0:	f7ff fe18 	bl	80046f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004ac4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004ac8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004aca:	f107 0308 	add.w	r3, r7, #8
 8004ace:	4619      	mov	r1, r3
 8004ad0:	480c      	ldr	r0, [pc, #48]	@ (8004b04 <MX_TIM2_Init+0x94>)
 8004ad2:	f002 fcdd 	bl	8007490 <HAL_TIM_ConfigClockSource>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d001      	beq.n	8004ae0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8004adc:	f7ff fe0a 	bl	80046f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004ae8:	463b      	mov	r3, r7
 8004aea:	4619      	mov	r1, r3
 8004aec:	4805      	ldr	r0, [pc, #20]	@ (8004b04 <MX_TIM2_Init+0x94>)
 8004aee:	f003 f8af 	bl	8007c50 <HAL_TIMEx_MasterConfigSynchronization>
 8004af2:	4603      	mov	r3, r0
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d001      	beq.n	8004afc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8004af8:	f7ff fdfc 	bl	80046f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004afc:	bf00      	nop
 8004afe:	3718      	adds	r7, #24
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}
 8004b04:	2000015c 	.word	0x2000015c

08004b08 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b08e      	sub	sp, #56	@ 0x38
 8004b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004b0e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004b12:	2200      	movs	r2, #0
 8004b14:	601a      	str	r2, [r3, #0]
 8004b16:	605a      	str	r2, [r3, #4]
 8004b18:	609a      	str	r2, [r3, #8]
 8004b1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b1c:	f107 0320 	add.w	r3, r7, #32
 8004b20:	2200      	movs	r2, #0
 8004b22:	601a      	str	r2, [r3, #0]
 8004b24:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004b26:	1d3b      	adds	r3, r7, #4
 8004b28:	2200      	movs	r2, #0
 8004b2a:	601a      	str	r2, [r3, #0]
 8004b2c:	605a      	str	r2, [r3, #4]
 8004b2e:	609a      	str	r2, [r3, #8]
 8004b30:	60da      	str	r2, [r3, #12]
 8004b32:	611a      	str	r2, [r3, #16]
 8004b34:	615a      	str	r2, [r3, #20]
 8004b36:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004b38:	4b3e      	ldr	r3, [pc, #248]	@ (8004c34 <MX_TIM4_Init+0x12c>)
 8004b3a:	4a3f      	ldr	r2, [pc, #252]	@ (8004c38 <MX_TIM4_Init+0x130>)
 8004b3c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004b3e:	4b3d      	ldr	r3, [pc, #244]	@ (8004c34 <MX_TIM4_Init+0x12c>)
 8004b40:	2200      	movs	r2, #0
 8004b42:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b44:	4b3b      	ldr	r3, [pc, #236]	@ (8004c34 <MX_TIM4_Init+0x12c>)
 8004b46:	2200      	movs	r2, #0
 8004b48:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7199;
 8004b4a:	4b3a      	ldr	r3, [pc, #232]	@ (8004c34 <MX_TIM4_Init+0x12c>)
 8004b4c:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8004b50:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b52:	4b38      	ldr	r3, [pc, #224]	@ (8004c34 <MX_TIM4_Init+0x12c>)
 8004b54:	2200      	movs	r2, #0
 8004b56:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004b58:	4b36      	ldr	r3, [pc, #216]	@ (8004c34 <MX_TIM4_Init+0x12c>)
 8004b5a:	2280      	movs	r2, #128	@ 0x80
 8004b5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004b5e:	4835      	ldr	r0, [pc, #212]	@ (8004c34 <MX_TIM4_Init+0x12c>)
 8004b60:	f002 f904 	bl	8006d6c <HAL_TIM_Base_Init>
 8004b64:	4603      	mov	r3, r0
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d001      	beq.n	8004b6e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8004b6a:	f7ff fdc3 	bl	80046f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004b6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004b72:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004b74:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004b78:	4619      	mov	r1, r3
 8004b7a:	482e      	ldr	r0, [pc, #184]	@ (8004c34 <MX_TIM4_Init+0x12c>)
 8004b7c:	f002 fc88 	bl	8007490 <HAL_TIM_ConfigClockSource>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d001      	beq.n	8004b8a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8004b86:	f7ff fdb5 	bl	80046f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8004b8a:	482a      	ldr	r0, [pc, #168]	@ (8004c34 <MX_TIM4_Init+0x12c>)
 8004b8c:	f002 f9bc 	bl	8006f08 <HAL_TIM_PWM_Init>
 8004b90:	4603      	mov	r3, r0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d001      	beq.n	8004b9a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8004b96:	f7ff fdad 	bl	80046f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004ba2:	f107 0320 	add.w	r3, r7, #32
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	4822      	ldr	r0, [pc, #136]	@ (8004c34 <MX_TIM4_Init+0x12c>)
 8004baa:	f003 f851 	bl	8007c50 <HAL_TIMEx_MasterConfigSynchronization>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d001      	beq.n	8004bb8 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8004bb4:	f7ff fd9e 	bl	80046f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8004bb8:	2370      	movs	r3, #112	@ 0x70
 8004bba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004bc8:	1d3b      	adds	r3, r7, #4
 8004bca:	2200      	movs	r2, #0
 8004bcc:	4619      	mov	r1, r3
 8004bce:	4819      	ldr	r0, [pc, #100]	@ (8004c34 <MX_TIM4_Init+0x12c>)
 8004bd0:	f002 fb9c 	bl	800730c <HAL_TIM_PWM_ConfigChannel>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d001      	beq.n	8004bde <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8004bda:	f7ff fd8b 	bl	80046f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004bde:	1d3b      	adds	r3, r7, #4
 8004be0:	2204      	movs	r2, #4
 8004be2:	4619      	mov	r1, r3
 8004be4:	4813      	ldr	r0, [pc, #76]	@ (8004c34 <MX_TIM4_Init+0x12c>)
 8004be6:	f002 fb91 	bl	800730c <HAL_TIM_PWM_ConfigChannel>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d001      	beq.n	8004bf4 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8004bf0:	f7ff fd80 	bl	80046f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004bf4:	2360      	movs	r3, #96	@ 0x60
 8004bf6:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004bf8:	1d3b      	adds	r3, r7, #4
 8004bfa:	2208      	movs	r2, #8
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	480d      	ldr	r0, [pc, #52]	@ (8004c34 <MX_TIM4_Init+0x12c>)
 8004c00:	f002 fb84 	bl	800730c <HAL_TIM_PWM_ConfigChannel>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d001      	beq.n	8004c0e <MX_TIM4_Init+0x106>
  {
    Error_Handler();
 8004c0a:	f7ff fd73 	bl	80046f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004c0e:	1d3b      	adds	r3, r7, #4
 8004c10:	220c      	movs	r2, #12
 8004c12:	4619      	mov	r1, r3
 8004c14:	4807      	ldr	r0, [pc, #28]	@ (8004c34 <MX_TIM4_Init+0x12c>)
 8004c16:	f002 fb79 	bl	800730c <HAL_TIM_PWM_ConfigChannel>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d001      	beq.n	8004c24 <MX_TIM4_Init+0x11c>
  {
    Error_Handler();
 8004c20:	f7ff fd68 	bl	80046f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8004c24:	4803      	ldr	r0, [pc, #12]	@ (8004c34 <MX_TIM4_Init+0x12c>)
 8004c26:	f000 f8df 	bl	8004de8 <HAL_TIM_MspPostInit>

}
 8004c2a:	bf00      	nop
 8004c2c:	3738      	adds	r7, #56	@ 0x38
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	200001a4 	.word	0x200001a4
 8004c38:	40000800 	.word	0x40000800

08004c3c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b08e      	sub	sp, #56	@ 0x38
 8004c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004c42:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004c46:	2200      	movs	r2, #0
 8004c48:	601a      	str	r2, [r3, #0]
 8004c4a:	605a      	str	r2, [r3, #4]
 8004c4c:	609a      	str	r2, [r3, #8]
 8004c4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c50:	f107 0320 	add.w	r3, r7, #32
 8004c54:	2200      	movs	r2, #0
 8004c56:	601a      	str	r2, [r3, #0]
 8004c58:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004c5a:	1d3b      	adds	r3, r7, #4
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	601a      	str	r2, [r3, #0]
 8004c60:	605a      	str	r2, [r3, #4]
 8004c62:	609a      	str	r2, [r3, #8]
 8004c64:	60da      	str	r2, [r3, #12]
 8004c66:	611a      	str	r2, [r3, #16]
 8004c68:	615a      	str	r2, [r3, #20]
 8004c6a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8004c6c:	4b2c      	ldr	r3, [pc, #176]	@ (8004d20 <MX_TIM5_Init+0xe4>)
 8004c6e:	4a2d      	ldr	r2, [pc, #180]	@ (8004d24 <MX_TIM5_Init+0xe8>)
 8004c70:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 143;
 8004c72:	4b2b      	ldr	r3, [pc, #172]	@ (8004d20 <MX_TIM5_Init+0xe4>)
 8004c74:	228f      	movs	r2, #143	@ 0x8f
 8004c76:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c78:	4b29      	ldr	r3, [pc, #164]	@ (8004d20 <MX_TIM5_Init+0xe4>)
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 9999;
 8004c7e:	4b28      	ldr	r3, [pc, #160]	@ (8004d20 <MX_TIM5_Init+0xe4>)
 8004c80:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004c84:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c86:	4b26      	ldr	r3, [pc, #152]	@ (8004d20 <MX_TIM5_Init+0xe4>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004c8c:	4b24      	ldr	r3, [pc, #144]	@ (8004d20 <MX_TIM5_Init+0xe4>)
 8004c8e:	2280      	movs	r2, #128	@ 0x80
 8004c90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8004c92:	4823      	ldr	r0, [pc, #140]	@ (8004d20 <MX_TIM5_Init+0xe4>)
 8004c94:	f002 f86a 	bl	8006d6c <HAL_TIM_Base_Init>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d001      	beq.n	8004ca2 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8004c9e:	f7ff fd29 	bl	80046f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004ca2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004ca6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8004ca8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004cac:	4619      	mov	r1, r3
 8004cae:	481c      	ldr	r0, [pc, #112]	@ (8004d20 <MX_TIM5_Init+0xe4>)
 8004cb0:	f002 fbee 	bl	8007490 <HAL_TIM_ConfigClockSource>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d001      	beq.n	8004cbe <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8004cba:	f7ff fd1b 	bl	80046f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8004cbe:	4818      	ldr	r0, [pc, #96]	@ (8004d20 <MX_TIM5_Init+0xe4>)
 8004cc0:	f002 f922 	bl	8006f08 <HAL_TIM_PWM_Init>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d001      	beq.n	8004cce <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8004cca:	f7ff fd13 	bl	80046f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004cd6:	f107 0320 	add.w	r3, r7, #32
 8004cda:	4619      	mov	r1, r3
 8004cdc:	4810      	ldr	r0, [pc, #64]	@ (8004d20 <MX_TIM5_Init+0xe4>)
 8004cde:	f002 ffb7 	bl	8007c50 <HAL_TIMEx_MasterConfigSynchronization>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d001      	beq.n	8004cec <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8004ce8:	f7ff fd04 	bl	80046f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004cec:	2360      	movs	r3, #96	@ 0x60
 8004cee:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004cfc:	1d3b      	adds	r3, r7, #4
 8004cfe:	2200      	movs	r2, #0
 8004d00:	4619      	mov	r1, r3
 8004d02:	4807      	ldr	r0, [pc, #28]	@ (8004d20 <MX_TIM5_Init+0xe4>)
 8004d04:	f002 fb02 	bl	800730c <HAL_TIM_PWM_ConfigChannel>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d001      	beq.n	8004d12 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8004d0e:	f7ff fcf1 	bl	80046f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8004d12:	4803      	ldr	r0, [pc, #12]	@ (8004d20 <MX_TIM5_Init+0xe4>)
 8004d14:	f000 f868 	bl	8004de8 <HAL_TIM_MspPostInit>

}
 8004d18:	bf00      	nop
 8004d1a:	3738      	adds	r7, #56	@ 0x38
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	200001ec 	.word	0x200001ec
 8004d24:	40000c00 	.word	0x40000c00

08004d28 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b086      	sub	sp, #24
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a28      	ldr	r2, [pc, #160]	@ (8004dd8 <HAL_TIM_Base_MspInit+0xb0>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d10c      	bne.n	8004d54 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004d3a:	4b28      	ldr	r3, [pc, #160]	@ (8004ddc <HAL_TIM_Base_MspInit+0xb4>)
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	4a27      	ldr	r2, [pc, #156]	@ (8004ddc <HAL_TIM_Base_MspInit+0xb4>)
 8004d40:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004d44:	6193      	str	r3, [r2, #24]
 8004d46:	4b25      	ldr	r3, [pc, #148]	@ (8004ddc <HAL_TIM_Base_MspInit+0xb4>)
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d4e:	617b      	str	r3, [r7, #20]
 8004d50:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8004d52:	e03c      	b.n	8004dce <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM2)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d5c:	d10c      	bne.n	8004d78 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004d5e:	4b1f      	ldr	r3, [pc, #124]	@ (8004ddc <HAL_TIM_Base_MspInit+0xb4>)
 8004d60:	69db      	ldr	r3, [r3, #28]
 8004d62:	4a1e      	ldr	r2, [pc, #120]	@ (8004ddc <HAL_TIM_Base_MspInit+0xb4>)
 8004d64:	f043 0301 	orr.w	r3, r3, #1
 8004d68:	61d3      	str	r3, [r2, #28]
 8004d6a:	4b1c      	ldr	r3, [pc, #112]	@ (8004ddc <HAL_TIM_Base_MspInit+0xb4>)
 8004d6c:	69db      	ldr	r3, [r3, #28]
 8004d6e:	f003 0301 	and.w	r3, r3, #1
 8004d72:	613b      	str	r3, [r7, #16]
 8004d74:	693b      	ldr	r3, [r7, #16]
}
 8004d76:	e02a      	b.n	8004dce <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM4)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a18      	ldr	r2, [pc, #96]	@ (8004de0 <HAL_TIM_Base_MspInit+0xb8>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d114      	bne.n	8004dac <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004d82:	4b16      	ldr	r3, [pc, #88]	@ (8004ddc <HAL_TIM_Base_MspInit+0xb4>)
 8004d84:	69db      	ldr	r3, [r3, #28]
 8004d86:	4a15      	ldr	r2, [pc, #84]	@ (8004ddc <HAL_TIM_Base_MspInit+0xb4>)
 8004d88:	f043 0304 	orr.w	r3, r3, #4
 8004d8c:	61d3      	str	r3, [r2, #28]
 8004d8e:	4b13      	ldr	r3, [pc, #76]	@ (8004ddc <HAL_TIM_Base_MspInit+0xb4>)
 8004d90:	69db      	ldr	r3, [r3, #28]
 8004d92:	f003 0304 	and.w	r3, r3, #4
 8004d96:	60fb      	str	r3, [r7, #12]
 8004d98:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	2101      	movs	r1, #1
 8004d9e:	201e      	movs	r0, #30
 8004da0:	f000 fbf7 	bl	8005592 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004da4:	201e      	movs	r0, #30
 8004da6:	f000 fc10 	bl	80055ca <HAL_NVIC_EnableIRQ>
}
 8004daa:	e010      	b.n	8004dce <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM5)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a0c      	ldr	r2, [pc, #48]	@ (8004de4 <HAL_TIM_Base_MspInit+0xbc>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d10b      	bne.n	8004dce <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004db6:	4b09      	ldr	r3, [pc, #36]	@ (8004ddc <HAL_TIM_Base_MspInit+0xb4>)
 8004db8:	69db      	ldr	r3, [r3, #28]
 8004dba:	4a08      	ldr	r2, [pc, #32]	@ (8004ddc <HAL_TIM_Base_MspInit+0xb4>)
 8004dbc:	f043 0308 	orr.w	r3, r3, #8
 8004dc0:	61d3      	str	r3, [r2, #28]
 8004dc2:	4b06      	ldr	r3, [pc, #24]	@ (8004ddc <HAL_TIM_Base_MspInit+0xb4>)
 8004dc4:	69db      	ldr	r3, [r3, #28]
 8004dc6:	f003 0308 	and.w	r3, r3, #8
 8004dca:	60bb      	str	r3, [r7, #8]
 8004dcc:	68bb      	ldr	r3, [r7, #8]
}
 8004dce:	bf00      	nop
 8004dd0:	3718      	adds	r7, #24
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop
 8004dd8:	40012c00 	.word	0x40012c00
 8004ddc:	40021000 	.word	0x40021000
 8004de0:	40000800 	.word	0x40000800
 8004de4:	40000c00 	.word	0x40000c00

08004de8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b088      	sub	sp, #32
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004df0:	f107 0310 	add.w	r3, r7, #16
 8004df4:	2200      	movs	r2, #0
 8004df6:	601a      	str	r2, [r3, #0]
 8004df8:	605a      	str	r2, [r3, #4]
 8004dfa:	609a      	str	r2, [r3, #8]
 8004dfc:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM4)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a1f      	ldr	r2, [pc, #124]	@ (8004e80 <HAL_TIM_MspPostInit+0x98>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d119      	bne.n	8004e3c <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e08:	4b1e      	ldr	r3, [pc, #120]	@ (8004e84 <HAL_TIM_MspPostInit+0x9c>)
 8004e0a:	699b      	ldr	r3, [r3, #24]
 8004e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8004e84 <HAL_TIM_MspPostInit+0x9c>)
 8004e0e:	f043 0308 	orr.w	r3, r3, #8
 8004e12:	6193      	str	r3, [r2, #24]
 8004e14:	4b1b      	ldr	r3, [pc, #108]	@ (8004e84 <HAL_TIM_MspPostInit+0x9c>)
 8004e16:	699b      	ldr	r3, [r3, #24]
 8004e18:	f003 0308 	and.w	r3, r3, #8
 8004e1c:	60fb      	str	r3, [r7, #12]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = LEFT_MOTOR_PWM_Pin|LEFT2_MOTOR_PWM_Pin|RIGHT_MOTOR_PWM_Pin|RIGHT2_MOTOR_PWM_Pin;
 8004e20:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8004e24:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e26:	2302      	movs	r3, #2
 8004e28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e2e:	f107 0310 	add.w	r3, r7, #16
 8004e32:	4619      	mov	r1, r3
 8004e34:	4814      	ldr	r0, [pc, #80]	@ (8004e88 <HAL_TIM_MspPostInit+0xa0>)
 8004e36:	f000 fd25 	bl	8005884 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8004e3a:	e01c      	b.n	8004e76 <HAL_TIM_MspPostInit+0x8e>
  else if(timHandle->Instance==TIM5)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a12      	ldr	r2, [pc, #72]	@ (8004e8c <HAL_TIM_MspPostInit+0xa4>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d117      	bne.n	8004e76 <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e46:	4b0f      	ldr	r3, [pc, #60]	@ (8004e84 <HAL_TIM_MspPostInit+0x9c>)
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	4a0e      	ldr	r2, [pc, #56]	@ (8004e84 <HAL_TIM_MspPostInit+0x9c>)
 8004e4c:	f043 0304 	orr.w	r3, r3, #4
 8004e50:	6193      	str	r3, [r2, #24]
 8004e52:	4b0c      	ldr	r3, [pc, #48]	@ (8004e84 <HAL_TIM_MspPostInit+0x9c>)
 8004e54:	699b      	ldr	r3, [r3, #24]
 8004e56:	f003 0304 	and.w	r3, r3, #4
 8004e5a:	60bb      	str	r3, [r7, #8]
 8004e5c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e62:	2302      	movs	r3, #2
 8004e64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e66:	2302      	movs	r3, #2
 8004e68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e6a:	f107 0310 	add.w	r3, r7, #16
 8004e6e:	4619      	mov	r1, r3
 8004e70:	4807      	ldr	r0, [pc, #28]	@ (8004e90 <HAL_TIM_MspPostInit+0xa8>)
 8004e72:	f000 fd07 	bl	8005884 <HAL_GPIO_Init>
}
 8004e76:	bf00      	nop
 8004e78:	3720      	adds	r7, #32
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}
 8004e7e:	bf00      	nop
 8004e80:	40000800 	.word	0x40000800
 8004e84:	40021000 	.word	0x40021000
 8004e88:	40010c00 	.word	0x40010c00
 8004e8c:	40000c00 	.word	0x40000c00
 8004e90:	40010800 	.word	0x40010800

08004e94 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004e98:	4b11      	ldr	r3, [pc, #68]	@ (8004ee0 <MX_USART2_UART_Init+0x4c>)
 8004e9a:	4a12      	ldr	r2, [pc, #72]	@ (8004ee4 <MX_USART2_UART_Init+0x50>)
 8004e9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8004e9e:	4b10      	ldr	r3, [pc, #64]	@ (8004ee0 <MX_USART2_UART_Init+0x4c>)
 8004ea0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004ea4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004ea6:	4b0e      	ldr	r3, [pc, #56]	@ (8004ee0 <MX_USART2_UART_Init+0x4c>)
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004eac:	4b0c      	ldr	r3, [pc, #48]	@ (8004ee0 <MX_USART2_UART_Init+0x4c>)
 8004eae:	2200      	movs	r2, #0
 8004eb0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee0 <MX_USART2_UART_Init+0x4c>)
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004eb8:	4b09      	ldr	r3, [pc, #36]	@ (8004ee0 <MX_USART2_UART_Init+0x4c>)
 8004eba:	220c      	movs	r2, #12
 8004ebc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004ebe:	4b08      	ldr	r3, [pc, #32]	@ (8004ee0 <MX_USART2_UART_Init+0x4c>)
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004ec4:	4b06      	ldr	r3, [pc, #24]	@ (8004ee0 <MX_USART2_UART_Init+0x4c>)
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004eca:	4805      	ldr	r0, [pc, #20]	@ (8004ee0 <MX_USART2_UART_Init+0x4c>)
 8004ecc:	f002 ff3e 	bl	8007d4c <HAL_UART_Init>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d001      	beq.n	8004eda <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004ed6:	f7ff fc0d 	bl	80046f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004eda:	bf00      	nop
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	20000234 	.word	0x20000234
 8004ee4:	40004400 	.word	0x40004400

08004ee8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b088      	sub	sp, #32
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ef0:	f107 0310 	add.w	r3, r7, #16
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	601a      	str	r2, [r3, #0]
 8004ef8:	605a      	str	r2, [r3, #4]
 8004efa:	609a      	str	r2, [r3, #8]
 8004efc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a1f      	ldr	r2, [pc, #124]	@ (8004f80 <HAL_UART_MspInit+0x98>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d137      	bne.n	8004f78 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004f08:	4b1e      	ldr	r3, [pc, #120]	@ (8004f84 <HAL_UART_MspInit+0x9c>)
 8004f0a:	69db      	ldr	r3, [r3, #28]
 8004f0c:	4a1d      	ldr	r2, [pc, #116]	@ (8004f84 <HAL_UART_MspInit+0x9c>)
 8004f0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f12:	61d3      	str	r3, [r2, #28]
 8004f14:	4b1b      	ldr	r3, [pc, #108]	@ (8004f84 <HAL_UART_MspInit+0x9c>)
 8004f16:	69db      	ldr	r3, [r3, #28]
 8004f18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f1c:	60fb      	str	r3, [r7, #12]
 8004f1e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f20:	4b18      	ldr	r3, [pc, #96]	@ (8004f84 <HAL_UART_MspInit+0x9c>)
 8004f22:	699b      	ldr	r3, [r3, #24]
 8004f24:	4a17      	ldr	r2, [pc, #92]	@ (8004f84 <HAL_UART_MspInit+0x9c>)
 8004f26:	f043 0304 	orr.w	r3, r3, #4
 8004f2a:	6193      	str	r3, [r2, #24]
 8004f2c:	4b15      	ldr	r3, [pc, #84]	@ (8004f84 <HAL_UART_MspInit+0x9c>)
 8004f2e:	699b      	ldr	r3, [r3, #24]
 8004f30:	f003 0304 	and.w	r3, r3, #4
 8004f34:	60bb      	str	r3, [r7, #8]
 8004f36:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004f38:	2304      	movs	r3, #4
 8004f3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f3c:	2302      	movs	r3, #2
 8004f3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004f40:	2303      	movs	r3, #3
 8004f42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f44:	f107 0310 	add.w	r3, r7, #16
 8004f48:	4619      	mov	r1, r3
 8004f4a:	480f      	ldr	r0, [pc, #60]	@ (8004f88 <HAL_UART_MspInit+0xa0>)
 8004f4c:	f000 fc9a 	bl	8005884 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004f50:	2308      	movs	r3, #8
 8004f52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f54:	2300      	movs	r3, #0
 8004f56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f5c:	f107 0310 	add.w	r3, r7, #16
 8004f60:	4619      	mov	r1, r3
 8004f62:	4809      	ldr	r0, [pc, #36]	@ (8004f88 <HAL_UART_MspInit+0xa0>)
 8004f64:	f000 fc8e 	bl	8005884 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8004f68:	2200      	movs	r2, #0
 8004f6a:	2101      	movs	r1, #1
 8004f6c:	2026      	movs	r0, #38	@ 0x26
 8004f6e:	f000 fb10 	bl	8005592 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004f72:	2026      	movs	r0, #38	@ 0x26
 8004f74:	f000 fb29 	bl	80055ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004f78:	bf00      	nop
 8004f7a:	3720      	adds	r7, #32
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	40004400 	.word	0x40004400
 8004f84:	40021000 	.word	0x40021000
 8004f88:	40010800 	.word	0x40010800

08004f8c <Reset_Handler>:
 8004f8c:	f7ff fd18 	bl	80049c0 <SystemInit>
 8004f90:	480b      	ldr	r0, [pc, #44]	@ (8004fc0 <LoopFillZerobss+0xe>)
 8004f92:	490c      	ldr	r1, [pc, #48]	@ (8004fc4 <LoopFillZerobss+0x12>)
 8004f94:	4a0c      	ldr	r2, [pc, #48]	@ (8004fc8 <LoopFillZerobss+0x16>)
 8004f96:	2300      	movs	r3, #0
 8004f98:	e002      	b.n	8004fa0 <LoopCopyDataInit>

08004f9a <CopyDataInit>:
 8004f9a:	58d4      	ldr	r4, [r2, r3]
 8004f9c:	50c4      	str	r4, [r0, r3]
 8004f9e:	3304      	adds	r3, #4

08004fa0 <LoopCopyDataInit>:
 8004fa0:	18c4      	adds	r4, r0, r3
 8004fa2:	428c      	cmp	r4, r1
 8004fa4:	d3f9      	bcc.n	8004f9a <CopyDataInit>
 8004fa6:	4a09      	ldr	r2, [pc, #36]	@ (8004fcc <LoopFillZerobss+0x1a>)
 8004fa8:	4c09      	ldr	r4, [pc, #36]	@ (8004fd0 <LoopFillZerobss+0x1e>)
 8004faa:	2300      	movs	r3, #0
 8004fac:	e001      	b.n	8004fb2 <LoopFillZerobss>

08004fae <FillZerobss>:
 8004fae:	6013      	str	r3, [r2, #0]
 8004fb0:	3204      	adds	r2, #4

08004fb2 <LoopFillZerobss>:
 8004fb2:	42a2      	cmp	r2, r4
 8004fb4:	d3fb      	bcc.n	8004fae <FillZerobss>
 8004fb6:	f003 fd4b 	bl	8008a50 <__libc_init_array>
 8004fba:	f7ff fb6b 	bl	8004694 <main>
 8004fbe:	4770      	bx	lr
 8004fc0:	20000000 	.word	0x20000000
 8004fc4:	20000044 	.word	0x20000044
 8004fc8:	0800977c 	.word	0x0800977c
 8004fcc:	20000044 	.word	0x20000044
 8004fd0:	20000284 	.word	0x20000284

08004fd4 <ADC1_2_IRQHandler>:
 8004fd4:	e7fe      	b.n	8004fd4 <ADC1_2_IRQHandler>
	...

08004fd8 <motorInit>:

extern TIM_HandleTypeDef htim4;

//start PWM timer
void motorInit()
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8004fdc:	2100      	movs	r1, #0
 8004fde:	4808      	ldr	r0, [pc, #32]	@ (8005000 <motorInit+0x28>)
 8004fe0:	f001 ffea 	bl	8006fb8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8004fe4:	2104      	movs	r1, #4
 8004fe6:	4806      	ldr	r0, [pc, #24]	@ (8005000 <motorInit+0x28>)
 8004fe8:	f001 ffe6 	bl	8006fb8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8004fec:	2108      	movs	r1, #8
 8004fee:	4804      	ldr	r0, [pc, #16]	@ (8005000 <motorInit+0x28>)
 8004ff0:	f001 ffe2 	bl	8006fb8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8004ff4:	210c      	movs	r1, #12
 8004ff6:	4802      	ldr	r0, [pc, #8]	@ (8005000 <motorInit+0x28>)
 8004ff8:	f001 ffde 	bl	8006fb8 <HAL_TIM_PWM_Start>
}
 8004ffc:	bf00      	nop
 8004ffe:	bd80      	pop	{r7, pc}
 8005000:	200001a4 	.word	0x200001a4

08005004 <motorBreak>:
//	setMotorSpeed(&htim4, TIM_CHANNEL_3, speed);
//	setMotorSpeed(&htim4, TIM_CHANNEL_4, speed);
//}

void motorBreak()
{
 8005004:	b580      	push	{r7, lr}
 8005006:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005008:	2200      	movs	r2, #0
 800500a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800500e:	4814      	ldr	r0, [pc, #80]	@ (8005060 <motorBreak+0x5c>)
 8005010:	f000 fde3 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005014:	2200      	movs	r2, #0
 8005016:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800501a:	4811      	ldr	r0, [pc, #68]	@ (8005060 <motorBreak+0x5c>)
 800501c:	f000 fddd 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005020:	2200      	movs	r2, #0
 8005022:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005026:	480e      	ldr	r0, [pc, #56]	@ (8005060 <motorBreak+0x5c>)
 8005028:	f000 fdd7 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800502c:	2200      	movs	r2, #0
 800502e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005032:	480b      	ldr	r0, [pc, #44]	@ (8005060 <motorBreak+0x5c>)
 8005034:	f000 fdd1 	bl	8005bda <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 7200);
 8005038:	4b0a      	ldr	r3, [pc, #40]	@ (8005064 <motorBreak+0x60>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8005040:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 7200);
 8005042:	4b08      	ldr	r3, [pc, #32]	@ (8005064 <motorBreak+0x60>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800504a:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 800504c:	4b05      	ldr	r3, [pc, #20]	@ (8005064 <motorBreak+0x60>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2200      	movs	r2, #0
 8005052:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8005054:	4b03      	ldr	r3, [pc, #12]	@ (8005064 <motorBreak+0x60>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	2200      	movs	r2, #0
 800505a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800505c:	bf00      	nop
 800505e:	bd80      	pop	{r7, pc}
 8005060:	40010c00 	.word	0x40010c00
 8005064:	200001a4 	.word	0x200001a4

08005068 <moveForward>:
//	setMotorSpeed(&htim4, TIM_CHANNEL_2, 0);
//	setMotorSpeed(&htim4, TIM_CHANNEL_3, 0);
//	setMotorSpeed(&htim4, TIM_CHANNEL_4, 0);
//}
void moveForward(TIM_HandleTypeDef *htim)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b082      	sub	sp, #8
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005070:	2200      	movs	r2, #0
 8005072:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005076:	4815      	ldr	r0, [pc, #84]	@ (80050cc <moveForward+0x64>)
 8005078:	f000 fdaf 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800507c:	2200      	movs	r2, #0
 800507e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005082:	4812      	ldr	r0, [pc, #72]	@ (80050cc <moveForward+0x64>)
 8005084:	f000 fda9 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005088:	2200      	movs	r2, #0
 800508a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800508e:	480f      	ldr	r0, [pc, #60]	@ (80050cc <moveForward+0x64>)
 8005090:	f000 fda3 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005094:	2200      	movs	r2, #0
 8005096:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800509a:	480c      	ldr	r0, [pc, #48]	@ (80050cc <moveForward+0x64>)
 800509c:	f000 fd9d 	bl	8005bda <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);//L1满速前进
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	2200      	movs	r2, #0
 80050a6:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);//L2满速前进
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	2200      	movs	r2, #0
 80050ae:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);//R1满速前进
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80050b8:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);//L1满速前进
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80050c2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80050c4:	bf00      	nop
 80050c6:	3708      	adds	r7, #8
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}
 80050cc:	40010c00 	.word	0x40010c00

080050d0 <moveBackward>:
void moveBackward(TIM_HandleTypeDef *htim)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b082      	sub	sp, #8
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 80050d8:	2201      	movs	r2, #1
 80050da:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80050de:	4815      	ldr	r0, [pc, #84]	@ (8005134 <moveBackward+0x64>)
 80050e0:	f000 fd7b 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80050e4:	2201      	movs	r2, #1
 80050e6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80050ea:	4812      	ldr	r0, [pc, #72]	@ (8005134 <moveBackward+0x64>)
 80050ec:	f000 fd75 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 80050f0:	2201      	movs	r2, #1
 80050f2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80050f6:	480f      	ldr	r0, [pc, #60]	@ (8005134 <moveBackward+0x64>)
 80050f8:	f000 fd6f 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80050fc:	2201      	movs	r2, #1
 80050fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005102:	480c      	ldr	r0, [pc, #48]	@ (8005134 <moveBackward+0x64>)
 8005104:	f000 fd69 	bl	8005bda <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8005110:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800511a:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	2200      	movs	r2, #0
 8005122:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2200      	movs	r2, #0
 800512a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800512c:	bf00      	nop
 800512e:	3708      	adds	r7, #8
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}
 8005134:	40010c00 	.word	0x40010c00

08005138 <moveLeft>:
void moveLeft(TIM_HandleTypeDef *htim)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b082      	sub	sp, #8
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005140:	2201      	movs	r2, #1
 8005142:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005146:	4815      	ldr	r0, [pc, #84]	@ (800519c <moveLeft+0x64>)
 8005148:	f000 fd47 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800514c:	2200      	movs	r2, #0
 800514e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005152:	4812      	ldr	r0, [pc, #72]	@ (800519c <moveLeft+0x64>)
 8005154:	f000 fd41 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005158:	2200      	movs	r2, #0
 800515a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800515e:	480f      	ldr	r0, [pc, #60]	@ (800519c <moveLeft+0x64>)
 8005160:	f000 fd3b 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005164:	2201      	movs	r2, #1
 8005166:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800516a:	480c      	ldr	r0, [pc, #48]	@ (800519c <moveLeft+0x64>)
 800516c:	f000 fd35 	bl	8005bda <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8005178:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2200      	movs	r2, #0
 8005180:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800518a:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2200      	movs	r2, #0
 8005192:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005194:	bf00      	nop
 8005196:	3708      	adds	r7, #8
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}
 800519c:	40010c00 	.word	0x40010c00

080051a0 <moveRight>:
void moveRight(TIM_HandleTypeDef *htim)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80051a8:	2200      	movs	r2, #0
 80051aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80051ae:	4815      	ldr	r0, [pc, #84]	@ (8005204 <moveRight+0x64>)
 80051b0:	f000 fd13 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80051b4:	2201      	movs	r2, #1
 80051b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80051ba:	4812      	ldr	r0, [pc, #72]	@ (8005204 <moveRight+0x64>)
 80051bc:	f000 fd0d 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 80051c0:	2201      	movs	r2, #1
 80051c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80051c6:	480f      	ldr	r0, [pc, #60]	@ (8005204 <moveRight+0x64>)
 80051c8:	f000 fd07 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80051cc:	2200      	movs	r2, #0
 80051ce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80051d2:	480c      	ldr	r0, [pc, #48]	@ (8005204 <moveRight+0x64>)
 80051d4:	f000 fd01 	bl	8005bda <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	2200      	movs	r2, #0
 80051de:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80051e8:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	2200      	movs	r2, #0
 80051f0:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80051fa:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80051fc:	bf00      	nop
 80051fe:	3708      	adds	r7, #8
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}
 8005204:	40010c00 	.word	0x40010c00

08005208 <moveTurnLeft>:
void moveTurnLeft(TIM_HandleTypeDef *htim)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b082      	sub	sp, #8
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005210:	2201      	movs	r2, #1
 8005212:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005216:	4816      	ldr	r0, [pc, #88]	@ (8005270 <moveTurnLeft+0x68>)
 8005218:	f000 fcdf 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 800521c:	2201      	movs	r2, #1
 800521e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005222:	4813      	ldr	r0, [pc, #76]	@ (8005270 <moveTurnLeft+0x68>)
 8005224:	f000 fcd9 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005228:	2200      	movs	r2, #0
 800522a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800522e:	4810      	ldr	r0, [pc, #64]	@ (8005270 <moveTurnLeft+0x68>)
 8005230:	f000 fcd3 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005234:	2200      	movs	r2, #0
 8005236:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800523a:	480d      	ldr	r0, [pc, #52]	@ (8005270 <moveTurnLeft+0x68>)
 800523c:	f000 fccd 	bl	8005bda <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8005248:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8005252:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800525c:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8005266:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005268:	bf00      	nop
 800526a:	3708      	adds	r7, #8
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}
 8005270:	40010c00 	.word	0x40010c00

08005274 <moveTurnRight>:
void moveTurnRight(TIM_HandleTypeDef *htim)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b082      	sub	sp, #8
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800527c:	2200      	movs	r2, #0
 800527e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005282:	4814      	ldr	r0, [pc, #80]	@ (80052d4 <moveTurnRight+0x60>)
 8005284:	f000 fca9 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8005288:	2200      	movs	r2, #0
 800528a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800528e:	4811      	ldr	r0, [pc, #68]	@ (80052d4 <moveTurnRight+0x60>)
 8005290:	f000 fca3 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8005294:	2201      	movs	r2, #1
 8005296:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800529a:	480e      	ldr	r0, [pc, #56]	@ (80052d4 <moveTurnRight+0x60>)
 800529c:	f000 fc9d 	bl	8005bda <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80052a0:	2201      	movs	r2, #1
 80052a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80052a6:	480b      	ldr	r0, [pc, #44]	@ (80052d4 <moveTurnRight+0x60>)
 80052a8:	f000 fc97 	bl	8005bda <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);//L1满速前进
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2200      	movs	r2, #0
 80052b2:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);//L2满速前进
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2200      	movs	r2, #0
 80052ba:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);//R1满速前进
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	2200      	movs	r2, #0
 80052c2:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);//L1满速前进
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2200      	movs	r2, #0
 80052ca:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80052cc:	bf00      	nop
 80052ce:	3708      	adds	r7, #8
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}
 80052d4:	40010c00 	.word	0x40010c00

080052d8 <HAL_Init>:
 80052d8:	b580      	push	{r7, lr}
 80052da:	af00      	add	r7, sp, #0
 80052dc:	4b08      	ldr	r3, [pc, #32]	@ (8005300 <HAL_Init+0x28>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a07      	ldr	r2, [pc, #28]	@ (8005300 <HAL_Init+0x28>)
 80052e2:	f043 0310 	orr.w	r3, r3, #16
 80052e6:	6013      	str	r3, [r2, #0]
 80052e8:	2003      	movs	r0, #3
 80052ea:	f000 f947 	bl	800557c <HAL_NVIC_SetPriorityGrouping>
 80052ee:	2000      	movs	r0, #0
 80052f0:	f000 f808 	bl	8005304 <HAL_InitTick>
 80052f4:	f7ff fa04 	bl	8004700 <HAL_MspInit>
 80052f8:	2300      	movs	r3, #0
 80052fa:	4618      	mov	r0, r3
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	40022000 	.word	0x40022000

08005304 <HAL_InitTick>:
 8005304:	b580      	push	{r7, lr}
 8005306:	b082      	sub	sp, #8
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
 800530c:	4b12      	ldr	r3, [pc, #72]	@ (8005358 <HAL_InitTick+0x54>)
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	4b12      	ldr	r3, [pc, #72]	@ (800535c <HAL_InitTick+0x58>)
 8005312:	781b      	ldrb	r3, [r3, #0]
 8005314:	4619      	mov	r1, r3
 8005316:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800531a:	fbb3 f3f1 	udiv	r3, r3, r1
 800531e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005322:	4618      	mov	r0, r3
 8005324:	f000 f95f 	bl	80055e6 <HAL_SYSTICK_Config>
 8005328:	4603      	mov	r3, r0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d001      	beq.n	8005332 <HAL_InitTick+0x2e>
 800532e:	2301      	movs	r3, #1
 8005330:	e00e      	b.n	8005350 <HAL_InitTick+0x4c>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2b0f      	cmp	r3, #15
 8005336:	d80a      	bhi.n	800534e <HAL_InitTick+0x4a>
 8005338:	2200      	movs	r2, #0
 800533a:	6879      	ldr	r1, [r7, #4]
 800533c:	f04f 30ff 	mov.w	r0, #4294967295
 8005340:	f000 f927 	bl	8005592 <HAL_NVIC_SetPriority>
 8005344:	4a06      	ldr	r2, [pc, #24]	@ (8005360 <HAL_InitTick+0x5c>)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6013      	str	r3, [r2, #0]
 800534a:	2300      	movs	r3, #0
 800534c:	e000      	b.n	8005350 <HAL_InitTick+0x4c>
 800534e:	2301      	movs	r3, #1
 8005350:	4618      	mov	r0, r3
 8005352:	3708      	adds	r7, #8
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}
 8005358:	20000038 	.word	0x20000038
 800535c:	20000040 	.word	0x20000040
 8005360:	2000003c 	.word	0x2000003c

08005364 <HAL_IncTick>:
 8005364:	b480      	push	{r7}
 8005366:	af00      	add	r7, sp, #0
 8005368:	4b05      	ldr	r3, [pc, #20]	@ (8005380 <HAL_IncTick+0x1c>)
 800536a:	781b      	ldrb	r3, [r3, #0]
 800536c:	461a      	mov	r2, r3
 800536e:	4b05      	ldr	r3, [pc, #20]	@ (8005384 <HAL_IncTick+0x20>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4413      	add	r3, r2
 8005374:	4a03      	ldr	r2, [pc, #12]	@ (8005384 <HAL_IncTick+0x20>)
 8005376:	6013      	str	r3, [r2, #0]
 8005378:	bf00      	nop
 800537a:	46bd      	mov	sp, r7
 800537c:	bc80      	pop	{r7}
 800537e:	4770      	bx	lr
 8005380:	20000040 	.word	0x20000040
 8005384:	20000280 	.word	0x20000280

08005388 <HAL_GetTick>:
 8005388:	b480      	push	{r7}
 800538a:	af00      	add	r7, sp, #0
 800538c:	4b02      	ldr	r3, [pc, #8]	@ (8005398 <HAL_GetTick+0x10>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4618      	mov	r0, r3
 8005392:	46bd      	mov	sp, r7
 8005394:	bc80      	pop	{r7}
 8005396:	4770      	bx	lr
 8005398:	20000280 	.word	0x20000280

0800539c <HAL_Delay>:
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	f7ff fff0 	bl	8005388 <HAL_GetTick>
 80053a8:	60b8      	str	r0, [r7, #8]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	60fb      	str	r3, [r7, #12]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053b4:	d005      	beq.n	80053c2 <HAL_Delay+0x26>
 80053b6:	4b0a      	ldr	r3, [pc, #40]	@ (80053e0 <HAL_Delay+0x44>)
 80053b8:	781b      	ldrb	r3, [r3, #0]
 80053ba:	461a      	mov	r2, r3
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	4413      	add	r3, r2
 80053c0:	60fb      	str	r3, [r7, #12]
 80053c2:	bf00      	nop
 80053c4:	f7ff ffe0 	bl	8005388 <HAL_GetTick>
 80053c8:	4602      	mov	r2, r0
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	68fa      	ldr	r2, [r7, #12]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d8f7      	bhi.n	80053c4 <HAL_Delay+0x28>
 80053d4:	bf00      	nop
 80053d6:	bf00      	nop
 80053d8:	3710      	adds	r7, #16
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	20000040 	.word	0x20000040

080053e4 <__NVIC_SetPriorityGrouping>:
 80053e4:	b480      	push	{r7}
 80053e6:	b085      	sub	sp, #20
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	f003 0307 	and.w	r3, r3, #7
 80053f2:	60fb      	str	r3, [r7, #12]
 80053f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005428 <__NVIC_SetPriorityGrouping+0x44>)
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	60bb      	str	r3, [r7, #8]
 80053fa:	68ba      	ldr	r2, [r7, #8]
 80053fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005400:	4013      	ands	r3, r2
 8005402:	60bb      	str	r3, [r7, #8]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	021a      	lsls	r2, r3, #8
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	4313      	orrs	r3, r2
 800540c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005410:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005414:	60bb      	str	r3, [r7, #8]
 8005416:	4a04      	ldr	r2, [pc, #16]	@ (8005428 <__NVIC_SetPriorityGrouping+0x44>)
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	60d3      	str	r3, [r2, #12]
 800541c:	bf00      	nop
 800541e:	3714      	adds	r7, #20
 8005420:	46bd      	mov	sp, r7
 8005422:	bc80      	pop	{r7}
 8005424:	4770      	bx	lr
 8005426:	bf00      	nop
 8005428:	e000ed00 	.word	0xe000ed00

0800542c <__NVIC_GetPriorityGrouping>:
 800542c:	b480      	push	{r7}
 800542e:	af00      	add	r7, sp, #0
 8005430:	4b04      	ldr	r3, [pc, #16]	@ (8005444 <__NVIC_GetPriorityGrouping+0x18>)
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	0a1b      	lsrs	r3, r3, #8
 8005436:	f003 0307 	and.w	r3, r3, #7
 800543a:	4618      	mov	r0, r3
 800543c:	46bd      	mov	sp, r7
 800543e:	bc80      	pop	{r7}
 8005440:	4770      	bx	lr
 8005442:	bf00      	nop
 8005444:	e000ed00 	.word	0xe000ed00

08005448 <__NVIC_EnableIRQ>:
 8005448:	b480      	push	{r7}
 800544a:	b083      	sub	sp, #12
 800544c:	af00      	add	r7, sp, #0
 800544e:	4603      	mov	r3, r0
 8005450:	71fb      	strb	r3, [r7, #7]
 8005452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005456:	2b00      	cmp	r3, #0
 8005458:	db0b      	blt.n	8005472 <__NVIC_EnableIRQ+0x2a>
 800545a:	79fb      	ldrb	r3, [r7, #7]
 800545c:	f003 021f 	and.w	r2, r3, #31
 8005460:	4906      	ldr	r1, [pc, #24]	@ (800547c <__NVIC_EnableIRQ+0x34>)
 8005462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005466:	095b      	lsrs	r3, r3, #5
 8005468:	2001      	movs	r0, #1
 800546a:	fa00 f202 	lsl.w	r2, r0, r2
 800546e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005472:	bf00      	nop
 8005474:	370c      	adds	r7, #12
 8005476:	46bd      	mov	sp, r7
 8005478:	bc80      	pop	{r7}
 800547a:	4770      	bx	lr
 800547c:	e000e100 	.word	0xe000e100

08005480 <__NVIC_SetPriority>:
 8005480:	b480      	push	{r7}
 8005482:	b083      	sub	sp, #12
 8005484:	af00      	add	r7, sp, #0
 8005486:	4603      	mov	r3, r0
 8005488:	6039      	str	r1, [r7, #0]
 800548a:	71fb      	strb	r3, [r7, #7]
 800548c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005490:	2b00      	cmp	r3, #0
 8005492:	db0a      	blt.n	80054aa <__NVIC_SetPriority+0x2a>
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	b2da      	uxtb	r2, r3
 8005498:	490c      	ldr	r1, [pc, #48]	@ (80054cc <__NVIC_SetPriority+0x4c>)
 800549a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800549e:	0112      	lsls	r2, r2, #4
 80054a0:	b2d2      	uxtb	r2, r2
 80054a2:	440b      	add	r3, r1
 80054a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
 80054a8:	e00a      	b.n	80054c0 <__NVIC_SetPriority+0x40>
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	b2da      	uxtb	r2, r3
 80054ae:	4908      	ldr	r1, [pc, #32]	@ (80054d0 <__NVIC_SetPriority+0x50>)
 80054b0:	79fb      	ldrb	r3, [r7, #7]
 80054b2:	f003 030f 	and.w	r3, r3, #15
 80054b6:	3b04      	subs	r3, #4
 80054b8:	0112      	lsls	r2, r2, #4
 80054ba:	b2d2      	uxtb	r2, r2
 80054bc:	440b      	add	r3, r1
 80054be:	761a      	strb	r2, [r3, #24]
 80054c0:	bf00      	nop
 80054c2:	370c      	adds	r7, #12
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bc80      	pop	{r7}
 80054c8:	4770      	bx	lr
 80054ca:	bf00      	nop
 80054cc:	e000e100 	.word	0xe000e100
 80054d0:	e000ed00 	.word	0xe000ed00

080054d4 <NVIC_EncodePriority>:
 80054d4:	b480      	push	{r7}
 80054d6:	b089      	sub	sp, #36	@ 0x24
 80054d8:	af00      	add	r7, sp, #0
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	607a      	str	r2, [r7, #4]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	f003 0307 	and.w	r3, r3, #7
 80054e6:	61fb      	str	r3, [r7, #28]
 80054e8:	69fb      	ldr	r3, [r7, #28]
 80054ea:	f1c3 0307 	rsb	r3, r3, #7
 80054ee:	2b04      	cmp	r3, #4
 80054f0:	bf28      	it	cs
 80054f2:	2304      	movcs	r3, #4
 80054f4:	61bb      	str	r3, [r7, #24]
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	3304      	adds	r3, #4
 80054fa:	2b06      	cmp	r3, #6
 80054fc:	d902      	bls.n	8005504 <NVIC_EncodePriority+0x30>
 80054fe:	69fb      	ldr	r3, [r7, #28]
 8005500:	3b03      	subs	r3, #3
 8005502:	e000      	b.n	8005506 <NVIC_EncodePriority+0x32>
 8005504:	2300      	movs	r3, #0
 8005506:	617b      	str	r3, [r7, #20]
 8005508:	f04f 32ff 	mov.w	r2, #4294967295
 800550c:	69bb      	ldr	r3, [r7, #24]
 800550e:	fa02 f303 	lsl.w	r3, r2, r3
 8005512:	43da      	mvns	r2, r3
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	401a      	ands	r2, r3
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	409a      	lsls	r2, r3
 800551c:	f04f 31ff 	mov.w	r1, #4294967295
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	fa01 f303 	lsl.w	r3, r1, r3
 8005526:	43d9      	mvns	r1, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	400b      	ands	r3, r1
 800552c:	4313      	orrs	r3, r2
 800552e:	4618      	mov	r0, r3
 8005530:	3724      	adds	r7, #36	@ 0x24
 8005532:	46bd      	mov	sp, r7
 8005534:	bc80      	pop	{r7}
 8005536:	4770      	bx	lr

08005538 <SysTick_Config>:
 8005538:	b580      	push	{r7, lr}
 800553a:	b082      	sub	sp, #8
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	3b01      	subs	r3, #1
 8005544:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005548:	d301      	bcc.n	800554e <SysTick_Config+0x16>
 800554a:	2301      	movs	r3, #1
 800554c:	e00f      	b.n	800556e <SysTick_Config+0x36>
 800554e:	4a0a      	ldr	r2, [pc, #40]	@ (8005578 <SysTick_Config+0x40>)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	3b01      	subs	r3, #1
 8005554:	6053      	str	r3, [r2, #4]
 8005556:	210f      	movs	r1, #15
 8005558:	f04f 30ff 	mov.w	r0, #4294967295
 800555c:	f7ff ff90 	bl	8005480 <__NVIC_SetPriority>
 8005560:	4b05      	ldr	r3, [pc, #20]	@ (8005578 <SysTick_Config+0x40>)
 8005562:	2200      	movs	r2, #0
 8005564:	609a      	str	r2, [r3, #8]
 8005566:	4b04      	ldr	r3, [pc, #16]	@ (8005578 <SysTick_Config+0x40>)
 8005568:	2207      	movs	r2, #7
 800556a:	601a      	str	r2, [r3, #0]
 800556c:	2300      	movs	r3, #0
 800556e:	4618      	mov	r0, r3
 8005570:	3708      	adds	r7, #8
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}
 8005576:	bf00      	nop
 8005578:	e000e010 	.word	0xe000e010

0800557c <HAL_NVIC_SetPriorityGrouping>:
 800557c:	b580      	push	{r7, lr}
 800557e:	b082      	sub	sp, #8
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f7ff ff2d 	bl	80053e4 <__NVIC_SetPriorityGrouping>
 800558a:	bf00      	nop
 800558c:	3708      	adds	r7, #8
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}

08005592 <HAL_NVIC_SetPriority>:
 8005592:	b580      	push	{r7, lr}
 8005594:	b086      	sub	sp, #24
 8005596:	af00      	add	r7, sp, #0
 8005598:	4603      	mov	r3, r0
 800559a:	60b9      	str	r1, [r7, #8]
 800559c:	607a      	str	r2, [r7, #4]
 800559e:	73fb      	strb	r3, [r7, #15]
 80055a0:	2300      	movs	r3, #0
 80055a2:	617b      	str	r3, [r7, #20]
 80055a4:	f7ff ff42 	bl	800542c <__NVIC_GetPriorityGrouping>
 80055a8:	6178      	str	r0, [r7, #20]
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	68b9      	ldr	r1, [r7, #8]
 80055ae:	6978      	ldr	r0, [r7, #20]
 80055b0:	f7ff ff90 	bl	80054d4 <NVIC_EncodePriority>
 80055b4:	4602      	mov	r2, r0
 80055b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055ba:	4611      	mov	r1, r2
 80055bc:	4618      	mov	r0, r3
 80055be:	f7ff ff5f 	bl	8005480 <__NVIC_SetPriority>
 80055c2:	bf00      	nop
 80055c4:	3718      	adds	r7, #24
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}

080055ca <HAL_NVIC_EnableIRQ>:
 80055ca:	b580      	push	{r7, lr}
 80055cc:	b082      	sub	sp, #8
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	4603      	mov	r3, r0
 80055d2:	71fb      	strb	r3, [r7, #7]
 80055d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055d8:	4618      	mov	r0, r3
 80055da:	f7ff ff35 	bl	8005448 <__NVIC_EnableIRQ>
 80055de:	bf00      	nop
 80055e0:	3708      	adds	r7, #8
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}

080055e6 <HAL_SYSTICK_Config>:
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b082      	sub	sp, #8
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6078      	str	r0, [r7, #4]
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f7ff ffa2 	bl	8005538 <SysTick_Config>
 80055f4:	4603      	mov	r3, r0
 80055f6:	4618      	mov	r0, r3
 80055f8:	3708      	adds	r7, #8
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}

080055fe <HAL_DMA_Abort>:
 80055fe:	b480      	push	{r7}
 8005600:	b085      	sub	sp, #20
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
 8005606:	2300      	movs	r3, #0
 8005608:	73fb      	strb	r3, [r7, #15]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005610:	b2db      	uxtb	r3, r3
 8005612:	2b02      	cmp	r3, #2
 8005614:	d008      	beq.n	8005628 <HAL_DMA_Abort+0x2a>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2204      	movs	r2, #4
 800561a:	639a      	str	r2, [r3, #56]	@ 0x38
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	f883 2020 	strb.w	r2, [r3, #32]
 8005624:	2301      	movs	r3, #1
 8005626:	e020      	b.n	800566a <HAL_DMA_Abort+0x6c>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f022 020e 	bic.w	r2, r2, #14
 8005636:	601a      	str	r2, [r3, #0]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f022 0201 	bic.w	r2, r2, #1
 8005646:	601a      	str	r2, [r3, #0]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005650:	2101      	movs	r1, #1
 8005652:	fa01 f202 	lsl.w	r2, r1, r2
 8005656:	605a      	str	r2, [r3, #4]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2200      	movs	r2, #0
 8005664:	f883 2020 	strb.w	r2, [r3, #32]
 8005668:	7bfb      	ldrb	r3, [r7, #15]
 800566a:	4618      	mov	r0, r3
 800566c:	3714      	adds	r7, #20
 800566e:	46bd      	mov	sp, r7
 8005670:	bc80      	pop	{r7}
 8005672:	4770      	bx	lr

08005674 <HAL_DMA_Abort_IT>:
 8005674:	b580      	push	{r7, lr}
 8005676:	b084      	sub	sp, #16
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	2300      	movs	r3, #0
 800567e:	73fb      	strb	r3, [r7, #15]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005686:	b2db      	uxtb	r3, r3
 8005688:	2b02      	cmp	r3, #2
 800568a:	d005      	beq.n	8005698 <HAL_DMA_Abort_IT+0x24>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2204      	movs	r2, #4
 8005690:	639a      	str	r2, [r3, #56]	@ 0x38
 8005692:	2301      	movs	r3, #1
 8005694:	73fb      	strb	r3, [r7, #15]
 8005696:	e0d6      	b.n	8005846 <HAL_DMA_Abort_IT+0x1d2>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f022 020e 	bic.w	r2, r2, #14
 80056a6:	601a      	str	r2, [r3, #0]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f022 0201 	bic.w	r2, r2, #1
 80056b6:	601a      	str	r2, [r3, #0]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	461a      	mov	r2, r3
 80056be:	4b64      	ldr	r3, [pc, #400]	@ (8005850 <HAL_DMA_Abort_IT+0x1dc>)
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d958      	bls.n	8005776 <HAL_DMA_Abort_IT+0x102>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a62      	ldr	r2, [pc, #392]	@ (8005854 <HAL_DMA_Abort_IT+0x1e0>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d04f      	beq.n	800576e <HAL_DMA_Abort_IT+0xfa>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a61      	ldr	r2, [pc, #388]	@ (8005858 <HAL_DMA_Abort_IT+0x1e4>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d048      	beq.n	800576a <HAL_DMA_Abort_IT+0xf6>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a5f      	ldr	r2, [pc, #380]	@ (800585c <HAL_DMA_Abort_IT+0x1e8>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d040      	beq.n	8005764 <HAL_DMA_Abort_IT+0xf0>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a5e      	ldr	r2, [pc, #376]	@ (8005860 <HAL_DMA_Abort_IT+0x1ec>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d038      	beq.n	800575e <HAL_DMA_Abort_IT+0xea>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a5c      	ldr	r2, [pc, #368]	@ (8005864 <HAL_DMA_Abort_IT+0x1f0>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d030      	beq.n	8005758 <HAL_DMA_Abort_IT+0xe4>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a5b      	ldr	r2, [pc, #364]	@ (8005868 <HAL_DMA_Abort_IT+0x1f4>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d028      	beq.n	8005752 <HAL_DMA_Abort_IT+0xde>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a52      	ldr	r2, [pc, #328]	@ (8005850 <HAL_DMA_Abort_IT+0x1dc>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d020      	beq.n	800574c <HAL_DMA_Abort_IT+0xd8>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a57      	ldr	r2, [pc, #348]	@ (800586c <HAL_DMA_Abort_IT+0x1f8>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d019      	beq.n	8005748 <HAL_DMA_Abort_IT+0xd4>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a55      	ldr	r2, [pc, #340]	@ (8005870 <HAL_DMA_Abort_IT+0x1fc>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d012      	beq.n	8005744 <HAL_DMA_Abort_IT+0xd0>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a54      	ldr	r2, [pc, #336]	@ (8005874 <HAL_DMA_Abort_IT+0x200>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d00a      	beq.n	800573e <HAL_DMA_Abort_IT+0xca>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a52      	ldr	r2, [pc, #328]	@ (8005878 <HAL_DMA_Abort_IT+0x204>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d102      	bne.n	8005738 <HAL_DMA_Abort_IT+0xc4>
 8005732:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005736:	e01b      	b.n	8005770 <HAL_DMA_Abort_IT+0xfc>
 8005738:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800573c:	e018      	b.n	8005770 <HAL_DMA_Abort_IT+0xfc>
 800573e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005742:	e015      	b.n	8005770 <HAL_DMA_Abort_IT+0xfc>
 8005744:	2310      	movs	r3, #16
 8005746:	e013      	b.n	8005770 <HAL_DMA_Abort_IT+0xfc>
 8005748:	2301      	movs	r3, #1
 800574a:	e011      	b.n	8005770 <HAL_DMA_Abort_IT+0xfc>
 800574c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005750:	e00e      	b.n	8005770 <HAL_DMA_Abort_IT+0xfc>
 8005752:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005756:	e00b      	b.n	8005770 <HAL_DMA_Abort_IT+0xfc>
 8005758:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800575c:	e008      	b.n	8005770 <HAL_DMA_Abort_IT+0xfc>
 800575e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005762:	e005      	b.n	8005770 <HAL_DMA_Abort_IT+0xfc>
 8005764:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005768:	e002      	b.n	8005770 <HAL_DMA_Abort_IT+0xfc>
 800576a:	2310      	movs	r3, #16
 800576c:	e000      	b.n	8005770 <HAL_DMA_Abort_IT+0xfc>
 800576e:	2301      	movs	r3, #1
 8005770:	4a42      	ldr	r2, [pc, #264]	@ (800587c <HAL_DMA_Abort_IT+0x208>)
 8005772:	6053      	str	r3, [r2, #4]
 8005774:	e057      	b.n	8005826 <HAL_DMA_Abort_IT+0x1b2>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a36      	ldr	r2, [pc, #216]	@ (8005854 <HAL_DMA_Abort_IT+0x1e0>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d04f      	beq.n	8005820 <HAL_DMA_Abort_IT+0x1ac>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a34      	ldr	r2, [pc, #208]	@ (8005858 <HAL_DMA_Abort_IT+0x1e4>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d048      	beq.n	800581c <HAL_DMA_Abort_IT+0x1a8>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a33      	ldr	r2, [pc, #204]	@ (800585c <HAL_DMA_Abort_IT+0x1e8>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d040      	beq.n	8005816 <HAL_DMA_Abort_IT+0x1a2>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	4a31      	ldr	r2, [pc, #196]	@ (8005860 <HAL_DMA_Abort_IT+0x1ec>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d038      	beq.n	8005810 <HAL_DMA_Abort_IT+0x19c>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a30      	ldr	r2, [pc, #192]	@ (8005864 <HAL_DMA_Abort_IT+0x1f0>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d030      	beq.n	800580a <HAL_DMA_Abort_IT+0x196>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a2e      	ldr	r2, [pc, #184]	@ (8005868 <HAL_DMA_Abort_IT+0x1f4>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d028      	beq.n	8005804 <HAL_DMA_Abort_IT+0x190>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a26      	ldr	r2, [pc, #152]	@ (8005850 <HAL_DMA_Abort_IT+0x1dc>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d020      	beq.n	80057fe <HAL_DMA_Abort_IT+0x18a>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a2a      	ldr	r2, [pc, #168]	@ (800586c <HAL_DMA_Abort_IT+0x1f8>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d019      	beq.n	80057fa <HAL_DMA_Abort_IT+0x186>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a29      	ldr	r2, [pc, #164]	@ (8005870 <HAL_DMA_Abort_IT+0x1fc>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d012      	beq.n	80057f6 <HAL_DMA_Abort_IT+0x182>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a27      	ldr	r2, [pc, #156]	@ (8005874 <HAL_DMA_Abort_IT+0x200>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d00a      	beq.n	80057f0 <HAL_DMA_Abort_IT+0x17c>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a26      	ldr	r2, [pc, #152]	@ (8005878 <HAL_DMA_Abort_IT+0x204>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d102      	bne.n	80057ea <HAL_DMA_Abort_IT+0x176>
 80057e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80057e8:	e01b      	b.n	8005822 <HAL_DMA_Abort_IT+0x1ae>
 80057ea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80057ee:	e018      	b.n	8005822 <HAL_DMA_Abort_IT+0x1ae>
 80057f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80057f4:	e015      	b.n	8005822 <HAL_DMA_Abort_IT+0x1ae>
 80057f6:	2310      	movs	r3, #16
 80057f8:	e013      	b.n	8005822 <HAL_DMA_Abort_IT+0x1ae>
 80057fa:	2301      	movs	r3, #1
 80057fc:	e011      	b.n	8005822 <HAL_DMA_Abort_IT+0x1ae>
 80057fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005802:	e00e      	b.n	8005822 <HAL_DMA_Abort_IT+0x1ae>
 8005804:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005808:	e00b      	b.n	8005822 <HAL_DMA_Abort_IT+0x1ae>
 800580a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800580e:	e008      	b.n	8005822 <HAL_DMA_Abort_IT+0x1ae>
 8005810:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005814:	e005      	b.n	8005822 <HAL_DMA_Abort_IT+0x1ae>
 8005816:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800581a:	e002      	b.n	8005822 <HAL_DMA_Abort_IT+0x1ae>
 800581c:	2310      	movs	r3, #16
 800581e:	e000      	b.n	8005822 <HAL_DMA_Abort_IT+0x1ae>
 8005820:	2301      	movs	r3, #1
 8005822:	4a17      	ldr	r2, [pc, #92]	@ (8005880 <HAL_DMA_Abort_IT+0x20c>)
 8005824:	6053      	str	r3, [r2, #4]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2201      	movs	r2, #1
 800582a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	f883 2020 	strb.w	r2, [r3, #32]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800583a:	2b00      	cmp	r3, #0
 800583c:	d003      	beq.n	8005846 <HAL_DMA_Abort_IT+0x1d2>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	4798      	blx	r3
 8005846:	7bfb      	ldrb	r3, [r7, #15]
 8005848:	4618      	mov	r0, r3
 800584a:	3710      	adds	r7, #16
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}
 8005850:	40020080 	.word	0x40020080
 8005854:	40020008 	.word	0x40020008
 8005858:	4002001c 	.word	0x4002001c
 800585c:	40020030 	.word	0x40020030
 8005860:	40020044 	.word	0x40020044
 8005864:	40020058 	.word	0x40020058
 8005868:	4002006c 	.word	0x4002006c
 800586c:	40020408 	.word	0x40020408
 8005870:	4002041c 	.word	0x4002041c
 8005874:	40020430 	.word	0x40020430
 8005878:	40020444 	.word	0x40020444
 800587c:	40020400 	.word	0x40020400
 8005880:	40020000 	.word	0x40020000

08005884 <HAL_GPIO_Init>:
 8005884:	b480      	push	{r7}
 8005886:	b08b      	sub	sp, #44	@ 0x2c
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
 800588e:	2300      	movs	r3, #0
 8005890:	627b      	str	r3, [r7, #36]	@ 0x24
 8005892:	2300      	movs	r3, #0
 8005894:	623b      	str	r3, [r7, #32]
 8005896:	e179      	b.n	8005b8c <HAL_GPIO_Init+0x308>
 8005898:	2201      	movs	r2, #1
 800589a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800589c:	fa02 f303 	lsl.w	r3, r2, r3
 80058a0:	61fb      	str	r3, [r7, #28]
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	69fa      	ldr	r2, [r7, #28]
 80058a8:	4013      	ands	r3, r2
 80058aa:	61bb      	str	r3, [r7, #24]
 80058ac:	69ba      	ldr	r2, [r7, #24]
 80058ae:	69fb      	ldr	r3, [r7, #28]
 80058b0:	429a      	cmp	r2, r3
 80058b2:	f040 8168 	bne.w	8005b86 <HAL_GPIO_Init+0x302>
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	4a96      	ldr	r2, [pc, #600]	@ (8005b14 <HAL_GPIO_Init+0x290>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d05e      	beq.n	800597e <HAL_GPIO_Init+0xfa>
 80058c0:	4a94      	ldr	r2, [pc, #592]	@ (8005b14 <HAL_GPIO_Init+0x290>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d875      	bhi.n	80059b2 <HAL_GPIO_Init+0x12e>
 80058c6:	4a94      	ldr	r2, [pc, #592]	@ (8005b18 <HAL_GPIO_Init+0x294>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d058      	beq.n	800597e <HAL_GPIO_Init+0xfa>
 80058cc:	4a92      	ldr	r2, [pc, #584]	@ (8005b18 <HAL_GPIO_Init+0x294>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d86f      	bhi.n	80059b2 <HAL_GPIO_Init+0x12e>
 80058d2:	4a92      	ldr	r2, [pc, #584]	@ (8005b1c <HAL_GPIO_Init+0x298>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d052      	beq.n	800597e <HAL_GPIO_Init+0xfa>
 80058d8:	4a90      	ldr	r2, [pc, #576]	@ (8005b1c <HAL_GPIO_Init+0x298>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d869      	bhi.n	80059b2 <HAL_GPIO_Init+0x12e>
 80058de:	4a90      	ldr	r2, [pc, #576]	@ (8005b20 <HAL_GPIO_Init+0x29c>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d04c      	beq.n	800597e <HAL_GPIO_Init+0xfa>
 80058e4:	4a8e      	ldr	r2, [pc, #568]	@ (8005b20 <HAL_GPIO_Init+0x29c>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d863      	bhi.n	80059b2 <HAL_GPIO_Init+0x12e>
 80058ea:	4a8e      	ldr	r2, [pc, #568]	@ (8005b24 <HAL_GPIO_Init+0x2a0>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d046      	beq.n	800597e <HAL_GPIO_Init+0xfa>
 80058f0:	4a8c      	ldr	r2, [pc, #560]	@ (8005b24 <HAL_GPIO_Init+0x2a0>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d85d      	bhi.n	80059b2 <HAL_GPIO_Init+0x12e>
 80058f6:	2b12      	cmp	r3, #18
 80058f8:	d82a      	bhi.n	8005950 <HAL_GPIO_Init+0xcc>
 80058fa:	2b12      	cmp	r3, #18
 80058fc:	d859      	bhi.n	80059b2 <HAL_GPIO_Init+0x12e>
 80058fe:	a201      	add	r2, pc, #4	@ (adr r2, 8005904 <HAL_GPIO_Init+0x80>)
 8005900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005904:	0800597f 	.word	0x0800597f
 8005908:	08005959 	.word	0x08005959
 800590c:	0800596b 	.word	0x0800596b
 8005910:	080059ad 	.word	0x080059ad
 8005914:	080059b3 	.word	0x080059b3
 8005918:	080059b3 	.word	0x080059b3
 800591c:	080059b3 	.word	0x080059b3
 8005920:	080059b3 	.word	0x080059b3
 8005924:	080059b3 	.word	0x080059b3
 8005928:	080059b3 	.word	0x080059b3
 800592c:	080059b3 	.word	0x080059b3
 8005930:	080059b3 	.word	0x080059b3
 8005934:	080059b3 	.word	0x080059b3
 8005938:	080059b3 	.word	0x080059b3
 800593c:	080059b3 	.word	0x080059b3
 8005940:	080059b3 	.word	0x080059b3
 8005944:	080059b3 	.word	0x080059b3
 8005948:	08005961 	.word	0x08005961
 800594c:	08005975 	.word	0x08005975
 8005950:	4a75      	ldr	r2, [pc, #468]	@ (8005b28 <HAL_GPIO_Init+0x2a4>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d013      	beq.n	800597e <HAL_GPIO_Init+0xfa>
 8005956:	e02c      	b.n	80059b2 <HAL_GPIO_Init+0x12e>
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	623b      	str	r3, [r7, #32]
 800595e:	e029      	b.n	80059b4 <HAL_GPIO_Init+0x130>
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	3304      	adds	r3, #4
 8005966:	623b      	str	r3, [r7, #32]
 8005968:	e024      	b.n	80059b4 <HAL_GPIO_Init+0x130>
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	3308      	adds	r3, #8
 8005970:	623b      	str	r3, [r7, #32]
 8005972:	e01f      	b.n	80059b4 <HAL_GPIO_Init+0x130>
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	330c      	adds	r3, #12
 800597a:	623b      	str	r3, [r7, #32]
 800597c:	e01a      	b.n	80059b4 <HAL_GPIO_Init+0x130>
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d102      	bne.n	800598c <HAL_GPIO_Init+0x108>
 8005986:	2304      	movs	r3, #4
 8005988:	623b      	str	r3, [r7, #32]
 800598a:	e013      	b.n	80059b4 <HAL_GPIO_Init+0x130>
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	2b01      	cmp	r3, #1
 8005992:	d105      	bne.n	80059a0 <HAL_GPIO_Init+0x11c>
 8005994:	2308      	movs	r3, #8
 8005996:	623b      	str	r3, [r7, #32]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	69fa      	ldr	r2, [r7, #28]
 800599c:	611a      	str	r2, [r3, #16]
 800599e:	e009      	b.n	80059b4 <HAL_GPIO_Init+0x130>
 80059a0:	2308      	movs	r3, #8
 80059a2:	623b      	str	r3, [r7, #32]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	69fa      	ldr	r2, [r7, #28]
 80059a8:	615a      	str	r2, [r3, #20]
 80059aa:	e003      	b.n	80059b4 <HAL_GPIO_Init+0x130>
 80059ac:	2300      	movs	r3, #0
 80059ae:	623b      	str	r3, [r7, #32]
 80059b0:	e000      	b.n	80059b4 <HAL_GPIO_Init+0x130>
 80059b2:	bf00      	nop
 80059b4:	69bb      	ldr	r3, [r7, #24]
 80059b6:	2bff      	cmp	r3, #255	@ 0xff
 80059b8:	d801      	bhi.n	80059be <HAL_GPIO_Init+0x13a>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	e001      	b.n	80059c2 <HAL_GPIO_Init+0x13e>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	3304      	adds	r3, #4
 80059c2:	617b      	str	r3, [r7, #20]
 80059c4:	69bb      	ldr	r3, [r7, #24]
 80059c6:	2bff      	cmp	r3, #255	@ 0xff
 80059c8:	d802      	bhi.n	80059d0 <HAL_GPIO_Init+0x14c>
 80059ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059cc:	009b      	lsls	r3, r3, #2
 80059ce:	e002      	b.n	80059d6 <HAL_GPIO_Init+0x152>
 80059d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d2:	3b08      	subs	r3, #8
 80059d4:	009b      	lsls	r3, r3, #2
 80059d6:	613b      	str	r3, [r7, #16]
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	210f      	movs	r1, #15
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	fa01 f303 	lsl.w	r3, r1, r3
 80059e4:	43db      	mvns	r3, r3
 80059e6:	401a      	ands	r2, r3
 80059e8:	6a39      	ldr	r1, [r7, #32]
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	fa01 f303 	lsl.w	r3, r1, r3
 80059f0:	431a      	orrs	r2, r3
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	601a      	str	r2, [r3, #0]
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	f000 80c1 	beq.w	8005b86 <HAL_GPIO_Init+0x302>
 8005a04:	4b49      	ldr	r3, [pc, #292]	@ (8005b2c <HAL_GPIO_Init+0x2a8>)
 8005a06:	699b      	ldr	r3, [r3, #24]
 8005a08:	4a48      	ldr	r2, [pc, #288]	@ (8005b2c <HAL_GPIO_Init+0x2a8>)
 8005a0a:	f043 0301 	orr.w	r3, r3, #1
 8005a0e:	6193      	str	r3, [r2, #24]
 8005a10:	4b46      	ldr	r3, [pc, #280]	@ (8005b2c <HAL_GPIO_Init+0x2a8>)
 8005a12:	699b      	ldr	r3, [r3, #24]
 8005a14:	f003 0301 	and.w	r3, r3, #1
 8005a18:	60bb      	str	r3, [r7, #8]
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	4a44      	ldr	r2, [pc, #272]	@ (8005b30 <HAL_GPIO_Init+0x2ac>)
 8005a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a20:	089b      	lsrs	r3, r3, #2
 8005a22:	3302      	adds	r3, #2
 8005a24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a28:	60fb      	str	r3, [r7, #12]
 8005a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a2c:	f003 0303 	and.w	r3, r3, #3
 8005a30:	009b      	lsls	r3, r3, #2
 8005a32:	220f      	movs	r2, #15
 8005a34:	fa02 f303 	lsl.w	r3, r2, r3
 8005a38:	43db      	mvns	r3, r3
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	4013      	ands	r3, r2
 8005a3e:	60fb      	str	r3, [r7, #12]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a3c      	ldr	r2, [pc, #240]	@ (8005b34 <HAL_GPIO_Init+0x2b0>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d01f      	beq.n	8005a88 <HAL_GPIO_Init+0x204>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	4a3b      	ldr	r2, [pc, #236]	@ (8005b38 <HAL_GPIO_Init+0x2b4>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d019      	beq.n	8005a84 <HAL_GPIO_Init+0x200>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	4a3a      	ldr	r2, [pc, #232]	@ (8005b3c <HAL_GPIO_Init+0x2b8>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d013      	beq.n	8005a80 <HAL_GPIO_Init+0x1fc>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	4a39      	ldr	r2, [pc, #228]	@ (8005b40 <HAL_GPIO_Init+0x2bc>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d00d      	beq.n	8005a7c <HAL_GPIO_Init+0x1f8>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	4a38      	ldr	r2, [pc, #224]	@ (8005b44 <HAL_GPIO_Init+0x2c0>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d007      	beq.n	8005a78 <HAL_GPIO_Init+0x1f4>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	4a37      	ldr	r2, [pc, #220]	@ (8005b48 <HAL_GPIO_Init+0x2c4>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d101      	bne.n	8005a74 <HAL_GPIO_Init+0x1f0>
 8005a70:	2305      	movs	r3, #5
 8005a72:	e00a      	b.n	8005a8a <HAL_GPIO_Init+0x206>
 8005a74:	2306      	movs	r3, #6
 8005a76:	e008      	b.n	8005a8a <HAL_GPIO_Init+0x206>
 8005a78:	2304      	movs	r3, #4
 8005a7a:	e006      	b.n	8005a8a <HAL_GPIO_Init+0x206>
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	e004      	b.n	8005a8a <HAL_GPIO_Init+0x206>
 8005a80:	2302      	movs	r3, #2
 8005a82:	e002      	b.n	8005a8a <HAL_GPIO_Init+0x206>
 8005a84:	2301      	movs	r3, #1
 8005a86:	e000      	b.n	8005a8a <HAL_GPIO_Init+0x206>
 8005a88:	2300      	movs	r3, #0
 8005a8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a8c:	f002 0203 	and.w	r2, r2, #3
 8005a90:	0092      	lsls	r2, r2, #2
 8005a92:	4093      	lsls	r3, r2
 8005a94:	68fa      	ldr	r2, [r7, #12]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	60fb      	str	r3, [r7, #12]
 8005a9a:	4925      	ldr	r1, [pc, #148]	@ (8005b30 <HAL_GPIO_Init+0x2ac>)
 8005a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a9e:	089b      	lsrs	r3, r3, #2
 8005aa0:	3302      	adds	r3, #2
 8005aa2:	68fa      	ldr	r2, [r7, #12]
 8005aa4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d006      	beq.n	8005ac2 <HAL_GPIO_Init+0x23e>
 8005ab4:	4b25      	ldr	r3, [pc, #148]	@ (8005b4c <HAL_GPIO_Init+0x2c8>)
 8005ab6:	689a      	ldr	r2, [r3, #8]
 8005ab8:	4924      	ldr	r1, [pc, #144]	@ (8005b4c <HAL_GPIO_Init+0x2c8>)
 8005aba:	69bb      	ldr	r3, [r7, #24]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	608b      	str	r3, [r1, #8]
 8005ac0:	e006      	b.n	8005ad0 <HAL_GPIO_Init+0x24c>
 8005ac2:	4b22      	ldr	r3, [pc, #136]	@ (8005b4c <HAL_GPIO_Init+0x2c8>)
 8005ac4:	689a      	ldr	r2, [r3, #8]
 8005ac6:	69bb      	ldr	r3, [r7, #24]
 8005ac8:	43db      	mvns	r3, r3
 8005aca:	4920      	ldr	r1, [pc, #128]	@ (8005b4c <HAL_GPIO_Init+0x2c8>)
 8005acc:	4013      	ands	r3, r2
 8005ace:	608b      	str	r3, [r1, #8]
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d006      	beq.n	8005aea <HAL_GPIO_Init+0x266>
 8005adc:	4b1b      	ldr	r3, [pc, #108]	@ (8005b4c <HAL_GPIO_Init+0x2c8>)
 8005ade:	68da      	ldr	r2, [r3, #12]
 8005ae0:	491a      	ldr	r1, [pc, #104]	@ (8005b4c <HAL_GPIO_Init+0x2c8>)
 8005ae2:	69bb      	ldr	r3, [r7, #24]
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	60cb      	str	r3, [r1, #12]
 8005ae8:	e006      	b.n	8005af8 <HAL_GPIO_Init+0x274>
 8005aea:	4b18      	ldr	r3, [pc, #96]	@ (8005b4c <HAL_GPIO_Init+0x2c8>)
 8005aec:	68da      	ldr	r2, [r3, #12]
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	43db      	mvns	r3, r3
 8005af2:	4916      	ldr	r1, [pc, #88]	@ (8005b4c <HAL_GPIO_Init+0x2c8>)
 8005af4:	4013      	ands	r3, r2
 8005af6:	60cb      	str	r3, [r1, #12]
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d025      	beq.n	8005b50 <HAL_GPIO_Init+0x2cc>
 8005b04:	4b11      	ldr	r3, [pc, #68]	@ (8005b4c <HAL_GPIO_Init+0x2c8>)
 8005b06:	685a      	ldr	r2, [r3, #4]
 8005b08:	4910      	ldr	r1, [pc, #64]	@ (8005b4c <HAL_GPIO_Init+0x2c8>)
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	604b      	str	r3, [r1, #4]
 8005b10:	e025      	b.n	8005b5e <HAL_GPIO_Init+0x2da>
 8005b12:	bf00      	nop
 8005b14:	10320000 	.word	0x10320000
 8005b18:	10310000 	.word	0x10310000
 8005b1c:	10220000 	.word	0x10220000
 8005b20:	10210000 	.word	0x10210000
 8005b24:	10120000 	.word	0x10120000
 8005b28:	10110000 	.word	0x10110000
 8005b2c:	40021000 	.word	0x40021000
 8005b30:	40010000 	.word	0x40010000
 8005b34:	40010800 	.word	0x40010800
 8005b38:	40010c00 	.word	0x40010c00
 8005b3c:	40011000 	.word	0x40011000
 8005b40:	40011400 	.word	0x40011400
 8005b44:	40011800 	.word	0x40011800
 8005b48:	40011c00 	.word	0x40011c00
 8005b4c:	40010400 	.word	0x40010400
 8005b50:	4b15      	ldr	r3, [pc, #84]	@ (8005ba8 <HAL_GPIO_Init+0x324>)
 8005b52:	685a      	ldr	r2, [r3, #4]
 8005b54:	69bb      	ldr	r3, [r7, #24]
 8005b56:	43db      	mvns	r3, r3
 8005b58:	4913      	ldr	r1, [pc, #76]	@ (8005ba8 <HAL_GPIO_Init+0x324>)
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	604b      	str	r3, [r1, #4]
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d006      	beq.n	8005b78 <HAL_GPIO_Init+0x2f4>
 8005b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8005ba8 <HAL_GPIO_Init+0x324>)
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	490e      	ldr	r1, [pc, #56]	@ (8005ba8 <HAL_GPIO_Init+0x324>)
 8005b70:	69bb      	ldr	r3, [r7, #24]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	600b      	str	r3, [r1, #0]
 8005b76:	e006      	b.n	8005b86 <HAL_GPIO_Init+0x302>
 8005b78:	4b0b      	ldr	r3, [pc, #44]	@ (8005ba8 <HAL_GPIO_Init+0x324>)
 8005b7a:	681a      	ldr	r2, [r3, #0]
 8005b7c:	69bb      	ldr	r3, [r7, #24]
 8005b7e:	43db      	mvns	r3, r3
 8005b80:	4909      	ldr	r1, [pc, #36]	@ (8005ba8 <HAL_GPIO_Init+0x324>)
 8005b82:	4013      	ands	r3, r2
 8005b84:	600b      	str	r3, [r1, #0]
 8005b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b88:	3301      	adds	r3, #1
 8005b8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b92:	fa22 f303 	lsr.w	r3, r2, r3
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	f47f ae7e 	bne.w	8005898 <HAL_GPIO_Init+0x14>
 8005b9c:	bf00      	nop
 8005b9e:	bf00      	nop
 8005ba0:	372c      	adds	r7, #44	@ 0x2c
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bc80      	pop	{r7}
 8005ba6:	4770      	bx	lr
 8005ba8:	40010400 	.word	0x40010400

08005bac <HAL_GPIO_ReadPin>:
 8005bac:	b480      	push	{r7}
 8005bae:	b085      	sub	sp, #20
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
 8005bb4:	460b      	mov	r3, r1
 8005bb6:	807b      	strh	r3, [r7, #2]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	689a      	ldr	r2, [r3, #8]
 8005bbc:	887b      	ldrh	r3, [r7, #2]
 8005bbe:	4013      	ands	r3, r2
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d002      	beq.n	8005bca <HAL_GPIO_ReadPin+0x1e>
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	73fb      	strb	r3, [r7, #15]
 8005bc8:	e001      	b.n	8005bce <HAL_GPIO_ReadPin+0x22>
 8005bca:	2300      	movs	r3, #0
 8005bcc:	73fb      	strb	r3, [r7, #15]
 8005bce:	7bfb      	ldrb	r3, [r7, #15]
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3714      	adds	r7, #20
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bc80      	pop	{r7}
 8005bd8:	4770      	bx	lr

08005bda <HAL_GPIO_WritePin>:
 8005bda:	b480      	push	{r7}
 8005bdc:	b083      	sub	sp, #12
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
 8005be2:	460b      	mov	r3, r1
 8005be4:	807b      	strh	r3, [r7, #2]
 8005be6:	4613      	mov	r3, r2
 8005be8:	707b      	strb	r3, [r7, #1]
 8005bea:	787b      	ldrb	r3, [r7, #1]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d003      	beq.n	8005bf8 <HAL_GPIO_WritePin+0x1e>
 8005bf0:	887a      	ldrh	r2, [r7, #2]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	611a      	str	r2, [r3, #16]
 8005bf6:	e003      	b.n	8005c00 <HAL_GPIO_WritePin+0x26>
 8005bf8:	887b      	ldrh	r3, [r7, #2]
 8005bfa:	041a      	lsls	r2, r3, #16
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	611a      	str	r2, [r3, #16]
 8005c00:	bf00      	nop
 8005c02:	370c      	adds	r7, #12
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bc80      	pop	{r7}
 8005c08:	4770      	bx	lr
	...

08005c0c <HAL_GPIO_EXTI_IRQHandler>:
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b082      	sub	sp, #8
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	4603      	mov	r3, r0
 8005c14:	80fb      	strh	r3, [r7, #6]
 8005c16:	4b08      	ldr	r3, [pc, #32]	@ (8005c38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005c18:	695a      	ldr	r2, [r3, #20]
 8005c1a:	88fb      	ldrh	r3, [r7, #6]
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d006      	beq.n	8005c30 <HAL_GPIO_EXTI_IRQHandler+0x24>
 8005c22:	4a05      	ldr	r2, [pc, #20]	@ (8005c38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005c24:	88fb      	ldrh	r3, [r7, #6]
 8005c26:	6153      	str	r3, [r2, #20]
 8005c28:	88fb      	ldrh	r3, [r7, #6]
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	f7fe fde4 	bl	80047f8 <HAL_GPIO_EXTI_Callback>
 8005c30:	bf00      	nop
 8005c32:	3708      	adds	r7, #8
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}
 8005c38:	40010400 	.word	0x40010400

08005c3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d101      	bne.n	8005c4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e12b      	b.n	8005ea6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d106      	bne.n	8005c68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f7fb fc74 	bl	8001550 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2224      	movs	r2, #36	@ 0x24
 8005c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f022 0201 	bic.w	r2, r2, #1
 8005c7e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c8e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c9e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005ca0:	f001 f83c 	bl	8006d1c <HAL_RCC_GetPCLK1Freq>
 8005ca4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	4a81      	ldr	r2, [pc, #516]	@ (8005eb0 <HAL_I2C_Init+0x274>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d807      	bhi.n	8005cc0 <HAL_I2C_Init+0x84>
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	4a80      	ldr	r2, [pc, #512]	@ (8005eb4 <HAL_I2C_Init+0x278>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	bf94      	ite	ls
 8005cb8:	2301      	movls	r3, #1
 8005cba:	2300      	movhi	r3, #0
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	e006      	b.n	8005cce <HAL_I2C_Init+0x92>
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	4a7d      	ldr	r2, [pc, #500]	@ (8005eb8 <HAL_I2C_Init+0x27c>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	bf94      	ite	ls
 8005cc8:	2301      	movls	r3, #1
 8005cca:	2300      	movhi	r3, #0
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d001      	beq.n	8005cd6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e0e7      	b.n	8005ea6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	4a78      	ldr	r2, [pc, #480]	@ (8005ebc <HAL_I2C_Init+0x280>)
 8005cda:	fba2 2303 	umull	r2, r3, r2, r3
 8005cde:	0c9b      	lsrs	r3, r3, #18
 8005ce0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	68ba      	ldr	r2, [r7, #8]
 8005cf2:	430a      	orrs	r2, r1
 8005cf4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	6a1b      	ldr	r3, [r3, #32]
 8005cfc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	4a6a      	ldr	r2, [pc, #424]	@ (8005eb0 <HAL_I2C_Init+0x274>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d802      	bhi.n	8005d10 <HAL_I2C_Init+0xd4>
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	3301      	adds	r3, #1
 8005d0e:	e009      	b.n	8005d24 <HAL_I2C_Init+0xe8>
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005d16:	fb02 f303 	mul.w	r3, r2, r3
 8005d1a:	4a69      	ldr	r2, [pc, #420]	@ (8005ec0 <HAL_I2C_Init+0x284>)
 8005d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d20:	099b      	lsrs	r3, r3, #6
 8005d22:	3301      	adds	r3, #1
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	6812      	ldr	r2, [r2, #0]
 8005d28:	430b      	orrs	r3, r1
 8005d2a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	69db      	ldr	r3, [r3, #28]
 8005d32:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005d36:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	495c      	ldr	r1, [pc, #368]	@ (8005eb0 <HAL_I2C_Init+0x274>)
 8005d40:	428b      	cmp	r3, r1
 8005d42:	d819      	bhi.n	8005d78 <HAL_I2C_Init+0x13c>
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	1e59      	subs	r1, r3, #1
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	005b      	lsls	r3, r3, #1
 8005d4e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d52:	1c59      	adds	r1, r3, #1
 8005d54:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005d58:	400b      	ands	r3, r1
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d00a      	beq.n	8005d74 <HAL_I2C_Init+0x138>
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	1e59      	subs	r1, r3, #1
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	005b      	lsls	r3, r3, #1
 8005d68:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d72:	e051      	b.n	8005e18 <HAL_I2C_Init+0x1dc>
 8005d74:	2304      	movs	r3, #4
 8005d76:	e04f      	b.n	8005e18 <HAL_I2C_Init+0x1dc>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d111      	bne.n	8005da4 <HAL_I2C_Init+0x168>
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	1e58      	subs	r0, r3, #1
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6859      	ldr	r1, [r3, #4]
 8005d88:	460b      	mov	r3, r1
 8005d8a:	005b      	lsls	r3, r3, #1
 8005d8c:	440b      	add	r3, r1
 8005d8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d92:	3301      	adds	r3, #1
 8005d94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	bf0c      	ite	eq
 8005d9c:	2301      	moveq	r3, #1
 8005d9e:	2300      	movne	r3, #0
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	e012      	b.n	8005dca <HAL_I2C_Init+0x18e>
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	1e58      	subs	r0, r3, #1
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6859      	ldr	r1, [r3, #4]
 8005dac:	460b      	mov	r3, r1
 8005dae:	009b      	lsls	r3, r3, #2
 8005db0:	440b      	add	r3, r1
 8005db2:	0099      	lsls	r1, r3, #2
 8005db4:	440b      	add	r3, r1
 8005db6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005dba:	3301      	adds	r3, #1
 8005dbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	bf0c      	ite	eq
 8005dc4:	2301      	moveq	r3, #1
 8005dc6:	2300      	movne	r3, #0
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d001      	beq.n	8005dd2 <HAL_I2C_Init+0x196>
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e022      	b.n	8005e18 <HAL_I2C_Init+0x1dc>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d10e      	bne.n	8005df8 <HAL_I2C_Init+0x1bc>
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	1e58      	subs	r0, r3, #1
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6859      	ldr	r1, [r3, #4]
 8005de2:	460b      	mov	r3, r1
 8005de4:	005b      	lsls	r3, r3, #1
 8005de6:	440b      	add	r3, r1
 8005de8:	fbb0 f3f3 	udiv	r3, r0, r3
 8005dec:	3301      	adds	r3, #1
 8005dee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005df2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005df6:	e00f      	b.n	8005e18 <HAL_I2C_Init+0x1dc>
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	1e58      	subs	r0, r3, #1
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6859      	ldr	r1, [r3, #4]
 8005e00:	460b      	mov	r3, r1
 8005e02:	009b      	lsls	r3, r3, #2
 8005e04:	440b      	add	r3, r1
 8005e06:	0099      	lsls	r1, r3, #2
 8005e08:	440b      	add	r3, r1
 8005e0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e0e:	3301      	adds	r3, #1
 8005e10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e14:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005e18:	6879      	ldr	r1, [r7, #4]
 8005e1a:	6809      	ldr	r1, [r1, #0]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	69da      	ldr	r2, [r3, #28]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6a1b      	ldr	r3, [r3, #32]
 8005e32:	431a      	orrs	r2, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	430a      	orrs	r2, r1
 8005e3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005e46:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	6911      	ldr	r1, [r2, #16]
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	68d2      	ldr	r2, [r2, #12]
 8005e52:	4311      	orrs	r1, r2
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	6812      	ldr	r2, [r2, #0]
 8005e58:	430b      	orrs	r3, r1
 8005e5a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	695a      	ldr	r2, [r3, #20]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	431a      	orrs	r2, r3
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	430a      	orrs	r2, r1
 8005e76:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f042 0201 	orr.w	r2, r2, #1
 8005e86:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2220      	movs	r2, #32
 8005e92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005ea4:	2300      	movs	r3, #0
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3710      	adds	r7, #16
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	000186a0 	.word	0x000186a0
 8005eb4:	001e847f 	.word	0x001e847f
 8005eb8:	003d08ff 	.word	0x003d08ff
 8005ebc:	431bde83 	.word	0x431bde83
 8005ec0:	10624dd3 	.word	0x10624dd3

08005ec4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b088      	sub	sp, #32
 8005ec8:	af02      	add	r7, sp, #8
 8005eca:	60f8      	str	r0, [r7, #12]
 8005ecc:	4608      	mov	r0, r1
 8005ece:	4611      	mov	r1, r2
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	817b      	strh	r3, [r7, #10]
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	813b      	strh	r3, [r7, #8]
 8005eda:	4613      	mov	r3, r2
 8005edc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005ede:	f7ff fa53 	bl	8005388 <HAL_GetTick>
 8005ee2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	2b20      	cmp	r3, #32
 8005eee:	f040 80d9 	bne.w	80060a4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	9300      	str	r3, [sp, #0]
 8005ef6:	2319      	movs	r3, #25
 8005ef8:	2201      	movs	r2, #1
 8005efa:	496d      	ldr	r1, [pc, #436]	@ (80060b0 <HAL_I2C_Mem_Write+0x1ec>)
 8005efc:	68f8      	ldr	r0, [r7, #12]
 8005efe:	f000 fccd 	bl	800689c <I2C_WaitOnFlagUntilTimeout>
 8005f02:	4603      	mov	r3, r0
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d001      	beq.n	8005f0c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005f08:	2302      	movs	r3, #2
 8005f0a:	e0cc      	b.n	80060a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	d101      	bne.n	8005f1a <HAL_I2C_Mem_Write+0x56>
 8005f16:	2302      	movs	r3, #2
 8005f18:	e0c5      	b.n	80060a6 <HAL_I2C_Mem_Write+0x1e2>
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 0301 	and.w	r3, r3, #1
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d007      	beq.n	8005f40 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f042 0201 	orr.w	r2, r2, #1
 8005f3e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f4e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2221      	movs	r2, #33	@ 0x21
 8005f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2240      	movs	r2, #64	@ 0x40
 8005f5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2200      	movs	r2, #0
 8005f64:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	6a3a      	ldr	r2, [r7, #32]
 8005f6a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005f70:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f76:	b29a      	uxth	r2, r3
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	4a4d      	ldr	r2, [pc, #308]	@ (80060b4 <HAL_I2C_Mem_Write+0x1f0>)
 8005f80:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005f82:	88f8      	ldrh	r0, [r7, #6]
 8005f84:	893a      	ldrh	r2, [r7, #8]
 8005f86:	8979      	ldrh	r1, [r7, #10]
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	9301      	str	r3, [sp, #4]
 8005f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f8e:	9300      	str	r3, [sp, #0]
 8005f90:	4603      	mov	r3, r0
 8005f92:	68f8      	ldr	r0, [r7, #12]
 8005f94:	f000 fb04 	bl	80065a0 <I2C_RequestMemoryWrite>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d052      	beq.n	8006044 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e081      	b.n	80060a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005fa2:	697a      	ldr	r2, [r7, #20]
 8005fa4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005fa6:	68f8      	ldr	r0, [r7, #12]
 8005fa8:	f000 fd92 	bl	8006ad0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005fac:	4603      	mov	r3, r0
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d00d      	beq.n	8005fce <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb6:	2b04      	cmp	r3, #4
 8005fb8:	d107      	bne.n	8005fca <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fc8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e06b      	b.n	80060a6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd2:	781a      	ldrb	r2, [r3, #0]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fde:	1c5a      	adds	r2, r3, #1
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fe8:	3b01      	subs	r3, #1
 8005fea:	b29a      	uxth	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	3b01      	subs	r3, #1
 8005ff8:	b29a      	uxth	r2, r3
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	695b      	ldr	r3, [r3, #20]
 8006004:	f003 0304 	and.w	r3, r3, #4
 8006008:	2b04      	cmp	r3, #4
 800600a:	d11b      	bne.n	8006044 <HAL_I2C_Mem_Write+0x180>
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006010:	2b00      	cmp	r3, #0
 8006012:	d017      	beq.n	8006044 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006018:	781a      	ldrb	r2, [r3, #0]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006024:	1c5a      	adds	r2, r3, #1
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800602e:	3b01      	subs	r3, #1
 8006030:	b29a      	uxth	r2, r3
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800603a:	b29b      	uxth	r3, r3
 800603c:	3b01      	subs	r3, #1
 800603e:	b29a      	uxth	r2, r3
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006048:	2b00      	cmp	r3, #0
 800604a:	d1aa      	bne.n	8005fa2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800604c:	697a      	ldr	r2, [r7, #20]
 800604e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006050:	68f8      	ldr	r0, [r7, #12]
 8006052:	f000 fd85 	bl	8006b60 <I2C_WaitOnBTFFlagUntilTimeout>
 8006056:	4603      	mov	r3, r0
 8006058:	2b00      	cmp	r3, #0
 800605a:	d00d      	beq.n	8006078 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006060:	2b04      	cmp	r3, #4
 8006062:	d107      	bne.n	8006074 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006072:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e016      	b.n	80060a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006086:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2220      	movs	r2, #32
 800608c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2200      	movs	r2, #0
 8006094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2200      	movs	r2, #0
 800609c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80060a0:	2300      	movs	r3, #0
 80060a2:	e000      	b.n	80060a6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80060a4:	2302      	movs	r3, #2
  }
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3718      	adds	r7, #24
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
 80060ae:	bf00      	nop
 80060b0:	00100002 	.word	0x00100002
 80060b4:	ffff0000 	.word	0xffff0000

080060b8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b08c      	sub	sp, #48	@ 0x30
 80060bc:	af02      	add	r7, sp, #8
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	4608      	mov	r0, r1
 80060c2:	4611      	mov	r1, r2
 80060c4:	461a      	mov	r2, r3
 80060c6:	4603      	mov	r3, r0
 80060c8:	817b      	strh	r3, [r7, #10]
 80060ca:	460b      	mov	r3, r1
 80060cc:	813b      	strh	r3, [r7, #8]
 80060ce:	4613      	mov	r3, r2
 80060d0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80060d2:	2300      	movs	r3, #0
 80060d4:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80060d6:	f7ff f957 	bl	8005388 <HAL_GetTick>
 80060da:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	2b20      	cmp	r3, #32
 80060e6:	f040 8250 	bne.w	800658a <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80060ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ec:	9300      	str	r3, [sp, #0]
 80060ee:	2319      	movs	r3, #25
 80060f0:	2201      	movs	r2, #1
 80060f2:	4982      	ldr	r1, [pc, #520]	@ (80062fc <HAL_I2C_Mem_Read+0x244>)
 80060f4:	68f8      	ldr	r0, [r7, #12]
 80060f6:	f000 fbd1 	bl	800689c <I2C_WaitOnFlagUntilTimeout>
 80060fa:	4603      	mov	r3, r0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d001      	beq.n	8006104 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8006100:	2302      	movs	r3, #2
 8006102:	e243      	b.n	800658c <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800610a:	2b01      	cmp	r3, #1
 800610c:	d101      	bne.n	8006112 <HAL_I2C_Mem_Read+0x5a>
 800610e:	2302      	movs	r3, #2
 8006110:	e23c      	b.n	800658c <HAL_I2C_Mem_Read+0x4d4>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2201      	movs	r2, #1
 8006116:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f003 0301 	and.w	r3, r3, #1
 8006124:	2b01      	cmp	r3, #1
 8006126:	d007      	beq.n	8006138 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f042 0201 	orr.w	r2, r2, #1
 8006136:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006146:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2222      	movs	r2, #34	@ 0x22
 800614c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2240      	movs	r2, #64	@ 0x40
 8006154:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2200      	movs	r2, #0
 800615c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006162:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006168:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800616e:	b29a      	uxth	r2, r3
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	4a62      	ldr	r2, [pc, #392]	@ (8006300 <HAL_I2C_Mem_Read+0x248>)
 8006178:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800617a:	88f8      	ldrh	r0, [r7, #6]
 800617c:	893a      	ldrh	r2, [r7, #8]
 800617e:	8979      	ldrh	r1, [r7, #10]
 8006180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006182:	9301      	str	r3, [sp, #4]
 8006184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006186:	9300      	str	r3, [sp, #0]
 8006188:	4603      	mov	r3, r0
 800618a:	68f8      	ldr	r0, [r7, #12]
 800618c:	f000 fa9e 	bl	80066cc <I2C_RequestMemoryRead>
 8006190:	4603      	mov	r3, r0
 8006192:	2b00      	cmp	r3, #0
 8006194:	d001      	beq.n	800619a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e1f8      	b.n	800658c <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d113      	bne.n	80061ca <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061a2:	2300      	movs	r3, #0
 80061a4:	61fb      	str	r3, [r7, #28]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	695b      	ldr	r3, [r3, #20]
 80061ac:	61fb      	str	r3, [r7, #28]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	699b      	ldr	r3, [r3, #24]
 80061b4:	61fb      	str	r3, [r7, #28]
 80061b6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061c6:	601a      	str	r2, [r3, #0]
 80061c8:	e1cc      	b.n	8006564 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d11e      	bne.n	8006210 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	681a      	ldr	r2, [r3, #0]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061e0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80061e2:	b672      	cpsid	i
}
 80061e4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061e6:	2300      	movs	r3, #0
 80061e8:	61bb      	str	r3, [r7, #24]
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	695b      	ldr	r3, [r3, #20]
 80061f0:	61bb      	str	r3, [r7, #24]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	699b      	ldr	r3, [r3, #24]
 80061f8:	61bb      	str	r3, [r7, #24]
 80061fa:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800620a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800620c:	b662      	cpsie	i
}
 800620e:	e035      	b.n	800627c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006214:	2b02      	cmp	r3, #2
 8006216:	d11e      	bne.n	8006256 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006226:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006228:	b672      	cpsid	i
}
 800622a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800622c:	2300      	movs	r3, #0
 800622e:	617b      	str	r3, [r7, #20]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	695b      	ldr	r3, [r3, #20]
 8006236:	617b      	str	r3, [r7, #20]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	617b      	str	r3, [r7, #20]
 8006240:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006250:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006252:	b662      	cpsie	i
}
 8006254:	e012      	b.n	800627c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	681a      	ldr	r2, [r3, #0]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006264:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006266:	2300      	movs	r3, #0
 8006268:	613b      	str	r3, [r7, #16]
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	695b      	ldr	r3, [r3, #20]
 8006270:	613b      	str	r3, [r7, #16]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	699b      	ldr	r3, [r3, #24]
 8006278:	613b      	str	r3, [r7, #16]
 800627a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800627c:	e172      	b.n	8006564 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006282:	2b03      	cmp	r3, #3
 8006284:	f200 811f 	bhi.w	80064c6 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800628c:	2b01      	cmp	r3, #1
 800628e:	d123      	bne.n	80062d8 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006290:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006292:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006294:	68f8      	ldr	r0, [r7, #12]
 8006296:	f000 fcab 	bl	8006bf0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	d001      	beq.n	80062a4 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	e173      	b.n	800658c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	691a      	ldr	r2, [r3, #16]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ae:	b2d2      	uxtb	r2, r2
 80062b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062b6:	1c5a      	adds	r2, r3, #1
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062c0:	3b01      	subs	r3, #1
 80062c2:	b29a      	uxth	r2, r3
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	3b01      	subs	r3, #1
 80062d0:	b29a      	uxth	r2, r3
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80062d6:	e145      	b.n	8006564 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062dc:	2b02      	cmp	r3, #2
 80062de:	d152      	bne.n	8006386 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80062e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e2:	9300      	str	r3, [sp, #0]
 80062e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062e6:	2200      	movs	r2, #0
 80062e8:	4906      	ldr	r1, [pc, #24]	@ (8006304 <HAL_I2C_Mem_Read+0x24c>)
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	f000 fad6 	bl	800689c <I2C_WaitOnFlagUntilTimeout>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d008      	beq.n	8006308 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e148      	b.n	800658c <HAL_I2C_Mem_Read+0x4d4>
 80062fa:	bf00      	nop
 80062fc:	00100002 	.word	0x00100002
 8006300:	ffff0000 	.word	0xffff0000
 8006304:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006308:	b672      	cpsid	i
}
 800630a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800631a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	691a      	ldr	r2, [r3, #16]
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006326:	b2d2      	uxtb	r2, r2
 8006328:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800632e:	1c5a      	adds	r2, r3, #1
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006338:	3b01      	subs	r3, #1
 800633a:	b29a      	uxth	r2, r3
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006344:	b29b      	uxth	r3, r3
 8006346:	3b01      	subs	r3, #1
 8006348:	b29a      	uxth	r2, r3
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800634e:	b662      	cpsie	i
}
 8006350:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	691a      	ldr	r2, [r3, #16]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800635c:	b2d2      	uxtb	r2, r2
 800635e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006364:	1c5a      	adds	r2, r3, #1
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800636e:	3b01      	subs	r3, #1
 8006370:	b29a      	uxth	r2, r3
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800637a:	b29b      	uxth	r3, r3
 800637c:	3b01      	subs	r3, #1
 800637e:	b29a      	uxth	r2, r3
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006384:	e0ee      	b.n	8006564 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006388:	9300      	str	r3, [sp, #0]
 800638a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800638c:	2200      	movs	r2, #0
 800638e:	4981      	ldr	r1, [pc, #516]	@ (8006594 <HAL_I2C_Mem_Read+0x4dc>)
 8006390:	68f8      	ldr	r0, [r7, #12]
 8006392:	f000 fa83 	bl	800689c <I2C_WaitOnFlagUntilTimeout>
 8006396:	4603      	mov	r3, r0
 8006398:	2b00      	cmp	r3, #0
 800639a:	d001      	beq.n	80063a0 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	e0f5      	b.n	800658c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063ae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80063b0:	b672      	cpsid	i
}
 80063b2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	691a      	ldr	r2, [r3, #16]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063be:	b2d2      	uxtb	r2, r2
 80063c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063c6:	1c5a      	adds	r2, r3, #1
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063d0:	3b01      	subs	r3, #1
 80063d2:	b29a      	uxth	r2, r3
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063dc:	b29b      	uxth	r3, r3
 80063de:	3b01      	subs	r3, #1
 80063e0:	b29a      	uxth	r2, r3
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80063e6:	4b6c      	ldr	r3, [pc, #432]	@ (8006598 <HAL_I2C_Mem_Read+0x4e0>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	08db      	lsrs	r3, r3, #3
 80063ec:	4a6b      	ldr	r2, [pc, #428]	@ (800659c <HAL_I2C_Mem_Read+0x4e4>)
 80063ee:	fba2 2303 	umull	r2, r3, r2, r3
 80063f2:	0a1a      	lsrs	r2, r3, #8
 80063f4:	4613      	mov	r3, r2
 80063f6:	009b      	lsls	r3, r3, #2
 80063f8:	4413      	add	r3, r2
 80063fa:	00da      	lsls	r2, r3, #3
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8006400:	6a3b      	ldr	r3, [r7, #32]
 8006402:	3b01      	subs	r3, #1
 8006404:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8006406:	6a3b      	ldr	r3, [r7, #32]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d118      	bne.n	800643e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2220      	movs	r2, #32
 8006416:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006426:	f043 0220 	orr.w	r2, r3, #32
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800642e:	b662      	cpsie	i
}
 8006430:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e0a6      	b.n	800658c <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	695b      	ldr	r3, [r3, #20]
 8006444:	f003 0304 	and.w	r3, r3, #4
 8006448:	2b04      	cmp	r3, #4
 800644a:	d1d9      	bne.n	8006400 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800645a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	691a      	ldr	r2, [r3, #16]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006466:	b2d2      	uxtb	r2, r2
 8006468:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800646e:	1c5a      	adds	r2, r3, #1
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006478:	3b01      	subs	r3, #1
 800647a:	b29a      	uxth	r2, r3
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006484:	b29b      	uxth	r3, r3
 8006486:	3b01      	subs	r3, #1
 8006488:	b29a      	uxth	r2, r3
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800648e:	b662      	cpsie	i
}
 8006490:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	691a      	ldr	r2, [r3, #16]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800649c:	b2d2      	uxtb	r2, r2
 800649e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a4:	1c5a      	adds	r2, r3, #1
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064ae:	3b01      	subs	r3, #1
 80064b0:	b29a      	uxth	r2, r3
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	3b01      	subs	r3, #1
 80064be:	b29a      	uxth	r2, r3
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80064c4:	e04e      	b.n	8006564 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064c8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80064ca:	68f8      	ldr	r0, [r7, #12]
 80064cc:	f000 fb90 	bl	8006bf0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80064d0:	4603      	mov	r3, r0
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d001      	beq.n	80064da <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e058      	b.n	800658c <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	691a      	ldr	r2, [r3, #16]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064e4:	b2d2      	uxtb	r2, r2
 80064e6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ec:	1c5a      	adds	r2, r3, #1
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064f6:	3b01      	subs	r3, #1
 80064f8:	b29a      	uxth	r2, r3
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006502:	b29b      	uxth	r3, r3
 8006504:	3b01      	subs	r3, #1
 8006506:	b29a      	uxth	r2, r3
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	695b      	ldr	r3, [r3, #20]
 8006512:	f003 0304 	and.w	r3, r3, #4
 8006516:	2b04      	cmp	r3, #4
 8006518:	d124      	bne.n	8006564 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800651e:	2b03      	cmp	r3, #3
 8006520:	d107      	bne.n	8006532 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006530:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	691a      	ldr	r2, [r3, #16]
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800653c:	b2d2      	uxtb	r2, r2
 800653e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006544:	1c5a      	adds	r2, r3, #1
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800654e:	3b01      	subs	r3, #1
 8006550:	b29a      	uxth	r2, r3
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800655a:	b29b      	uxth	r3, r3
 800655c:	3b01      	subs	r3, #1
 800655e:	b29a      	uxth	r2, r3
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006568:	2b00      	cmp	r3, #0
 800656a:	f47f ae88 	bne.w	800627e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2220      	movs	r2, #32
 8006572:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2200      	movs	r2, #0
 800657a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2200      	movs	r2, #0
 8006582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006586:	2300      	movs	r3, #0
 8006588:	e000      	b.n	800658c <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 800658a:	2302      	movs	r3, #2
  }
}
 800658c:	4618      	mov	r0, r3
 800658e:	3728      	adds	r7, #40	@ 0x28
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}
 8006594:	00010004 	.word	0x00010004
 8006598:	20000038 	.word	0x20000038
 800659c:	14f8b589 	.word	0x14f8b589

080065a0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b088      	sub	sp, #32
 80065a4:	af02      	add	r7, sp, #8
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	4608      	mov	r0, r1
 80065aa:	4611      	mov	r1, r2
 80065ac:	461a      	mov	r2, r3
 80065ae:	4603      	mov	r3, r0
 80065b0:	817b      	strh	r3, [r7, #10]
 80065b2:	460b      	mov	r3, r1
 80065b4:	813b      	strh	r3, [r7, #8]
 80065b6:	4613      	mov	r3, r2
 80065b8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80065c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80065ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065cc:	9300      	str	r3, [sp, #0]
 80065ce:	6a3b      	ldr	r3, [r7, #32]
 80065d0:	2200      	movs	r2, #0
 80065d2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80065d6:	68f8      	ldr	r0, [r7, #12]
 80065d8:	f000 f960 	bl	800689c <I2C_WaitOnFlagUntilTimeout>
 80065dc:	4603      	mov	r3, r0
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d00d      	beq.n	80065fe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065f0:	d103      	bne.n	80065fa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80065f8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80065fa:	2303      	movs	r3, #3
 80065fc:	e05f      	b.n	80066be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80065fe:	897b      	ldrh	r3, [r7, #10]
 8006600:	b2db      	uxtb	r3, r3
 8006602:	461a      	mov	r2, r3
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800660c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800660e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006610:	6a3a      	ldr	r2, [r7, #32]
 8006612:	492d      	ldr	r1, [pc, #180]	@ (80066c8 <I2C_RequestMemoryWrite+0x128>)
 8006614:	68f8      	ldr	r0, [r7, #12]
 8006616:	f000 f9bb 	bl	8006990 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800661a:	4603      	mov	r3, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d001      	beq.n	8006624 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006620:	2301      	movs	r3, #1
 8006622:	e04c      	b.n	80066be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006624:	2300      	movs	r3, #0
 8006626:	617b      	str	r3, [r7, #20]
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	695b      	ldr	r3, [r3, #20]
 800662e:	617b      	str	r3, [r7, #20]
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	699b      	ldr	r3, [r3, #24]
 8006636:	617b      	str	r3, [r7, #20]
 8006638:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800663a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800663c:	6a39      	ldr	r1, [r7, #32]
 800663e:	68f8      	ldr	r0, [r7, #12]
 8006640:	f000 fa46 	bl	8006ad0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006644:	4603      	mov	r3, r0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d00d      	beq.n	8006666 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800664e:	2b04      	cmp	r3, #4
 8006650:	d107      	bne.n	8006662 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006660:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	e02b      	b.n	80066be <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006666:	88fb      	ldrh	r3, [r7, #6]
 8006668:	2b01      	cmp	r3, #1
 800666a:	d105      	bne.n	8006678 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800666c:	893b      	ldrh	r3, [r7, #8]
 800666e:	b2da      	uxtb	r2, r3
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	611a      	str	r2, [r3, #16]
 8006676:	e021      	b.n	80066bc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006678:	893b      	ldrh	r3, [r7, #8]
 800667a:	0a1b      	lsrs	r3, r3, #8
 800667c:	b29b      	uxth	r3, r3
 800667e:	b2da      	uxtb	r2, r3
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006686:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006688:	6a39      	ldr	r1, [r7, #32]
 800668a:	68f8      	ldr	r0, [r7, #12]
 800668c:	f000 fa20 	bl	8006ad0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006690:	4603      	mov	r3, r0
 8006692:	2b00      	cmp	r3, #0
 8006694:	d00d      	beq.n	80066b2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669a:	2b04      	cmp	r3, #4
 800669c:	d107      	bne.n	80066ae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	681a      	ldr	r2, [r3, #0]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80066ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	e005      	b.n	80066be <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80066b2:	893b      	ldrh	r3, [r7, #8]
 80066b4:	b2da      	uxtb	r2, r3
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80066bc:	2300      	movs	r3, #0
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3718      	adds	r7, #24
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop
 80066c8:	00010002 	.word	0x00010002

080066cc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b088      	sub	sp, #32
 80066d0:	af02      	add	r7, sp, #8
 80066d2:	60f8      	str	r0, [r7, #12]
 80066d4:	4608      	mov	r0, r1
 80066d6:	4611      	mov	r1, r2
 80066d8:	461a      	mov	r2, r3
 80066da:	4603      	mov	r3, r0
 80066dc:	817b      	strh	r3, [r7, #10]
 80066de:	460b      	mov	r3, r1
 80066e0:	813b      	strh	r3, [r7, #8]
 80066e2:	4613      	mov	r3, r2
 80066e4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80066f4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006704:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006708:	9300      	str	r3, [sp, #0]
 800670a:	6a3b      	ldr	r3, [r7, #32]
 800670c:	2200      	movs	r2, #0
 800670e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006712:	68f8      	ldr	r0, [r7, #12]
 8006714:	f000 f8c2 	bl	800689c <I2C_WaitOnFlagUntilTimeout>
 8006718:	4603      	mov	r3, r0
 800671a:	2b00      	cmp	r3, #0
 800671c:	d00d      	beq.n	800673a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006728:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800672c:	d103      	bne.n	8006736 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006734:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006736:	2303      	movs	r3, #3
 8006738:	e0aa      	b.n	8006890 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800673a:	897b      	ldrh	r3, [r7, #10]
 800673c:	b2db      	uxtb	r3, r3
 800673e:	461a      	mov	r2, r3
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006748:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800674a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674c:	6a3a      	ldr	r2, [r7, #32]
 800674e:	4952      	ldr	r1, [pc, #328]	@ (8006898 <I2C_RequestMemoryRead+0x1cc>)
 8006750:	68f8      	ldr	r0, [r7, #12]
 8006752:	f000 f91d 	bl	8006990 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006756:	4603      	mov	r3, r0
 8006758:	2b00      	cmp	r3, #0
 800675a:	d001      	beq.n	8006760 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	e097      	b.n	8006890 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006760:	2300      	movs	r3, #0
 8006762:	617b      	str	r3, [r7, #20]
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	695b      	ldr	r3, [r3, #20]
 800676a:	617b      	str	r3, [r7, #20]
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	699b      	ldr	r3, [r3, #24]
 8006772:	617b      	str	r3, [r7, #20]
 8006774:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006776:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006778:	6a39      	ldr	r1, [r7, #32]
 800677a:	68f8      	ldr	r0, [r7, #12]
 800677c:	f000 f9a8 	bl	8006ad0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006780:	4603      	mov	r3, r0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d00d      	beq.n	80067a2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800678a:	2b04      	cmp	r3, #4
 800678c:	d107      	bne.n	800679e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800679c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	e076      	b.n	8006890 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80067a2:	88fb      	ldrh	r3, [r7, #6]
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d105      	bne.n	80067b4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80067a8:	893b      	ldrh	r3, [r7, #8]
 80067aa:	b2da      	uxtb	r2, r3
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	611a      	str	r2, [r3, #16]
 80067b2:	e021      	b.n	80067f8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80067b4:	893b      	ldrh	r3, [r7, #8]
 80067b6:	0a1b      	lsrs	r3, r3, #8
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	b2da      	uxtb	r2, r3
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80067c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067c4:	6a39      	ldr	r1, [r7, #32]
 80067c6:	68f8      	ldr	r0, [r7, #12]
 80067c8:	f000 f982 	bl	8006ad0 <I2C_WaitOnTXEFlagUntilTimeout>
 80067cc:	4603      	mov	r3, r0
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d00d      	beq.n	80067ee <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067d6:	2b04      	cmp	r3, #4
 80067d8:	d107      	bne.n	80067ea <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	681a      	ldr	r2, [r3, #0]
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067e8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	e050      	b.n	8006890 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80067ee:	893b      	ldrh	r3, [r7, #8]
 80067f0:	b2da      	uxtb	r2, r3
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80067f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067fa:	6a39      	ldr	r1, [r7, #32]
 80067fc:	68f8      	ldr	r0, [r7, #12]
 80067fe:	f000 f967 	bl	8006ad0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006802:	4603      	mov	r3, r0
 8006804:	2b00      	cmp	r3, #0
 8006806:	d00d      	beq.n	8006824 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800680c:	2b04      	cmp	r3, #4
 800680e:	d107      	bne.n	8006820 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	681a      	ldr	r2, [r3, #0]
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800681e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e035      	b.n	8006890 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006832:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006836:	9300      	str	r3, [sp, #0]
 8006838:	6a3b      	ldr	r3, [r7, #32]
 800683a:	2200      	movs	r2, #0
 800683c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006840:	68f8      	ldr	r0, [r7, #12]
 8006842:	f000 f82b 	bl	800689c <I2C_WaitOnFlagUntilTimeout>
 8006846:	4603      	mov	r3, r0
 8006848:	2b00      	cmp	r3, #0
 800684a:	d00d      	beq.n	8006868 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006856:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800685a:	d103      	bne.n	8006864 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006862:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006864:	2303      	movs	r3, #3
 8006866:	e013      	b.n	8006890 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006868:	897b      	ldrh	r3, [r7, #10]
 800686a:	b2db      	uxtb	r3, r3
 800686c:	f043 0301 	orr.w	r3, r3, #1
 8006870:	b2da      	uxtb	r2, r3
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800687a:	6a3a      	ldr	r2, [r7, #32]
 800687c:	4906      	ldr	r1, [pc, #24]	@ (8006898 <I2C_RequestMemoryRead+0x1cc>)
 800687e:	68f8      	ldr	r0, [r7, #12]
 8006880:	f000 f886 	bl	8006990 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006884:	4603      	mov	r3, r0
 8006886:	2b00      	cmp	r3, #0
 8006888:	d001      	beq.n	800688e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800688a:	2301      	movs	r3, #1
 800688c:	e000      	b.n	8006890 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800688e:	2300      	movs	r3, #0
}
 8006890:	4618      	mov	r0, r3
 8006892:	3718      	adds	r7, #24
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}
 8006898:	00010002 	.word	0x00010002

0800689c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b084      	sub	sp, #16
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	60f8      	str	r0, [r7, #12]
 80068a4:	60b9      	str	r1, [r7, #8]
 80068a6:	603b      	str	r3, [r7, #0]
 80068a8:	4613      	mov	r3, r2
 80068aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80068ac:	e048      	b.n	8006940 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068b4:	d044      	beq.n	8006940 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068b6:	f7fe fd67 	bl	8005388 <HAL_GetTick>
 80068ba:	4602      	mov	r2, r0
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	1ad3      	subs	r3, r2, r3
 80068c0:	683a      	ldr	r2, [r7, #0]
 80068c2:	429a      	cmp	r2, r3
 80068c4:	d302      	bcc.n	80068cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d139      	bne.n	8006940 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	0c1b      	lsrs	r3, r3, #16
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d10d      	bne.n	80068f2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	695b      	ldr	r3, [r3, #20]
 80068dc:	43da      	mvns	r2, r3
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	4013      	ands	r3, r2
 80068e2:	b29b      	uxth	r3, r3
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	bf0c      	ite	eq
 80068e8:	2301      	moveq	r3, #1
 80068ea:	2300      	movne	r3, #0
 80068ec:	b2db      	uxtb	r3, r3
 80068ee:	461a      	mov	r2, r3
 80068f0:	e00c      	b.n	800690c <I2C_WaitOnFlagUntilTimeout+0x70>
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	699b      	ldr	r3, [r3, #24]
 80068f8:	43da      	mvns	r2, r3
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	4013      	ands	r3, r2
 80068fe:	b29b      	uxth	r3, r3
 8006900:	2b00      	cmp	r3, #0
 8006902:	bf0c      	ite	eq
 8006904:	2301      	moveq	r3, #1
 8006906:	2300      	movne	r3, #0
 8006908:	b2db      	uxtb	r3, r3
 800690a:	461a      	mov	r2, r3
 800690c:	79fb      	ldrb	r3, [r7, #7]
 800690e:	429a      	cmp	r2, r3
 8006910:	d116      	bne.n	8006940 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2200      	movs	r2, #0
 8006916:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2220      	movs	r2, #32
 800691c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2200      	movs	r2, #0
 8006924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800692c:	f043 0220 	orr.w	r2, r3, #32
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2200      	movs	r2, #0
 8006938:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800693c:	2301      	movs	r3, #1
 800693e:	e023      	b.n	8006988 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	0c1b      	lsrs	r3, r3, #16
 8006944:	b2db      	uxtb	r3, r3
 8006946:	2b01      	cmp	r3, #1
 8006948:	d10d      	bne.n	8006966 <I2C_WaitOnFlagUntilTimeout+0xca>
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	695b      	ldr	r3, [r3, #20]
 8006950:	43da      	mvns	r2, r3
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	4013      	ands	r3, r2
 8006956:	b29b      	uxth	r3, r3
 8006958:	2b00      	cmp	r3, #0
 800695a:	bf0c      	ite	eq
 800695c:	2301      	moveq	r3, #1
 800695e:	2300      	movne	r3, #0
 8006960:	b2db      	uxtb	r3, r3
 8006962:	461a      	mov	r2, r3
 8006964:	e00c      	b.n	8006980 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	699b      	ldr	r3, [r3, #24]
 800696c:	43da      	mvns	r2, r3
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	4013      	ands	r3, r2
 8006972:	b29b      	uxth	r3, r3
 8006974:	2b00      	cmp	r3, #0
 8006976:	bf0c      	ite	eq
 8006978:	2301      	moveq	r3, #1
 800697a:	2300      	movne	r3, #0
 800697c:	b2db      	uxtb	r3, r3
 800697e:	461a      	mov	r2, r3
 8006980:	79fb      	ldrb	r3, [r7, #7]
 8006982:	429a      	cmp	r2, r3
 8006984:	d093      	beq.n	80068ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006986:	2300      	movs	r3, #0
}
 8006988:	4618      	mov	r0, r3
 800698a:	3710      	adds	r7, #16
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}

08006990 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b084      	sub	sp, #16
 8006994:	af00      	add	r7, sp, #0
 8006996:	60f8      	str	r0, [r7, #12]
 8006998:	60b9      	str	r1, [r7, #8]
 800699a:	607a      	str	r2, [r7, #4]
 800699c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800699e:	e071      	b.n	8006a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	695b      	ldr	r3, [r3, #20]
 80069a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069ae:	d123      	bne.n	80069f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	681a      	ldr	r2, [r3, #0]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80069be:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80069c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2200      	movs	r2, #0
 80069ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2220      	movs	r2, #32
 80069d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2200      	movs	r2, #0
 80069dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069e4:	f043 0204 	orr.w	r2, r3, #4
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2200      	movs	r2, #0
 80069f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80069f4:	2301      	movs	r3, #1
 80069f6:	e067      	b.n	8006ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069fe:	d041      	beq.n	8006a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a00:	f7fe fcc2 	bl	8005388 <HAL_GetTick>
 8006a04:	4602      	mov	r2, r0
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	1ad3      	subs	r3, r2, r3
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d302      	bcc.n	8006a16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d136      	bne.n	8006a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	0c1b      	lsrs	r3, r3, #16
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d10c      	bne.n	8006a3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	695b      	ldr	r3, [r3, #20]
 8006a26:	43da      	mvns	r2, r3
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	4013      	ands	r3, r2
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	bf14      	ite	ne
 8006a32:	2301      	movne	r3, #1
 8006a34:	2300      	moveq	r3, #0
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	e00b      	b.n	8006a52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	699b      	ldr	r3, [r3, #24]
 8006a40:	43da      	mvns	r2, r3
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	4013      	ands	r3, r2
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	bf14      	ite	ne
 8006a4c:	2301      	movne	r3, #1
 8006a4e:	2300      	moveq	r3, #0
 8006a50:	b2db      	uxtb	r3, r3
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d016      	beq.n	8006a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2220      	movs	r2, #32
 8006a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2200      	movs	r2, #0
 8006a68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a70:	f043 0220 	orr.w	r2, r3, #32
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	e021      	b.n	8006ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	0c1b      	lsrs	r3, r3, #16
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d10c      	bne.n	8006aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	695b      	ldr	r3, [r3, #20]
 8006a94:	43da      	mvns	r2, r3
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	4013      	ands	r3, r2
 8006a9a:	b29b      	uxth	r3, r3
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	bf14      	ite	ne
 8006aa0:	2301      	movne	r3, #1
 8006aa2:	2300      	moveq	r3, #0
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	e00b      	b.n	8006ac0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	699b      	ldr	r3, [r3, #24]
 8006aae:	43da      	mvns	r2, r3
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	bf14      	ite	ne
 8006aba:	2301      	movne	r3, #1
 8006abc:	2300      	moveq	r3, #0
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	f47f af6d 	bne.w	80069a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006ac6:	2300      	movs	r3, #0
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3710      	adds	r7, #16
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}

08006ad0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b084      	sub	sp, #16
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	60f8      	str	r0, [r7, #12]
 8006ad8:	60b9      	str	r1, [r7, #8]
 8006ada:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006adc:	e034      	b.n	8006b48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006ade:	68f8      	ldr	r0, [r7, #12]
 8006ae0:	f000 f8e3 	bl	8006caa <I2C_IsAcknowledgeFailed>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d001      	beq.n	8006aee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	e034      	b.n	8006b58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af4:	d028      	beq.n	8006b48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006af6:	f7fe fc47 	bl	8005388 <HAL_GetTick>
 8006afa:	4602      	mov	r2, r0
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	1ad3      	subs	r3, r2, r3
 8006b00:	68ba      	ldr	r2, [r7, #8]
 8006b02:	429a      	cmp	r2, r3
 8006b04:	d302      	bcc.n	8006b0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d11d      	bne.n	8006b48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	695b      	ldr	r3, [r3, #20]
 8006b12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b16:	2b80      	cmp	r3, #128	@ 0x80
 8006b18:	d016      	beq.n	8006b48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2220      	movs	r2, #32
 8006b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b34:	f043 0220 	orr.w	r2, r3, #32
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e007      	b.n	8006b58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	695b      	ldr	r3, [r3, #20]
 8006b4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b52:	2b80      	cmp	r3, #128	@ 0x80
 8006b54:	d1c3      	bne.n	8006ade <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006b56:	2300      	movs	r3, #0
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	3710      	adds	r7, #16
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}

08006b60 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b084      	sub	sp, #16
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	60b9      	str	r1, [r7, #8]
 8006b6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006b6c:	e034      	b.n	8006bd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006b6e:	68f8      	ldr	r0, [r7, #12]
 8006b70:	f000 f89b 	bl	8006caa <I2C_IsAcknowledgeFailed>
 8006b74:	4603      	mov	r3, r0
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d001      	beq.n	8006b7e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e034      	b.n	8006be8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b7e:	68bb      	ldr	r3, [r7, #8]
 8006b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b84:	d028      	beq.n	8006bd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b86:	f7fe fbff 	bl	8005388 <HAL_GetTick>
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	68ba      	ldr	r2, [r7, #8]
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d302      	bcc.n	8006b9c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d11d      	bne.n	8006bd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	695b      	ldr	r3, [r3, #20]
 8006ba2:	f003 0304 	and.w	r3, r3, #4
 8006ba6:	2b04      	cmp	r3, #4
 8006ba8:	d016      	beq.n	8006bd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2200      	movs	r2, #0
 8006bae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2220      	movs	r2, #32
 8006bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bc4:	f043 0220 	orr.w	r2, r3, #32
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	e007      	b.n	8006be8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	695b      	ldr	r3, [r3, #20]
 8006bde:	f003 0304 	and.w	r3, r3, #4
 8006be2:	2b04      	cmp	r3, #4
 8006be4:	d1c3      	bne.n	8006b6e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006be6:	2300      	movs	r3, #0
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3710      	adds	r7, #16
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}

08006bf0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b084      	sub	sp, #16
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	60f8      	str	r0, [r7, #12]
 8006bf8:	60b9      	str	r1, [r7, #8]
 8006bfa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006bfc:	e049      	b.n	8006c92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	695b      	ldr	r3, [r3, #20]
 8006c04:	f003 0310 	and.w	r3, r3, #16
 8006c08:	2b10      	cmp	r3, #16
 8006c0a:	d119      	bne.n	8006c40 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f06f 0210 	mvn.w	r2, #16
 8006c14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2220      	movs	r2, #32
 8006c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	2200      	movs	r2, #0
 8006c28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2200      	movs	r2, #0
 8006c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	e030      	b.n	8006ca2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c40:	f7fe fba2 	bl	8005388 <HAL_GetTick>
 8006c44:	4602      	mov	r2, r0
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	68ba      	ldr	r2, [r7, #8]
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d302      	bcc.n	8006c56 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d11d      	bne.n	8006c92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	695b      	ldr	r3, [r3, #20]
 8006c5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c60:	2b40      	cmp	r3, #64	@ 0x40
 8006c62:	d016      	beq.n	8006c92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	2200      	movs	r2, #0
 8006c68:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2220      	movs	r2, #32
 8006c6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2200      	movs	r2, #0
 8006c76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c7e:	f043 0220 	orr.w	r2, r3, #32
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e007      	b.n	8006ca2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	695b      	ldr	r3, [r3, #20]
 8006c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c9c:	2b40      	cmp	r3, #64	@ 0x40
 8006c9e:	d1ae      	bne.n	8006bfe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3710      	adds	r7, #16
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}

08006caa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006caa:	b480      	push	{r7}
 8006cac:	b083      	sub	sp, #12
 8006cae:	af00      	add	r7, sp, #0
 8006cb0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	695b      	ldr	r3, [r3, #20]
 8006cb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cc0:	d11b      	bne.n	8006cfa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006cca:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2220      	movs	r2, #32
 8006cd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ce6:	f043 0204 	orr.w	r2, r3, #4
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e000      	b.n	8006cfc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006cfa:	2300      	movs	r3, #0
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	370c      	adds	r7, #12
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bc80      	pop	{r7}
 8006d04:	4770      	bx	lr
	...

08006d08 <HAL_RCC_GetHCLKFreq>:
 8006d08:	b480      	push	{r7}
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	4b02      	ldr	r3, [pc, #8]	@ (8006d18 <HAL_RCC_GetHCLKFreq+0x10>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4618      	mov	r0, r3
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bc80      	pop	{r7}
 8006d16:	4770      	bx	lr
 8006d18:	20000038 	.word	0x20000038

08006d1c <HAL_RCC_GetPCLK1Freq>:
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	f7ff fff2 	bl	8006d08 <HAL_RCC_GetHCLKFreq>
 8006d24:	4602      	mov	r2, r0
 8006d26:	4b05      	ldr	r3, [pc, #20]	@ (8006d3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	0a1b      	lsrs	r3, r3, #8
 8006d2c:	f003 0307 	and.w	r3, r3, #7
 8006d30:	4903      	ldr	r1, [pc, #12]	@ (8006d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d32:	5ccb      	ldrb	r3, [r1, r3]
 8006d34:	fa22 f303 	lsr.w	r3, r2, r3
 8006d38:	4618      	mov	r0, r3
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	40021000 	.word	0x40021000
 8006d40:	08009764 	.word	0x08009764

08006d44 <HAL_RCC_GetPCLK2Freq>:
 8006d44:	b580      	push	{r7, lr}
 8006d46:	af00      	add	r7, sp, #0
 8006d48:	f7ff ffde 	bl	8006d08 <HAL_RCC_GetHCLKFreq>
 8006d4c:	4602      	mov	r2, r0
 8006d4e:	4b05      	ldr	r3, [pc, #20]	@ (8006d64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	0adb      	lsrs	r3, r3, #11
 8006d54:	f003 0307 	and.w	r3, r3, #7
 8006d58:	4903      	ldr	r1, [pc, #12]	@ (8006d68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d5a:	5ccb      	ldrb	r3, [r1, r3]
 8006d5c:	fa22 f303 	lsr.w	r3, r2, r3
 8006d60:	4618      	mov	r0, r3
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	40021000 	.word	0x40021000
 8006d68:	08009764 	.word	0x08009764

08006d6c <HAL_TIM_Base_Init>:
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b082      	sub	sp, #8
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d101      	bne.n	8006d7e <HAL_TIM_Base_Init+0x12>
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e041      	b.n	8006e02 <HAL_TIM_Base_Init+0x96>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d84:	b2db      	uxtb	r3, r3
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d106      	bne.n	8006d98 <HAL_TIM_Base_Init+0x2c>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f7fd ffc8 	bl	8004d28 <HAL_TIM_Base_MspInit>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2202      	movs	r2, #2
 8006d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681a      	ldr	r2, [r3, #0]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	3304      	adds	r3, #4
 8006da8:	4619      	mov	r1, r3
 8006daa:	4610      	mov	r0, r2
 8006dac:	f000 fc64 	bl	8007678 <TIM_Base_SetConfig>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2201      	movs	r2, #1
 8006db4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2201      	movs	r2, #1
 8006de4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2201      	movs	r2, #1
 8006dec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2201      	movs	r2, #1
 8006df4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006e00:	2300      	movs	r3, #0
 8006e02:	4618      	mov	r0, r3
 8006e04:	3708      	adds	r7, #8
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}
	...

08006e0c <HAL_TIM_Base_Start>:
 8006e0c:	b480      	push	{r7}
 8006e0e:	b085      	sub	sp, #20
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e1a:	b2db      	uxtb	r3, r3
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	d001      	beq.n	8006e24 <HAL_TIM_Base_Start+0x18>
 8006e20:	2301      	movs	r3, #1
 8006e22:	e03c      	b.n	8006e9e <HAL_TIM_Base_Start+0x92>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2202      	movs	r2, #2
 8006e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a1d      	ldr	r2, [pc, #116]	@ (8006ea8 <HAL_TIM_Base_Start+0x9c>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d018      	beq.n	8006e68 <HAL_TIM_Base_Start+0x5c>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4a1c      	ldr	r2, [pc, #112]	@ (8006eac <HAL_TIM_Base_Start+0xa0>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d013      	beq.n	8006e68 <HAL_TIM_Base_Start+0x5c>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e48:	d00e      	beq.n	8006e68 <HAL_TIM_Base_Start+0x5c>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a18      	ldr	r2, [pc, #96]	@ (8006eb0 <HAL_TIM_Base_Start+0xa4>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d009      	beq.n	8006e68 <HAL_TIM_Base_Start+0x5c>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a16      	ldr	r2, [pc, #88]	@ (8006eb4 <HAL_TIM_Base_Start+0xa8>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d004      	beq.n	8006e68 <HAL_TIM_Base_Start+0x5c>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4a15      	ldr	r2, [pc, #84]	@ (8006eb8 <HAL_TIM_Base_Start+0xac>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d111      	bne.n	8006e8c <HAL_TIM_Base_Start+0x80>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	f003 0307 	and.w	r3, r3, #7
 8006e72:	60fb      	str	r3, [r7, #12]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2b06      	cmp	r3, #6
 8006e78:	d010      	beq.n	8006e9c <HAL_TIM_Base_Start+0x90>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f042 0201 	orr.w	r2, r2, #1
 8006e88:	601a      	str	r2, [r3, #0]
 8006e8a:	e007      	b.n	8006e9c <HAL_TIM_Base_Start+0x90>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f042 0201 	orr.w	r2, r2, #1
 8006e9a:	601a      	str	r2, [r3, #0]
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3714      	adds	r7, #20
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bc80      	pop	{r7}
 8006ea6:	4770      	bx	lr
 8006ea8:	40012c00 	.word	0x40012c00
 8006eac:	40013400 	.word	0x40013400
 8006eb0:	40000400 	.word	0x40000400
 8006eb4:	40000800 	.word	0x40000800
 8006eb8:	40000c00 	.word	0x40000c00

08006ebc <HAL_TIM_Base_Stop>:
 8006ebc:	b480      	push	{r7}
 8006ebe:	b083      	sub	sp, #12
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	6a1a      	ldr	r2, [r3, #32]
 8006eca:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006ece:	4013      	ands	r3, r2
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d10f      	bne.n	8006ef4 <HAL_TIM_Base_Stop+0x38>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	6a1a      	ldr	r2, [r3, #32]
 8006eda:	f240 4344 	movw	r3, #1092	@ 0x444
 8006ede:	4013      	ands	r3, r2
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d107      	bne.n	8006ef4 <HAL_TIM_Base_Stop+0x38>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681a      	ldr	r2, [r3, #0]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f022 0201 	bic.w	r2, r2, #1
 8006ef2:	601a      	str	r2, [r3, #0]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006efc:	2300      	movs	r3, #0
 8006efe:	4618      	mov	r0, r3
 8006f00:	370c      	adds	r7, #12
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bc80      	pop	{r7}
 8006f06:	4770      	bx	lr

08006f08 <HAL_TIM_PWM_Init>:
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b082      	sub	sp, #8
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d101      	bne.n	8006f1a <HAL_TIM_PWM_Init+0x12>
 8006f16:	2301      	movs	r3, #1
 8006f18:	e041      	b.n	8006f9e <HAL_TIM_PWM_Init+0x96>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d106      	bne.n	8006f34 <HAL_TIM_PWM_Init+0x2c>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 f839 	bl	8006fa6 <HAL_TIM_PWM_MspInit>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2202      	movs	r2, #2
 8006f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681a      	ldr	r2, [r3, #0]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	3304      	adds	r3, #4
 8006f44:	4619      	mov	r1, r3
 8006f46:	4610      	mov	r0, r2
 8006f48:	f000 fb96 	bl	8007678 <TIM_Base_SetConfig>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2201      	movs	r2, #1
 8006f58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2201      	movs	r2, #1
 8006f78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2201      	movs	r2, #1
 8006f88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3708      	adds	r7, #8
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}

08006fa6 <HAL_TIM_PWM_MspInit>:
 8006fa6:	b480      	push	{r7}
 8006fa8:	b083      	sub	sp, #12
 8006faa:	af00      	add	r7, sp, #0
 8006fac:	6078      	str	r0, [r7, #4]
 8006fae:	bf00      	nop
 8006fb0:	370c      	adds	r7, #12
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bc80      	pop	{r7}
 8006fb6:	4770      	bx	lr

08006fb8 <HAL_TIM_PWM_Start>:
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b084      	sub	sp, #16
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
 8006fc0:	6039      	str	r1, [r7, #0]
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d109      	bne.n	8006fdc <HAL_TIM_PWM_Start+0x24>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006fce:	b2db      	uxtb	r3, r3
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	bf14      	ite	ne
 8006fd4:	2301      	movne	r3, #1
 8006fd6:	2300      	moveq	r3, #0
 8006fd8:	b2db      	uxtb	r3, r3
 8006fda:	e022      	b.n	8007022 <HAL_TIM_PWM_Start+0x6a>
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	2b04      	cmp	r3, #4
 8006fe0:	d109      	bne.n	8006ff6 <HAL_TIM_PWM_Start+0x3e>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	bf14      	ite	ne
 8006fee:	2301      	movne	r3, #1
 8006ff0:	2300      	moveq	r3, #0
 8006ff2:	b2db      	uxtb	r3, r3
 8006ff4:	e015      	b.n	8007022 <HAL_TIM_PWM_Start+0x6a>
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	2b08      	cmp	r3, #8
 8006ffa:	d109      	bne.n	8007010 <HAL_TIM_PWM_Start+0x58>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007002:	b2db      	uxtb	r3, r3
 8007004:	2b01      	cmp	r3, #1
 8007006:	bf14      	ite	ne
 8007008:	2301      	movne	r3, #1
 800700a:	2300      	moveq	r3, #0
 800700c:	b2db      	uxtb	r3, r3
 800700e:	e008      	b.n	8007022 <HAL_TIM_PWM_Start+0x6a>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007016:	b2db      	uxtb	r3, r3
 8007018:	2b01      	cmp	r3, #1
 800701a:	bf14      	ite	ne
 800701c:	2301      	movne	r3, #1
 800701e:	2300      	moveq	r3, #0
 8007020:	b2db      	uxtb	r3, r3
 8007022:	2b00      	cmp	r3, #0
 8007024:	d001      	beq.n	800702a <HAL_TIM_PWM_Start+0x72>
 8007026:	2301      	movs	r3, #1
 8007028:	e072      	b.n	8007110 <HAL_TIM_PWM_Start+0x158>
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d104      	bne.n	800703a <HAL_TIM_PWM_Start+0x82>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2202      	movs	r2, #2
 8007034:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007038:	e013      	b.n	8007062 <HAL_TIM_PWM_Start+0xaa>
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	2b04      	cmp	r3, #4
 800703e:	d104      	bne.n	800704a <HAL_TIM_PWM_Start+0x92>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2202      	movs	r2, #2
 8007044:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007048:	e00b      	b.n	8007062 <HAL_TIM_PWM_Start+0xaa>
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	2b08      	cmp	r3, #8
 800704e:	d104      	bne.n	800705a <HAL_TIM_PWM_Start+0xa2>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2202      	movs	r2, #2
 8007054:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007058:	e003      	b.n	8007062 <HAL_TIM_PWM_Start+0xaa>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2202      	movs	r2, #2
 800705e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	2201      	movs	r2, #1
 8007068:	6839      	ldr	r1, [r7, #0]
 800706a:	4618      	mov	r0, r3
 800706c:	f000 fdcc 	bl	8007c08 <TIM_CCxChannelCmd>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a28      	ldr	r2, [pc, #160]	@ (8007118 <HAL_TIM_PWM_Start+0x160>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d004      	beq.n	8007084 <HAL_TIM_PWM_Start+0xcc>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a27      	ldr	r2, [pc, #156]	@ (800711c <HAL_TIM_PWM_Start+0x164>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d101      	bne.n	8007088 <HAL_TIM_PWM_Start+0xd0>
 8007084:	2301      	movs	r3, #1
 8007086:	e000      	b.n	800708a <HAL_TIM_PWM_Start+0xd2>
 8007088:	2300      	movs	r3, #0
 800708a:	2b00      	cmp	r3, #0
 800708c:	d007      	beq.n	800709e <HAL_TIM_PWM_Start+0xe6>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800709c:	645a      	str	r2, [r3, #68]	@ 0x44
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4a1d      	ldr	r2, [pc, #116]	@ (8007118 <HAL_TIM_PWM_Start+0x160>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d018      	beq.n	80070da <HAL_TIM_PWM_Start+0x122>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a1b      	ldr	r2, [pc, #108]	@ (800711c <HAL_TIM_PWM_Start+0x164>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d013      	beq.n	80070da <HAL_TIM_PWM_Start+0x122>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070ba:	d00e      	beq.n	80070da <HAL_TIM_PWM_Start+0x122>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4a17      	ldr	r2, [pc, #92]	@ (8007120 <HAL_TIM_PWM_Start+0x168>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d009      	beq.n	80070da <HAL_TIM_PWM_Start+0x122>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4a16      	ldr	r2, [pc, #88]	@ (8007124 <HAL_TIM_PWM_Start+0x16c>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d004      	beq.n	80070da <HAL_TIM_PWM_Start+0x122>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a14      	ldr	r2, [pc, #80]	@ (8007128 <HAL_TIM_PWM_Start+0x170>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d111      	bne.n	80070fe <HAL_TIM_PWM_Start+0x146>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	689b      	ldr	r3, [r3, #8]
 80070e0:	f003 0307 	and.w	r3, r3, #7
 80070e4:	60fb      	str	r3, [r7, #12]
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2b06      	cmp	r3, #6
 80070ea:	d010      	beq.n	800710e <HAL_TIM_PWM_Start+0x156>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f042 0201 	orr.w	r2, r2, #1
 80070fa:	601a      	str	r2, [r3, #0]
 80070fc:	e007      	b.n	800710e <HAL_TIM_PWM_Start+0x156>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	681a      	ldr	r2, [r3, #0]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f042 0201 	orr.w	r2, r2, #1
 800710c:	601a      	str	r2, [r3, #0]
 800710e:	2300      	movs	r3, #0
 8007110:	4618      	mov	r0, r3
 8007112:	3710      	adds	r7, #16
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}
 8007118:	40012c00 	.word	0x40012c00
 800711c:	40013400 	.word	0x40013400
 8007120:	40000400 	.word	0x40000400
 8007124:	40000800 	.word	0x40000800
 8007128:	40000c00 	.word	0x40000c00

0800712c <HAL_TIM_IRQHandler>:
 800712c:	b580      	push	{r7, lr}
 800712e:	b084      	sub	sp, #16
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	68db      	ldr	r3, [r3, #12]
 800713a:	60fb      	str	r3, [r7, #12]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	691b      	ldr	r3, [r3, #16]
 8007142:	60bb      	str	r3, [r7, #8]
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	f003 0302 	and.w	r3, r3, #2
 800714a:	2b00      	cmp	r3, #0
 800714c:	d020      	beq.n	8007190 <HAL_TIM_IRQHandler+0x64>
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	f003 0302 	and.w	r3, r3, #2
 8007154:	2b00      	cmp	r3, #0
 8007156:	d01b      	beq.n	8007190 <HAL_TIM_IRQHandler+0x64>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f06f 0202 	mvn.w	r2, #2
 8007160:	611a      	str	r2, [r3, #16]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2201      	movs	r2, #1
 8007166:	771a      	strb	r2, [r3, #28]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	699b      	ldr	r3, [r3, #24]
 800716e:	f003 0303 	and.w	r3, r3, #3
 8007172:	2b00      	cmp	r3, #0
 8007174:	d003      	beq.n	800717e <HAL_TIM_IRQHandler+0x52>
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 fa63 	bl	8007642 <HAL_TIM_IC_CaptureCallback>
 800717c:	e005      	b.n	800718a <HAL_TIM_IRQHandler+0x5e>
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f000 fa56 	bl	8007630 <HAL_TIM_OC_DelayElapsedCallback>
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f000 fa65 	bl	8007654 <HAL_TIM_PWM_PulseFinishedCallback>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2200      	movs	r2, #0
 800718e:	771a      	strb	r2, [r3, #28]
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	f003 0304 	and.w	r3, r3, #4
 8007196:	2b00      	cmp	r3, #0
 8007198:	d020      	beq.n	80071dc <HAL_TIM_IRQHandler+0xb0>
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f003 0304 	and.w	r3, r3, #4
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d01b      	beq.n	80071dc <HAL_TIM_IRQHandler+0xb0>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f06f 0204 	mvn.w	r2, #4
 80071ac:	611a      	str	r2, [r3, #16]
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2202      	movs	r2, #2
 80071b2:	771a      	strb	r2, [r3, #28]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	699b      	ldr	r3, [r3, #24]
 80071ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d003      	beq.n	80071ca <HAL_TIM_IRQHandler+0x9e>
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 fa3d 	bl	8007642 <HAL_TIM_IC_CaptureCallback>
 80071c8:	e005      	b.n	80071d6 <HAL_TIM_IRQHandler+0xaa>
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	f000 fa30 	bl	8007630 <HAL_TIM_OC_DelayElapsedCallback>
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f000 fa3f 	bl	8007654 <HAL_TIM_PWM_PulseFinishedCallback>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2200      	movs	r2, #0
 80071da:	771a      	strb	r2, [r3, #28]
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	f003 0308 	and.w	r3, r3, #8
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d020      	beq.n	8007228 <HAL_TIM_IRQHandler+0xfc>
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f003 0308 	and.w	r3, r3, #8
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d01b      	beq.n	8007228 <HAL_TIM_IRQHandler+0xfc>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f06f 0208 	mvn.w	r2, #8
 80071f8:	611a      	str	r2, [r3, #16]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2204      	movs	r2, #4
 80071fe:	771a      	strb	r2, [r3, #28]
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	69db      	ldr	r3, [r3, #28]
 8007206:	f003 0303 	and.w	r3, r3, #3
 800720a:	2b00      	cmp	r3, #0
 800720c:	d003      	beq.n	8007216 <HAL_TIM_IRQHandler+0xea>
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f000 fa17 	bl	8007642 <HAL_TIM_IC_CaptureCallback>
 8007214:	e005      	b.n	8007222 <HAL_TIM_IRQHandler+0xf6>
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 fa0a 	bl	8007630 <HAL_TIM_OC_DelayElapsedCallback>
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f000 fa19 	bl	8007654 <HAL_TIM_PWM_PulseFinishedCallback>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2200      	movs	r2, #0
 8007226:	771a      	strb	r2, [r3, #28]
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	f003 0310 	and.w	r3, r3, #16
 800722e:	2b00      	cmp	r3, #0
 8007230:	d020      	beq.n	8007274 <HAL_TIM_IRQHandler+0x148>
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f003 0310 	and.w	r3, r3, #16
 8007238:	2b00      	cmp	r3, #0
 800723a:	d01b      	beq.n	8007274 <HAL_TIM_IRQHandler+0x148>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f06f 0210 	mvn.w	r2, #16
 8007244:	611a      	str	r2, [r3, #16]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2208      	movs	r2, #8
 800724a:	771a      	strb	r2, [r3, #28]
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	69db      	ldr	r3, [r3, #28]
 8007252:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007256:	2b00      	cmp	r3, #0
 8007258:	d003      	beq.n	8007262 <HAL_TIM_IRQHandler+0x136>
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 f9f1 	bl	8007642 <HAL_TIM_IC_CaptureCallback>
 8007260:	e005      	b.n	800726e <HAL_TIM_IRQHandler+0x142>
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 f9e4 	bl	8007630 <HAL_TIM_OC_DelayElapsedCallback>
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f000 f9f3 	bl	8007654 <HAL_TIM_PWM_PulseFinishedCallback>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	771a      	strb	r2, [r3, #28]
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	f003 0301 	and.w	r3, r3, #1
 800727a:	2b00      	cmp	r3, #0
 800727c:	d00c      	beq.n	8007298 <HAL_TIM_IRQHandler+0x16c>
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	f003 0301 	and.w	r3, r3, #1
 8007284:	2b00      	cmp	r3, #0
 8007286:	d007      	beq.n	8007298 <HAL_TIM_IRQHandler+0x16c>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f06f 0201 	mvn.w	r2, #1
 8007290:	611a      	str	r2, [r3, #16]
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f000 f9c3 	bl	800761e <HAL_TIM_PeriodElapsedCallback>
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d00c      	beq.n	80072bc <HAL_TIM_IRQHandler+0x190>
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d007      	beq.n	80072bc <HAL_TIM_IRQHandler+0x190>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80072b4:	611a      	str	r2, [r3, #16]
 80072b6:	6878      	ldr	r0, [r7, #4]
 80072b8:	f000 fd3f 	bl	8007d3a <HAL_TIMEx_BreakCallback>
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d00c      	beq.n	80072e0 <HAL_TIM_IRQHandler+0x1b4>
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d007      	beq.n	80072e0 <HAL_TIM_IRQHandler+0x1b4>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80072d8:	611a      	str	r2, [r3, #16]
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f000 f9c3 	bl	8007666 <HAL_TIM_TriggerCallback>
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	f003 0320 	and.w	r3, r3, #32
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d00c      	beq.n	8007304 <HAL_TIM_IRQHandler+0x1d8>
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f003 0320 	and.w	r3, r3, #32
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d007      	beq.n	8007304 <HAL_TIM_IRQHandler+0x1d8>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f06f 0220 	mvn.w	r2, #32
 80072fc:	611a      	str	r2, [r3, #16]
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f000 fd12 	bl	8007d28 <HAL_TIMEx_CommutCallback>
 8007304:	bf00      	nop
 8007306:	3710      	adds	r7, #16
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}

0800730c <HAL_TIM_PWM_ConfigChannel>:
 800730c:	b580      	push	{r7, lr}
 800730e:	b086      	sub	sp, #24
 8007310:	af00      	add	r7, sp, #0
 8007312:	60f8      	str	r0, [r7, #12]
 8007314:	60b9      	str	r1, [r7, #8]
 8007316:	607a      	str	r2, [r7, #4]
 8007318:	2300      	movs	r3, #0
 800731a:	75fb      	strb	r3, [r7, #23]
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007322:	2b01      	cmp	r3, #1
 8007324:	d101      	bne.n	800732a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007326:	2302      	movs	r3, #2
 8007328:	e0ae      	b.n	8007488 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2201      	movs	r2, #1
 800732e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2b0c      	cmp	r3, #12
 8007336:	f200 809f 	bhi.w	8007478 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800733a:	a201      	add	r2, pc, #4	@ (adr r2, 8007340 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800733c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007340:	08007375 	.word	0x08007375
 8007344:	08007479 	.word	0x08007479
 8007348:	08007479 	.word	0x08007479
 800734c:	08007479 	.word	0x08007479
 8007350:	080073b5 	.word	0x080073b5
 8007354:	08007479 	.word	0x08007479
 8007358:	08007479 	.word	0x08007479
 800735c:	08007479 	.word	0x08007479
 8007360:	080073f7 	.word	0x080073f7
 8007364:	08007479 	.word	0x08007479
 8007368:	08007479 	.word	0x08007479
 800736c:	08007479 	.word	0x08007479
 8007370:	08007437 	.word	0x08007437
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	68b9      	ldr	r1, [r7, #8]
 800737a:	4618      	mov	r0, r3
 800737c:	f000 fa02 	bl	8007784 <TIM_OC1_SetConfig>
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	699a      	ldr	r2, [r3, #24]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f042 0208 	orr.w	r2, r2, #8
 800738e:	619a      	str	r2, [r3, #24]
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	699a      	ldr	r2, [r3, #24]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f022 0204 	bic.w	r2, r2, #4
 800739e:	619a      	str	r2, [r3, #24]
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	6999      	ldr	r1, [r3, #24]
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	691a      	ldr	r2, [r3, #16]
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	430a      	orrs	r2, r1
 80073b0:	619a      	str	r2, [r3, #24]
 80073b2:	e064      	b.n	800747e <HAL_TIM_PWM_ConfigChannel+0x172>
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	68b9      	ldr	r1, [r7, #8]
 80073ba:	4618      	mov	r0, r3
 80073bc:	f000 fa52 	bl	8007864 <TIM_OC2_SetConfig>
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	699a      	ldr	r2, [r3, #24]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80073ce:	619a      	str	r2, [r3, #24]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	699a      	ldr	r2, [r3, #24]
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80073de:	619a      	str	r2, [r3, #24]
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	6999      	ldr	r1, [r3, #24]
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	691b      	ldr	r3, [r3, #16]
 80073ea:	021a      	lsls	r2, r3, #8
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	430a      	orrs	r2, r1
 80073f2:	619a      	str	r2, [r3, #24]
 80073f4:	e043      	b.n	800747e <HAL_TIM_PWM_ConfigChannel+0x172>
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	68b9      	ldr	r1, [r7, #8]
 80073fc:	4618      	mov	r0, r3
 80073fe:	f000 faa5 	bl	800794c <TIM_OC3_SetConfig>
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	69da      	ldr	r2, [r3, #28]
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f042 0208 	orr.w	r2, r2, #8
 8007410:	61da      	str	r2, [r3, #28]
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	69da      	ldr	r2, [r3, #28]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f022 0204 	bic.w	r2, r2, #4
 8007420:	61da      	str	r2, [r3, #28]
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	69d9      	ldr	r1, [r3, #28]
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	691a      	ldr	r2, [r3, #16]
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	430a      	orrs	r2, r1
 8007432:	61da      	str	r2, [r3, #28]
 8007434:	e023      	b.n	800747e <HAL_TIM_PWM_ConfigChannel+0x172>
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	68b9      	ldr	r1, [r7, #8]
 800743c:	4618      	mov	r0, r3
 800743e:	f000 faf9 	bl	8007a34 <TIM_OC4_SetConfig>
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	69da      	ldr	r2, [r3, #28]
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007450:	61da      	str	r2, [r3, #28]
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	69da      	ldr	r2, [r3, #28]
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007460:	61da      	str	r2, [r3, #28]
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	69d9      	ldr	r1, [r3, #28]
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	691b      	ldr	r3, [r3, #16]
 800746c:	021a      	lsls	r2, r3, #8
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	430a      	orrs	r2, r1
 8007474:	61da      	str	r2, [r3, #28]
 8007476:	e002      	b.n	800747e <HAL_TIM_PWM_ConfigChannel+0x172>
 8007478:	2301      	movs	r3, #1
 800747a:	75fb      	strb	r3, [r7, #23]
 800747c:	bf00      	nop
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2200      	movs	r2, #0
 8007482:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8007486:	7dfb      	ldrb	r3, [r7, #23]
 8007488:	4618      	mov	r0, r3
 800748a:	3718      	adds	r7, #24
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}

08007490 <HAL_TIM_ConfigClockSource>:
 8007490:	b580      	push	{r7, lr}
 8007492:	b084      	sub	sp, #16
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
 8007498:	6039      	str	r1, [r7, #0]
 800749a:	2300      	movs	r3, #0
 800749c:	73fb      	strb	r3, [r7, #15]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d101      	bne.n	80074ac <HAL_TIM_ConfigClockSource+0x1c>
 80074a8:	2302      	movs	r3, #2
 80074aa:	e0b4      	b.n	8007616 <HAL_TIM_ConfigClockSource+0x186>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2201      	movs	r2, #1
 80074b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2202      	movs	r2, #2
 80074b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	689b      	ldr	r3, [r3, #8]
 80074c2:	60bb      	str	r3, [r7, #8]
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80074ca:	60bb      	str	r3, [r7, #8]
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80074d2:	60bb      	str	r3, [r7, #8]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	68ba      	ldr	r2, [r7, #8]
 80074da:	609a      	str	r2, [r3, #8]
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074e4:	d03e      	beq.n	8007564 <HAL_TIM_ConfigClockSource+0xd4>
 80074e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074ea:	f200 8087 	bhi.w	80075fc <HAL_TIM_ConfigClockSource+0x16c>
 80074ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074f2:	f000 8086 	beq.w	8007602 <HAL_TIM_ConfigClockSource+0x172>
 80074f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074fa:	d87f      	bhi.n	80075fc <HAL_TIM_ConfigClockSource+0x16c>
 80074fc:	2b70      	cmp	r3, #112	@ 0x70
 80074fe:	d01a      	beq.n	8007536 <HAL_TIM_ConfigClockSource+0xa6>
 8007500:	2b70      	cmp	r3, #112	@ 0x70
 8007502:	d87b      	bhi.n	80075fc <HAL_TIM_ConfigClockSource+0x16c>
 8007504:	2b60      	cmp	r3, #96	@ 0x60
 8007506:	d050      	beq.n	80075aa <HAL_TIM_ConfigClockSource+0x11a>
 8007508:	2b60      	cmp	r3, #96	@ 0x60
 800750a:	d877      	bhi.n	80075fc <HAL_TIM_ConfigClockSource+0x16c>
 800750c:	2b50      	cmp	r3, #80	@ 0x50
 800750e:	d03c      	beq.n	800758a <HAL_TIM_ConfigClockSource+0xfa>
 8007510:	2b50      	cmp	r3, #80	@ 0x50
 8007512:	d873      	bhi.n	80075fc <HAL_TIM_ConfigClockSource+0x16c>
 8007514:	2b40      	cmp	r3, #64	@ 0x40
 8007516:	d058      	beq.n	80075ca <HAL_TIM_ConfigClockSource+0x13a>
 8007518:	2b40      	cmp	r3, #64	@ 0x40
 800751a:	d86f      	bhi.n	80075fc <HAL_TIM_ConfigClockSource+0x16c>
 800751c:	2b30      	cmp	r3, #48	@ 0x30
 800751e:	d064      	beq.n	80075ea <HAL_TIM_ConfigClockSource+0x15a>
 8007520:	2b30      	cmp	r3, #48	@ 0x30
 8007522:	d86b      	bhi.n	80075fc <HAL_TIM_ConfigClockSource+0x16c>
 8007524:	2b20      	cmp	r3, #32
 8007526:	d060      	beq.n	80075ea <HAL_TIM_ConfigClockSource+0x15a>
 8007528:	2b20      	cmp	r3, #32
 800752a:	d867      	bhi.n	80075fc <HAL_TIM_ConfigClockSource+0x16c>
 800752c:	2b00      	cmp	r3, #0
 800752e:	d05c      	beq.n	80075ea <HAL_TIM_ConfigClockSource+0x15a>
 8007530:	2b10      	cmp	r3, #16
 8007532:	d05a      	beq.n	80075ea <HAL_TIM_ConfigClockSource+0x15a>
 8007534:	e062      	b.n	80075fc <HAL_TIM_ConfigClockSource+0x16c>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6818      	ldr	r0, [r3, #0]
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	6899      	ldr	r1, [r3, #8]
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	685a      	ldr	r2, [r3, #4]
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	68db      	ldr	r3, [r3, #12]
 8007546:	f000 fb40 	bl	8007bca <TIM_ETR_SetConfig>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	689b      	ldr	r3, [r3, #8]
 8007550:	60bb      	str	r3, [r7, #8]
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007558:	60bb      	str	r3, [r7, #8]
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	68ba      	ldr	r2, [r7, #8]
 8007560:	609a      	str	r2, [r3, #8]
 8007562:	e04f      	b.n	8007604 <HAL_TIM_ConfigClockSource+0x174>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6818      	ldr	r0, [r3, #0]
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	6899      	ldr	r1, [r3, #8]
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	685a      	ldr	r2, [r3, #4]
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	68db      	ldr	r3, [r3, #12]
 8007574:	f000 fb29 	bl	8007bca <TIM_ETR_SetConfig>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	689a      	ldr	r2, [r3, #8]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007586:	609a      	str	r2, [r3, #8]
 8007588:	e03c      	b.n	8007604 <HAL_TIM_ConfigClockSource+0x174>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6818      	ldr	r0, [r3, #0]
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	6859      	ldr	r1, [r3, #4]
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	68db      	ldr	r3, [r3, #12]
 8007596:	461a      	mov	r2, r3
 8007598:	f000 faa0 	bl	8007adc <TIM_TI1_ConfigInputStage>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	2150      	movs	r1, #80	@ 0x50
 80075a2:	4618      	mov	r0, r3
 80075a4:	f000 faf7 	bl	8007b96 <TIM_ITRx_SetConfig>
 80075a8:	e02c      	b.n	8007604 <HAL_TIM_ConfigClockSource+0x174>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6818      	ldr	r0, [r3, #0]
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	6859      	ldr	r1, [r3, #4]
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	68db      	ldr	r3, [r3, #12]
 80075b6:	461a      	mov	r2, r3
 80075b8:	f000 fabe 	bl	8007b38 <TIM_TI2_ConfigInputStage>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	2160      	movs	r1, #96	@ 0x60
 80075c2:	4618      	mov	r0, r3
 80075c4:	f000 fae7 	bl	8007b96 <TIM_ITRx_SetConfig>
 80075c8:	e01c      	b.n	8007604 <HAL_TIM_ConfigClockSource+0x174>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6818      	ldr	r0, [r3, #0]
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	6859      	ldr	r1, [r3, #4]
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	68db      	ldr	r3, [r3, #12]
 80075d6:	461a      	mov	r2, r3
 80075d8:	f000 fa80 	bl	8007adc <TIM_TI1_ConfigInputStage>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	2140      	movs	r1, #64	@ 0x40
 80075e2:	4618      	mov	r0, r3
 80075e4:	f000 fad7 	bl	8007b96 <TIM_ITRx_SetConfig>
 80075e8:	e00c      	b.n	8007604 <HAL_TIM_ConfigClockSource+0x174>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681a      	ldr	r2, [r3, #0]
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4619      	mov	r1, r3
 80075f4:	4610      	mov	r0, r2
 80075f6:	f000 face 	bl	8007b96 <TIM_ITRx_SetConfig>
 80075fa:	e003      	b.n	8007604 <HAL_TIM_ConfigClockSource+0x174>
 80075fc:	2301      	movs	r3, #1
 80075fe:	73fb      	strb	r3, [r7, #15]
 8007600:	e000      	b.n	8007604 <HAL_TIM_ConfigClockSource+0x174>
 8007602:	bf00      	nop
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2201      	movs	r2, #1
 8007608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2200      	movs	r2, #0
 8007610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8007614:	7bfb      	ldrb	r3, [r7, #15]
 8007616:	4618      	mov	r0, r3
 8007618:	3710      	adds	r7, #16
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}

0800761e <HAL_TIM_PeriodElapsedCallback>:
 800761e:	b480      	push	{r7}
 8007620:	b083      	sub	sp, #12
 8007622:	af00      	add	r7, sp, #0
 8007624:	6078      	str	r0, [r7, #4]
 8007626:	bf00      	nop
 8007628:	370c      	adds	r7, #12
 800762a:	46bd      	mov	sp, r7
 800762c:	bc80      	pop	{r7}
 800762e:	4770      	bx	lr

08007630 <HAL_TIM_OC_DelayElapsedCallback>:
 8007630:	b480      	push	{r7}
 8007632:	b083      	sub	sp, #12
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	bf00      	nop
 800763a:	370c      	adds	r7, #12
 800763c:	46bd      	mov	sp, r7
 800763e:	bc80      	pop	{r7}
 8007640:	4770      	bx	lr

08007642 <HAL_TIM_IC_CaptureCallback>:
 8007642:	b480      	push	{r7}
 8007644:	b083      	sub	sp, #12
 8007646:	af00      	add	r7, sp, #0
 8007648:	6078      	str	r0, [r7, #4]
 800764a:	bf00      	nop
 800764c:	370c      	adds	r7, #12
 800764e:	46bd      	mov	sp, r7
 8007650:	bc80      	pop	{r7}
 8007652:	4770      	bx	lr

08007654 <HAL_TIM_PWM_PulseFinishedCallback>:
 8007654:	b480      	push	{r7}
 8007656:	b083      	sub	sp, #12
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	bf00      	nop
 800765e:	370c      	adds	r7, #12
 8007660:	46bd      	mov	sp, r7
 8007662:	bc80      	pop	{r7}
 8007664:	4770      	bx	lr

08007666 <HAL_TIM_TriggerCallback>:
 8007666:	b480      	push	{r7}
 8007668:	b083      	sub	sp, #12
 800766a:	af00      	add	r7, sp, #0
 800766c:	6078      	str	r0, [r7, #4]
 800766e:	bf00      	nop
 8007670:	370c      	adds	r7, #12
 8007672:	46bd      	mov	sp, r7
 8007674:	bc80      	pop	{r7}
 8007676:	4770      	bx	lr

08007678 <TIM_Base_SetConfig>:
 8007678:	b480      	push	{r7}
 800767a:	b085      	sub	sp, #20
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
 8007680:	6039      	str	r1, [r7, #0]
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	60fb      	str	r3, [r7, #12]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	4a39      	ldr	r2, [pc, #228]	@ (8007770 <TIM_Base_SetConfig+0xf8>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d013      	beq.n	80076b8 <TIM_Base_SetConfig+0x40>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	4a38      	ldr	r2, [pc, #224]	@ (8007774 <TIM_Base_SetConfig+0xfc>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d00f      	beq.n	80076b8 <TIM_Base_SetConfig+0x40>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800769e:	d00b      	beq.n	80076b8 <TIM_Base_SetConfig+0x40>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	4a35      	ldr	r2, [pc, #212]	@ (8007778 <TIM_Base_SetConfig+0x100>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d007      	beq.n	80076b8 <TIM_Base_SetConfig+0x40>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	4a34      	ldr	r2, [pc, #208]	@ (800777c <TIM_Base_SetConfig+0x104>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d003      	beq.n	80076b8 <TIM_Base_SetConfig+0x40>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	4a33      	ldr	r2, [pc, #204]	@ (8007780 <TIM_Base_SetConfig+0x108>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d108      	bne.n	80076ca <TIM_Base_SetConfig+0x52>
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076be:	60fb      	str	r3, [r7, #12]
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	68fa      	ldr	r2, [r7, #12]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	60fb      	str	r3, [r7, #12]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	4a28      	ldr	r2, [pc, #160]	@ (8007770 <TIM_Base_SetConfig+0xf8>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d013      	beq.n	80076fa <TIM_Base_SetConfig+0x82>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	4a27      	ldr	r2, [pc, #156]	@ (8007774 <TIM_Base_SetConfig+0xfc>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d00f      	beq.n	80076fa <TIM_Base_SetConfig+0x82>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076e0:	d00b      	beq.n	80076fa <TIM_Base_SetConfig+0x82>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a24      	ldr	r2, [pc, #144]	@ (8007778 <TIM_Base_SetConfig+0x100>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d007      	beq.n	80076fa <TIM_Base_SetConfig+0x82>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a23      	ldr	r2, [pc, #140]	@ (800777c <TIM_Base_SetConfig+0x104>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d003      	beq.n	80076fa <TIM_Base_SetConfig+0x82>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a22      	ldr	r2, [pc, #136]	@ (8007780 <TIM_Base_SetConfig+0x108>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d108      	bne.n	800770c <TIM_Base_SetConfig+0x94>
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007700:	60fb      	str	r3, [r7, #12]
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	68fa      	ldr	r2, [r7, #12]
 8007708:	4313      	orrs	r3, r2
 800770a:	60fb      	str	r3, [r7, #12]
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	695b      	ldr	r3, [r3, #20]
 8007716:	4313      	orrs	r3, r2
 8007718:	60fb      	str	r3, [r7, #12]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	68fa      	ldr	r2, [r7, #12]
 800771e:	601a      	str	r2, [r3, #0]
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	689a      	ldr	r2, [r3, #8]
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	62da      	str	r2, [r3, #44]	@ 0x2c
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	4a0f      	ldr	r2, [pc, #60]	@ (8007770 <TIM_Base_SetConfig+0xf8>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d003      	beq.n	8007740 <TIM_Base_SetConfig+0xc8>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	4a0e      	ldr	r2, [pc, #56]	@ (8007774 <TIM_Base_SetConfig+0xfc>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d103      	bne.n	8007748 <TIM_Base_SetConfig+0xd0>
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	691a      	ldr	r2, [r3, #16]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	631a      	str	r2, [r3, #48]	@ 0x30
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2201      	movs	r2, #1
 800774c:	615a      	str	r2, [r3, #20]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	691b      	ldr	r3, [r3, #16]
 8007752:	f003 0301 	and.w	r3, r3, #1
 8007756:	2b00      	cmp	r3, #0
 8007758:	d005      	beq.n	8007766 <TIM_Base_SetConfig+0xee>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	691b      	ldr	r3, [r3, #16]
 800775e:	f023 0201 	bic.w	r2, r3, #1
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	611a      	str	r2, [r3, #16]
 8007766:	bf00      	nop
 8007768:	3714      	adds	r7, #20
 800776a:	46bd      	mov	sp, r7
 800776c:	bc80      	pop	{r7}
 800776e:	4770      	bx	lr
 8007770:	40012c00 	.word	0x40012c00
 8007774:	40013400 	.word	0x40013400
 8007778:	40000400 	.word	0x40000400
 800777c:	40000800 	.word	0x40000800
 8007780:	40000c00 	.word	0x40000c00

08007784 <TIM_OC1_SetConfig>:
 8007784:	b480      	push	{r7}
 8007786:	b087      	sub	sp, #28
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	6039      	str	r1, [r7, #0]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6a1b      	ldr	r3, [r3, #32]
 8007792:	617b      	str	r3, [r7, #20]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6a1b      	ldr	r3, [r3, #32]
 8007798:	f023 0201 	bic.w	r2, r3, #1
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	621a      	str	r2, [r3, #32]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	613b      	str	r3, [r7, #16]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	699b      	ldr	r3, [r3, #24]
 80077aa:	60fb      	str	r3, [r7, #12]
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077b2:	60fb      	str	r3, [r7, #12]
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	f023 0303 	bic.w	r3, r3, #3
 80077ba:	60fb      	str	r3, [r7, #12]
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	68fa      	ldr	r2, [r7, #12]
 80077c2:	4313      	orrs	r3, r2
 80077c4:	60fb      	str	r3, [r7, #12]
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	f023 0302 	bic.w	r3, r3, #2
 80077cc:	617b      	str	r3, [r7, #20]
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	689b      	ldr	r3, [r3, #8]
 80077d2:	697a      	ldr	r2, [r7, #20]
 80077d4:	4313      	orrs	r3, r2
 80077d6:	617b      	str	r3, [r7, #20]
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	4a20      	ldr	r2, [pc, #128]	@ (800785c <TIM_OC1_SetConfig+0xd8>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d003      	beq.n	80077e8 <TIM_OC1_SetConfig+0x64>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	4a1f      	ldr	r2, [pc, #124]	@ (8007860 <TIM_OC1_SetConfig+0xdc>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d10c      	bne.n	8007802 <TIM_OC1_SetConfig+0x7e>
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	f023 0308 	bic.w	r3, r3, #8
 80077ee:	617b      	str	r3, [r7, #20]
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	68db      	ldr	r3, [r3, #12]
 80077f4:	697a      	ldr	r2, [r7, #20]
 80077f6:	4313      	orrs	r3, r2
 80077f8:	617b      	str	r3, [r7, #20]
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	f023 0304 	bic.w	r3, r3, #4
 8007800:	617b      	str	r3, [r7, #20]
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	4a15      	ldr	r2, [pc, #84]	@ (800785c <TIM_OC1_SetConfig+0xd8>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d003      	beq.n	8007812 <TIM_OC1_SetConfig+0x8e>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	4a14      	ldr	r2, [pc, #80]	@ (8007860 <TIM_OC1_SetConfig+0xdc>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d111      	bne.n	8007836 <TIM_OC1_SetConfig+0xb2>
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007818:	613b      	str	r3, [r7, #16]
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007820:	613b      	str	r3, [r7, #16]
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	695b      	ldr	r3, [r3, #20]
 8007826:	693a      	ldr	r2, [r7, #16]
 8007828:	4313      	orrs	r3, r2
 800782a:	613b      	str	r3, [r7, #16]
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	699b      	ldr	r3, [r3, #24]
 8007830:	693a      	ldr	r2, [r7, #16]
 8007832:	4313      	orrs	r3, r2
 8007834:	613b      	str	r3, [r7, #16]
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	693a      	ldr	r2, [r7, #16]
 800783a:	605a      	str	r2, [r3, #4]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	68fa      	ldr	r2, [r7, #12]
 8007840:	619a      	str	r2, [r3, #24]
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	685a      	ldr	r2, [r3, #4]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	635a      	str	r2, [r3, #52]	@ 0x34
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	697a      	ldr	r2, [r7, #20]
 800784e:	621a      	str	r2, [r3, #32]
 8007850:	bf00      	nop
 8007852:	371c      	adds	r7, #28
 8007854:	46bd      	mov	sp, r7
 8007856:	bc80      	pop	{r7}
 8007858:	4770      	bx	lr
 800785a:	bf00      	nop
 800785c:	40012c00 	.word	0x40012c00
 8007860:	40013400 	.word	0x40013400

08007864 <TIM_OC2_SetConfig>:
 8007864:	b480      	push	{r7}
 8007866:	b087      	sub	sp, #28
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	6039      	str	r1, [r7, #0]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	617b      	str	r3, [r7, #20]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6a1b      	ldr	r3, [r3, #32]
 8007878:	f023 0210 	bic.w	r2, r3, #16
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	621a      	str	r2, [r3, #32]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	613b      	str	r3, [r7, #16]
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	699b      	ldr	r3, [r3, #24]
 800788a:	60fb      	str	r3, [r7, #12]
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007892:	60fb      	str	r3, [r7, #12]
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800789a:	60fb      	str	r3, [r7, #12]
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	021b      	lsls	r3, r3, #8
 80078a2:	68fa      	ldr	r2, [r7, #12]
 80078a4:	4313      	orrs	r3, r2
 80078a6:	60fb      	str	r3, [r7, #12]
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	f023 0320 	bic.w	r3, r3, #32
 80078ae:	617b      	str	r3, [r7, #20]
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	689b      	ldr	r3, [r3, #8]
 80078b4:	011b      	lsls	r3, r3, #4
 80078b6:	697a      	ldr	r2, [r7, #20]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	617b      	str	r3, [r7, #20]
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	4a21      	ldr	r2, [pc, #132]	@ (8007944 <TIM_OC2_SetConfig+0xe0>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d003      	beq.n	80078cc <TIM_OC2_SetConfig+0x68>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	4a20      	ldr	r2, [pc, #128]	@ (8007948 <TIM_OC2_SetConfig+0xe4>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d10d      	bne.n	80078e8 <TIM_OC2_SetConfig+0x84>
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80078d2:	617b      	str	r3, [r7, #20]
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	68db      	ldr	r3, [r3, #12]
 80078d8:	011b      	lsls	r3, r3, #4
 80078da:	697a      	ldr	r2, [r7, #20]
 80078dc:	4313      	orrs	r3, r2
 80078de:	617b      	str	r3, [r7, #20]
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078e6:	617b      	str	r3, [r7, #20]
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	4a16      	ldr	r2, [pc, #88]	@ (8007944 <TIM_OC2_SetConfig+0xe0>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d003      	beq.n	80078f8 <TIM_OC2_SetConfig+0x94>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	4a15      	ldr	r2, [pc, #84]	@ (8007948 <TIM_OC2_SetConfig+0xe4>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d113      	bne.n	8007920 <TIM_OC2_SetConfig+0xbc>
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80078fe:	613b      	str	r3, [r7, #16]
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007906:	613b      	str	r3, [r7, #16]
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	695b      	ldr	r3, [r3, #20]
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	693a      	ldr	r2, [r7, #16]
 8007910:	4313      	orrs	r3, r2
 8007912:	613b      	str	r3, [r7, #16]
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	699b      	ldr	r3, [r3, #24]
 8007918:	009b      	lsls	r3, r3, #2
 800791a:	693a      	ldr	r2, [r7, #16]
 800791c:	4313      	orrs	r3, r2
 800791e:	613b      	str	r3, [r7, #16]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	693a      	ldr	r2, [r7, #16]
 8007924:	605a      	str	r2, [r3, #4]
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	68fa      	ldr	r2, [r7, #12]
 800792a:	619a      	str	r2, [r3, #24]
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	685a      	ldr	r2, [r3, #4]
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	639a      	str	r2, [r3, #56]	@ 0x38
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	697a      	ldr	r2, [r7, #20]
 8007938:	621a      	str	r2, [r3, #32]
 800793a:	bf00      	nop
 800793c:	371c      	adds	r7, #28
 800793e:	46bd      	mov	sp, r7
 8007940:	bc80      	pop	{r7}
 8007942:	4770      	bx	lr
 8007944:	40012c00 	.word	0x40012c00
 8007948:	40013400 	.word	0x40013400

0800794c <TIM_OC3_SetConfig>:
 800794c:	b480      	push	{r7}
 800794e:	b087      	sub	sp, #28
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	6039      	str	r1, [r7, #0]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6a1b      	ldr	r3, [r3, #32]
 800795a:	617b      	str	r3, [r7, #20]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6a1b      	ldr	r3, [r3, #32]
 8007960:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	621a      	str	r2, [r3, #32]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	613b      	str	r3, [r7, #16]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	69db      	ldr	r3, [r3, #28]
 8007972:	60fb      	str	r3, [r7, #12]
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800797a:	60fb      	str	r3, [r7, #12]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f023 0303 	bic.w	r3, r3, #3
 8007982:	60fb      	str	r3, [r7, #12]
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	68fa      	ldr	r2, [r7, #12]
 800798a:	4313      	orrs	r3, r2
 800798c:	60fb      	str	r3, [r7, #12]
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007994:	617b      	str	r3, [r7, #20]
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	021b      	lsls	r3, r3, #8
 800799c:	697a      	ldr	r2, [r7, #20]
 800799e:	4313      	orrs	r3, r2
 80079a0:	617b      	str	r3, [r7, #20]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	4a21      	ldr	r2, [pc, #132]	@ (8007a2c <TIM_OC3_SetConfig+0xe0>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d003      	beq.n	80079b2 <TIM_OC3_SetConfig+0x66>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	4a20      	ldr	r2, [pc, #128]	@ (8007a30 <TIM_OC3_SetConfig+0xe4>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d10d      	bne.n	80079ce <TIM_OC3_SetConfig+0x82>
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80079b8:	617b      	str	r3, [r7, #20]
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	68db      	ldr	r3, [r3, #12]
 80079be:	021b      	lsls	r3, r3, #8
 80079c0:	697a      	ldr	r2, [r7, #20]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	617b      	str	r3, [r7, #20]
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80079cc:	617b      	str	r3, [r7, #20]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	4a16      	ldr	r2, [pc, #88]	@ (8007a2c <TIM_OC3_SetConfig+0xe0>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d003      	beq.n	80079de <TIM_OC3_SetConfig+0x92>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	4a15      	ldr	r2, [pc, #84]	@ (8007a30 <TIM_OC3_SetConfig+0xe4>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d113      	bne.n	8007a06 <TIM_OC3_SetConfig+0xba>
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80079e4:	613b      	str	r3, [r7, #16]
 80079e6:	693b      	ldr	r3, [r7, #16]
 80079e8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80079ec:	613b      	str	r3, [r7, #16]
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	695b      	ldr	r3, [r3, #20]
 80079f2:	011b      	lsls	r3, r3, #4
 80079f4:	693a      	ldr	r2, [r7, #16]
 80079f6:	4313      	orrs	r3, r2
 80079f8:	613b      	str	r3, [r7, #16]
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	699b      	ldr	r3, [r3, #24]
 80079fe:	011b      	lsls	r3, r3, #4
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	613b      	str	r3, [r7, #16]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	693a      	ldr	r2, [r7, #16]
 8007a0a:	605a      	str	r2, [r3, #4]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	61da      	str	r2, [r3, #28]
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	685a      	ldr	r2, [r3, #4]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	697a      	ldr	r2, [r7, #20]
 8007a1e:	621a      	str	r2, [r3, #32]
 8007a20:	bf00      	nop
 8007a22:	371c      	adds	r7, #28
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bc80      	pop	{r7}
 8007a28:	4770      	bx	lr
 8007a2a:	bf00      	nop
 8007a2c:	40012c00 	.word	0x40012c00
 8007a30:	40013400 	.word	0x40013400

08007a34 <TIM_OC4_SetConfig>:
 8007a34:	b480      	push	{r7}
 8007a36:	b087      	sub	sp, #28
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
 8007a3c:	6039      	str	r1, [r7, #0]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6a1b      	ldr	r3, [r3, #32]
 8007a42:	613b      	str	r3, [r7, #16]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6a1b      	ldr	r3, [r3, #32]
 8007a48:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	621a      	str	r2, [r3, #32]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	685b      	ldr	r3, [r3, #4]
 8007a54:	617b      	str	r3, [r7, #20]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	69db      	ldr	r3, [r3, #28]
 8007a5a:	60fb      	str	r3, [r7, #12]
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a62:	60fb      	str	r3, [r7, #12]
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a6a:	60fb      	str	r3, [r7, #12]
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	021b      	lsls	r3, r3, #8
 8007a72:	68fa      	ldr	r2, [r7, #12]
 8007a74:	4313      	orrs	r3, r2
 8007a76:	60fb      	str	r3, [r7, #12]
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007a7e:	613b      	str	r3, [r7, #16]
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	031b      	lsls	r3, r3, #12
 8007a86:	693a      	ldr	r2, [r7, #16]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	613b      	str	r3, [r7, #16]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	4a11      	ldr	r2, [pc, #68]	@ (8007ad4 <TIM_OC4_SetConfig+0xa0>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d003      	beq.n	8007a9c <TIM_OC4_SetConfig+0x68>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	4a10      	ldr	r2, [pc, #64]	@ (8007ad8 <TIM_OC4_SetConfig+0xa4>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d109      	bne.n	8007ab0 <TIM_OC4_SetConfig+0x7c>
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007aa2:	617b      	str	r3, [r7, #20]
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	695b      	ldr	r3, [r3, #20]
 8007aa8:	019b      	lsls	r3, r3, #6
 8007aaa:	697a      	ldr	r2, [r7, #20]
 8007aac:	4313      	orrs	r3, r2
 8007aae:	617b      	str	r3, [r7, #20]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	697a      	ldr	r2, [r7, #20]
 8007ab4:	605a      	str	r2, [r3, #4]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	68fa      	ldr	r2, [r7, #12]
 8007aba:	61da      	str	r2, [r3, #28]
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	685a      	ldr	r2, [r3, #4]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	641a      	str	r2, [r3, #64]	@ 0x40
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	693a      	ldr	r2, [r7, #16]
 8007ac8:	621a      	str	r2, [r3, #32]
 8007aca:	bf00      	nop
 8007acc:	371c      	adds	r7, #28
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bc80      	pop	{r7}
 8007ad2:	4770      	bx	lr
 8007ad4:	40012c00 	.word	0x40012c00
 8007ad8:	40013400 	.word	0x40013400

08007adc <TIM_TI1_ConfigInputStage>:
 8007adc:	b480      	push	{r7}
 8007ade:	b087      	sub	sp, #28
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	60f8      	str	r0, [r7, #12]
 8007ae4:	60b9      	str	r1, [r7, #8]
 8007ae6:	607a      	str	r2, [r7, #4]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	6a1b      	ldr	r3, [r3, #32]
 8007aec:	617b      	str	r3, [r7, #20]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	6a1b      	ldr	r3, [r3, #32]
 8007af2:	f023 0201 	bic.w	r2, r3, #1
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	621a      	str	r2, [r3, #32]
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	699b      	ldr	r3, [r3, #24]
 8007afe:	613b      	str	r3, [r7, #16]
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b06:	613b      	str	r3, [r7, #16]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	011b      	lsls	r3, r3, #4
 8007b0c:	693a      	ldr	r2, [r7, #16]
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	613b      	str	r3, [r7, #16]
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	f023 030a 	bic.w	r3, r3, #10
 8007b18:	617b      	str	r3, [r7, #20]
 8007b1a:	697a      	ldr	r2, [r7, #20]
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	617b      	str	r3, [r7, #20]
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	693a      	ldr	r2, [r7, #16]
 8007b26:	619a      	str	r2, [r3, #24]
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	697a      	ldr	r2, [r7, #20]
 8007b2c:	621a      	str	r2, [r3, #32]
 8007b2e:	bf00      	nop
 8007b30:	371c      	adds	r7, #28
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bc80      	pop	{r7}
 8007b36:	4770      	bx	lr

08007b38 <TIM_TI2_ConfigInputStage>:
 8007b38:	b480      	push	{r7}
 8007b3a:	b087      	sub	sp, #28
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	60f8      	str	r0, [r7, #12]
 8007b40:	60b9      	str	r1, [r7, #8]
 8007b42:	607a      	str	r2, [r7, #4]
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	6a1b      	ldr	r3, [r3, #32]
 8007b48:	617b      	str	r3, [r7, #20]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	6a1b      	ldr	r3, [r3, #32]
 8007b4e:	f023 0210 	bic.w	r2, r3, #16
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	621a      	str	r2, [r3, #32]
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	699b      	ldr	r3, [r3, #24]
 8007b5a:	613b      	str	r3, [r7, #16]
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007b62:	613b      	str	r3, [r7, #16]
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	031b      	lsls	r3, r3, #12
 8007b68:	693a      	ldr	r2, [r7, #16]
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	613b      	str	r3, [r7, #16]
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007b74:	617b      	str	r3, [r7, #20]
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	011b      	lsls	r3, r3, #4
 8007b7a:	697a      	ldr	r2, [r7, #20]
 8007b7c:	4313      	orrs	r3, r2
 8007b7e:	617b      	str	r3, [r7, #20]
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	693a      	ldr	r2, [r7, #16]
 8007b84:	619a      	str	r2, [r3, #24]
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	697a      	ldr	r2, [r7, #20]
 8007b8a:	621a      	str	r2, [r3, #32]
 8007b8c:	bf00      	nop
 8007b8e:	371c      	adds	r7, #28
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bc80      	pop	{r7}
 8007b94:	4770      	bx	lr

08007b96 <TIM_ITRx_SetConfig>:
 8007b96:	b480      	push	{r7}
 8007b98:	b085      	sub	sp, #20
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6078      	str	r0, [r7, #4]
 8007b9e:	6039      	str	r1, [r7, #0]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	689b      	ldr	r3, [r3, #8]
 8007ba4:	60fb      	str	r3, [r7, #12]
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bac:	60fb      	str	r3, [r7, #12]
 8007bae:	683a      	ldr	r2, [r7, #0]
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	4313      	orrs	r3, r2
 8007bb4:	f043 0307 	orr.w	r3, r3, #7
 8007bb8:	60fb      	str	r3, [r7, #12]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	68fa      	ldr	r2, [r7, #12]
 8007bbe:	609a      	str	r2, [r3, #8]
 8007bc0:	bf00      	nop
 8007bc2:	3714      	adds	r7, #20
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bc80      	pop	{r7}
 8007bc8:	4770      	bx	lr

08007bca <TIM_ETR_SetConfig>:
 8007bca:	b480      	push	{r7}
 8007bcc:	b087      	sub	sp, #28
 8007bce:	af00      	add	r7, sp, #0
 8007bd0:	60f8      	str	r0, [r7, #12]
 8007bd2:	60b9      	str	r1, [r7, #8]
 8007bd4:	607a      	str	r2, [r7, #4]
 8007bd6:	603b      	str	r3, [r7, #0]
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	689b      	ldr	r3, [r3, #8]
 8007bdc:	617b      	str	r3, [r7, #20]
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007be4:	617b      	str	r3, [r7, #20]
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	021a      	lsls	r2, r3, #8
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	431a      	orrs	r2, r3
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	697a      	ldr	r2, [r7, #20]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	617b      	str	r3, [r7, #20]
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	697a      	ldr	r2, [r7, #20]
 8007bfc:	609a      	str	r2, [r3, #8]
 8007bfe:	bf00      	nop
 8007c00:	371c      	adds	r7, #28
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bc80      	pop	{r7}
 8007c06:	4770      	bx	lr

08007c08 <TIM_CCxChannelCmd>:
 8007c08:	b480      	push	{r7}
 8007c0a:	b087      	sub	sp, #28
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	60f8      	str	r0, [r7, #12]
 8007c10:	60b9      	str	r1, [r7, #8]
 8007c12:	607a      	str	r2, [r7, #4]
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	f003 031f 	and.w	r3, r3, #31
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8007c20:	617b      	str	r3, [r7, #20]
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6a1a      	ldr	r2, [r3, #32]
 8007c26:	697b      	ldr	r3, [r7, #20]
 8007c28:	43db      	mvns	r3, r3
 8007c2a:	401a      	ands	r2, r3
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	621a      	str	r2, [r3, #32]
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	6a1a      	ldr	r2, [r3, #32]
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	f003 031f 	and.w	r3, r3, #31
 8007c3a:	6879      	ldr	r1, [r7, #4]
 8007c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8007c40:	431a      	orrs	r2, r3
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	621a      	str	r2, [r3, #32]
 8007c46:	bf00      	nop
 8007c48:	371c      	adds	r7, #28
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bc80      	pop	{r7}
 8007c4e:	4770      	bx	lr

08007c50 <HAL_TIMEx_MasterConfigSynchronization>:
 8007c50:	b480      	push	{r7}
 8007c52:	b085      	sub	sp, #20
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
 8007c58:	6039      	str	r1, [r7, #0]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c60:	2b01      	cmp	r3, #1
 8007c62:	d101      	bne.n	8007c68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c64:	2302      	movs	r3, #2
 8007c66:	e050      	b.n	8007d0a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2202      	movs	r2, #2
 8007c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	60fb      	str	r3, [r7, #12]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	689b      	ldr	r3, [r3, #8]
 8007c86:	60bb      	str	r3, [r7, #8]
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c8e:	60fb      	str	r3, [r7, #12]
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	68fa      	ldr	r2, [r7, #12]
 8007c96:	4313      	orrs	r3, r2
 8007c98:	60fb      	str	r3, [r7, #12]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	68fa      	ldr	r2, [r7, #12]
 8007ca0:	605a      	str	r2, [r3, #4]
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a1b      	ldr	r2, [pc, #108]	@ (8007d14 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d018      	beq.n	8007cde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a19      	ldr	r2, [pc, #100]	@ (8007d18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d013      	beq.n	8007cde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cbe:	d00e      	beq.n	8007cde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a15      	ldr	r2, [pc, #84]	@ (8007d1c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d009      	beq.n	8007cde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	4a14      	ldr	r2, [pc, #80]	@ (8007d20 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d004      	beq.n	8007cde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	4a12      	ldr	r2, [pc, #72]	@ (8007d24 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d10c      	bne.n	8007cf8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ce4:	60bb      	str	r3, [r7, #8]
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	68ba      	ldr	r2, [r7, #8]
 8007cec:	4313      	orrs	r3, r2
 8007cee:	60bb      	str	r3, [r7, #8]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	68ba      	ldr	r2, [r7, #8]
 8007cf6:	609a      	str	r2, [r3, #8]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2200      	movs	r2, #0
 8007d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8007d08:	2300      	movs	r3, #0
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3714      	adds	r7, #20
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bc80      	pop	{r7}
 8007d12:	4770      	bx	lr
 8007d14:	40012c00 	.word	0x40012c00
 8007d18:	40013400 	.word	0x40013400
 8007d1c:	40000400 	.word	0x40000400
 8007d20:	40000800 	.word	0x40000800
 8007d24:	40000c00 	.word	0x40000c00

08007d28 <HAL_TIMEx_CommutCallback>:
 8007d28:	b480      	push	{r7}
 8007d2a:	b083      	sub	sp, #12
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
 8007d30:	bf00      	nop
 8007d32:	370c      	adds	r7, #12
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bc80      	pop	{r7}
 8007d38:	4770      	bx	lr

08007d3a <HAL_TIMEx_BreakCallback>:
 8007d3a:	b480      	push	{r7}
 8007d3c:	b083      	sub	sp, #12
 8007d3e:	af00      	add	r7, sp, #0
 8007d40:	6078      	str	r0, [r7, #4]
 8007d42:	bf00      	nop
 8007d44:	370c      	adds	r7, #12
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bc80      	pop	{r7}
 8007d4a:	4770      	bx	lr

08007d4c <HAL_UART_Init>:
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b082      	sub	sp, #8
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d101      	bne.n	8007d5e <HAL_UART_Init+0x12>
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	e042      	b.n	8007de4 <HAL_UART_Init+0x98>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d106      	bne.n	8007d78 <HAL_UART_Init+0x2c>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f7fd f8b8 	bl	8004ee8 <HAL_UART_MspInit>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2224      	movs	r2, #36	@ 0x24
 8007d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	68da      	ldr	r2, [r3, #12]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007d8e:	60da      	str	r2, [r3, #12]
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	f000 fdb7 	bl	8008904 <UART_SetConfig>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	691a      	ldr	r2, [r3, #16]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007da4:	611a      	str	r2, [r3, #16]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	695a      	ldr	r2, [r3, #20]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007db4:	615a      	str	r2, [r3, #20]
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	68da      	ldr	r2, [r3, #12]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007dc4:	60da      	str	r2, [r3, #12]
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	645a      	str	r2, [r3, #68]	@ 0x44
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2220      	movs	r2, #32
 8007dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2220      	movs	r2, #32
 8007dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2200      	movs	r2, #0
 8007de0:	635a      	str	r2, [r3, #52]	@ 0x34
 8007de2:	2300      	movs	r3, #0
 8007de4:	4618      	mov	r0, r3
 8007de6:	3708      	adds	r7, #8
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}

08007dec <HAL_UART_Transmit>:
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b08a      	sub	sp, #40	@ 0x28
 8007df0:	af02      	add	r7, sp, #8
 8007df2:	60f8      	str	r0, [r7, #12]
 8007df4:	60b9      	str	r1, [r7, #8]
 8007df6:	603b      	str	r3, [r7, #0]
 8007df8:	4613      	mov	r3, r2
 8007dfa:	80fb      	strh	r3, [r7, #6]
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	617b      	str	r3, [r7, #20]
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	2b20      	cmp	r3, #32
 8007e0a:	d175      	bne.n	8007ef8 <HAL_UART_Transmit+0x10c>
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d002      	beq.n	8007e18 <HAL_UART_Transmit+0x2c>
 8007e12:	88fb      	ldrh	r3, [r7, #6]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d101      	bne.n	8007e1c <HAL_UART_Transmit+0x30>
 8007e18:	2301      	movs	r3, #1
 8007e1a:	e06e      	b.n	8007efa <HAL_UART_Transmit+0x10e>
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	645a      	str	r2, [r3, #68]	@ 0x44
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	2221      	movs	r2, #33	@ 0x21
 8007e26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007e2a:	f7fd faad 	bl	8005388 <HAL_GetTick>
 8007e2e:	6178      	str	r0, [r7, #20]
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	88fa      	ldrh	r2, [r7, #6]
 8007e34:	849a      	strh	r2, [r3, #36]	@ 0x24
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	88fa      	ldrh	r2, [r7, #6]
 8007e3a:	84da      	strh	r2, [r3, #38]	@ 0x26
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	689b      	ldr	r3, [r3, #8]
 8007e40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e44:	d108      	bne.n	8007e58 <HAL_UART_Transmit+0x6c>
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	691b      	ldr	r3, [r3, #16]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d104      	bne.n	8007e58 <HAL_UART_Transmit+0x6c>
 8007e4e:	2300      	movs	r3, #0
 8007e50:	61fb      	str	r3, [r7, #28]
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	61bb      	str	r3, [r7, #24]
 8007e56:	e003      	b.n	8007e60 <HAL_UART_Transmit+0x74>
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	61fb      	str	r3, [r7, #28]
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	61bb      	str	r3, [r7, #24]
 8007e60:	e02e      	b.n	8007ec0 <HAL_UART_Transmit+0xd4>
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	9300      	str	r3, [sp, #0]
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	2180      	movs	r1, #128	@ 0x80
 8007e6c:	68f8      	ldr	r0, [r7, #12]
 8007e6e:	f000 fb1c 	bl	80084aa <UART_WaitOnFlagUntilTimeout>
 8007e72:	4603      	mov	r3, r0
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d005      	beq.n	8007e84 <HAL_UART_Transmit+0x98>
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2220      	movs	r2, #32
 8007e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007e80:	2303      	movs	r3, #3
 8007e82:	e03a      	b.n	8007efa <HAL_UART_Transmit+0x10e>
 8007e84:	69fb      	ldr	r3, [r7, #28]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d10b      	bne.n	8007ea2 <HAL_UART_Transmit+0xb6>
 8007e8a:	69bb      	ldr	r3, [r7, #24]
 8007e8c:	881b      	ldrh	r3, [r3, #0]
 8007e8e:	461a      	mov	r2, r3
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e98:	605a      	str	r2, [r3, #4]
 8007e9a:	69bb      	ldr	r3, [r7, #24]
 8007e9c:	3302      	adds	r3, #2
 8007e9e:	61bb      	str	r3, [r7, #24]
 8007ea0:	e007      	b.n	8007eb2 <HAL_UART_Transmit+0xc6>
 8007ea2:	69fb      	ldr	r3, [r7, #28]
 8007ea4:	781a      	ldrb	r2, [r3, #0]
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	605a      	str	r2, [r3, #4]
 8007eac:	69fb      	ldr	r3, [r7, #28]
 8007eae:	3301      	adds	r3, #1
 8007eb0:	61fb      	str	r3, [r7, #28]
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	3b01      	subs	r3, #1
 8007eba:	b29a      	uxth	r2, r3
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	84da      	strh	r2, [r3, #38]	@ 0x26
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d1cb      	bne.n	8007e62 <HAL_UART_Transmit+0x76>
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	9300      	str	r3, [sp, #0]
 8007ece:	697b      	ldr	r3, [r7, #20]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	2140      	movs	r1, #64	@ 0x40
 8007ed4:	68f8      	ldr	r0, [r7, #12]
 8007ed6:	f000 fae8 	bl	80084aa <UART_WaitOnFlagUntilTimeout>
 8007eda:	4603      	mov	r3, r0
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d005      	beq.n	8007eec <HAL_UART_Transmit+0x100>
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2220      	movs	r2, #32
 8007ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007ee8:	2303      	movs	r3, #3
 8007eea:	e006      	b.n	8007efa <HAL_UART_Transmit+0x10e>
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	2220      	movs	r2, #32
 8007ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	e000      	b.n	8007efa <HAL_UART_Transmit+0x10e>
 8007ef8:	2302      	movs	r3, #2
 8007efa:	4618      	mov	r0, r3
 8007efc:	3720      	adds	r7, #32
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bd80      	pop	{r7, pc}

08007f02 <HAL_UART_Receive_IT>:
 8007f02:	b580      	push	{r7, lr}
 8007f04:	b084      	sub	sp, #16
 8007f06:	af00      	add	r7, sp, #0
 8007f08:	60f8      	str	r0, [r7, #12]
 8007f0a:	60b9      	str	r1, [r7, #8]
 8007f0c:	4613      	mov	r3, r2
 8007f0e:	80fb      	strh	r3, [r7, #6]
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007f16:	b2db      	uxtb	r3, r3
 8007f18:	2b20      	cmp	r3, #32
 8007f1a:	d112      	bne.n	8007f42 <HAL_UART_Receive_IT+0x40>
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d002      	beq.n	8007f28 <HAL_UART_Receive_IT+0x26>
 8007f22:	88fb      	ldrh	r3, [r7, #6]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d101      	bne.n	8007f2c <HAL_UART_Receive_IT+0x2a>
 8007f28:	2301      	movs	r3, #1
 8007f2a:	e00b      	b.n	8007f44 <HAL_UART_Receive_IT+0x42>
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	631a      	str	r2, [r3, #48]	@ 0x30
 8007f32:	88fb      	ldrh	r3, [r7, #6]
 8007f34:	461a      	mov	r2, r3
 8007f36:	68b9      	ldr	r1, [r7, #8]
 8007f38:	68f8      	ldr	r0, [r7, #12]
 8007f3a:	f000 fb0f 	bl	800855c <UART_Start_Receive_IT>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	e000      	b.n	8007f44 <HAL_UART_Receive_IT+0x42>
 8007f42:	2302      	movs	r3, #2
 8007f44:	4618      	mov	r0, r3
 8007f46:	3710      	adds	r7, #16
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}

08007f4c <HAL_UART_IRQHandler>:
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b0ba      	sub	sp, #232	@ 0xe8
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	68db      	ldr	r3, [r3, #12]
 8007f64:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	695b      	ldr	r3, [r3, #20]
 8007f6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007f72:	2300      	movs	r3, #0
 8007f74:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007f78:	2300      	movs	r3, #0
 8007f7a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007f7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f82:	f003 030f 	and.w	r3, r3, #15
 8007f86:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007f8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d10f      	bne.n	8007fb2 <HAL_UART_IRQHandler+0x66>
 8007f92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f96:	f003 0320 	and.w	r3, r3, #32
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d009      	beq.n	8007fb2 <HAL_UART_IRQHandler+0x66>
 8007f9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fa2:	f003 0320 	and.w	r3, r3, #32
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d003      	beq.n	8007fb2 <HAL_UART_IRQHandler+0x66>
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f000 fbec 	bl	8008788 <UART_Receive_IT>
 8007fb0:	e25b      	b.n	800846a <HAL_UART_IRQHandler+0x51e>
 8007fb2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	f000 80de 	beq.w	8008178 <HAL_UART_IRQHandler+0x22c>
 8007fbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007fc0:	f003 0301 	and.w	r3, r3, #1
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d106      	bne.n	8007fd6 <HAL_UART_IRQHandler+0x8a>
 8007fc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fcc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f000 80d1 	beq.w	8008178 <HAL_UART_IRQHandler+0x22c>
 8007fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fda:	f003 0301 	and.w	r3, r3, #1
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d00b      	beq.n	8007ffa <HAL_UART_IRQHandler+0xae>
 8007fe2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fe6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d005      	beq.n	8007ffa <HAL_UART_IRQHandler+0xae>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ff2:	f043 0201 	orr.w	r2, r3, #1
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	645a      	str	r2, [r3, #68]	@ 0x44
 8007ffa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ffe:	f003 0304 	and.w	r3, r3, #4
 8008002:	2b00      	cmp	r3, #0
 8008004:	d00b      	beq.n	800801e <HAL_UART_IRQHandler+0xd2>
 8008006:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800800a:	f003 0301 	and.w	r3, r3, #1
 800800e:	2b00      	cmp	r3, #0
 8008010:	d005      	beq.n	800801e <HAL_UART_IRQHandler+0xd2>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008016:	f043 0202 	orr.w	r2, r3, #2
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	645a      	str	r2, [r3, #68]	@ 0x44
 800801e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008022:	f003 0302 	and.w	r3, r3, #2
 8008026:	2b00      	cmp	r3, #0
 8008028:	d00b      	beq.n	8008042 <HAL_UART_IRQHandler+0xf6>
 800802a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800802e:	f003 0301 	and.w	r3, r3, #1
 8008032:	2b00      	cmp	r3, #0
 8008034:	d005      	beq.n	8008042 <HAL_UART_IRQHandler+0xf6>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800803a:	f043 0204 	orr.w	r2, r3, #4
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	645a      	str	r2, [r3, #68]	@ 0x44
 8008042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008046:	f003 0308 	and.w	r3, r3, #8
 800804a:	2b00      	cmp	r3, #0
 800804c:	d011      	beq.n	8008072 <HAL_UART_IRQHandler+0x126>
 800804e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008052:	f003 0320 	and.w	r3, r3, #32
 8008056:	2b00      	cmp	r3, #0
 8008058:	d105      	bne.n	8008066 <HAL_UART_IRQHandler+0x11a>
 800805a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800805e:	f003 0301 	and.w	r3, r3, #1
 8008062:	2b00      	cmp	r3, #0
 8008064:	d005      	beq.n	8008072 <HAL_UART_IRQHandler+0x126>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800806a:	f043 0208 	orr.w	r2, r3, #8
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	645a      	str	r2, [r3, #68]	@ 0x44
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008076:	2b00      	cmp	r3, #0
 8008078:	f000 81f2 	beq.w	8008460 <HAL_UART_IRQHandler+0x514>
 800807c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008080:	f003 0320 	and.w	r3, r3, #32
 8008084:	2b00      	cmp	r3, #0
 8008086:	d008      	beq.n	800809a <HAL_UART_IRQHandler+0x14e>
 8008088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800808c:	f003 0320 	and.w	r3, r3, #32
 8008090:	2b00      	cmp	r3, #0
 8008092:	d002      	beq.n	800809a <HAL_UART_IRQHandler+0x14e>
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f000 fb77 	bl	8008788 <UART_Receive_IT>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	695b      	ldr	r3, [r3, #20]
 80080a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	bf14      	ite	ne
 80080a8:	2301      	movne	r3, #1
 80080aa:	2300      	moveq	r3, #0
 80080ac:	b2db      	uxtb	r3, r3
 80080ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080b6:	f003 0308 	and.w	r3, r3, #8
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d103      	bne.n	80080c6 <HAL_UART_IRQHandler+0x17a>
 80080be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d04f      	beq.n	8008166 <HAL_UART_IRQHandler+0x21a>
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f000 fa81 	bl	80085ce <UART_EndRxTransfer>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	695b      	ldr	r3, [r3, #20]
 80080d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d041      	beq.n	800815e <HAL_UART_IRQHandler+0x212>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	3314      	adds	r3, #20
 80080e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80080e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80080e8:	e853 3f00 	ldrex	r3, [r3]
 80080ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80080f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80080f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	3314      	adds	r3, #20
 8008102:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008106:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800810a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800810e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008112:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008116:	e841 2300 	strex	r3, r2, [r1]
 800811a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800811e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008122:	2b00      	cmp	r3, #0
 8008124:	d1d9      	bne.n	80080da <HAL_UART_IRQHandler+0x18e>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800812a:	2b00      	cmp	r3, #0
 800812c:	d013      	beq.n	8008156 <HAL_UART_IRQHandler+0x20a>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008132:	4a7e      	ldr	r2, [pc, #504]	@ (800832c <HAL_UART_IRQHandler+0x3e0>)
 8008134:	635a      	str	r2, [r3, #52]	@ 0x34
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800813a:	4618      	mov	r0, r3
 800813c:	f7fd fa9a 	bl	8005674 <HAL_DMA_Abort_IT>
 8008140:	4603      	mov	r3, r0
 8008142:	2b00      	cmp	r3, #0
 8008144:	d016      	beq.n	8008174 <HAL_UART_IRQHandler+0x228>
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800814a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800814c:	687a      	ldr	r2, [r7, #4]
 800814e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008150:	4610      	mov	r0, r2
 8008152:	4798      	blx	r3
 8008154:	e00e      	b.n	8008174 <HAL_UART_IRQHandler+0x228>
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f000 f993 	bl	8008482 <HAL_UART_ErrorCallback>
 800815c:	e00a      	b.n	8008174 <HAL_UART_IRQHandler+0x228>
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f000 f98f 	bl	8008482 <HAL_UART_ErrorCallback>
 8008164:	e006      	b.n	8008174 <HAL_UART_IRQHandler+0x228>
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 f98b 	bl	8008482 <HAL_UART_ErrorCallback>
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2200      	movs	r2, #0
 8008170:	645a      	str	r2, [r3, #68]	@ 0x44
 8008172:	e175      	b.n	8008460 <HAL_UART_IRQHandler+0x514>
 8008174:	bf00      	nop
 8008176:	e173      	b.n	8008460 <HAL_UART_IRQHandler+0x514>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800817c:	2b01      	cmp	r3, #1
 800817e:	f040 814f 	bne.w	8008420 <HAL_UART_IRQHandler+0x4d4>
 8008182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008186:	f003 0310 	and.w	r3, r3, #16
 800818a:	2b00      	cmp	r3, #0
 800818c:	f000 8148 	beq.w	8008420 <HAL_UART_IRQHandler+0x4d4>
 8008190:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008194:	f003 0310 	and.w	r3, r3, #16
 8008198:	2b00      	cmp	r3, #0
 800819a:	f000 8141 	beq.w	8008420 <HAL_UART_IRQHandler+0x4d4>
 800819e:	2300      	movs	r3, #0
 80081a0:	60bb      	str	r3, [r7, #8]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	60bb      	str	r3, [r7, #8]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	60bb      	str	r3, [r7, #8]
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	695b      	ldr	r3, [r3, #20]
 80081ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081be:	2b00      	cmp	r3, #0
 80081c0:	f000 80b6 	beq.w	8008330 <HAL_UART_IRQHandler+0x3e4>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
 80081d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	f000 8145 	beq.w	8008464 <HAL_UART_IRQHandler+0x518>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80081de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80081e2:	429a      	cmp	r2, r3
 80081e4:	f080 813e 	bcs.w	8008464 <HAL_UART_IRQHandler+0x518>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80081ee:	85da      	strh	r2, [r3, #46]	@ 0x2e
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081f4:	699b      	ldr	r3, [r3, #24]
 80081f6:	2b20      	cmp	r3, #32
 80081f8:	f000 8088 	beq.w	800830c <HAL_UART_IRQHandler+0x3c0>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	330c      	adds	r3, #12
 8008202:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008206:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800820a:	e853 3f00 	ldrex	r3, [r3]
 800820e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008212:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008216:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800821a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	330c      	adds	r3, #12
 8008224:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008228:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800822c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008230:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008234:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008238:	e841 2300 	strex	r3, r2, [r1]
 800823c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008240:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008244:	2b00      	cmp	r3, #0
 8008246:	d1d9      	bne.n	80081fc <HAL_UART_IRQHandler+0x2b0>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	3314      	adds	r3, #20
 800824e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008250:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008252:	e853 3f00 	ldrex	r3, [r3]
 8008256:	673b      	str	r3, [r7, #112]	@ 0x70
 8008258:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800825a:	f023 0301 	bic.w	r3, r3, #1
 800825e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	3314      	adds	r3, #20
 8008268:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800826c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008270:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008272:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008274:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008278:	e841 2300 	strex	r3, r2, [r1]
 800827c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800827e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008280:	2b00      	cmp	r3, #0
 8008282:	d1e1      	bne.n	8008248 <HAL_UART_IRQHandler+0x2fc>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	3314      	adds	r3, #20
 800828a:	663b      	str	r3, [r7, #96]	@ 0x60
 800828c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800828e:	e853 3f00 	ldrex	r3, [r3]
 8008292:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008294:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008296:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800829a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	3314      	adds	r3, #20
 80082a4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80082a8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80082aa:	66bb      	str	r3, [r7, #104]	@ 0x68
 80082ac:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80082ae:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80082b0:	e841 2300 	strex	r3, r2, [r1]
 80082b4:	667b      	str	r3, [r7, #100]	@ 0x64
 80082b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d1e3      	bne.n	8008284 <HAL_UART_IRQHandler+0x338>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2220      	movs	r2, #32
 80082c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2200      	movs	r2, #0
 80082c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	330c      	adds	r3, #12
 80082d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082d4:	e853 3f00 	ldrex	r3, [r3]
 80082d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80082dc:	f023 0310 	bic.w	r3, r3, #16
 80082e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	330c      	adds	r3, #12
 80082ea:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80082ee:	65ba      	str	r2, [r7, #88]	@ 0x58
 80082f0:	657b      	str	r3, [r7, #84]	@ 0x54
 80082f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80082f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80082f6:	e841 2300 	strex	r3, r2, [r1]
 80082fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80082fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d1e3      	bne.n	80082ca <HAL_UART_IRQHandler+0x37e>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008306:	4618      	mov	r0, r3
 8008308:	f7fd f979 	bl	80055fe <HAL_DMA_Abort>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2202      	movs	r2, #2
 8008310:	635a      	str	r2, [r3, #52]	@ 0x34
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800831a:	b29b      	uxth	r3, r3
 800831c:	1ad3      	subs	r3, r2, r3
 800831e:	b29b      	uxth	r3, r3
 8008320:	4619      	mov	r1, r3
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f000 f8b6 	bl	8008494 <HAL_UARTEx_RxEventCallback>
 8008328:	e09c      	b.n	8008464 <HAL_UART_IRQHandler+0x518>
 800832a:	bf00      	nop
 800832c:	08008693 	.word	0x08008693
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008338:	b29b      	uxth	r3, r3
 800833a:	1ad3      	subs	r3, r2, r3
 800833c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008344:	b29b      	uxth	r3, r3
 8008346:	2b00      	cmp	r3, #0
 8008348:	f000 808e 	beq.w	8008468 <HAL_UART_IRQHandler+0x51c>
 800834c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008350:	2b00      	cmp	r3, #0
 8008352:	f000 8089 	beq.w	8008468 <HAL_UART_IRQHandler+0x51c>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	330c      	adds	r3, #12
 800835c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800835e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008360:	e853 3f00 	ldrex	r3, [r3]
 8008364:	637b      	str	r3, [r7, #52]	@ 0x34
 8008366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008368:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800836c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	330c      	adds	r3, #12
 8008376:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800837a:	647a      	str	r2, [r7, #68]	@ 0x44
 800837c:	643b      	str	r3, [r7, #64]	@ 0x40
 800837e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008380:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008382:	e841 2300 	strex	r3, r2, [r1]
 8008386:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008388:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800838a:	2b00      	cmp	r3, #0
 800838c:	d1e3      	bne.n	8008356 <HAL_UART_IRQHandler+0x40a>
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	3314      	adds	r3, #20
 8008394:	627b      	str	r3, [r7, #36]	@ 0x24
 8008396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008398:	e853 3f00 	ldrex	r3, [r3]
 800839c:	623b      	str	r3, [r7, #32]
 800839e:	6a3b      	ldr	r3, [r7, #32]
 80083a0:	f023 0301 	bic.w	r3, r3, #1
 80083a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	3314      	adds	r3, #20
 80083ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80083b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80083b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80083b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083ba:	e841 2300 	strex	r3, r2, [r1]
 80083be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80083c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d1e3      	bne.n	800838e <HAL_UART_IRQHandler+0x442>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2220      	movs	r2, #32
 80083ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2200      	movs	r2, #0
 80083d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	330c      	adds	r3, #12
 80083da:	613b      	str	r3, [r7, #16]
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	e853 3f00 	ldrex	r3, [r3]
 80083e2:	60fb      	str	r3, [r7, #12]
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	f023 0310 	bic.w	r3, r3, #16
 80083ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	330c      	adds	r3, #12
 80083f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80083f8:	61fa      	str	r2, [r7, #28]
 80083fa:	61bb      	str	r3, [r7, #24]
 80083fc:	69b9      	ldr	r1, [r7, #24]
 80083fe:	69fa      	ldr	r2, [r7, #28]
 8008400:	e841 2300 	strex	r3, r2, [r1]
 8008404:	617b      	str	r3, [r7, #20]
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d1e3      	bne.n	80083d4 <HAL_UART_IRQHandler+0x488>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2202      	movs	r2, #2
 8008410:	635a      	str	r2, [r3, #52]	@ 0x34
 8008412:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008416:	4619      	mov	r1, r3
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f000 f83b 	bl	8008494 <HAL_UARTEx_RxEventCallback>
 800841e:	e023      	b.n	8008468 <HAL_UART_IRQHandler+0x51c>
 8008420:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008424:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008428:	2b00      	cmp	r3, #0
 800842a:	d009      	beq.n	8008440 <HAL_UART_IRQHandler+0x4f4>
 800842c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008430:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008434:	2b00      	cmp	r3, #0
 8008436:	d003      	beq.n	8008440 <HAL_UART_IRQHandler+0x4f4>
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f000 f93e 	bl	80086ba <UART_Transmit_IT>
 800843e:	e014      	b.n	800846a <HAL_UART_IRQHandler+0x51e>
 8008440:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008448:	2b00      	cmp	r3, #0
 800844a:	d00e      	beq.n	800846a <HAL_UART_IRQHandler+0x51e>
 800844c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008454:	2b00      	cmp	r3, #0
 8008456:	d008      	beq.n	800846a <HAL_UART_IRQHandler+0x51e>
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f000 f97d 	bl	8008758 <UART_EndTransmit_IT>
 800845e:	e004      	b.n	800846a <HAL_UART_IRQHandler+0x51e>
 8008460:	bf00      	nop
 8008462:	e002      	b.n	800846a <HAL_UART_IRQHandler+0x51e>
 8008464:	bf00      	nop
 8008466:	e000      	b.n	800846a <HAL_UART_IRQHandler+0x51e>
 8008468:	bf00      	nop
 800846a:	37e8      	adds	r7, #232	@ 0xe8
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}

08008470 <HAL_UART_TxCpltCallback>:
 8008470:	b480      	push	{r7}
 8008472:	b083      	sub	sp, #12
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
 8008478:	bf00      	nop
 800847a:	370c      	adds	r7, #12
 800847c:	46bd      	mov	sp, r7
 800847e:	bc80      	pop	{r7}
 8008480:	4770      	bx	lr

08008482 <HAL_UART_ErrorCallback>:
 8008482:	b480      	push	{r7}
 8008484:	b083      	sub	sp, #12
 8008486:	af00      	add	r7, sp, #0
 8008488:	6078      	str	r0, [r7, #4]
 800848a:	bf00      	nop
 800848c:	370c      	adds	r7, #12
 800848e:	46bd      	mov	sp, r7
 8008490:	bc80      	pop	{r7}
 8008492:	4770      	bx	lr

08008494 <HAL_UARTEx_RxEventCallback>:
 8008494:	b480      	push	{r7}
 8008496:	b083      	sub	sp, #12
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
 800849c:	460b      	mov	r3, r1
 800849e:	807b      	strh	r3, [r7, #2]
 80084a0:	bf00      	nop
 80084a2:	370c      	adds	r7, #12
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bc80      	pop	{r7}
 80084a8:	4770      	bx	lr

080084aa <UART_WaitOnFlagUntilTimeout>:
 80084aa:	b580      	push	{r7, lr}
 80084ac:	b086      	sub	sp, #24
 80084ae:	af00      	add	r7, sp, #0
 80084b0:	60f8      	str	r0, [r7, #12]
 80084b2:	60b9      	str	r1, [r7, #8]
 80084b4:	603b      	str	r3, [r7, #0]
 80084b6:	4613      	mov	r3, r2
 80084b8:	71fb      	strb	r3, [r7, #7]
 80084ba:	e03b      	b.n	8008534 <UART_WaitOnFlagUntilTimeout+0x8a>
 80084bc:	6a3b      	ldr	r3, [r7, #32]
 80084be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084c2:	d037      	beq.n	8008534 <UART_WaitOnFlagUntilTimeout+0x8a>
 80084c4:	f7fc ff60 	bl	8005388 <HAL_GetTick>
 80084c8:	4602      	mov	r2, r0
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	1ad3      	subs	r3, r2, r3
 80084ce:	6a3a      	ldr	r2, [r7, #32]
 80084d0:	429a      	cmp	r2, r3
 80084d2:	d302      	bcc.n	80084da <UART_WaitOnFlagUntilTimeout+0x30>
 80084d4:	6a3b      	ldr	r3, [r7, #32]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d101      	bne.n	80084de <UART_WaitOnFlagUntilTimeout+0x34>
 80084da:	2303      	movs	r3, #3
 80084dc:	e03a      	b.n	8008554 <UART_WaitOnFlagUntilTimeout+0xaa>
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	68db      	ldr	r3, [r3, #12]
 80084e4:	f003 0304 	and.w	r3, r3, #4
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d023      	beq.n	8008534 <UART_WaitOnFlagUntilTimeout+0x8a>
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	2b80      	cmp	r3, #128	@ 0x80
 80084f0:	d020      	beq.n	8008534 <UART_WaitOnFlagUntilTimeout+0x8a>
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	2b40      	cmp	r3, #64	@ 0x40
 80084f6:	d01d      	beq.n	8008534 <UART_WaitOnFlagUntilTimeout+0x8a>
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f003 0308 	and.w	r3, r3, #8
 8008502:	2b08      	cmp	r3, #8
 8008504:	d116      	bne.n	8008534 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008506:	2300      	movs	r3, #0
 8008508:	617b      	str	r3, [r7, #20]
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	617b      	str	r3, [r7, #20]
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	685b      	ldr	r3, [r3, #4]
 8008518:	617b      	str	r3, [r7, #20]
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	68f8      	ldr	r0, [r7, #12]
 800851e:	f000 f856 	bl	80085ce <UART_EndRxTransfer>
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	2208      	movs	r2, #8
 8008526:	645a      	str	r2, [r3, #68]	@ 0x44
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2200      	movs	r2, #0
 800852c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008530:	2301      	movs	r3, #1
 8008532:	e00f      	b.n	8008554 <UART_WaitOnFlagUntilTimeout+0xaa>
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	681a      	ldr	r2, [r3, #0]
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	4013      	ands	r3, r2
 800853e:	68ba      	ldr	r2, [r7, #8]
 8008540:	429a      	cmp	r2, r3
 8008542:	bf0c      	ite	eq
 8008544:	2301      	moveq	r3, #1
 8008546:	2300      	movne	r3, #0
 8008548:	b2db      	uxtb	r3, r3
 800854a:	461a      	mov	r2, r3
 800854c:	79fb      	ldrb	r3, [r7, #7]
 800854e:	429a      	cmp	r2, r3
 8008550:	d0b4      	beq.n	80084bc <UART_WaitOnFlagUntilTimeout+0x12>
 8008552:	2300      	movs	r3, #0
 8008554:	4618      	mov	r0, r3
 8008556:	3718      	adds	r7, #24
 8008558:	46bd      	mov	sp, r7
 800855a:	bd80      	pop	{r7, pc}

0800855c <UART_Start_Receive_IT>:
 800855c:	b480      	push	{r7}
 800855e:	b085      	sub	sp, #20
 8008560:	af00      	add	r7, sp, #0
 8008562:	60f8      	str	r0, [r7, #12]
 8008564:	60b9      	str	r1, [r7, #8]
 8008566:	4613      	mov	r3, r2
 8008568:	80fb      	strh	r3, [r7, #6]
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	68ba      	ldr	r2, [r7, #8]
 800856e:	629a      	str	r2, [r3, #40]	@ 0x28
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	88fa      	ldrh	r2, [r7, #6]
 8008574:	859a      	strh	r2, [r3, #44]	@ 0x2c
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	88fa      	ldrh	r2, [r7, #6]
 800857a:	85da      	strh	r2, [r3, #46]	@ 0x2e
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	2200      	movs	r2, #0
 8008580:	645a      	str	r2, [r3, #68]	@ 0x44
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	2222      	movs	r2, #34	@ 0x22
 8008586:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	691b      	ldr	r3, [r3, #16]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d007      	beq.n	80085a2 <UART_Start_Receive_IT+0x46>
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	68da      	ldr	r2, [r3, #12]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80085a0:	60da      	str	r2, [r3, #12]
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	695a      	ldr	r2, [r3, #20]
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f042 0201 	orr.w	r2, r2, #1
 80085b0:	615a      	str	r2, [r3, #20]
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	68da      	ldr	r2, [r3, #12]
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f042 0220 	orr.w	r2, r2, #32
 80085c0:	60da      	str	r2, [r3, #12]
 80085c2:	2300      	movs	r3, #0
 80085c4:	4618      	mov	r0, r3
 80085c6:	3714      	adds	r7, #20
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bc80      	pop	{r7}
 80085cc:	4770      	bx	lr

080085ce <UART_EndRxTransfer>:
 80085ce:	b480      	push	{r7}
 80085d0:	b095      	sub	sp, #84	@ 0x54
 80085d2:	af00      	add	r7, sp, #0
 80085d4:	6078      	str	r0, [r7, #4]
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	330c      	adds	r3, #12
 80085dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80085de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085e0:	e853 3f00 	ldrex	r3, [r3]
 80085e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80085e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80085ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	330c      	adds	r3, #12
 80085f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80085f6:	643a      	str	r2, [r7, #64]	@ 0x40
 80085f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80085fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80085fe:	e841 2300 	strex	r3, r2, [r1]
 8008602:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008606:	2b00      	cmp	r3, #0
 8008608:	d1e5      	bne.n	80085d6 <UART_EndRxTransfer+0x8>
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	3314      	adds	r3, #20
 8008610:	623b      	str	r3, [r7, #32]
 8008612:	6a3b      	ldr	r3, [r7, #32]
 8008614:	e853 3f00 	ldrex	r3, [r3]
 8008618:	61fb      	str	r3, [r7, #28]
 800861a:	69fb      	ldr	r3, [r7, #28]
 800861c:	f023 0301 	bic.w	r3, r3, #1
 8008620:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	3314      	adds	r3, #20
 8008628:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800862a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800862c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800862e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008630:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008632:	e841 2300 	strex	r3, r2, [r1]
 8008636:	627b      	str	r3, [r7, #36]	@ 0x24
 8008638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800863a:	2b00      	cmp	r3, #0
 800863c:	d1e5      	bne.n	800860a <UART_EndRxTransfer+0x3c>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008642:	2b01      	cmp	r3, #1
 8008644:	d119      	bne.n	800867a <UART_EndRxTransfer+0xac>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	330c      	adds	r3, #12
 800864c:	60fb      	str	r3, [r7, #12]
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	e853 3f00 	ldrex	r3, [r3]
 8008654:	60bb      	str	r3, [r7, #8]
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	f023 0310 	bic.w	r3, r3, #16
 800865c:	647b      	str	r3, [r7, #68]	@ 0x44
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	330c      	adds	r3, #12
 8008664:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008666:	61ba      	str	r2, [r7, #24]
 8008668:	617b      	str	r3, [r7, #20]
 800866a:	6979      	ldr	r1, [r7, #20]
 800866c:	69ba      	ldr	r2, [r7, #24]
 800866e:	e841 2300 	strex	r3, r2, [r1]
 8008672:	613b      	str	r3, [r7, #16]
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d1e5      	bne.n	8008646 <UART_EndRxTransfer+0x78>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2220      	movs	r2, #32
 800867e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2200      	movs	r2, #0
 8008686:	631a      	str	r2, [r3, #48]	@ 0x30
 8008688:	bf00      	nop
 800868a:	3754      	adds	r7, #84	@ 0x54
 800868c:	46bd      	mov	sp, r7
 800868e:	bc80      	pop	{r7}
 8008690:	4770      	bx	lr

08008692 <UART_DMAAbortOnError>:
 8008692:	b580      	push	{r7, lr}
 8008694:	b084      	sub	sp, #16
 8008696:	af00      	add	r7, sp, #0
 8008698:	6078      	str	r0, [r7, #4]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800869e:	60fb      	str	r3, [r7, #12]
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	2200      	movs	r2, #0
 80086a4:	85da      	strh	r2, [r3, #46]	@ 0x2e
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	2200      	movs	r2, #0
 80086aa:	84da      	strh	r2, [r3, #38]	@ 0x26
 80086ac:	68f8      	ldr	r0, [r7, #12]
 80086ae:	f7ff fee8 	bl	8008482 <HAL_UART_ErrorCallback>
 80086b2:	bf00      	nop
 80086b4:	3710      	adds	r7, #16
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bd80      	pop	{r7, pc}

080086ba <UART_Transmit_IT>:
 80086ba:	b480      	push	{r7}
 80086bc:	b085      	sub	sp, #20
 80086be:	af00      	add	r7, sp, #0
 80086c0:	6078      	str	r0, [r7, #4]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086c8:	b2db      	uxtb	r3, r3
 80086ca:	2b21      	cmp	r3, #33	@ 0x21
 80086cc:	d13e      	bne.n	800874c <UART_Transmit_IT+0x92>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	689b      	ldr	r3, [r3, #8]
 80086d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086d6:	d114      	bne.n	8008702 <UART_Transmit_IT+0x48>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	691b      	ldr	r3, [r3, #16]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d110      	bne.n	8008702 <UART_Transmit_IT+0x48>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6a1b      	ldr	r3, [r3, #32]
 80086e4:	60fb      	str	r3, [r7, #12]
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	881b      	ldrh	r3, [r3, #0]
 80086ea:	461a      	mov	r2, r3
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80086f4:	605a      	str	r2, [r3, #4]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6a1b      	ldr	r3, [r3, #32]
 80086fa:	1c9a      	adds	r2, r3, #2
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	621a      	str	r2, [r3, #32]
 8008700:	e008      	b.n	8008714 <UART_Transmit_IT+0x5a>
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6a1b      	ldr	r3, [r3, #32]
 8008706:	1c59      	adds	r1, r3, #1
 8008708:	687a      	ldr	r2, [r7, #4]
 800870a:	6211      	str	r1, [r2, #32]
 800870c:	781a      	ldrb	r2, [r3, #0]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	605a      	str	r2, [r3, #4]
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008718:	b29b      	uxth	r3, r3
 800871a:	3b01      	subs	r3, #1
 800871c:	b29b      	uxth	r3, r3
 800871e:	687a      	ldr	r2, [r7, #4]
 8008720:	4619      	mov	r1, r3
 8008722:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008724:	2b00      	cmp	r3, #0
 8008726:	d10f      	bne.n	8008748 <UART_Transmit_IT+0x8e>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	68da      	ldr	r2, [r3, #12]
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008736:	60da      	str	r2, [r3, #12]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	68da      	ldr	r2, [r3, #12]
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008746:	60da      	str	r2, [r3, #12]
 8008748:	2300      	movs	r3, #0
 800874a:	e000      	b.n	800874e <UART_Transmit_IT+0x94>
 800874c:	2302      	movs	r3, #2
 800874e:	4618      	mov	r0, r3
 8008750:	3714      	adds	r7, #20
 8008752:	46bd      	mov	sp, r7
 8008754:	bc80      	pop	{r7}
 8008756:	4770      	bx	lr

08008758 <UART_EndTransmit_IT>:
 8008758:	b580      	push	{r7, lr}
 800875a:	b082      	sub	sp, #8
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	68da      	ldr	r2, [r3, #12]
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800876e:	60da      	str	r2, [r3, #12]
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2220      	movs	r2, #32
 8008774:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f7ff fe79 	bl	8008470 <HAL_UART_TxCpltCallback>
 800877e:	2300      	movs	r3, #0
 8008780:	4618      	mov	r0, r3
 8008782:	3708      	adds	r7, #8
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}

08008788 <UART_Receive_IT>:
 8008788:	b580      	push	{r7, lr}
 800878a:	b08c      	sub	sp, #48	@ 0x30
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008796:	b2db      	uxtb	r3, r3
 8008798:	2b22      	cmp	r3, #34	@ 0x22
 800879a:	f040 80ae 	bne.w	80088fa <UART_Receive_IT+0x172>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	689b      	ldr	r3, [r3, #8]
 80087a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087a6:	d117      	bne.n	80087d8 <UART_Receive_IT+0x50>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	691b      	ldr	r3, [r3, #16]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d113      	bne.n	80087d8 <UART_Receive_IT+0x50>
 80087b0:	2300      	movs	r3, #0
 80087b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	b29b      	uxth	r3, r3
 80087c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087c6:	b29a      	uxth	r2, r3
 80087c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ca:	801a      	strh	r2, [r3, #0]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087d0:	1c9a      	adds	r2, r3, #2
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	629a      	str	r2, [r3, #40]	@ 0x28
 80087d6:	e026      	b.n	8008826 <UART_Receive_IT+0x9e>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80087de:	2300      	movs	r3, #0
 80087e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	689b      	ldr	r3, [r3, #8]
 80087e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087ea:	d007      	beq.n	80087fc <UART_Receive_IT+0x74>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	689b      	ldr	r3, [r3, #8]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d10a      	bne.n	800880a <UART_Receive_IT+0x82>
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	691b      	ldr	r3, [r3, #16]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d106      	bne.n	800880a <UART_Receive_IT+0x82>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	b2da      	uxtb	r2, r3
 8008804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008806:	701a      	strb	r2, [r3, #0]
 8008808:	e008      	b.n	800881c <UART_Receive_IT+0x94>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	685b      	ldr	r3, [r3, #4]
 8008810:	b2db      	uxtb	r3, r3
 8008812:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008816:	b2da      	uxtb	r2, r3
 8008818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800881a:	701a      	strb	r2, [r3, #0]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008820:	1c5a      	adds	r2, r3, #1
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	629a      	str	r2, [r3, #40]	@ 0x28
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800882a:	b29b      	uxth	r3, r3
 800882c:	3b01      	subs	r3, #1
 800882e:	b29b      	uxth	r3, r3
 8008830:	687a      	ldr	r2, [r7, #4]
 8008832:	4619      	mov	r1, r3
 8008834:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008836:	2b00      	cmp	r3, #0
 8008838:	d15d      	bne.n	80088f6 <UART_Receive_IT+0x16e>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	68da      	ldr	r2, [r3, #12]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f022 0220 	bic.w	r2, r2, #32
 8008848:	60da      	str	r2, [r3, #12]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	68da      	ldr	r2, [r3, #12]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008858:	60da      	str	r2, [r3, #12]
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	695a      	ldr	r2, [r3, #20]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f022 0201 	bic.w	r2, r2, #1
 8008868:	615a      	str	r2, [r3, #20]
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	2220      	movs	r2, #32
 800886e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2200      	movs	r2, #0
 8008876:	635a      	str	r2, [r3, #52]	@ 0x34
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800887c:	2b01      	cmp	r3, #1
 800887e:	d135      	bne.n	80088ec <UART_Receive_IT+0x164>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2200      	movs	r2, #0
 8008884:	631a      	str	r2, [r3, #48]	@ 0x30
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	330c      	adds	r3, #12
 800888c:	617b      	str	r3, [r7, #20]
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	e853 3f00 	ldrex	r3, [r3]
 8008894:	613b      	str	r3, [r7, #16]
 8008896:	693b      	ldr	r3, [r7, #16]
 8008898:	f023 0310 	bic.w	r3, r3, #16
 800889c:	627b      	str	r3, [r7, #36]	@ 0x24
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	330c      	adds	r3, #12
 80088a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088a6:	623a      	str	r2, [r7, #32]
 80088a8:	61fb      	str	r3, [r7, #28]
 80088aa:	69f9      	ldr	r1, [r7, #28]
 80088ac:	6a3a      	ldr	r2, [r7, #32]
 80088ae:	e841 2300 	strex	r3, r2, [r1]
 80088b2:	61bb      	str	r3, [r7, #24]
 80088b4:	69bb      	ldr	r3, [r7, #24]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d1e5      	bne.n	8008886 <UART_Receive_IT+0xfe>
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f003 0310 	and.w	r3, r3, #16
 80088c4:	2b10      	cmp	r3, #16
 80088c6:	d10a      	bne.n	80088de <UART_Receive_IT+0x156>
 80088c8:	2300      	movs	r3, #0
 80088ca:	60fb      	str	r3, [r7, #12]
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	60fb      	str	r3, [r7, #12]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	685b      	ldr	r3, [r3, #4]
 80088da:	60fb      	str	r3, [r7, #12]
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80088e2:	4619      	mov	r1, r3
 80088e4:	6878      	ldr	r0, [r7, #4]
 80088e6:	f7ff fdd5 	bl	8008494 <HAL_UARTEx_RxEventCallback>
 80088ea:	e002      	b.n	80088f2 <UART_Receive_IT+0x16a>
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f7fb ffc3 	bl	8004878 <HAL_UART_RxCpltCallback>
 80088f2:	2300      	movs	r3, #0
 80088f4:	e002      	b.n	80088fc <UART_Receive_IT+0x174>
 80088f6:	2300      	movs	r3, #0
 80088f8:	e000      	b.n	80088fc <UART_Receive_IT+0x174>
 80088fa:	2302      	movs	r3, #2
 80088fc:	4618      	mov	r0, r3
 80088fe:	3730      	adds	r7, #48	@ 0x30
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}

08008904 <UART_SetConfig>:
 8008904:	b580      	push	{r7, lr}
 8008906:	b084      	sub	sp, #16
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	691b      	ldr	r3, [r3, #16]
 8008912:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	68da      	ldr	r2, [r3, #12]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	430a      	orrs	r2, r1
 8008920:	611a      	str	r2, [r3, #16]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	689a      	ldr	r2, [r3, #8]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	691b      	ldr	r3, [r3, #16]
 800892a:	431a      	orrs	r2, r3
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	695b      	ldr	r3, [r3, #20]
 8008930:	4313      	orrs	r3, r2
 8008932:	60bb      	str	r3, [r7, #8]
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	68db      	ldr	r3, [r3, #12]
 800893a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800893e:	f023 030c 	bic.w	r3, r3, #12
 8008942:	687a      	ldr	r2, [r7, #4]
 8008944:	6812      	ldr	r2, [r2, #0]
 8008946:	68b9      	ldr	r1, [r7, #8]
 8008948:	430b      	orrs	r3, r1
 800894a:	60d3      	str	r3, [r2, #12]
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	695b      	ldr	r3, [r3, #20]
 8008952:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	699a      	ldr	r2, [r3, #24]
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	430a      	orrs	r2, r1
 8008960:	615a      	str	r2, [r3, #20]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	4a2c      	ldr	r2, [pc, #176]	@ (8008a18 <UART_SetConfig+0x114>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d103      	bne.n	8008974 <UART_SetConfig+0x70>
 800896c:	f7fe f9ea 	bl	8006d44 <HAL_RCC_GetPCLK2Freq>
 8008970:	60f8      	str	r0, [r7, #12]
 8008972:	e002      	b.n	800897a <UART_SetConfig+0x76>
 8008974:	f7fe f9d2 	bl	8006d1c <HAL_RCC_GetPCLK1Freq>
 8008978:	60f8      	str	r0, [r7, #12]
 800897a:	68fa      	ldr	r2, [r7, #12]
 800897c:	4613      	mov	r3, r2
 800897e:	009b      	lsls	r3, r3, #2
 8008980:	4413      	add	r3, r2
 8008982:	009a      	lsls	r2, r3, #2
 8008984:	441a      	add	r2, r3
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	685b      	ldr	r3, [r3, #4]
 800898a:	009b      	lsls	r3, r3, #2
 800898c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008990:	4a22      	ldr	r2, [pc, #136]	@ (8008a1c <UART_SetConfig+0x118>)
 8008992:	fba2 2303 	umull	r2, r3, r2, r3
 8008996:	095b      	lsrs	r3, r3, #5
 8008998:	0119      	lsls	r1, r3, #4
 800899a:	68fa      	ldr	r2, [r7, #12]
 800899c:	4613      	mov	r3, r2
 800899e:	009b      	lsls	r3, r3, #2
 80089a0:	4413      	add	r3, r2
 80089a2:	009a      	lsls	r2, r3, #2
 80089a4:	441a      	add	r2, r3
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	685b      	ldr	r3, [r3, #4]
 80089aa:	009b      	lsls	r3, r3, #2
 80089ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80089b0:	4b1a      	ldr	r3, [pc, #104]	@ (8008a1c <UART_SetConfig+0x118>)
 80089b2:	fba3 0302 	umull	r0, r3, r3, r2
 80089b6:	095b      	lsrs	r3, r3, #5
 80089b8:	2064      	movs	r0, #100	@ 0x64
 80089ba:	fb00 f303 	mul.w	r3, r0, r3
 80089be:	1ad3      	subs	r3, r2, r3
 80089c0:	011b      	lsls	r3, r3, #4
 80089c2:	3332      	adds	r3, #50	@ 0x32
 80089c4:	4a15      	ldr	r2, [pc, #84]	@ (8008a1c <UART_SetConfig+0x118>)
 80089c6:	fba2 2303 	umull	r2, r3, r2, r3
 80089ca:	095b      	lsrs	r3, r3, #5
 80089cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80089d0:	4419      	add	r1, r3
 80089d2:	68fa      	ldr	r2, [r7, #12]
 80089d4:	4613      	mov	r3, r2
 80089d6:	009b      	lsls	r3, r3, #2
 80089d8:	4413      	add	r3, r2
 80089da:	009a      	lsls	r2, r3, #2
 80089dc:	441a      	add	r2, r3
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	009b      	lsls	r3, r3, #2
 80089e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80089e8:	4b0c      	ldr	r3, [pc, #48]	@ (8008a1c <UART_SetConfig+0x118>)
 80089ea:	fba3 0302 	umull	r0, r3, r3, r2
 80089ee:	095b      	lsrs	r3, r3, #5
 80089f0:	2064      	movs	r0, #100	@ 0x64
 80089f2:	fb00 f303 	mul.w	r3, r0, r3
 80089f6:	1ad3      	subs	r3, r2, r3
 80089f8:	011b      	lsls	r3, r3, #4
 80089fa:	3332      	adds	r3, #50	@ 0x32
 80089fc:	4a07      	ldr	r2, [pc, #28]	@ (8008a1c <UART_SetConfig+0x118>)
 80089fe:	fba2 2303 	umull	r2, r3, r2, r3
 8008a02:	095b      	lsrs	r3, r3, #5
 8008a04:	f003 020f 	and.w	r2, r3, #15
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	440a      	add	r2, r1
 8008a0e:	609a      	str	r2, [r3, #8]
 8008a10:	bf00      	nop
 8008a12:	3710      	adds	r7, #16
 8008a14:	46bd      	mov	sp, r7
 8008a16:	bd80      	pop	{r7, pc}
 8008a18:	40013800 	.word	0x40013800
 8008a1c:	51eb851f 	.word	0x51eb851f

08008a20 <memcmp>:
 8008a20:	b510      	push	{r4, lr}
 8008a22:	3901      	subs	r1, #1
 8008a24:	4402      	add	r2, r0
 8008a26:	4290      	cmp	r0, r2
 8008a28:	d101      	bne.n	8008a2e <memcmp+0xe>
 8008a2a:	2000      	movs	r0, #0
 8008a2c:	e005      	b.n	8008a3a <memcmp+0x1a>
 8008a2e:	7803      	ldrb	r3, [r0, #0]
 8008a30:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008a34:	42a3      	cmp	r3, r4
 8008a36:	d001      	beq.n	8008a3c <memcmp+0x1c>
 8008a38:	1b18      	subs	r0, r3, r4
 8008a3a:	bd10      	pop	{r4, pc}
 8008a3c:	3001      	adds	r0, #1
 8008a3e:	e7f2      	b.n	8008a26 <memcmp+0x6>

08008a40 <memset>:
 8008a40:	4603      	mov	r3, r0
 8008a42:	4402      	add	r2, r0
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d100      	bne.n	8008a4a <memset+0xa>
 8008a48:	4770      	bx	lr
 8008a4a:	f803 1b01 	strb.w	r1, [r3], #1
 8008a4e:	e7f9      	b.n	8008a44 <memset+0x4>

08008a50 <__libc_init_array>:
 8008a50:	b570      	push	{r4, r5, r6, lr}
 8008a52:	2600      	movs	r6, #0
 8008a54:	4d0c      	ldr	r5, [pc, #48]	@ (8008a88 <__libc_init_array+0x38>)
 8008a56:	4c0d      	ldr	r4, [pc, #52]	@ (8008a8c <__libc_init_array+0x3c>)
 8008a58:	1b64      	subs	r4, r4, r5
 8008a5a:	10a4      	asrs	r4, r4, #2
 8008a5c:	42a6      	cmp	r6, r4
 8008a5e:	d109      	bne.n	8008a74 <__libc_init_array+0x24>
 8008a60:	f000 f828 	bl	8008ab4 <_init>
 8008a64:	2600      	movs	r6, #0
 8008a66:	4d0a      	ldr	r5, [pc, #40]	@ (8008a90 <__libc_init_array+0x40>)
 8008a68:	4c0a      	ldr	r4, [pc, #40]	@ (8008a94 <__libc_init_array+0x44>)
 8008a6a:	1b64      	subs	r4, r4, r5
 8008a6c:	10a4      	asrs	r4, r4, #2
 8008a6e:	42a6      	cmp	r6, r4
 8008a70:	d105      	bne.n	8008a7e <__libc_init_array+0x2e>
 8008a72:	bd70      	pop	{r4, r5, r6, pc}
 8008a74:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a78:	4798      	blx	r3
 8008a7a:	3601      	adds	r6, #1
 8008a7c:	e7ee      	b.n	8008a5c <__libc_init_array+0xc>
 8008a7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a82:	4798      	blx	r3
 8008a84:	3601      	adds	r6, #1
 8008a86:	e7f2      	b.n	8008a6e <__libc_init_array+0x1e>
 8008a88:	08009774 	.word	0x08009774
 8008a8c:	08009774 	.word	0x08009774
 8008a90:	08009774 	.word	0x08009774
 8008a94:	08009778 	.word	0x08009778

08008a98 <memcpy>:
 8008a98:	440a      	add	r2, r1
 8008a9a:	4291      	cmp	r1, r2
 8008a9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008aa0:	d100      	bne.n	8008aa4 <memcpy+0xc>
 8008aa2:	4770      	bx	lr
 8008aa4:	b510      	push	{r4, lr}
 8008aa6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008aaa:	4291      	cmp	r1, r2
 8008aac:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ab0:	d1f9      	bne.n	8008aa6 <memcpy+0xe>
 8008ab2:	bd10      	pop	{r4, pc}

08008ab4 <_init>:
 8008ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ab6:	bf00      	nop
 8008ab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aba:	bc08      	pop	{r3}
 8008abc:	469e      	mov	lr, r3
 8008abe:	4770      	bx	lr

08008ac0 <_fini>:
 8008ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ac2:	bf00      	nop
 8008ac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ac6:	bc08      	pop	{r3}
 8008ac8:	469e      	mov	lr, r3
 8008aca:	4770      	bx	lr
