
com_4.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000407c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000224  0800421c  0800421c  0000521c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004440  08004440  00006060  2**0
                  CONTENTS
  4 .ARM          00000008  08004440  08004440  00005440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004448  08004448  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004448  08004448  00005448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800444c  0800444c  0000544c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08004450  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  20000060  080044b0  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ac  080044b0  000062ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a1f7  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001709  00000000  00000000  00010287  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000920  00000000  00000000  00011990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000729  00000000  00000000  000122b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015b31  00000000  00000000  000129d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000be9c  00000000  00000000  0002850a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087a98  00000000  00000000  000343a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bbe3e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b78  00000000  00000000  000bbe84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000be9fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004204 	.word	0x08004204

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08004204 	.word	0x08004204

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <LDC1614_ReadRegister>:
  * @retval int
  */


// Function to read a register from LDC1614
void LDC1614_ReadRegister(uint8_t reg, uint8_t* buffer, uint16_t size) {
 8000570:	b580      	push	{r7, lr}
 8000572:	b086      	sub	sp, #24
 8000574:	af04      	add	r7, sp, #16
 8000576:	4603      	mov	r3, r0
 8000578:	6039      	str	r1, [r7, #0]
 800057a:	71fb      	strb	r3, [r7, #7]
 800057c:	4613      	mov	r3, r2
 800057e:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hi2c1, LDC1614_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, buffer, size, HAL_MAX_DELAY);
 8000580:	79fb      	ldrb	r3, [r7, #7]
 8000582:	b29a      	uxth	r2, r3
 8000584:	f04f 33ff 	mov.w	r3, #4294967295
 8000588:	9302      	str	r3, [sp, #8]
 800058a:	88bb      	ldrh	r3, [r7, #4]
 800058c:	9301      	str	r3, [sp, #4]
 800058e:	683b      	ldr	r3, [r7, #0]
 8000590:	9300      	str	r3, [sp, #0]
 8000592:	2301      	movs	r3, #1
 8000594:	2154      	movs	r1, #84	@ 0x54
 8000596:	4803      	ldr	r0, [pc, #12]	@ (80005a4 <LDC1614_ReadRegister+0x34>)
 8000598:	f001 fa72 	bl	8001a80 <HAL_I2C_Mem_Read>
}
 800059c:	bf00      	nop
 800059e:	3708      	adds	r7, #8
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	2000007c 	.word	0x2000007c

080005a8 <LDC1614_WriteRegister>:

void LDC1614_WriteRegister(uint8_t reg, uint8_t* data, uint16_t size) {
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b086      	sub	sp, #24
 80005ac:	af04      	add	r7, sp, #16
 80005ae:	4603      	mov	r3, r0
 80005b0:	6039      	str	r1, [r7, #0]
 80005b2:	71fb      	strb	r3, [r7, #7]
 80005b4:	4613      	mov	r3, r2
 80005b6:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Write(&hi2c1, LDC1614_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, data, size, HAL_MAX_DELAY);
 80005b8:	79fb      	ldrb	r3, [r7, #7]
 80005ba:	b29a      	uxth	r2, r3
 80005bc:	f04f 33ff 	mov.w	r3, #4294967295
 80005c0:	9302      	str	r3, [sp, #8]
 80005c2:	88bb      	ldrh	r3, [r7, #4]
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	683b      	ldr	r3, [r7, #0]
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	2301      	movs	r3, #1
 80005cc:	2154      	movs	r1, #84	@ 0x54
 80005ce:	4803      	ldr	r0, [pc, #12]	@ (80005dc <LDC1614_WriteRegister+0x34>)
 80005d0:	f001 f95c 	bl	800188c <HAL_I2C_Mem_Write>
}
 80005d4:	bf00      	nop
 80005d6:	3708      	adds	r7, #8
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	2000007c 	.word	0x2000007c

080005e0 <hex_to_dec>:

// Function to transform hex to dec
int hex_to_dec(uint16_t hex) {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b086      	sub	sp, #24
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	80fb      	strh	r3, [r7, #6]
	char hexString_CH0[5];
	snprintf(hexString_CH0, sizeof(hexString_CH0), "%04X", hex);
 80005ea:	88fb      	ldrh	r3, [r7, #6]
 80005ec:	f107 000c 	add.w	r0, r7, #12
 80005f0:	4a08      	ldr	r2, [pc, #32]	@ (8000614 <hex_to_dec+0x34>)
 80005f2:	2105      	movs	r1, #5
 80005f4:	f003 f952 	bl	800389c <sniprintf>
	int integerValue = (int)strtol(hexString_CH0, NULL, 16);
 80005f8:	f107 030c 	add.w	r3, r7, #12
 80005fc:	2210      	movs	r2, #16
 80005fe:	2100      	movs	r1, #0
 8000600:	4618      	mov	r0, r3
 8000602:	f003 f941 	bl	8003888 <strtol>
 8000606:	6178      	str	r0, [r7, #20]
	return integerValue;
 8000608:	697b      	ldr	r3, [r7, #20]
}
 800060a:	4618      	mov	r0, r3
 800060c:	3718      	adds	r7, #24
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	0800421c 	.word	0x0800421c

08000618 <LDC1614_reset>:

// Reset the device
void LDC1614_reset() {
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
    uint8_t reg_reset = 0x1C;              // Register address to reset the LDC1614
 800061e:	231c      	movs	r3, #28
 8000620:	71fb      	strb	r3, [r7, #7]
    uint8_t buffer_reset=0x8000;           // The reset command
 8000622:	2300      	movs	r3, #0
 8000624:	71bb      	strb	r3, [r7, #6]
    LDC1614_WriteRegister(reg_reset, buffer_reset, 2);
 8000626:	79bb      	ldrb	r3, [r7, #6]
 8000628:	4619      	mov	r1, r3
 800062a:	79fb      	ldrb	r3, [r7, #7]
 800062c:	2202      	movs	r2, #2
 800062e:	4618      	mov	r0, r3
 8000630:	f7ff ffba 	bl	80005a8 <LDC1614_WriteRegister>
}
 8000634:	bf00      	nop
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}

0800063c <Transmit_Data>:

// Function to transmit data via UART
void Transmit_Data(uint16_t MSB_CH0, uint16_t LSB_CH0, uint16_t CH0_FIN_DIVIDER, uint16_t CH0_OFFSET, uint16_t MSB_CH1, uint16_t LSB_CH1, uint16_t CH1_FIN_DIVIDER, uint16_t CH1_OFFSET, uint16_t MSB_CH2, uint16_t LSB_CH2, uint16_t CH2_FIN_DIVIDER, uint16_t CH2_OFFSET, uint16_t MSB_CH3, uint16_t LSB_CH3, uint16_t CH3_FIN_DIVIDER, uint16_t CH3_OFFSET) {
 800063c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800063e:	f2ad 4d74 	subw	sp, sp, #1140	@ 0x474
 8000642:	af10      	add	r7, sp, #64	@ 0x40
 8000644:	4605      	mov	r5, r0
 8000646:	460c      	mov	r4, r1
 8000648:	4610      	mov	r0, r2
 800064a:	4619      	mov	r1, r3
 800064c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8000650:	f2a3 4302 	subw	r3, r3, #1026	@ 0x402
 8000654:	462a      	mov	r2, r5
 8000656:	801a      	strh	r2, [r3, #0]
 8000658:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800065c:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000660:	4622      	mov	r2, r4
 8000662:	801a      	strh	r2, [r3, #0]
 8000664:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8000668:	f2a3 4306 	subw	r3, r3, #1030	@ 0x406
 800066c:	4602      	mov	r2, r0
 800066e:	801a      	strh	r2, [r3, #0]
 8000670:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8000674:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8000678:	460a      	mov	r2, r1
 800067a:	801a      	strh	r2, [r3, #0]
    static uint32_t transmit_count = 0;  // Counter to keep track of transmitted data instances
    char msg[1000];  // Buffer to hold the transmitted message, size increased to accommodate the count
    transmit_count++;  // Increment the counter each time data is transmitted
 800067c:	4b50      	ldr	r3, [pc, #320]	@ (80007c0 <Transmit_Data+0x184>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	3301      	adds	r3, #1
 8000682:	4a4f      	ldr	r2, [pc, #316]	@ (80007c0 <Transmit_Data+0x184>)
 8000684:	6013      	str	r3, [r2, #0]

    uint16_t MSB_CH0_masked = MSB_CH0 & 0x0FFF; // because LSB is only 12 bits
 8000686:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800068a:	f2a3 4302 	subw	r3, r3, #1026	@ 0x402
 800068e:	881b      	ldrh	r3, [r3, #0]
 8000690:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000694:	f8a7 342e 	strh.w	r3, [r7, #1070]	@ 0x42e
    uint16_t MSB_CH1_masked = MSB_CH1 & 0x0FFF; // because LSB is only 12 bits
 8000698:	f8b7 3448 	ldrh.w	r3, [r7, #1096]	@ 0x448
 800069c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80006a0:	f8a7 342c 	strh.w	r3, [r7, #1068]	@ 0x42c
    uint16_t MSB_CH2_masked = MSB_CH2 & 0xFFF; // because LSB is only 12 bits
 80006a4:	f8b7 3458 	ldrh.w	r3, [r7, #1112]	@ 0x458
 80006a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80006ac:	f8a7 342a 	strh.w	r3, [r7, #1066]	@ 0x42a
    uint16_t MSB_CH3_masked = MSB_CH3 & 0xFFF; // because LSB is only 12 bits
 80006b0:	f8b7 3468 	ldrh.w	r3, [r7, #1128]	@ 0x468
 80006b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80006b8:	f8a7 3428 	strh.w	r3, [r7, #1064]	@ 0x428



    uint16_t CH0_FIN_DIVIDER_masked = CH0_FIN_DIVIDER & 0x00FF; // Only the first 8 bits represents the FIN divider.
 80006bc:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80006c0:	f2a3 4306 	subw	r3, r3, #1030	@ 0x406
 80006c4:	881b      	ldrh	r3, [r3, #0]
 80006c6:	b2db      	uxtb	r3, r3
 80006c8:	f8a7 3426 	strh.w	r3, [r7, #1062]	@ 0x426
    uint16_t CH1_FIN_DIVIDER_masked = CH1_FIN_DIVIDER & 0x00FF; // Only the first 8 bits represents the FIN divider.
 80006cc:	f8b7 3450 	ldrh.w	r3, [r7, #1104]	@ 0x450
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	f8a7 3424 	strh.w	r3, [r7, #1060]	@ 0x424
    uint16_t CH2_FIN_DIVIDER_masked = CH2_FIN_DIVIDER & 0x00FF; // Only the first 8 bits represents the FIN divider.
 80006d6:	f8b7 3460 	ldrh.w	r3, [r7, #1120]	@ 0x460
 80006da:	b2db      	uxtb	r3, r3
 80006dc:	f8a7 3422 	strh.w	r3, [r7, #1058]	@ 0x422
    uint16_t CH3_FIN_DIVIDER_masked = CH3_FIN_DIVIDER & 0x00FF; // Only the first 8 bits represents the FIN divider.
 80006e0:	f8b7 3470 	ldrh.w	r3, [r7, #1136]	@ 0x470
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	f8a7 3420 	strh.w	r3, [r7, #1056]	@ 0x420


    //int f_sensor_CH1 = integer_reg_CH1_FIN_DIVIDER * 40000000 * ((DATA_CH1 / 268435456) + (integer_reg_CH1_OFFSET / 65536));

    // Format the data as a hexadecimal string along with the counter
    int len = snprintf(msg, sizeof(msg), "CH0 - MSB: %d, LSB: %d, F_DIV: %d, OFFSET: %d | CH1 - MSB: %d, LSB: %d, F_DIV: %d, OFFSET: %d | CH2 - MSB: %d, LSB: %d, F_DIV: %d, OFFSET: %d | CH3 - MSB: %d, LSB: %d, F_DIV: %d, OFFSET: %d - Cycle: %ld \r\n", MSB_CH0_masked, LSB_CH0, CH0_FIN_DIVIDER_masked, CH0_OFFSET, MSB_CH1_masked, LSB_CH1, CH1_FIN_DIVIDER_masked, CH1_OFFSET, MSB_CH2_masked, LSB_CH2, CH2_FIN_DIVIDER_masked, CH2_OFFSET, MSB_CH3_masked, LSB_CH3, CH3_FIN_DIVIDER_masked, CH3_OFFSET, transmit_count);
 80006ea:	f8b7 c42e 	ldrh.w	ip, [r7, #1070]	@ 0x42e
 80006ee:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80006f2:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 80006f6:	881d      	ldrh	r5, [r3, #0]
 80006f8:	f8b7 6426 	ldrh.w	r6, [r7, #1062]	@ 0x426
 80006fc:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8000700:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8000704:	881b      	ldrh	r3, [r3, #0]
 8000706:	627b      	str	r3, [r7, #36]	@ 0x24
 8000708:	f8b7 242c 	ldrh.w	r2, [r7, #1068]	@ 0x42c
 800070c:	623a      	str	r2, [r7, #32]
 800070e:	f8b7 144c 	ldrh.w	r1, [r7, #1100]	@ 0x44c
 8000712:	61f9      	str	r1, [r7, #28]
 8000714:	f8b7 0424 	ldrh.w	r0, [r7, #1060]	@ 0x424
 8000718:	61b8      	str	r0, [r7, #24]
 800071a:	f8b7 0454 	ldrh.w	r0, [r7, #1108]	@ 0x454
 800071e:	6178      	str	r0, [r7, #20]
 8000720:	f8b7 e42a 	ldrh.w	lr, [r7, #1066]	@ 0x42a
 8000724:	4673      	mov	r3, lr
 8000726:	613b      	str	r3, [r7, #16]
 8000728:	f8b7 e45c 	ldrh.w	lr, [r7, #1116]	@ 0x45c
 800072c:	4672      	mov	r2, lr
 800072e:	60fa      	str	r2, [r7, #12]
 8000730:	f8b7 e422 	ldrh.w	lr, [r7, #1058]	@ 0x422
 8000734:	4671      	mov	r1, lr
 8000736:	60b9      	str	r1, [r7, #8]
 8000738:	f8b7 e464 	ldrh.w	lr, [r7, #1124]	@ 0x464
 800073c:	4670      	mov	r0, lr
 800073e:	6078      	str	r0, [r7, #4]
 8000740:	f8b7 e428 	ldrh.w	lr, [r7, #1064]	@ 0x428
 8000744:	4670      	mov	r0, lr
 8000746:	6038      	str	r0, [r7, #0]
 8000748:	f8b7 446c 	ldrh.w	r4, [r7, #1132]	@ 0x46c
 800074c:	f8b7 1420 	ldrh.w	r1, [r7, #1056]	@ 0x420
 8000750:	f8b7 2474 	ldrh.w	r2, [r7, #1140]	@ 0x474
 8000754:	4b1a      	ldr	r3, [pc, #104]	@ (80007c0 <Transmit_Data+0x184>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 800075c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800075e:	920e      	str	r2, [sp, #56]	@ 0x38
 8000760:	910d      	str	r1, [sp, #52]	@ 0x34
 8000762:	940c      	str	r4, [sp, #48]	@ 0x30
 8000764:	683c      	ldr	r4, [r7, #0]
 8000766:	940b      	str	r4, [sp, #44]	@ 0x2c
 8000768:	687c      	ldr	r4, [r7, #4]
 800076a:	940a      	str	r4, [sp, #40]	@ 0x28
 800076c:	68b9      	ldr	r1, [r7, #8]
 800076e:	9109      	str	r1, [sp, #36]	@ 0x24
 8000770:	68fa      	ldr	r2, [r7, #12]
 8000772:	9208      	str	r2, [sp, #32]
 8000774:	693b      	ldr	r3, [r7, #16]
 8000776:	9307      	str	r3, [sp, #28]
 8000778:	697c      	ldr	r4, [r7, #20]
 800077a:	9406      	str	r4, [sp, #24]
 800077c:	69bc      	ldr	r4, [r7, #24]
 800077e:	9405      	str	r4, [sp, #20]
 8000780:	69f9      	ldr	r1, [r7, #28]
 8000782:	9104      	str	r1, [sp, #16]
 8000784:	6a3a      	ldr	r2, [r7, #32]
 8000786:	9203      	str	r2, [sp, #12]
 8000788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800078a:	9302      	str	r3, [sp, #8]
 800078c:	9601      	str	r6, [sp, #4]
 800078e:	9500      	str	r5, [sp, #0]
 8000790:	4663      	mov	r3, ip
 8000792:	4a0c      	ldr	r2, [pc, #48]	@ (80007c4 <Transmit_Data+0x188>)
 8000794:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000798:	f003 f880 	bl	800389c <sniprintf>
 800079c:	f8c7 041c 	str.w	r0, [r7, #1052]	@ 0x41c

    // Transmit the formatted message
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, len, HAL_MAX_DELAY);
 80007a0:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 80007a4:	b29a      	uxth	r2, r3
 80007a6:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 80007aa:	f04f 33ff 	mov.w	r3, #4294967295
 80007ae:	4806      	ldr	r0, [pc, #24]	@ (80007c8 <Transmit_Data+0x18c>)
 80007b0:	f002 fc34 	bl	800301c <HAL_UART_Transmit>
}
 80007b4:	bf00      	nop
 80007b6:	f207 4734 	addw	r7, r7, #1076	@ 0x434
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007be:	bf00      	nop
 80007c0:	20000158 	.word	0x20000158
 80007c4:	08004224 	.word	0x08004224
 80007c8:	200000d0 	.word	0x200000d0

080007cc <main>:
//        value >>= 1; // Right shift by 1 bit
//    }
//    return bits;
//}
int main(void)
{
 80007cc:	b590      	push	{r4, r7, lr}
 80007ce:	b097      	sub	sp, #92	@ 0x5c
 80007d0:	af0c      	add	r7, sp, #48	@ 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007d2:	f000 fbfd 	bl	8000fd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007d6:	f000 f969 	bl	8000aac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007da:	f000 fa2b 	bl	8000c34 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007de:	f000 f9ff 	bl	8000be0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80007e2:	f000 f9cf 	bl	8000b84 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  LDC1614_reset();
 80007e6:	f7ff ff17 	bl	8000618 <LDC1614_reset>
  HAL_Delay(100);
 80007ea:	2064      	movs	r0, #100	@ 0x64
 80007ec:	f000 fc62 	bl	80010b4 <HAL_Delay>
  LDC1614_WriteRegister(config_reg, config_data_4_Channels, 2);
 80007f0:	4b9b      	ldr	r3, [pc, #620]	@ (8000a60 <main+0x294>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	2202      	movs	r2, #2
 80007f6:	499b      	ldr	r1, [pc, #620]	@ (8000a64 <main+0x298>)
 80007f8:	4618      	mov	r0, r3
 80007fa:	f7ff fed5 	bl	80005a8 <LDC1614_WriteRegister>
  while (1)
  {
    /* USER CODE END WHILE */

    // Read data
    LDC1614_ReadRegister(LDC1614_REG_DATA0_MSB, reg_data_MSB_CH0, 2);
 80007fe:	2202      	movs	r2, #2
 8000800:	4999      	ldr	r1, [pc, #612]	@ (8000a68 <main+0x29c>)
 8000802:	2000      	movs	r0, #0
 8000804:	f7ff feb4 	bl	8000570 <LDC1614_ReadRegister>
    LDC1614_ReadRegister(LDC1614_REG_DATA0_LSB, reg_data_LSB_CH0, 2);
 8000808:	2202      	movs	r2, #2
 800080a:	4998      	ldr	r1, [pc, #608]	@ (8000a6c <main+0x2a0>)
 800080c:	2001      	movs	r0, #1
 800080e:	f7ff feaf 	bl	8000570 <LDC1614_ReadRegister>
    LDC1614_ReadRegister(LDC1614_REG_DATA1_MSB, reg_data_MSB_CH1, 2);
 8000812:	2202      	movs	r2, #2
 8000814:	4996      	ldr	r1, [pc, #600]	@ (8000a70 <main+0x2a4>)
 8000816:	2002      	movs	r0, #2
 8000818:	f7ff feaa 	bl	8000570 <LDC1614_ReadRegister>
    LDC1614_ReadRegister(LDC1614_REG_DATA1_LSB, reg_data_LSB_CH1, 2);
 800081c:	2202      	movs	r2, #2
 800081e:	4995      	ldr	r1, [pc, #596]	@ (8000a74 <main+0x2a8>)
 8000820:	2003      	movs	r0, #3
 8000822:	f7ff fea5 	bl	8000570 <LDC1614_ReadRegister>
    LDC1614_ReadRegister(LDC1614_REG_DATA2_MSB, reg_data_MSB_CH2, 2);
 8000826:	2202      	movs	r2, #2
 8000828:	4993      	ldr	r1, [pc, #588]	@ (8000a78 <main+0x2ac>)
 800082a:	2004      	movs	r0, #4
 800082c:	f7ff fea0 	bl	8000570 <LDC1614_ReadRegister>
    LDC1614_ReadRegister(LDC1614_REG_DATA2_LSB, reg_data_LSB_CH2, 2);
 8000830:	2202      	movs	r2, #2
 8000832:	4992      	ldr	r1, [pc, #584]	@ (8000a7c <main+0x2b0>)
 8000834:	2005      	movs	r0, #5
 8000836:	f7ff fe9b 	bl	8000570 <LDC1614_ReadRegister>
    LDC1614_ReadRegister(LDC1614_REG_DATA3_MSB, reg_data_MSB_CH3, 2);
 800083a:	2202      	movs	r2, #2
 800083c:	4990      	ldr	r1, [pc, #576]	@ (8000a80 <main+0x2b4>)
 800083e:	2006      	movs	r0, #6
 8000840:	f7ff fe96 	bl	8000570 <LDC1614_ReadRegister>
    LDC1614_ReadRegister(LDC1614_REG_DATA3_LSB, reg_data_LSB_CH3, 2);
 8000844:	2202      	movs	r2, #2
 8000846:	498f      	ldr	r1, [pc, #572]	@ (8000a84 <main+0x2b8>)
 8000848:	2007      	movs	r0, #7
 800084a:	f7ff fe91 	bl	8000570 <LDC1614_ReadRegister>


    LDC1614_ReadRegister(LDC1614_CH0_OFFSET, reg_CH0_OFFSET, 2);
 800084e:	2202      	movs	r2, #2
 8000850:	498d      	ldr	r1, [pc, #564]	@ (8000a88 <main+0x2bc>)
 8000852:	200c      	movs	r0, #12
 8000854:	f7ff fe8c 	bl	8000570 <LDC1614_ReadRegister>
    LDC1614_ReadRegister(LDC1614_CH1_OFFSET, reg_CH1_OFFSET, 2);
 8000858:	2202      	movs	r2, #2
 800085a:	498c      	ldr	r1, [pc, #560]	@ (8000a8c <main+0x2c0>)
 800085c:	200d      	movs	r0, #13
 800085e:	f7ff fe87 	bl	8000570 <LDC1614_ReadRegister>
    LDC1614_ReadRegister(LDC1614_CH2_OFFSET, reg_CH2_OFFSET, 2);
 8000862:	2202      	movs	r2, #2
 8000864:	498a      	ldr	r1, [pc, #552]	@ (8000a90 <main+0x2c4>)
 8000866:	200e      	movs	r0, #14
 8000868:	f7ff fe82 	bl	8000570 <LDC1614_ReadRegister>
    LDC1614_ReadRegister(LDC1614_CH3_OFFSET, reg_CH3_OFFSET, 2);
 800086c:	2202      	movs	r2, #2
 800086e:	4989      	ldr	r1, [pc, #548]	@ (8000a94 <main+0x2c8>)
 8000870:	200f      	movs	r0, #15
 8000872:	f7ff fe7d 	bl	8000570 <LDC1614_ReadRegister>

    LDC1614_ReadRegister(LDC1614_CH0_FIN_DIVIDER, reg_CH0_FIN_DIVIDER, 2);
 8000876:	2202      	movs	r2, #2
 8000878:	4987      	ldr	r1, [pc, #540]	@ (8000a98 <main+0x2cc>)
 800087a:	2014      	movs	r0, #20
 800087c:	f7ff fe78 	bl	8000570 <LDC1614_ReadRegister>
    LDC1614_ReadRegister(LDC1614_CH1_FIN_DIVIDER, reg_CH1_FIN_DIVIDER, 2);
 8000880:	2202      	movs	r2, #2
 8000882:	4986      	ldr	r1, [pc, #536]	@ (8000a9c <main+0x2d0>)
 8000884:	2015      	movs	r0, #21
 8000886:	f7ff fe73 	bl	8000570 <LDC1614_ReadRegister>
    LDC1614_ReadRegister(LDC1614_CH2_FIN_DIVIDER, reg_CH2_FIN_DIVIDER, 2);
 800088a:	2202      	movs	r2, #2
 800088c:	4984      	ldr	r1, [pc, #528]	@ (8000aa0 <main+0x2d4>)
 800088e:	2016      	movs	r0, #22
 8000890:	f7ff fe6e 	bl	8000570 <LDC1614_ReadRegister>
    LDC1614_ReadRegister(LDC1614_CH3_FIN_DIVIDER, reg_CH3_FIN_DIVIDER, 2);
 8000894:	2202      	movs	r2, #2
 8000896:	4983      	ldr	r1, [pc, #524]	@ (8000aa4 <main+0x2d8>)
 8000898:	2017      	movs	r0, #23
 800089a:	f7ff fe69 	bl	8000570 <LDC1614_ReadRegister>


    // Combine the two bytes into a single 16-bit value
    uint16_t MSB_CH0 = (reg_data_MSB_CH0[0] << 8) | reg_data_MSB_CH0[1];
 800089e:	4b72      	ldr	r3, [pc, #456]	@ (8000a68 <main+0x29c>)
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	021b      	lsls	r3, r3, #8
 80008a4:	b21a      	sxth	r2, r3
 80008a6:	4b70      	ldr	r3, [pc, #448]	@ (8000a68 <main+0x29c>)
 80008a8:	785b      	ldrb	r3, [r3, #1]
 80008aa:	b21b      	sxth	r3, r3
 80008ac:	4313      	orrs	r3, r2
 80008ae:	b21b      	sxth	r3, r3
 80008b0:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t LSB_CH0= (reg_data_LSB_CH0[0] << 8) | reg_data_LSB_CH0[1];
 80008b2:	4b6e      	ldr	r3, [pc, #440]	@ (8000a6c <main+0x2a0>)
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	021b      	lsls	r3, r3, #8
 80008b8:	b21a      	sxth	r2, r3
 80008ba:	4b6c      	ldr	r3, [pc, #432]	@ (8000a6c <main+0x2a0>)
 80008bc:	785b      	ldrb	r3, [r3, #1]
 80008be:	b21b      	sxth	r3, r3
 80008c0:	4313      	orrs	r3, r2
 80008c2:	b21b      	sxth	r3, r3
 80008c4:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint16_t MSB_CH1 = (reg_data_MSB_CH1[0] << 8) | reg_data_MSB_CH1[1];
 80008c6:	4b6a      	ldr	r3, [pc, #424]	@ (8000a70 <main+0x2a4>)
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	b21a      	sxth	r2, r3
 80008ce:	4b68      	ldr	r3, [pc, #416]	@ (8000a70 <main+0x2a4>)
 80008d0:	785b      	ldrb	r3, [r3, #1]
 80008d2:	b21b      	sxth	r3, r3
 80008d4:	4313      	orrs	r3, r2
 80008d6:	b21b      	sxth	r3, r3
 80008d8:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t LSB_CH1= (reg_data_LSB_CH1[0] << 8) | reg_data_LSB_CH1[1];
 80008da:	4b66      	ldr	r3, [pc, #408]	@ (8000a74 <main+0x2a8>)
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	021b      	lsls	r3, r3, #8
 80008e0:	b21a      	sxth	r2, r3
 80008e2:	4b64      	ldr	r3, [pc, #400]	@ (8000a74 <main+0x2a8>)
 80008e4:	785b      	ldrb	r3, [r3, #1]
 80008e6:	b21b      	sxth	r3, r3
 80008e8:	4313      	orrs	r3, r2
 80008ea:	b21b      	sxth	r3, r3
 80008ec:	843b      	strh	r3, [r7, #32]
    uint16_t MSB_CH2 = (reg_data_MSB_CH2[0] << 8) | reg_data_MSB_CH2[1];
 80008ee:	4b62      	ldr	r3, [pc, #392]	@ (8000a78 <main+0x2ac>)
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	021b      	lsls	r3, r3, #8
 80008f4:	b21a      	sxth	r2, r3
 80008f6:	4b60      	ldr	r3, [pc, #384]	@ (8000a78 <main+0x2ac>)
 80008f8:	785b      	ldrb	r3, [r3, #1]
 80008fa:	b21b      	sxth	r3, r3
 80008fc:	4313      	orrs	r3, r2
 80008fe:	b21b      	sxth	r3, r3
 8000900:	83fb      	strh	r3, [r7, #30]
    uint16_t LSB_CH2= (reg_data_LSB_CH2[0] << 8) | reg_data_LSB_CH2[1];
 8000902:	4b5e      	ldr	r3, [pc, #376]	@ (8000a7c <main+0x2b0>)
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	021b      	lsls	r3, r3, #8
 8000908:	b21a      	sxth	r2, r3
 800090a:	4b5c      	ldr	r3, [pc, #368]	@ (8000a7c <main+0x2b0>)
 800090c:	785b      	ldrb	r3, [r3, #1]
 800090e:	b21b      	sxth	r3, r3
 8000910:	4313      	orrs	r3, r2
 8000912:	b21b      	sxth	r3, r3
 8000914:	83bb      	strh	r3, [r7, #28]
    uint16_t MSB_CH3 = (reg_data_MSB_CH3[0] << 8) | reg_data_MSB_CH3[1];
 8000916:	4b5a      	ldr	r3, [pc, #360]	@ (8000a80 <main+0x2b4>)
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	021b      	lsls	r3, r3, #8
 800091c:	b21a      	sxth	r2, r3
 800091e:	4b58      	ldr	r3, [pc, #352]	@ (8000a80 <main+0x2b4>)
 8000920:	785b      	ldrb	r3, [r3, #1]
 8000922:	b21b      	sxth	r3, r3
 8000924:	4313      	orrs	r3, r2
 8000926:	b21b      	sxth	r3, r3
 8000928:	837b      	strh	r3, [r7, #26]
    uint16_t LSB_CH3= (reg_data_LSB_CH3[0] << 8) | reg_data_LSB_CH3[1];
 800092a:	4b56      	ldr	r3, [pc, #344]	@ (8000a84 <main+0x2b8>)
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	021b      	lsls	r3, r3, #8
 8000930:	b21a      	sxth	r2, r3
 8000932:	4b54      	ldr	r3, [pc, #336]	@ (8000a84 <main+0x2b8>)
 8000934:	785b      	ldrb	r3, [r3, #1]
 8000936:	b21b      	sxth	r3, r3
 8000938:	4313      	orrs	r3, r2
 800093a:	b21b      	sxth	r3, r3
 800093c:	833b      	strh	r3, [r7, #24]

    uint16_t CH0_OFFSET= (reg_CH0_OFFSET[0] << 8) | reg_CH0_OFFSET[1];
 800093e:	4b52      	ldr	r3, [pc, #328]	@ (8000a88 <main+0x2bc>)
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	021b      	lsls	r3, r3, #8
 8000944:	b21a      	sxth	r2, r3
 8000946:	4b50      	ldr	r3, [pc, #320]	@ (8000a88 <main+0x2bc>)
 8000948:	785b      	ldrb	r3, [r3, #1]
 800094a:	b21b      	sxth	r3, r3
 800094c:	4313      	orrs	r3, r2
 800094e:	b21b      	sxth	r3, r3
 8000950:	82fb      	strh	r3, [r7, #22]
    uint16_t CH1_OFFSET= (reg_CH1_OFFSET[0] << 8) | reg_CH1_OFFSET[1];
 8000952:	4b4e      	ldr	r3, [pc, #312]	@ (8000a8c <main+0x2c0>)
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	021b      	lsls	r3, r3, #8
 8000958:	b21a      	sxth	r2, r3
 800095a:	4b4c      	ldr	r3, [pc, #304]	@ (8000a8c <main+0x2c0>)
 800095c:	785b      	ldrb	r3, [r3, #1]
 800095e:	b21b      	sxth	r3, r3
 8000960:	4313      	orrs	r3, r2
 8000962:	b21b      	sxth	r3, r3
 8000964:	82bb      	strh	r3, [r7, #20]
    uint16_t CH2_OFFSET= (reg_CH2_OFFSET[0] << 8) | reg_CH2_OFFSET[1];
 8000966:	4b4a      	ldr	r3, [pc, #296]	@ (8000a90 <main+0x2c4>)
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	021b      	lsls	r3, r3, #8
 800096c:	b21a      	sxth	r2, r3
 800096e:	4b48      	ldr	r3, [pc, #288]	@ (8000a90 <main+0x2c4>)
 8000970:	785b      	ldrb	r3, [r3, #1]
 8000972:	b21b      	sxth	r3, r3
 8000974:	4313      	orrs	r3, r2
 8000976:	b21b      	sxth	r3, r3
 8000978:	827b      	strh	r3, [r7, #18]
    uint16_t CH3_OFFSET= (reg_CH3_OFFSET[0] << 8) | reg_CH3_OFFSET[1];
 800097a:	4b46      	ldr	r3, [pc, #280]	@ (8000a94 <main+0x2c8>)
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	021b      	lsls	r3, r3, #8
 8000980:	b21a      	sxth	r2, r3
 8000982:	4b44      	ldr	r3, [pc, #272]	@ (8000a94 <main+0x2c8>)
 8000984:	785b      	ldrb	r3, [r3, #1]
 8000986:	b21b      	sxth	r3, r3
 8000988:	4313      	orrs	r3, r2
 800098a:	b21b      	sxth	r3, r3
 800098c:	823b      	strh	r3, [r7, #16]

    uint16_t CH0_FIN_DIVIDER= (reg_CH0_FIN_DIVIDER[0] << 8) | reg_CH0_FIN_DIVIDER[1];
 800098e:	4b42      	ldr	r3, [pc, #264]	@ (8000a98 <main+0x2cc>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	021b      	lsls	r3, r3, #8
 8000994:	b21a      	sxth	r2, r3
 8000996:	4b40      	ldr	r3, [pc, #256]	@ (8000a98 <main+0x2cc>)
 8000998:	785b      	ldrb	r3, [r3, #1]
 800099a:	b21b      	sxth	r3, r3
 800099c:	4313      	orrs	r3, r2
 800099e:	b21b      	sxth	r3, r3
 80009a0:	81fb      	strh	r3, [r7, #14]
    uint16_t CH1_FIN_DIVIDER= (reg_CH1_FIN_DIVIDER[0] << 8) | reg_CH1_FIN_DIVIDER[1];
 80009a2:	4b3e      	ldr	r3, [pc, #248]	@ (8000a9c <main+0x2d0>)
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	021b      	lsls	r3, r3, #8
 80009a8:	b21a      	sxth	r2, r3
 80009aa:	4b3c      	ldr	r3, [pc, #240]	@ (8000a9c <main+0x2d0>)
 80009ac:	785b      	ldrb	r3, [r3, #1]
 80009ae:	b21b      	sxth	r3, r3
 80009b0:	4313      	orrs	r3, r2
 80009b2:	b21b      	sxth	r3, r3
 80009b4:	81bb      	strh	r3, [r7, #12]
    uint16_t CH2_FIN_DIVIDER= (reg_CH2_FIN_DIVIDER[0] << 8) | reg_CH2_FIN_DIVIDER[1];
 80009b6:	4b3a      	ldr	r3, [pc, #232]	@ (8000aa0 <main+0x2d4>)
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	021b      	lsls	r3, r3, #8
 80009bc:	b21a      	sxth	r2, r3
 80009be:	4b38      	ldr	r3, [pc, #224]	@ (8000aa0 <main+0x2d4>)
 80009c0:	785b      	ldrb	r3, [r3, #1]
 80009c2:	b21b      	sxth	r3, r3
 80009c4:	4313      	orrs	r3, r2
 80009c6:	b21b      	sxth	r3, r3
 80009c8:	817b      	strh	r3, [r7, #10]
    uint16_t CH3_FIN_DIVIDER= (reg_CH3_FIN_DIVIDER[0] << 8) | reg_CH3_FIN_DIVIDER[1];
 80009ca:	4b36      	ldr	r3, [pc, #216]	@ (8000aa4 <main+0x2d8>)
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	021b      	lsls	r3, r3, #8
 80009d0:	b21a      	sxth	r2, r3
 80009d2:	4b34      	ldr	r3, [pc, #208]	@ (8000aa4 <main+0x2d8>)
 80009d4:	785b      	ldrb	r3, [r3, #1]
 80009d6:	b21b      	sxth	r3, r3
 80009d8:	4313      	orrs	r3, r2
 80009da:	b21b      	sxth	r3, r3
 80009dc:	813b      	strh	r3, [r7, #8]


    // Data transform for output
    int integerValue_MSB_CH0 = hex_to_dec(MSB_CH0);
 80009de:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80009e0:	4618      	mov	r0, r3
 80009e2:	f7ff fdfd 	bl	80005e0 <hex_to_dec>
 80009e6:	6078      	str	r0, [r7, #4]
    int integerValue_MSB_CH1 = hex_to_dec(MSB_CH1);
 80009e8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80009ea:	4618      	mov	r0, r3
 80009ec:	f7ff fdf8 	bl	80005e0 <hex_to_dec>
 80009f0:	6038      	str	r0, [r7, #0]


    // Transmit the register value via UART
    Transmit_Data(MSB_CH0, LSB_CH0, CH0_FIN_DIVIDER, CH0_OFFSET, MSB_CH1, LSB_CH1, CH1_FIN_DIVIDER, CH1_OFFSET, MSB_CH2, LSB_CH2, CH2_FIN_DIVIDER, CH2_OFFSET, MSB_CH3, LSB_CH3, CH3_FIN_DIVIDER, CH3_OFFSET);
 80009f2:	8afc      	ldrh	r4, [r7, #22]
 80009f4:	89fa      	ldrh	r2, [r7, #14]
 80009f6:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80009f8:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 80009fa:	8a3b      	ldrh	r3, [r7, #16]
 80009fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80009fe:	893b      	ldrh	r3, [r7, #8]
 8000a00:	930a      	str	r3, [sp, #40]	@ 0x28
 8000a02:	8b3b      	ldrh	r3, [r7, #24]
 8000a04:	9309      	str	r3, [sp, #36]	@ 0x24
 8000a06:	8b7b      	ldrh	r3, [r7, #26]
 8000a08:	9308      	str	r3, [sp, #32]
 8000a0a:	8a7b      	ldrh	r3, [r7, #18]
 8000a0c:	9307      	str	r3, [sp, #28]
 8000a0e:	897b      	ldrh	r3, [r7, #10]
 8000a10:	9306      	str	r3, [sp, #24]
 8000a12:	8bbb      	ldrh	r3, [r7, #28]
 8000a14:	9305      	str	r3, [sp, #20]
 8000a16:	8bfb      	ldrh	r3, [r7, #30]
 8000a18:	9304      	str	r3, [sp, #16]
 8000a1a:	8abb      	ldrh	r3, [r7, #20]
 8000a1c:	9303      	str	r3, [sp, #12]
 8000a1e:	89bb      	ldrh	r3, [r7, #12]
 8000a20:	9302      	str	r3, [sp, #8]
 8000a22:	8c3b      	ldrh	r3, [r7, #32]
 8000a24:	9301      	str	r3, [sp, #4]
 8000a26:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000a28:	9300      	str	r3, [sp, #0]
 8000a2a:	4623      	mov	r3, r4
 8000a2c:	f7ff fe06 	bl	800063c <Transmit_Data>

    if (integerValue_MSB_CH0 > 312 || integerValue_MSB_CH1 > 310 ){
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	f5b3 7f9c 	cmp.w	r3, #312	@ 0x138
 8000a36:	dc03      	bgt.n	8000a40 <main+0x274>
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	f5b3 7f9b 	cmp.w	r3, #310	@ 0x136
 8000a3e:	dd05      	ble.n	8000a4c <main+0x280>
    	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000a40:	2201      	movs	r2, #1
 8000a42:	2120      	movs	r1, #32
 8000a44:	4818      	ldr	r0, [pc, #96]	@ (8000aa8 <main+0x2dc>)
 8000a46:	f000 fdc3 	bl	80015d0 <HAL_GPIO_WritePin>
 8000a4a:	e004      	b.n	8000a56 <main+0x28a>
    }else{
    	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	2120      	movs	r1, #32
 8000a50:	4815      	ldr	r0, [pc, #84]	@ (8000aa8 <main+0x2dc>)
 8000a52:	f000 fdbd 	bl	80015d0 <HAL_GPIO_WritePin>
    };
    // Add a delay or condition to control the transmission frequency
    HAL_Delay(100);  // Delay for 1 second, adjust as needed
 8000a56:	2064      	movs	r0, #100	@ 0x64
 8000a58:	f000 fb2c 	bl	80010b4 <HAL_Delay>
  {
 8000a5c:	e6cf      	b.n	80007fe <main+0x32>
 8000a5e:	bf00      	nop
 8000a60:	20000002 	.word	0x20000002
 8000a64:	20000000 	.word	0x20000000
 8000a68:	20000118 	.word	0x20000118
 8000a6c:	2000011c 	.word	0x2000011c
 8000a70:	20000120 	.word	0x20000120
 8000a74:	20000124 	.word	0x20000124
 8000a78:	20000128 	.word	0x20000128
 8000a7c:	2000012c 	.word	0x2000012c
 8000a80:	20000130 	.word	0x20000130
 8000a84:	20000134 	.word	0x20000134
 8000a88:	20000138 	.word	0x20000138
 8000a8c:	2000013c 	.word	0x2000013c
 8000a90:	20000140 	.word	0x20000140
 8000a94:	20000144 	.word	0x20000144
 8000a98:	20000148 	.word	0x20000148
 8000a9c:	2000014c 	.word	0x2000014c
 8000aa0:	20000150 	.word	0x20000150
 8000aa4:	20000154 	.word	0x20000154
 8000aa8:	40020000 	.word	0x40020000

08000aac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b094      	sub	sp, #80	@ 0x50
 8000ab0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ab2:	f107 0320 	add.w	r3, r7, #32
 8000ab6:	2230      	movs	r2, #48	@ 0x30
 8000ab8:	2100      	movs	r1, #0
 8000aba:	4618      	mov	r0, r3
 8000abc:	f002 ff22 	bl	8003904 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ac0:	f107 030c 	add.w	r3, r7, #12
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	601a      	str	r2, [r3, #0]
 8000ac8:	605a      	str	r2, [r3, #4]
 8000aca:	609a      	str	r2, [r3, #8]
 8000acc:	60da      	str	r2, [r3, #12]
 8000ace:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	60bb      	str	r3, [r7, #8]
 8000ad4:	4b29      	ldr	r3, [pc, #164]	@ (8000b7c <SystemClock_Config+0xd0>)
 8000ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad8:	4a28      	ldr	r2, [pc, #160]	@ (8000b7c <SystemClock_Config+0xd0>)
 8000ada:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ade:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ae0:	4b26      	ldr	r3, [pc, #152]	@ (8000b7c <SystemClock_Config+0xd0>)
 8000ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ae8:	60bb      	str	r3, [r7, #8]
 8000aea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000aec:	2300      	movs	r3, #0
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	4b23      	ldr	r3, [pc, #140]	@ (8000b80 <SystemClock_Config+0xd4>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000af8:	4a21      	ldr	r2, [pc, #132]	@ (8000b80 <SystemClock_Config+0xd4>)
 8000afa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000afe:	6013      	str	r3, [r2, #0]
 8000b00:	4b1f      	ldr	r3, [pc, #124]	@ (8000b80 <SystemClock_Config+0xd4>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b08:	607b      	str	r3, [r7, #4]
 8000b0a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b10:	2301      	movs	r3, #1
 8000b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b14:	2310      	movs	r3, #16
 8000b16:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b18:	2302      	movs	r3, #2
 8000b1a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000b20:	2310      	movs	r3, #16
 8000b22:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000b24:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000b28:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000b2a:	2304      	movs	r3, #4
 8000b2c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000b2e:	2307      	movs	r3, #7
 8000b30:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b32:	f107 0320 	add.w	r3, r7, #32
 8000b36:	4618      	mov	r0, r3
 8000b38:	f001 fd88 	bl	800264c <HAL_RCC_OscConfig>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000b42:	f000 f8e5 	bl	8000d10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b46:	230f      	movs	r3, #15
 8000b48:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b56:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b5c:	f107 030c 	add.w	r3, r7, #12
 8000b60:	2102      	movs	r1, #2
 8000b62:	4618      	mov	r0, r3
 8000b64:	f001 ffea 	bl	8002b3c <HAL_RCC_ClockConfig>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000b6e:	f000 f8cf 	bl	8000d10 <Error_Handler>
  }
}
 8000b72:	bf00      	nop
 8000b74:	3750      	adds	r7, #80	@ 0x50
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40023800 	.word	0x40023800
 8000b80:	40007000 	.word	0x40007000

08000b84 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8000b88:	4b12      	ldr	r3, [pc, #72]	@ (8000bd4 <MX_I2C1_Init+0x50>)
 8000b8a:	4a13      	ldr	r2, [pc, #76]	@ (8000bd8 <MX_I2C1_Init+0x54>)
 8000b8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b8e:	4b11      	ldr	r3, [pc, #68]	@ (8000bd4 <MX_I2C1_Init+0x50>)
 8000b90:	4a12      	ldr	r2, [pc, #72]	@ (8000bdc <MX_I2C1_Init+0x58>)
 8000b92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b94:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd4 <MX_I2C1_Init+0x50>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd4 <MX_I2C1_Init+0x50>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd4 <MX_I2C1_Init+0x50>)
 8000ba2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ba6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd4 <MX_I2C1_Init+0x50>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000bae:	4b09      	ldr	r3, [pc, #36]	@ (8000bd4 <MX_I2C1_Init+0x50>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bb4:	4b07      	ldr	r3, [pc, #28]	@ (8000bd4 <MX_I2C1_Init+0x50>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bba:	4b06      	ldr	r3, [pc, #24]	@ (8000bd4 <MX_I2C1_Init+0x50>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000bc0:	4804      	ldr	r0, [pc, #16]	@ (8000bd4 <MX_I2C1_Init+0x50>)
 8000bc2:	f000 fd1f 	bl	8001604 <HAL_I2C_Init>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000bcc:	f000 f8a0 	bl	8000d10 <Error_Handler>
  }
}
 8000bd0:	bf00      	nop
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	2000007c 	.word	0x2000007c
 8000bd8:	40005400 	.word	0x40005400
 8000bdc:	000186a0 	.word	0x000186a0

08000be0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8000be4:	4b11      	ldr	r3, [pc, #68]	@ (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000be6:	4a12      	ldr	r2, [pc, #72]	@ (8000c30 <MX_USART2_UART_Init+0x50>)
 8000be8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bea:	4b10      	ldr	r3, [pc, #64]	@ (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000bec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bf0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c04:	4b09      	ldr	r3, [pc, #36]	@ (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000c06:	220c      	movs	r2, #12
 8000c08:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c0a:	4b08      	ldr	r3, [pc, #32]	@ (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c10:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c16:	4805      	ldr	r0, [pc, #20]	@ (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000c18:	f002 f9b0 	bl	8002f7c <HAL_UART_Init>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d001      	beq.n	8000c26 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c22:	f000 f875 	bl	8000d10 <Error_Handler>
  }
}
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	200000d0 	.word	0x200000d0
 8000c30:	40004400 	.word	0x40004400

08000c34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b08a      	sub	sp, #40	@ 0x28
 8000c38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c3a:	f107 0314 	add.w	r3, r7, #20
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	605a      	str	r2, [r3, #4]
 8000c44:	609a      	str	r2, [r3, #8]
 8000c46:	60da      	str	r2, [r3, #12]
 8000c48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	613b      	str	r3, [r7, #16]
 8000c4e:	4b2d      	ldr	r3, [pc, #180]	@ (8000d04 <MX_GPIO_Init+0xd0>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c52:	4a2c      	ldr	r2, [pc, #176]	@ (8000d04 <MX_GPIO_Init+0xd0>)
 8000c54:	f043 0304 	orr.w	r3, r3, #4
 8000c58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c5a:	4b2a      	ldr	r3, [pc, #168]	@ (8000d04 <MX_GPIO_Init+0xd0>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5e:	f003 0304 	and.w	r3, r3, #4
 8000c62:	613b      	str	r3, [r7, #16]
 8000c64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c66:	2300      	movs	r3, #0
 8000c68:	60fb      	str	r3, [r7, #12]
 8000c6a:	4b26      	ldr	r3, [pc, #152]	@ (8000d04 <MX_GPIO_Init+0xd0>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6e:	4a25      	ldr	r2, [pc, #148]	@ (8000d04 <MX_GPIO_Init+0xd0>)
 8000c70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c76:	4b23      	ldr	r3, [pc, #140]	@ (8000d04 <MX_GPIO_Init+0xd0>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c82:	2300      	movs	r3, #0
 8000c84:	60bb      	str	r3, [r7, #8]
 8000c86:	4b1f      	ldr	r3, [pc, #124]	@ (8000d04 <MX_GPIO_Init+0xd0>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8a:	4a1e      	ldr	r2, [pc, #120]	@ (8000d04 <MX_GPIO_Init+0xd0>)
 8000c8c:	f043 0301 	orr.w	r3, r3, #1
 8000c90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c92:	4b1c      	ldr	r3, [pc, #112]	@ (8000d04 <MX_GPIO_Init+0xd0>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c96:	f003 0301 	and.w	r3, r3, #1
 8000c9a:	60bb      	str	r3, [r7, #8]
 8000c9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	607b      	str	r3, [r7, #4]
 8000ca2:	4b18      	ldr	r3, [pc, #96]	@ (8000d04 <MX_GPIO_Init+0xd0>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca6:	4a17      	ldr	r2, [pc, #92]	@ (8000d04 <MX_GPIO_Init+0xd0>)
 8000ca8:	f043 0302 	orr.w	r3, r3, #2
 8000cac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cae:	4b15      	ldr	r3, [pc, #84]	@ (8000d04 <MX_GPIO_Init+0xd0>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb2:	f003 0302 	and.w	r3, r3, #2
 8000cb6:	607b      	str	r3, [r7, #4]
 8000cb8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2120      	movs	r1, #32
 8000cbe:	4812      	ldr	r0, [pc, #72]	@ (8000d08 <MX_GPIO_Init+0xd4>)
 8000cc0:	f000 fc86 	bl	80015d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cc4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cca:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000cce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cd4:	f107 0314 	add.w	r3, r7, #20
 8000cd8:	4619      	mov	r1, r3
 8000cda:	480c      	ldr	r0, [pc, #48]	@ (8000d0c <MX_GPIO_Init+0xd8>)
 8000cdc:	f000 faf4 	bl	80012c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000ce0:	2320      	movs	r3, #32
 8000ce2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cec:	2300      	movs	r3, #0
 8000cee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000cf0:	f107 0314 	add.w	r3, r7, #20
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4804      	ldr	r0, [pc, #16]	@ (8000d08 <MX_GPIO_Init+0xd4>)
 8000cf8:	f000 fae6 	bl	80012c8 <HAL_GPIO_Init>
}
 8000cfc:	bf00      	nop
 8000cfe:	3728      	adds	r7, #40	@ 0x28
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	40023800 	.word	0x40023800
 8000d08:	40020000 	.word	0x40020000
 8000d0c:	40020800 	.word	0x40020800

08000d10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d14:	b672      	cpsid	i
}
 8000d16:	bf00      	nop
  __disable_irq();
  while (1)
 8000d18:	bf00      	nop
 8000d1a:	e7fd      	b.n	8000d18 <Error_Handler+0x8>

08000d1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	607b      	str	r3, [r7, #4]
 8000d26:	4b10      	ldr	r3, [pc, #64]	@ (8000d68 <HAL_MspInit+0x4c>)
 8000d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d2a:	4a0f      	ldr	r2, [pc, #60]	@ (8000d68 <HAL_MspInit+0x4c>)
 8000d2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d30:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d32:	4b0d      	ldr	r3, [pc, #52]	@ (8000d68 <HAL_MspInit+0x4c>)
 8000d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d3a:	607b      	str	r3, [r7, #4]
 8000d3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d3e:	2300      	movs	r3, #0
 8000d40:	603b      	str	r3, [r7, #0]
 8000d42:	4b09      	ldr	r3, [pc, #36]	@ (8000d68 <HAL_MspInit+0x4c>)
 8000d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d46:	4a08      	ldr	r2, [pc, #32]	@ (8000d68 <HAL_MspInit+0x4c>)
 8000d48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d4e:	4b06      	ldr	r3, [pc, #24]	@ (8000d68 <HAL_MspInit+0x4c>)
 8000d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d56:	603b      	str	r3, [r7, #0]
 8000d58:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d5a:	2007      	movs	r0, #7
 8000d5c:	f000 fa80 	bl	8001260 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d60:	bf00      	nop
 8000d62:	3708      	adds	r7, #8
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	40023800 	.word	0x40023800

08000d6c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b08a      	sub	sp, #40	@ 0x28
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d74:	f107 0314 	add.w	r3, r7, #20
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	605a      	str	r2, [r3, #4]
 8000d7e:	609a      	str	r2, [r3, #8]
 8000d80:	60da      	str	r2, [r3, #12]
 8000d82:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a19      	ldr	r2, [pc, #100]	@ (8000df0 <HAL_I2C_MspInit+0x84>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d12b      	bne.n	8000de6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d8e:	2300      	movs	r3, #0
 8000d90:	613b      	str	r3, [r7, #16]
 8000d92:	4b18      	ldr	r3, [pc, #96]	@ (8000df4 <HAL_I2C_MspInit+0x88>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d96:	4a17      	ldr	r2, [pc, #92]	@ (8000df4 <HAL_I2C_MspInit+0x88>)
 8000d98:	f043 0302 	orr.w	r3, r3, #2
 8000d9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d9e:	4b15      	ldr	r3, [pc, #84]	@ (8000df4 <HAL_I2C_MspInit+0x88>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da2:	f003 0302 	and.w	r3, r3, #2
 8000da6:	613b      	str	r3, [r7, #16]
 8000da8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000daa:	23c0      	movs	r3, #192	@ 0xc0
 8000dac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dae:	2312      	movs	r3, #18
 8000db0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db2:	2300      	movs	r3, #0
 8000db4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db6:	2303      	movs	r3, #3
 8000db8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000dba:	2304      	movs	r3, #4
 8000dbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dbe:	f107 0314 	add.w	r3, r7, #20
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	480c      	ldr	r0, [pc, #48]	@ (8000df8 <HAL_I2C_MspInit+0x8c>)
 8000dc6:	f000 fa7f 	bl	80012c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000dca:	2300      	movs	r3, #0
 8000dcc:	60fb      	str	r3, [r7, #12]
 8000dce:	4b09      	ldr	r3, [pc, #36]	@ (8000df4 <HAL_I2C_MspInit+0x88>)
 8000dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd2:	4a08      	ldr	r2, [pc, #32]	@ (8000df4 <HAL_I2C_MspInit+0x88>)
 8000dd4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000dd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dda:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <HAL_I2C_MspInit+0x88>)
 8000ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dde:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000de2:	60fb      	str	r3, [r7, #12]
 8000de4:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000de6:	bf00      	nop
 8000de8:	3728      	adds	r7, #40	@ 0x28
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	40005400 	.word	0x40005400
 8000df4:	40023800 	.word	0x40023800
 8000df8:	40020400 	.word	0x40020400

08000dfc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b08a      	sub	sp, #40	@ 0x28
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	609a      	str	r2, [r3, #8]
 8000e10:	60da      	str	r2, [r3, #12]
 8000e12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a19      	ldr	r2, [pc, #100]	@ (8000e80 <HAL_UART_MspInit+0x84>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d12b      	bne.n	8000e76 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e1e:	2300      	movs	r3, #0
 8000e20:	613b      	str	r3, [r7, #16]
 8000e22:	4b18      	ldr	r3, [pc, #96]	@ (8000e84 <HAL_UART_MspInit+0x88>)
 8000e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e26:	4a17      	ldr	r2, [pc, #92]	@ (8000e84 <HAL_UART_MspInit+0x88>)
 8000e28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e2e:	4b15      	ldr	r3, [pc, #84]	@ (8000e84 <HAL_UART_MspInit+0x88>)
 8000e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e36:	613b      	str	r3, [r7, #16]
 8000e38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	60fb      	str	r3, [r7, #12]
 8000e3e:	4b11      	ldr	r3, [pc, #68]	@ (8000e84 <HAL_UART_MspInit+0x88>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e42:	4a10      	ldr	r2, [pc, #64]	@ (8000e84 <HAL_UART_MspInit+0x88>)
 8000e44:	f043 0301 	orr.w	r3, r3, #1
 8000e48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e84 <HAL_UART_MspInit+0x88>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4e:	f003 0301 	and.w	r3, r3, #1
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e56:	230c      	movs	r3, #12
 8000e58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e62:	2300      	movs	r3, #0
 8000e64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e66:	2307      	movs	r3, #7
 8000e68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6a:	f107 0314 	add.w	r3, r7, #20
 8000e6e:	4619      	mov	r1, r3
 8000e70:	4805      	ldr	r0, [pc, #20]	@ (8000e88 <HAL_UART_MspInit+0x8c>)
 8000e72:	f000 fa29 	bl	80012c8 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000e76:	bf00      	nop
 8000e78:	3728      	adds	r7, #40	@ 0x28
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	40004400 	.word	0x40004400
 8000e84:	40023800 	.word	0x40023800
 8000e88:	40020000 	.word	0x40020000

08000e8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e90:	bf00      	nop
 8000e92:	e7fd      	b.n	8000e90 <NMI_Handler+0x4>

08000e94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e98:	bf00      	nop
 8000e9a:	e7fd      	b.n	8000e98 <HardFault_Handler+0x4>

08000e9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ea0:	bf00      	nop
 8000ea2:	e7fd      	b.n	8000ea0 <MemManage_Handler+0x4>

08000ea4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ea8:	bf00      	nop
 8000eaa:	e7fd      	b.n	8000ea8 <BusFault_Handler+0x4>

08000eac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000eb0:	bf00      	nop
 8000eb2:	e7fd      	b.n	8000eb0 <UsageFault_Handler+0x4>

08000eb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr

08000ec2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ee2:	f000 f8c7 	bl	8001074 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
	...

08000eec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b086      	sub	sp, #24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ef4:	4a14      	ldr	r2, [pc, #80]	@ (8000f48 <_sbrk+0x5c>)
 8000ef6:	4b15      	ldr	r3, [pc, #84]	@ (8000f4c <_sbrk+0x60>)
 8000ef8:	1ad3      	subs	r3, r2, r3
 8000efa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f00:	4b13      	ldr	r3, [pc, #76]	@ (8000f50 <_sbrk+0x64>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d102      	bne.n	8000f0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f08:	4b11      	ldr	r3, [pc, #68]	@ (8000f50 <_sbrk+0x64>)
 8000f0a:	4a12      	ldr	r2, [pc, #72]	@ (8000f54 <_sbrk+0x68>)
 8000f0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f0e:	4b10      	ldr	r3, [pc, #64]	@ (8000f50 <_sbrk+0x64>)
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4413      	add	r3, r2
 8000f16:	693a      	ldr	r2, [r7, #16]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	d207      	bcs.n	8000f2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f1c:	f002 fcfa 	bl	8003914 <__errno>
 8000f20:	4603      	mov	r3, r0
 8000f22:	220c      	movs	r2, #12
 8000f24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f26:	f04f 33ff 	mov.w	r3, #4294967295
 8000f2a:	e009      	b.n	8000f40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f2c:	4b08      	ldr	r3, [pc, #32]	@ (8000f50 <_sbrk+0x64>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f32:	4b07      	ldr	r3, [pc, #28]	@ (8000f50 <_sbrk+0x64>)
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4413      	add	r3, r2
 8000f3a:	4a05      	ldr	r2, [pc, #20]	@ (8000f50 <_sbrk+0x64>)
 8000f3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3718      	adds	r7, #24
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	20018000 	.word	0x20018000
 8000f4c:	00000400 	.word	0x00000400
 8000f50:	2000015c 	.word	0x2000015c
 8000f54:	200002b0 	.word	0x200002b0

08000f58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f5c:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <SystemInit+0x20>)
 8000f5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f62:	4a05      	ldr	r2, [pc, #20]	@ (8000f78 <SystemInit+0x20>)
 8000f64:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	e000ed00 	.word	0xe000ed00

08000f7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f7c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fb4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000f80:	f7ff ffea 	bl	8000f58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f84:	480c      	ldr	r0, [pc, #48]	@ (8000fb8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f86:	490d      	ldr	r1, [pc, #52]	@ (8000fbc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f88:	4a0d      	ldr	r2, [pc, #52]	@ (8000fc0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f8c:	e002      	b.n	8000f94 <LoopCopyDataInit>

08000f8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f92:	3304      	adds	r3, #4

08000f94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f98:	d3f9      	bcc.n	8000f8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000fc4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f9c:	4c0a      	ldr	r4, [pc, #40]	@ (8000fc8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fa0:	e001      	b.n	8000fa6 <LoopFillZerobss>

08000fa2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fa2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fa4:	3204      	adds	r2, #4

08000fa6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fa6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fa8:	d3fb      	bcc.n	8000fa2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000faa:	f002 fcb9 	bl	8003920 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fae:	f7ff fc0d 	bl	80007cc <main>
  bx  lr    
 8000fb2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000fb4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000fb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fbc:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000fc0:	08004450 	.word	0x08004450
  ldr r2, =_sbss
 8000fc4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000fc8:	200002ac 	.word	0x200002ac

08000fcc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fcc:	e7fe      	b.n	8000fcc <ADC_IRQHandler>
	...

08000fd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fd4:	4b0e      	ldr	r3, [pc, #56]	@ (8001010 <HAL_Init+0x40>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a0d      	ldr	r2, [pc, #52]	@ (8001010 <HAL_Init+0x40>)
 8000fda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fde:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8001010 <HAL_Init+0x40>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a0a      	ldr	r2, [pc, #40]	@ (8001010 <HAL_Init+0x40>)
 8000fe6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000fea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fec:	4b08      	ldr	r3, [pc, #32]	@ (8001010 <HAL_Init+0x40>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a07      	ldr	r2, [pc, #28]	@ (8001010 <HAL_Init+0x40>)
 8000ff2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ff6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ff8:	2003      	movs	r0, #3
 8000ffa:	f000 f931 	bl	8001260 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ffe:	2000      	movs	r0, #0
 8001000:	f000 f808 	bl	8001014 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001004:	f7ff fe8a 	bl	8000d1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001008:	2300      	movs	r3, #0
}
 800100a:	4618      	mov	r0, r3
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	40023c00 	.word	0x40023c00

08001014 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800101c:	4b12      	ldr	r3, [pc, #72]	@ (8001068 <HAL_InitTick+0x54>)
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	4b12      	ldr	r3, [pc, #72]	@ (800106c <HAL_InitTick+0x58>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	4619      	mov	r1, r3
 8001026:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800102a:	fbb3 f3f1 	udiv	r3, r3, r1
 800102e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001032:	4618      	mov	r0, r3
 8001034:	f000 f93b 	bl	80012ae <HAL_SYSTICK_Config>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	e00e      	b.n	8001060 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2b0f      	cmp	r3, #15
 8001046:	d80a      	bhi.n	800105e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001048:	2200      	movs	r2, #0
 800104a:	6879      	ldr	r1, [r7, #4]
 800104c:	f04f 30ff 	mov.w	r0, #4294967295
 8001050:	f000 f911 	bl	8001276 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001054:	4a06      	ldr	r2, [pc, #24]	@ (8001070 <HAL_InitTick+0x5c>)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800105a:	2300      	movs	r3, #0
 800105c:	e000      	b.n	8001060 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
}
 8001060:	4618      	mov	r0, r3
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000004 	.word	0x20000004
 800106c:	2000000c 	.word	0x2000000c
 8001070:	20000008 	.word	0x20000008

08001074 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001078:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <HAL_IncTick+0x20>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	461a      	mov	r2, r3
 800107e:	4b06      	ldr	r3, [pc, #24]	@ (8001098 <HAL_IncTick+0x24>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4413      	add	r3, r2
 8001084:	4a04      	ldr	r2, [pc, #16]	@ (8001098 <HAL_IncTick+0x24>)
 8001086:	6013      	str	r3, [r2, #0]
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	2000000c 	.word	0x2000000c
 8001098:	20000160 	.word	0x20000160

0800109c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  return uwTick;
 80010a0:	4b03      	ldr	r3, [pc, #12]	@ (80010b0 <HAL_GetTick+0x14>)
 80010a2:	681b      	ldr	r3, [r3, #0]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	20000160 	.word	0x20000160

080010b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010bc:	f7ff ffee 	bl	800109c <HAL_GetTick>
 80010c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010cc:	d005      	beq.n	80010da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ce:	4b0a      	ldr	r3, [pc, #40]	@ (80010f8 <HAL_Delay+0x44>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	461a      	mov	r2, r3
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	4413      	add	r3, r2
 80010d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010da:	bf00      	nop
 80010dc:	f7ff ffde 	bl	800109c <HAL_GetTick>
 80010e0:	4602      	mov	r2, r0
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	68fa      	ldr	r2, [r7, #12]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d8f7      	bhi.n	80010dc <HAL_Delay+0x28>
  {
  }
}
 80010ec:	bf00      	nop
 80010ee:	bf00      	nop
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	2000000c 	.word	0x2000000c

080010fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f003 0307 	and.w	r3, r3, #7
 800110a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800110c:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <__NVIC_SetPriorityGrouping+0x44>)
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001112:	68ba      	ldr	r2, [r7, #8]
 8001114:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001118:	4013      	ands	r3, r2
 800111a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001124:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001128:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800112c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800112e:	4a04      	ldr	r2, [pc, #16]	@ (8001140 <__NVIC_SetPriorityGrouping+0x44>)
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	60d3      	str	r3, [r2, #12]
}
 8001134:	bf00      	nop
 8001136:	3714      	adds	r7, #20
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	e000ed00 	.word	0xe000ed00

08001144 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001148:	4b04      	ldr	r3, [pc, #16]	@ (800115c <__NVIC_GetPriorityGrouping+0x18>)
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	0a1b      	lsrs	r3, r3, #8
 800114e:	f003 0307 	and.w	r3, r3, #7
}
 8001152:	4618      	mov	r0, r3
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr
 800115c:	e000ed00 	.word	0xe000ed00

08001160 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	6039      	str	r1, [r7, #0]
 800116a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800116c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001170:	2b00      	cmp	r3, #0
 8001172:	db0a      	blt.n	800118a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	b2da      	uxtb	r2, r3
 8001178:	490c      	ldr	r1, [pc, #48]	@ (80011ac <__NVIC_SetPriority+0x4c>)
 800117a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117e:	0112      	lsls	r2, r2, #4
 8001180:	b2d2      	uxtb	r2, r2
 8001182:	440b      	add	r3, r1
 8001184:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001188:	e00a      	b.n	80011a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	b2da      	uxtb	r2, r3
 800118e:	4908      	ldr	r1, [pc, #32]	@ (80011b0 <__NVIC_SetPriority+0x50>)
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	f003 030f 	and.w	r3, r3, #15
 8001196:	3b04      	subs	r3, #4
 8001198:	0112      	lsls	r2, r2, #4
 800119a:	b2d2      	uxtb	r2, r2
 800119c:	440b      	add	r3, r1
 800119e:	761a      	strb	r2, [r3, #24]
}
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	e000e100 	.word	0xe000e100
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b089      	sub	sp, #36	@ 0x24
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	60f8      	str	r0, [r7, #12]
 80011bc:	60b9      	str	r1, [r7, #8]
 80011be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	f003 0307 	and.w	r3, r3, #7
 80011c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	f1c3 0307 	rsb	r3, r3, #7
 80011ce:	2b04      	cmp	r3, #4
 80011d0:	bf28      	it	cs
 80011d2:	2304      	movcs	r3, #4
 80011d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	3304      	adds	r3, #4
 80011da:	2b06      	cmp	r3, #6
 80011dc:	d902      	bls.n	80011e4 <NVIC_EncodePriority+0x30>
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	3b03      	subs	r3, #3
 80011e2:	e000      	b.n	80011e6 <NVIC_EncodePriority+0x32>
 80011e4:	2300      	movs	r3, #0
 80011e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e8:	f04f 32ff 	mov.w	r2, #4294967295
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	fa02 f303 	lsl.w	r3, r2, r3
 80011f2:	43da      	mvns	r2, r3
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	401a      	ands	r2, r3
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	fa01 f303 	lsl.w	r3, r1, r3
 8001206:	43d9      	mvns	r1, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800120c:	4313      	orrs	r3, r2
         );
}
 800120e:	4618      	mov	r0, r3
 8001210:	3724      	adds	r7, #36	@ 0x24
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
	...

0800121c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3b01      	subs	r3, #1
 8001228:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800122c:	d301      	bcc.n	8001232 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800122e:	2301      	movs	r3, #1
 8001230:	e00f      	b.n	8001252 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001232:	4a0a      	ldr	r2, [pc, #40]	@ (800125c <SysTick_Config+0x40>)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	3b01      	subs	r3, #1
 8001238:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800123a:	210f      	movs	r1, #15
 800123c:	f04f 30ff 	mov.w	r0, #4294967295
 8001240:	f7ff ff8e 	bl	8001160 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001244:	4b05      	ldr	r3, [pc, #20]	@ (800125c <SysTick_Config+0x40>)
 8001246:	2200      	movs	r2, #0
 8001248:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800124a:	4b04      	ldr	r3, [pc, #16]	@ (800125c <SysTick_Config+0x40>)
 800124c:	2207      	movs	r2, #7
 800124e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	e000e010 	.word	0xe000e010

08001260 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7ff ff47 	bl	80010fc <__NVIC_SetPriorityGrouping>
}
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001276:	b580      	push	{r7, lr}
 8001278:	b086      	sub	sp, #24
 800127a:	af00      	add	r7, sp, #0
 800127c:	4603      	mov	r3, r0
 800127e:	60b9      	str	r1, [r7, #8]
 8001280:	607a      	str	r2, [r7, #4]
 8001282:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001284:	2300      	movs	r3, #0
 8001286:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001288:	f7ff ff5c 	bl	8001144 <__NVIC_GetPriorityGrouping>
 800128c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	68b9      	ldr	r1, [r7, #8]
 8001292:	6978      	ldr	r0, [r7, #20]
 8001294:	f7ff ff8e 	bl	80011b4 <NVIC_EncodePriority>
 8001298:	4602      	mov	r2, r0
 800129a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800129e:	4611      	mov	r1, r2
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff ff5d 	bl	8001160 <__NVIC_SetPriority>
}
 80012a6:	bf00      	nop
 80012a8:	3718      	adds	r7, #24
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}

080012ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b082      	sub	sp, #8
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f7ff ffb0 	bl	800121c <SysTick_Config>
 80012bc:	4603      	mov	r3, r0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
	...

080012c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b089      	sub	sp, #36	@ 0x24
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012d2:	2300      	movs	r3, #0
 80012d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012d6:	2300      	movs	r3, #0
 80012d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012da:	2300      	movs	r3, #0
 80012dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012de:	2300      	movs	r3, #0
 80012e0:	61fb      	str	r3, [r7, #28]
 80012e2:	e159      	b.n	8001598 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012e4:	2201      	movs	r2, #1
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	697a      	ldr	r2, [r7, #20]
 80012f4:	4013      	ands	r3, r2
 80012f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012f8:	693a      	ldr	r2, [r7, #16]
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	f040 8148 	bne.w	8001592 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f003 0303 	and.w	r3, r3, #3
 800130a:	2b01      	cmp	r3, #1
 800130c:	d005      	beq.n	800131a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001316:	2b02      	cmp	r3, #2
 8001318:	d130      	bne.n	800137c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	005b      	lsls	r3, r3, #1
 8001324:	2203      	movs	r2, #3
 8001326:	fa02 f303 	lsl.w	r3, r2, r3
 800132a:	43db      	mvns	r3, r3
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	4013      	ands	r3, r2
 8001330:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	68da      	ldr	r2, [r3, #12]
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	fa02 f303 	lsl.w	r3, r2, r3
 800133e:	69ba      	ldr	r2, [r7, #24]
 8001340:	4313      	orrs	r3, r2
 8001342:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	69ba      	ldr	r2, [r7, #24]
 8001348:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001350:	2201      	movs	r2, #1
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	fa02 f303 	lsl.w	r3, r2, r3
 8001358:	43db      	mvns	r3, r3
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	4013      	ands	r3, r2
 800135e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	091b      	lsrs	r3, r3, #4
 8001366:	f003 0201 	and.w	r2, r3, #1
 800136a:	69fb      	ldr	r3, [r7, #28]
 800136c:	fa02 f303 	lsl.w	r3, r2, r3
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	4313      	orrs	r3, r2
 8001374:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f003 0303 	and.w	r3, r3, #3
 8001384:	2b03      	cmp	r3, #3
 8001386:	d017      	beq.n	80013b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	005b      	lsls	r3, r3, #1
 8001392:	2203      	movs	r2, #3
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	43db      	mvns	r3, r3
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	4013      	ands	r3, r2
 800139e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	689a      	ldr	r2, [r3, #8]
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	4313      	orrs	r3, r2
 80013b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f003 0303 	and.w	r3, r3, #3
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d123      	bne.n	800140c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	08da      	lsrs	r2, r3, #3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	3208      	adds	r2, #8
 80013cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	f003 0307 	and.w	r3, r3, #7
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	220f      	movs	r2, #15
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	43db      	mvns	r3, r3
 80013e2:	69ba      	ldr	r2, [r7, #24]
 80013e4:	4013      	ands	r3, r2
 80013e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	691a      	ldr	r2, [r3, #16]
 80013ec:	69fb      	ldr	r3, [r7, #28]
 80013ee:	f003 0307 	and.w	r3, r3, #7
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	fa02 f303 	lsl.w	r3, r2, r3
 80013f8:	69ba      	ldr	r2, [r7, #24]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	08da      	lsrs	r2, r3, #3
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	3208      	adds	r2, #8
 8001406:	69b9      	ldr	r1, [r7, #24]
 8001408:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	005b      	lsls	r3, r3, #1
 8001416:	2203      	movs	r2, #3
 8001418:	fa02 f303 	lsl.w	r3, r2, r3
 800141c:	43db      	mvns	r3, r3
 800141e:	69ba      	ldr	r2, [r7, #24]
 8001420:	4013      	ands	r3, r2
 8001422:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f003 0203 	and.w	r2, r3, #3
 800142c:	69fb      	ldr	r3, [r7, #28]
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	fa02 f303 	lsl.w	r3, r2, r3
 8001434:	69ba      	ldr	r2, [r7, #24]
 8001436:	4313      	orrs	r3, r2
 8001438:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	69ba      	ldr	r2, [r7, #24]
 800143e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001448:	2b00      	cmp	r3, #0
 800144a:	f000 80a2 	beq.w	8001592 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	60fb      	str	r3, [r7, #12]
 8001452:	4b57      	ldr	r3, [pc, #348]	@ (80015b0 <HAL_GPIO_Init+0x2e8>)
 8001454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001456:	4a56      	ldr	r2, [pc, #344]	@ (80015b0 <HAL_GPIO_Init+0x2e8>)
 8001458:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800145c:	6453      	str	r3, [r2, #68]	@ 0x44
 800145e:	4b54      	ldr	r3, [pc, #336]	@ (80015b0 <HAL_GPIO_Init+0x2e8>)
 8001460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001462:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800146a:	4a52      	ldr	r2, [pc, #328]	@ (80015b4 <HAL_GPIO_Init+0x2ec>)
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	089b      	lsrs	r3, r3, #2
 8001470:	3302      	adds	r3, #2
 8001472:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001476:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	f003 0303 	and.w	r3, r3, #3
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	220f      	movs	r2, #15
 8001482:	fa02 f303 	lsl.w	r3, r2, r3
 8001486:	43db      	mvns	r3, r3
 8001488:	69ba      	ldr	r2, [r7, #24]
 800148a:	4013      	ands	r3, r2
 800148c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a49      	ldr	r2, [pc, #292]	@ (80015b8 <HAL_GPIO_Init+0x2f0>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d019      	beq.n	80014ca <HAL_GPIO_Init+0x202>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4a48      	ldr	r2, [pc, #288]	@ (80015bc <HAL_GPIO_Init+0x2f4>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d013      	beq.n	80014c6 <HAL_GPIO_Init+0x1fe>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4a47      	ldr	r2, [pc, #284]	@ (80015c0 <HAL_GPIO_Init+0x2f8>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d00d      	beq.n	80014c2 <HAL_GPIO_Init+0x1fa>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a46      	ldr	r2, [pc, #280]	@ (80015c4 <HAL_GPIO_Init+0x2fc>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d007      	beq.n	80014be <HAL_GPIO_Init+0x1f6>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4a45      	ldr	r2, [pc, #276]	@ (80015c8 <HAL_GPIO_Init+0x300>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d101      	bne.n	80014ba <HAL_GPIO_Init+0x1f2>
 80014b6:	2304      	movs	r3, #4
 80014b8:	e008      	b.n	80014cc <HAL_GPIO_Init+0x204>
 80014ba:	2307      	movs	r3, #7
 80014bc:	e006      	b.n	80014cc <HAL_GPIO_Init+0x204>
 80014be:	2303      	movs	r3, #3
 80014c0:	e004      	b.n	80014cc <HAL_GPIO_Init+0x204>
 80014c2:	2302      	movs	r3, #2
 80014c4:	e002      	b.n	80014cc <HAL_GPIO_Init+0x204>
 80014c6:	2301      	movs	r3, #1
 80014c8:	e000      	b.n	80014cc <HAL_GPIO_Init+0x204>
 80014ca:	2300      	movs	r3, #0
 80014cc:	69fa      	ldr	r2, [r7, #28]
 80014ce:	f002 0203 	and.w	r2, r2, #3
 80014d2:	0092      	lsls	r2, r2, #2
 80014d4:	4093      	lsls	r3, r2
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	4313      	orrs	r3, r2
 80014da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014dc:	4935      	ldr	r1, [pc, #212]	@ (80015b4 <HAL_GPIO_Init+0x2ec>)
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	089b      	lsrs	r3, r3, #2
 80014e2:	3302      	adds	r3, #2
 80014e4:	69ba      	ldr	r2, [r7, #24]
 80014e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014ea:	4b38      	ldr	r3, [pc, #224]	@ (80015cc <HAL_GPIO_Init+0x304>)
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	43db      	mvns	r3, r3
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	4013      	ands	r3, r2
 80014f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d003      	beq.n	800150e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	4313      	orrs	r3, r2
 800150c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800150e:	4a2f      	ldr	r2, [pc, #188]	@ (80015cc <HAL_GPIO_Init+0x304>)
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001514:	4b2d      	ldr	r3, [pc, #180]	@ (80015cc <HAL_GPIO_Init+0x304>)
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	43db      	mvns	r3, r3
 800151e:	69ba      	ldr	r2, [r7, #24]
 8001520:	4013      	ands	r3, r2
 8001522:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800152c:	2b00      	cmp	r3, #0
 800152e:	d003      	beq.n	8001538 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	4313      	orrs	r3, r2
 8001536:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001538:	4a24      	ldr	r2, [pc, #144]	@ (80015cc <HAL_GPIO_Init+0x304>)
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800153e:	4b23      	ldr	r3, [pc, #140]	@ (80015cc <HAL_GPIO_Init+0x304>)
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	43db      	mvns	r3, r3
 8001548:	69ba      	ldr	r2, [r7, #24]
 800154a:	4013      	ands	r3, r2
 800154c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001556:	2b00      	cmp	r3, #0
 8001558:	d003      	beq.n	8001562 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800155a:	69ba      	ldr	r2, [r7, #24]
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	4313      	orrs	r3, r2
 8001560:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001562:	4a1a      	ldr	r2, [pc, #104]	@ (80015cc <HAL_GPIO_Init+0x304>)
 8001564:	69bb      	ldr	r3, [r7, #24]
 8001566:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001568:	4b18      	ldr	r3, [pc, #96]	@ (80015cc <HAL_GPIO_Init+0x304>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	43db      	mvns	r3, r3
 8001572:	69ba      	ldr	r2, [r7, #24]
 8001574:	4013      	ands	r3, r2
 8001576:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001580:	2b00      	cmp	r3, #0
 8001582:	d003      	beq.n	800158c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001584:	69ba      	ldr	r2, [r7, #24]
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	4313      	orrs	r3, r2
 800158a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800158c:	4a0f      	ldr	r2, [pc, #60]	@ (80015cc <HAL_GPIO_Init+0x304>)
 800158e:	69bb      	ldr	r3, [r7, #24]
 8001590:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	3301      	adds	r3, #1
 8001596:	61fb      	str	r3, [r7, #28]
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	2b0f      	cmp	r3, #15
 800159c:	f67f aea2 	bls.w	80012e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015a0:	bf00      	nop
 80015a2:	bf00      	nop
 80015a4:	3724      	adds	r7, #36	@ 0x24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	40023800 	.word	0x40023800
 80015b4:	40013800 	.word	0x40013800
 80015b8:	40020000 	.word	0x40020000
 80015bc:	40020400 	.word	0x40020400
 80015c0:	40020800 	.word	0x40020800
 80015c4:	40020c00 	.word	0x40020c00
 80015c8:	40021000 	.word	0x40021000
 80015cc:	40013c00 	.word	0x40013c00

080015d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	460b      	mov	r3, r1
 80015da:	807b      	strh	r3, [r7, #2]
 80015dc:	4613      	mov	r3, r2
 80015de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015e0:	787b      	ldrb	r3, [r7, #1]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d003      	beq.n	80015ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015e6:	887a      	ldrh	r2, [r7, #2]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015ec:	e003      	b.n	80015f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015ee:	887b      	ldrh	r3, [r7, #2]
 80015f0:	041a      	lsls	r2, r3, #16
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	619a      	str	r2, [r3, #24]
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
	...

08001604 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d101      	bne.n	8001616 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e12b      	b.n	800186e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800161c:	b2db      	uxtb	r3, r3
 800161e:	2b00      	cmp	r3, #0
 8001620:	d106      	bne.n	8001630 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2200      	movs	r2, #0
 8001626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7ff fb9e 	bl	8000d6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2224      	movs	r2, #36	@ 0x24
 8001634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f022 0201 	bic.w	r2, r2, #1
 8001646:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001656:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001666:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001668:	f001 fc60 	bl	8002f2c <HAL_RCC_GetPCLK1Freq>
 800166c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	4a81      	ldr	r2, [pc, #516]	@ (8001878 <HAL_I2C_Init+0x274>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d807      	bhi.n	8001688 <HAL_I2C_Init+0x84>
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	4a80      	ldr	r2, [pc, #512]	@ (800187c <HAL_I2C_Init+0x278>)
 800167c:	4293      	cmp	r3, r2
 800167e:	bf94      	ite	ls
 8001680:	2301      	movls	r3, #1
 8001682:	2300      	movhi	r3, #0
 8001684:	b2db      	uxtb	r3, r3
 8001686:	e006      	b.n	8001696 <HAL_I2C_Init+0x92>
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	4a7d      	ldr	r2, [pc, #500]	@ (8001880 <HAL_I2C_Init+0x27c>)
 800168c:	4293      	cmp	r3, r2
 800168e:	bf94      	ite	ls
 8001690:	2301      	movls	r3, #1
 8001692:	2300      	movhi	r3, #0
 8001694:	b2db      	uxtb	r3, r3
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e0e7      	b.n	800186e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	4a78      	ldr	r2, [pc, #480]	@ (8001884 <HAL_I2C_Init+0x280>)
 80016a2:	fba2 2303 	umull	r2, r3, r2, r3
 80016a6:	0c9b      	lsrs	r3, r3, #18
 80016a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	68ba      	ldr	r2, [r7, #8]
 80016ba:	430a      	orrs	r2, r1
 80016bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	6a1b      	ldr	r3, [r3, #32]
 80016c4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	4a6a      	ldr	r2, [pc, #424]	@ (8001878 <HAL_I2C_Init+0x274>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d802      	bhi.n	80016d8 <HAL_I2C_Init+0xd4>
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	3301      	adds	r3, #1
 80016d6:	e009      	b.n	80016ec <HAL_I2C_Init+0xe8>
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80016de:	fb02 f303 	mul.w	r3, r2, r3
 80016e2:	4a69      	ldr	r2, [pc, #420]	@ (8001888 <HAL_I2C_Init+0x284>)
 80016e4:	fba2 2303 	umull	r2, r3, r2, r3
 80016e8:	099b      	lsrs	r3, r3, #6
 80016ea:	3301      	adds	r3, #1
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	6812      	ldr	r2, [r2, #0]
 80016f0:	430b      	orrs	r3, r1
 80016f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80016fe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	495c      	ldr	r1, [pc, #368]	@ (8001878 <HAL_I2C_Init+0x274>)
 8001708:	428b      	cmp	r3, r1
 800170a:	d819      	bhi.n	8001740 <HAL_I2C_Init+0x13c>
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	1e59      	subs	r1, r3, #1
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	fbb1 f3f3 	udiv	r3, r1, r3
 800171a:	1c59      	adds	r1, r3, #1
 800171c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001720:	400b      	ands	r3, r1
 8001722:	2b00      	cmp	r3, #0
 8001724:	d00a      	beq.n	800173c <HAL_I2C_Init+0x138>
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	1e59      	subs	r1, r3, #1
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	fbb1 f3f3 	udiv	r3, r1, r3
 8001734:	3301      	adds	r3, #1
 8001736:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800173a:	e051      	b.n	80017e0 <HAL_I2C_Init+0x1dc>
 800173c:	2304      	movs	r3, #4
 800173e:	e04f      	b.n	80017e0 <HAL_I2C_Init+0x1dc>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d111      	bne.n	800176c <HAL_I2C_Init+0x168>
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	1e58      	subs	r0, r3, #1
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6859      	ldr	r1, [r3, #4]
 8001750:	460b      	mov	r3, r1
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	440b      	add	r3, r1
 8001756:	fbb0 f3f3 	udiv	r3, r0, r3
 800175a:	3301      	adds	r3, #1
 800175c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001760:	2b00      	cmp	r3, #0
 8001762:	bf0c      	ite	eq
 8001764:	2301      	moveq	r3, #1
 8001766:	2300      	movne	r3, #0
 8001768:	b2db      	uxtb	r3, r3
 800176a:	e012      	b.n	8001792 <HAL_I2C_Init+0x18e>
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	1e58      	subs	r0, r3, #1
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6859      	ldr	r1, [r3, #4]
 8001774:	460b      	mov	r3, r1
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	440b      	add	r3, r1
 800177a:	0099      	lsls	r1, r3, #2
 800177c:	440b      	add	r3, r1
 800177e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001782:	3301      	adds	r3, #1
 8001784:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001788:	2b00      	cmp	r3, #0
 800178a:	bf0c      	ite	eq
 800178c:	2301      	moveq	r3, #1
 800178e:	2300      	movne	r3, #0
 8001790:	b2db      	uxtb	r3, r3
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <HAL_I2C_Init+0x196>
 8001796:	2301      	movs	r3, #1
 8001798:	e022      	b.n	80017e0 <HAL_I2C_Init+0x1dc>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d10e      	bne.n	80017c0 <HAL_I2C_Init+0x1bc>
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	1e58      	subs	r0, r3, #1
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6859      	ldr	r1, [r3, #4]
 80017aa:	460b      	mov	r3, r1
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	440b      	add	r3, r1
 80017b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80017b4:	3301      	adds	r3, #1
 80017b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80017be:	e00f      	b.n	80017e0 <HAL_I2C_Init+0x1dc>
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	1e58      	subs	r0, r3, #1
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6859      	ldr	r1, [r3, #4]
 80017c8:	460b      	mov	r3, r1
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	440b      	add	r3, r1
 80017ce:	0099      	lsls	r1, r3, #2
 80017d0:	440b      	add	r3, r1
 80017d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80017d6:	3301      	adds	r3, #1
 80017d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80017e0:	6879      	ldr	r1, [r7, #4]
 80017e2:	6809      	ldr	r1, [r1, #0]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	69da      	ldr	r2, [r3, #28]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6a1b      	ldr	r3, [r3, #32]
 80017fa:	431a      	orrs	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	430a      	orrs	r2, r1
 8001802:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800180e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	6911      	ldr	r1, [r2, #16]
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	68d2      	ldr	r2, [r2, #12]
 800181a:	4311      	orrs	r1, r2
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	6812      	ldr	r2, [r2, #0]
 8001820:	430b      	orrs	r3, r1
 8001822:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	68db      	ldr	r3, [r3, #12]
 800182a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	695a      	ldr	r2, [r3, #20]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	699b      	ldr	r3, [r3, #24]
 8001836:	431a      	orrs	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	430a      	orrs	r2, r1
 800183e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f042 0201 	orr.w	r2, r2, #1
 800184e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2200      	movs	r2, #0
 8001854:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2220      	movs	r2, #32
 800185a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2200      	movs	r2, #0
 8001862:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2200      	movs	r2, #0
 8001868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	000186a0 	.word	0x000186a0
 800187c:	001e847f 	.word	0x001e847f
 8001880:	003d08ff 	.word	0x003d08ff
 8001884:	431bde83 	.word	0x431bde83
 8001888:	10624dd3 	.word	0x10624dd3

0800188c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b088      	sub	sp, #32
 8001890:	af02      	add	r7, sp, #8
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	4608      	mov	r0, r1
 8001896:	4611      	mov	r1, r2
 8001898:	461a      	mov	r2, r3
 800189a:	4603      	mov	r3, r0
 800189c:	817b      	strh	r3, [r7, #10]
 800189e:	460b      	mov	r3, r1
 80018a0:	813b      	strh	r3, [r7, #8]
 80018a2:	4613      	mov	r3, r2
 80018a4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80018a6:	f7ff fbf9 	bl	800109c <HAL_GetTick>
 80018aa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	2b20      	cmp	r3, #32
 80018b6:	f040 80d9 	bne.w	8001a6c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	9300      	str	r3, [sp, #0]
 80018be:	2319      	movs	r3, #25
 80018c0:	2201      	movs	r2, #1
 80018c2:	496d      	ldr	r1, [pc, #436]	@ (8001a78 <HAL_I2C_Mem_Write+0x1ec>)
 80018c4:	68f8      	ldr	r0, [r7, #12]
 80018c6:	f000 fc8b 	bl	80021e0 <I2C_WaitOnFlagUntilTimeout>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80018d0:	2302      	movs	r3, #2
 80018d2:	e0cc      	b.n	8001a6e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d101      	bne.n	80018e2 <HAL_I2C_Mem_Write+0x56>
 80018de:	2302      	movs	r3, #2
 80018e0:	e0c5      	b.n	8001a6e <HAL_I2C_Mem_Write+0x1e2>
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	2201      	movs	r2, #1
 80018e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f003 0301 	and.w	r3, r3, #1
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d007      	beq.n	8001908 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f042 0201 	orr.w	r2, r2, #1
 8001906:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001916:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	2221      	movs	r2, #33	@ 0x21
 800191c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	2240      	movs	r2, #64	@ 0x40
 8001924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	2200      	movs	r2, #0
 800192c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	6a3a      	ldr	r2, [r7, #32]
 8001932:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001938:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800193e:	b29a      	uxth	r2, r3
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	4a4d      	ldr	r2, [pc, #308]	@ (8001a7c <HAL_I2C_Mem_Write+0x1f0>)
 8001948:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800194a:	88f8      	ldrh	r0, [r7, #6]
 800194c:	893a      	ldrh	r2, [r7, #8]
 800194e:	8979      	ldrh	r1, [r7, #10]
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	9301      	str	r3, [sp, #4]
 8001954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001956:	9300      	str	r3, [sp, #0]
 8001958:	4603      	mov	r3, r0
 800195a:	68f8      	ldr	r0, [r7, #12]
 800195c:	f000 fac2 	bl	8001ee4 <I2C_RequestMemoryWrite>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d052      	beq.n	8001a0c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e081      	b.n	8001a6e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800196a:	697a      	ldr	r2, [r7, #20]
 800196c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800196e:	68f8      	ldr	r0, [r7, #12]
 8001970:	f000 fd50 	bl	8002414 <I2C_WaitOnTXEFlagUntilTimeout>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d00d      	beq.n	8001996 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197e:	2b04      	cmp	r3, #4
 8001980:	d107      	bne.n	8001992 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001990:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001992:	2301      	movs	r3, #1
 8001994:	e06b      	b.n	8001a6e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800199a:	781a      	ldrb	r2, [r3, #0]
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019a6:	1c5a      	adds	r2, r3, #1
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019b0:	3b01      	subs	r3, #1
 80019b2:	b29a      	uxth	r2, r3
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019bc:	b29b      	uxth	r3, r3
 80019be:	3b01      	subs	r3, #1
 80019c0:	b29a      	uxth	r2, r3
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	695b      	ldr	r3, [r3, #20]
 80019cc:	f003 0304 	and.w	r3, r3, #4
 80019d0:	2b04      	cmp	r3, #4
 80019d2:	d11b      	bne.n	8001a0c <HAL_I2C_Mem_Write+0x180>
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d017      	beq.n	8001a0c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019e0:	781a      	ldrb	r2, [r3, #0]
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ec:	1c5a      	adds	r2, r3, #1
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019f6:	3b01      	subs	r3, #1
 80019f8:	b29a      	uxth	r2, r3
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	3b01      	subs	r3, #1
 8001a06:	b29a      	uxth	r2, r3
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d1aa      	bne.n	800196a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a14:	697a      	ldr	r2, [r7, #20]
 8001a16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001a18:	68f8      	ldr	r0, [r7, #12]
 8001a1a:	f000 fd43 	bl	80024a4 <I2C_WaitOnBTFFlagUntilTimeout>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d00d      	beq.n	8001a40 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a28:	2b04      	cmp	r3, #4
 8001a2a:	d107      	bne.n	8001a3c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001a3a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e016      	b.n	8001a6e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001a4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	2220      	movs	r2, #32
 8001a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2200      	movs	r2, #0
 8001a64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	e000      	b.n	8001a6e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001a6c:	2302      	movs	r3, #2
  }
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3718      	adds	r7, #24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	00100002 	.word	0x00100002
 8001a7c:	ffff0000 	.word	0xffff0000

08001a80 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b08c      	sub	sp, #48	@ 0x30
 8001a84:	af02      	add	r7, sp, #8
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	4608      	mov	r0, r1
 8001a8a:	4611      	mov	r1, r2
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	4603      	mov	r3, r0
 8001a90:	817b      	strh	r3, [r7, #10]
 8001a92:	460b      	mov	r3, r1
 8001a94:	813b      	strh	r3, [r7, #8]
 8001a96:	4613      	mov	r3, r2
 8001a98:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001a9a:	f7ff faff 	bl	800109c <HAL_GetTick>
 8001a9e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	2b20      	cmp	r3, #32
 8001aaa:	f040 8214 	bne.w	8001ed6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab0:	9300      	str	r3, [sp, #0]
 8001ab2:	2319      	movs	r3, #25
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	497b      	ldr	r1, [pc, #492]	@ (8001ca4 <HAL_I2C_Mem_Read+0x224>)
 8001ab8:	68f8      	ldr	r0, [r7, #12]
 8001aba:	f000 fb91 	bl	80021e0 <I2C_WaitOnFlagUntilTimeout>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	e207      	b.n	8001ed8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d101      	bne.n	8001ad6 <HAL_I2C_Mem_Read+0x56>
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	e200      	b.n	8001ed8 <HAL_I2C_Mem_Read+0x458>
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 0301 	and.w	r3, r3, #1
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d007      	beq.n	8001afc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f042 0201 	orr.w	r2, r2, #1
 8001afa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b0a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2222      	movs	r2, #34	@ 0x22
 8001b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	2240      	movs	r2, #64	@ 0x40
 8001b18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2200      	movs	r2, #0
 8001b20:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b26:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001b2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b32:	b29a      	uxth	r2, r3
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	4a5b      	ldr	r2, [pc, #364]	@ (8001ca8 <HAL_I2C_Mem_Read+0x228>)
 8001b3c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b3e:	88f8      	ldrh	r0, [r7, #6]
 8001b40:	893a      	ldrh	r2, [r7, #8]
 8001b42:	8979      	ldrh	r1, [r7, #10]
 8001b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b46:	9301      	str	r3, [sp, #4]
 8001b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	68f8      	ldr	r0, [r7, #12]
 8001b50:	f000 fa5e 	bl	8002010 <I2C_RequestMemoryRead>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e1bc      	b.n	8001ed8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d113      	bne.n	8001b8e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b66:	2300      	movs	r3, #0
 8001b68:	623b      	str	r3, [r7, #32]
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	695b      	ldr	r3, [r3, #20]
 8001b70:	623b      	str	r3, [r7, #32]
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	699b      	ldr	r3, [r3, #24]
 8001b78:	623b      	str	r3, [r7, #32]
 8001b7a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	e190      	b.n	8001eb0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d11b      	bne.n	8001bce <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ba4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	61fb      	str	r3, [r7, #28]
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	695b      	ldr	r3, [r3, #20]
 8001bb0:	61fb      	str	r3, [r7, #28]
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	61fb      	str	r3, [r7, #28]
 8001bba:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	e170      	b.n	8001eb0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	d11b      	bne.n	8001c0e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001be4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001bf4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	61bb      	str	r3, [r7, #24]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	695b      	ldr	r3, [r3, #20]
 8001c00:	61bb      	str	r3, [r7, #24]
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	61bb      	str	r3, [r7, #24]
 8001c0a:	69bb      	ldr	r3, [r7, #24]
 8001c0c:	e150      	b.n	8001eb0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	695b      	ldr	r3, [r3, #20]
 8001c18:	617b      	str	r3, [r7, #20]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	617b      	str	r3, [r7, #20]
 8001c22:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001c24:	e144      	b.n	8001eb0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c2a:	2b03      	cmp	r3, #3
 8001c2c:	f200 80f1 	bhi.w	8001e12 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d123      	bne.n	8001c80 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c3a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001c3c:	68f8      	ldr	r0, [r7, #12]
 8001c3e:	f000 fc79 	bl	8002534 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e145      	b.n	8001ed8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	691a      	ldr	r2, [r3, #16]
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c56:	b2d2      	uxtb	r2, r2
 8001c58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c5e:	1c5a      	adds	r2, r3, #1
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c68:	3b01      	subs	r3, #1
 8001c6a:	b29a      	uxth	r2, r3
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c74:	b29b      	uxth	r3, r3
 8001c76:	3b01      	subs	r3, #1
 8001c78:	b29a      	uxth	r2, r3
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001c7e:	e117      	b.n	8001eb0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d14e      	bne.n	8001d26 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c8e:	2200      	movs	r2, #0
 8001c90:	4906      	ldr	r1, [pc, #24]	@ (8001cac <HAL_I2C_Mem_Read+0x22c>)
 8001c92:	68f8      	ldr	r0, [r7, #12]
 8001c94:	f000 faa4 	bl	80021e0 <I2C_WaitOnFlagUntilTimeout>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d008      	beq.n	8001cb0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e11a      	b.n	8001ed8 <HAL_I2C_Mem_Read+0x458>
 8001ca2:	bf00      	nop
 8001ca4:	00100002 	.word	0x00100002
 8001ca8:	ffff0000 	.word	0xffff0000
 8001cac:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001cbe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	691a      	ldr	r2, [r3, #16]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cca:	b2d2      	uxtb	r2, r2
 8001ccc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd2:	1c5a      	adds	r2, r3, #1
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cdc:	3b01      	subs	r3, #1
 8001cde:	b29a      	uxth	r2, r3
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	3b01      	subs	r3, #1
 8001cec:	b29a      	uxth	r2, r3
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	691a      	ldr	r2, [r3, #16]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cfc:	b2d2      	uxtb	r2, r2
 8001cfe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d04:	1c5a      	adds	r2, r3, #1
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	b29a      	uxth	r2, r3
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	b29a      	uxth	r2, r3
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001d24:	e0c4      	b.n	8001eb0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d28:	9300      	str	r3, [sp, #0]
 8001d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	496c      	ldr	r1, [pc, #432]	@ (8001ee0 <HAL_I2C_Mem_Read+0x460>)
 8001d30:	68f8      	ldr	r0, [r7, #12]
 8001d32:	f000 fa55 	bl	80021e0 <I2C_WaitOnFlagUntilTimeout>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e0cb      	b.n	8001ed8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	691a      	ldr	r2, [r3, #16]
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d5a:	b2d2      	uxtb	r2, r2
 8001d5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d62:	1c5a      	adds	r2, r3, #1
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d6c:	3b01      	subs	r3, #1
 8001d6e:	b29a      	uxth	r2, r3
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d78:	b29b      	uxth	r3, r3
 8001d7a:	3b01      	subs	r3, #1
 8001d7c:	b29a      	uxth	r2, r3
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d84:	9300      	str	r3, [sp, #0]
 8001d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d88:	2200      	movs	r2, #0
 8001d8a:	4955      	ldr	r1, [pc, #340]	@ (8001ee0 <HAL_I2C_Mem_Read+0x460>)
 8001d8c:	68f8      	ldr	r0, [r7, #12]
 8001d8e:	f000 fa27 	bl	80021e0 <I2C_WaitOnFlagUntilTimeout>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e09d      	b.n	8001ed8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001daa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	691a      	ldr	r2, [r3, #16]
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001db6:	b2d2      	uxtb	r2, r2
 8001db8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dbe:	1c5a      	adds	r2, r3, #1
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dc8:	3b01      	subs	r3, #1
 8001dca:	b29a      	uxth	r2, r3
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	b29a      	uxth	r2, r3
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	691a      	ldr	r2, [r3, #16]
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de8:	b2d2      	uxtb	r2, r2
 8001dea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001df0:	1c5a      	adds	r2, r3, #1
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dfa:	3b01      	subs	r3, #1
 8001dfc:	b29a      	uxth	r2, r3
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e06:	b29b      	uxth	r3, r3
 8001e08:	3b01      	subs	r3, #1
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001e10:	e04e      	b.n	8001eb0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e14:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001e16:	68f8      	ldr	r0, [r7, #12]
 8001e18:	f000 fb8c 	bl	8002534 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e058      	b.n	8001ed8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	691a      	ldr	r2, [r3, #16]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e30:	b2d2      	uxtb	r2, r2
 8001e32:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e38:	1c5a      	adds	r2, r3, #1
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e42:	3b01      	subs	r3, #1
 8001e44:	b29a      	uxth	r2, r3
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	3b01      	subs	r3, #1
 8001e52:	b29a      	uxth	r2, r3
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	695b      	ldr	r3, [r3, #20]
 8001e5e:	f003 0304 	and.w	r3, r3, #4
 8001e62:	2b04      	cmp	r3, #4
 8001e64:	d124      	bne.n	8001eb0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e6a:	2b03      	cmp	r3, #3
 8001e6c:	d107      	bne.n	8001e7e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e7c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	691a      	ldr	r2, [r3, #16]
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e88:	b2d2      	uxtb	r2, r2
 8001e8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e90:	1c5a      	adds	r2, r3, #1
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e9a:	3b01      	subs	r3, #1
 8001e9c:	b29a      	uxth	r2, r3
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	3b01      	subs	r3, #1
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	f47f aeb6 	bne.w	8001c26 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	2220      	movs	r2, #32
 8001ebe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	e000      	b.n	8001ed8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8001ed6:	2302      	movs	r3, #2
  }
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3728      	adds	r7, #40	@ 0x28
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	00010004 	.word	0x00010004

08001ee4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b088      	sub	sp, #32
 8001ee8:	af02      	add	r7, sp, #8
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	4608      	mov	r0, r1
 8001eee:	4611      	mov	r1, r2
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	817b      	strh	r3, [r7, #10]
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	813b      	strh	r3, [r7, #8]
 8001efa:	4613      	mov	r3, r2
 8001efc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f0c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	6a3b      	ldr	r3, [r7, #32]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001f1a:	68f8      	ldr	r0, [r7, #12]
 8001f1c:	f000 f960 	bl	80021e0 <I2C_WaitOnFlagUntilTimeout>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d00d      	beq.n	8001f42 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f34:	d103      	bne.n	8001f3e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f3c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e05f      	b.n	8002002 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001f42:	897b      	ldrh	r3, [r7, #10]
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	461a      	mov	r2, r3
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001f50:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f54:	6a3a      	ldr	r2, [r7, #32]
 8001f56:	492d      	ldr	r1, [pc, #180]	@ (800200c <I2C_RequestMemoryWrite+0x128>)
 8001f58:	68f8      	ldr	r0, [r7, #12]
 8001f5a:	f000 f9bb 	bl	80022d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	e04c      	b.n	8002002 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f68:	2300      	movs	r3, #0
 8001f6a:	617b      	str	r3, [r7, #20]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	695b      	ldr	r3, [r3, #20]
 8001f72:	617b      	str	r3, [r7, #20]
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	699b      	ldr	r3, [r3, #24]
 8001f7a:	617b      	str	r3, [r7, #20]
 8001f7c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f80:	6a39      	ldr	r1, [r7, #32]
 8001f82:	68f8      	ldr	r0, [r7, #12]
 8001f84:	f000 fa46 	bl	8002414 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d00d      	beq.n	8001faa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f92:	2b04      	cmp	r3, #4
 8001f94:	d107      	bne.n	8001fa6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001fa4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e02b      	b.n	8002002 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001faa:	88fb      	ldrh	r3, [r7, #6]
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d105      	bne.n	8001fbc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001fb0:	893b      	ldrh	r3, [r7, #8]
 8001fb2:	b2da      	uxtb	r2, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	611a      	str	r2, [r3, #16]
 8001fba:	e021      	b.n	8002000 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001fbc:	893b      	ldrh	r3, [r7, #8]
 8001fbe:	0a1b      	lsrs	r3, r3, #8
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	b2da      	uxtb	r2, r3
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fcc:	6a39      	ldr	r1, [r7, #32]
 8001fce:	68f8      	ldr	r0, [r7, #12]
 8001fd0:	f000 fa20 	bl	8002414 <I2C_WaitOnTXEFlagUntilTimeout>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d00d      	beq.n	8001ff6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fde:	2b04      	cmp	r3, #4
 8001fe0:	d107      	bne.n	8001ff2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001ff0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e005      	b.n	8002002 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001ff6:	893b      	ldrh	r3, [r7, #8]
 8001ff8:	b2da      	uxtb	r2, r3
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002000:	2300      	movs	r3, #0
}
 8002002:	4618      	mov	r0, r3
 8002004:	3718      	adds	r7, #24
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	00010002 	.word	0x00010002

08002010 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b088      	sub	sp, #32
 8002014:	af02      	add	r7, sp, #8
 8002016:	60f8      	str	r0, [r7, #12]
 8002018:	4608      	mov	r0, r1
 800201a:	4611      	mov	r1, r2
 800201c:	461a      	mov	r2, r3
 800201e:	4603      	mov	r3, r0
 8002020:	817b      	strh	r3, [r7, #10]
 8002022:	460b      	mov	r3, r1
 8002024:	813b      	strh	r3, [r7, #8]
 8002026:	4613      	mov	r3, r2
 8002028:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002038:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002048:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800204a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800204c:	9300      	str	r3, [sp, #0]
 800204e:	6a3b      	ldr	r3, [r7, #32]
 8002050:	2200      	movs	r2, #0
 8002052:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002056:	68f8      	ldr	r0, [r7, #12]
 8002058:	f000 f8c2 	bl	80021e0 <I2C_WaitOnFlagUntilTimeout>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d00d      	beq.n	800207e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800206c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002070:	d103      	bne.n	800207a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002078:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e0aa      	b.n	80021d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800207e:	897b      	ldrh	r3, [r7, #10]
 8002080:	b2db      	uxtb	r3, r3
 8002082:	461a      	mov	r2, r3
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800208c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800208e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002090:	6a3a      	ldr	r2, [r7, #32]
 8002092:	4952      	ldr	r1, [pc, #328]	@ (80021dc <I2C_RequestMemoryRead+0x1cc>)
 8002094:	68f8      	ldr	r0, [r7, #12]
 8002096:	f000 f91d 	bl	80022d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	e097      	b.n	80021d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020a4:	2300      	movs	r3, #0
 80020a6:	617b      	str	r3, [r7, #20]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	617b      	str	r3, [r7, #20]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	699b      	ldr	r3, [r3, #24]
 80020b6:	617b      	str	r3, [r7, #20]
 80020b8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80020ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020bc:	6a39      	ldr	r1, [r7, #32]
 80020be:	68f8      	ldr	r0, [r7, #12]
 80020c0:	f000 f9a8 	bl	8002414 <I2C_WaitOnTXEFlagUntilTimeout>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d00d      	beq.n	80020e6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ce:	2b04      	cmp	r3, #4
 80020d0:	d107      	bne.n	80020e2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020e0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e076      	b.n	80021d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80020e6:	88fb      	ldrh	r3, [r7, #6]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d105      	bne.n	80020f8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80020ec:	893b      	ldrh	r3, [r7, #8]
 80020ee:	b2da      	uxtb	r2, r3
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	611a      	str	r2, [r3, #16]
 80020f6:	e021      	b.n	800213c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80020f8:	893b      	ldrh	r3, [r7, #8]
 80020fa:	0a1b      	lsrs	r3, r3, #8
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002106:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002108:	6a39      	ldr	r1, [r7, #32]
 800210a:	68f8      	ldr	r0, [r7, #12]
 800210c:	f000 f982 	bl	8002414 <I2C_WaitOnTXEFlagUntilTimeout>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d00d      	beq.n	8002132 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211a:	2b04      	cmp	r3, #4
 800211c:	d107      	bne.n	800212e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800212c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e050      	b.n	80021d4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002132:	893b      	ldrh	r3, [r7, #8]
 8002134:	b2da      	uxtb	r2, r3
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800213c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800213e:	6a39      	ldr	r1, [r7, #32]
 8002140:	68f8      	ldr	r0, [r7, #12]
 8002142:	f000 f967 	bl	8002414 <I2C_WaitOnTXEFlagUntilTimeout>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d00d      	beq.n	8002168 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002150:	2b04      	cmp	r3, #4
 8002152:	d107      	bne.n	8002164 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002162:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e035      	b.n	80021d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002176:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800217a:	9300      	str	r3, [sp, #0]
 800217c:	6a3b      	ldr	r3, [r7, #32]
 800217e:	2200      	movs	r2, #0
 8002180:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002184:	68f8      	ldr	r0, [r7, #12]
 8002186:	f000 f82b 	bl	80021e0 <I2C_WaitOnFlagUntilTimeout>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d00d      	beq.n	80021ac <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800219a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800219e:	d103      	bne.n	80021a8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021a6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e013      	b.n	80021d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80021ac:	897b      	ldrh	r3, [r7, #10]
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	b2da      	uxtb	r2, r3
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80021bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021be:	6a3a      	ldr	r2, [r7, #32]
 80021c0:	4906      	ldr	r1, [pc, #24]	@ (80021dc <I2C_RequestMemoryRead+0x1cc>)
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	f000 f886 	bl	80022d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d001      	beq.n	80021d2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e000      	b.n	80021d4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80021d2:	2300      	movs	r3, #0
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3718      	adds	r7, #24
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	00010002 	.word	0x00010002

080021e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	60f8      	str	r0, [r7, #12]
 80021e8:	60b9      	str	r1, [r7, #8]
 80021ea:	603b      	str	r3, [r7, #0]
 80021ec:	4613      	mov	r3, r2
 80021ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021f0:	e048      	b.n	8002284 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021f8:	d044      	beq.n	8002284 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021fa:	f7fe ff4f 	bl	800109c <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	683a      	ldr	r2, [r7, #0]
 8002206:	429a      	cmp	r2, r3
 8002208:	d302      	bcc.n	8002210 <I2C_WaitOnFlagUntilTimeout+0x30>
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d139      	bne.n	8002284 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	0c1b      	lsrs	r3, r3, #16
 8002214:	b2db      	uxtb	r3, r3
 8002216:	2b01      	cmp	r3, #1
 8002218:	d10d      	bne.n	8002236 <I2C_WaitOnFlagUntilTimeout+0x56>
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	695b      	ldr	r3, [r3, #20]
 8002220:	43da      	mvns	r2, r3
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	4013      	ands	r3, r2
 8002226:	b29b      	uxth	r3, r3
 8002228:	2b00      	cmp	r3, #0
 800222a:	bf0c      	ite	eq
 800222c:	2301      	moveq	r3, #1
 800222e:	2300      	movne	r3, #0
 8002230:	b2db      	uxtb	r3, r3
 8002232:	461a      	mov	r2, r3
 8002234:	e00c      	b.n	8002250 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	43da      	mvns	r2, r3
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	4013      	ands	r3, r2
 8002242:	b29b      	uxth	r3, r3
 8002244:	2b00      	cmp	r3, #0
 8002246:	bf0c      	ite	eq
 8002248:	2301      	moveq	r3, #1
 800224a:	2300      	movne	r3, #0
 800224c:	b2db      	uxtb	r3, r3
 800224e:	461a      	mov	r2, r3
 8002250:	79fb      	ldrb	r3, [r7, #7]
 8002252:	429a      	cmp	r2, r3
 8002254:	d116      	bne.n	8002284 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2200      	movs	r2, #0
 800225a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2220      	movs	r2, #32
 8002260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2200      	movs	r2, #0
 8002268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002270:	f043 0220 	orr.w	r2, r3, #32
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2200      	movs	r2, #0
 800227c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e023      	b.n	80022cc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	0c1b      	lsrs	r3, r3, #16
 8002288:	b2db      	uxtb	r3, r3
 800228a:	2b01      	cmp	r3, #1
 800228c:	d10d      	bne.n	80022aa <I2C_WaitOnFlagUntilTimeout+0xca>
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	695b      	ldr	r3, [r3, #20]
 8002294:	43da      	mvns	r2, r3
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	4013      	ands	r3, r2
 800229a:	b29b      	uxth	r3, r3
 800229c:	2b00      	cmp	r3, #0
 800229e:	bf0c      	ite	eq
 80022a0:	2301      	moveq	r3, #1
 80022a2:	2300      	movne	r3, #0
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	461a      	mov	r2, r3
 80022a8:	e00c      	b.n	80022c4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	699b      	ldr	r3, [r3, #24]
 80022b0:	43da      	mvns	r2, r3
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	4013      	ands	r3, r2
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	bf0c      	ite	eq
 80022bc:	2301      	moveq	r3, #1
 80022be:	2300      	movne	r3, #0
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	461a      	mov	r2, r3
 80022c4:	79fb      	ldrb	r3, [r7, #7]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d093      	beq.n	80021f2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80022ca:	2300      	movs	r3, #0
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3710      	adds	r7, #16
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	60b9      	str	r1, [r7, #8]
 80022de:	607a      	str	r2, [r7, #4]
 80022e0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80022e2:	e071      	b.n	80023c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	695b      	ldr	r3, [r3, #20]
 80022ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022f2:	d123      	bne.n	800233c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002302:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800230c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2200      	movs	r2, #0
 8002312:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	2220      	movs	r2, #32
 8002318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2200      	movs	r2, #0
 8002320:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002328:	f043 0204 	orr.w	r2, r3, #4
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e067      	b.n	800240c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002342:	d041      	beq.n	80023c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002344:	f7fe feaa 	bl	800109c <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	429a      	cmp	r2, r3
 8002352:	d302      	bcc.n	800235a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d136      	bne.n	80023c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	0c1b      	lsrs	r3, r3, #16
 800235e:	b2db      	uxtb	r3, r3
 8002360:	2b01      	cmp	r3, #1
 8002362:	d10c      	bne.n	800237e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	695b      	ldr	r3, [r3, #20]
 800236a:	43da      	mvns	r2, r3
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	4013      	ands	r3, r2
 8002370:	b29b      	uxth	r3, r3
 8002372:	2b00      	cmp	r3, #0
 8002374:	bf14      	ite	ne
 8002376:	2301      	movne	r3, #1
 8002378:	2300      	moveq	r3, #0
 800237a:	b2db      	uxtb	r3, r3
 800237c:	e00b      	b.n	8002396 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	699b      	ldr	r3, [r3, #24]
 8002384:	43da      	mvns	r2, r3
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	4013      	ands	r3, r2
 800238a:	b29b      	uxth	r3, r3
 800238c:	2b00      	cmp	r3, #0
 800238e:	bf14      	ite	ne
 8002390:	2301      	movne	r3, #1
 8002392:	2300      	moveq	r3, #0
 8002394:	b2db      	uxtb	r3, r3
 8002396:	2b00      	cmp	r3, #0
 8002398:	d016      	beq.n	80023c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2200      	movs	r2, #0
 800239e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2220      	movs	r2, #32
 80023a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b4:	f043 0220 	orr.w	r2, r3, #32
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2200      	movs	r2, #0
 80023c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e021      	b.n	800240c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	0c1b      	lsrs	r3, r3, #16
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d10c      	bne.n	80023ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	695b      	ldr	r3, [r3, #20]
 80023d8:	43da      	mvns	r2, r3
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	4013      	ands	r3, r2
 80023de:	b29b      	uxth	r3, r3
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	bf14      	ite	ne
 80023e4:	2301      	movne	r3, #1
 80023e6:	2300      	moveq	r3, #0
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	e00b      	b.n	8002404 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	699b      	ldr	r3, [r3, #24]
 80023f2:	43da      	mvns	r2, r3
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	4013      	ands	r3, r2
 80023f8:	b29b      	uxth	r3, r3
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	bf14      	ite	ne
 80023fe:	2301      	movne	r3, #1
 8002400:	2300      	moveq	r3, #0
 8002402:	b2db      	uxtb	r3, r3
 8002404:	2b00      	cmp	r3, #0
 8002406:	f47f af6d 	bne.w	80022e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	60f8      	str	r0, [r7, #12]
 800241c:	60b9      	str	r1, [r7, #8]
 800241e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002420:	e034      	b.n	800248c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002422:	68f8      	ldr	r0, [r7, #12]
 8002424:	f000 f8e3 	bl	80025ee <I2C_IsAcknowledgeFailed>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e034      	b.n	800249c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002438:	d028      	beq.n	800248c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800243a:	f7fe fe2f 	bl	800109c <HAL_GetTick>
 800243e:	4602      	mov	r2, r0
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	68ba      	ldr	r2, [r7, #8]
 8002446:	429a      	cmp	r2, r3
 8002448:	d302      	bcc.n	8002450 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d11d      	bne.n	800248c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	695b      	ldr	r3, [r3, #20]
 8002456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800245a:	2b80      	cmp	r3, #128	@ 0x80
 800245c:	d016      	beq.n	800248c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2200      	movs	r2, #0
 8002462:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2220      	movs	r2, #32
 8002468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2200      	movs	r2, #0
 8002470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002478:	f043 0220 	orr.w	r2, r3, #32
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	e007      	b.n	800249c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	695b      	ldr	r3, [r3, #20]
 8002492:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002496:	2b80      	cmp	r3, #128	@ 0x80
 8002498:	d1c3      	bne.n	8002422 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	3710      	adds	r7, #16
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80024b0:	e034      	b.n	800251c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80024b2:	68f8      	ldr	r0, [r7, #12]
 80024b4:	f000 f89b 	bl	80025ee <I2C_IsAcknowledgeFailed>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e034      	b.n	800252c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024c8:	d028      	beq.n	800251c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024ca:	f7fe fde7 	bl	800109c <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	68ba      	ldr	r2, [r7, #8]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d302      	bcc.n	80024e0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d11d      	bne.n	800251c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	695b      	ldr	r3, [r3, #20]
 80024e6:	f003 0304 	and.w	r3, r3, #4
 80024ea:	2b04      	cmp	r3, #4
 80024ec:	d016      	beq.n	800251c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2200      	movs	r2, #0
 80024f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2220      	movs	r2, #32
 80024f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2200      	movs	r2, #0
 8002500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002508:	f043 0220 	orr.w	r2, r3, #32
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2200      	movs	r2, #0
 8002514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e007      	b.n	800252c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	f003 0304 	and.w	r3, r3, #4
 8002526:	2b04      	cmp	r3, #4
 8002528:	d1c3      	bne.n	80024b2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800252a:	2300      	movs	r3, #0
}
 800252c:	4618      	mov	r0, r3
 800252e:	3710      	adds	r7, #16
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}

08002534 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	60b9      	str	r1, [r7, #8]
 800253e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002540:	e049      	b.n	80025d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	695b      	ldr	r3, [r3, #20]
 8002548:	f003 0310 	and.w	r3, r3, #16
 800254c:	2b10      	cmp	r3, #16
 800254e:	d119      	bne.n	8002584 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f06f 0210 	mvn.w	r2, #16
 8002558:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2200      	movs	r2, #0
 800255e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2220      	movs	r2, #32
 8002564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2200      	movs	r2, #0
 800256c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2200      	movs	r2, #0
 800257c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e030      	b.n	80025e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002584:	f7fe fd8a 	bl	800109c <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	68ba      	ldr	r2, [r7, #8]
 8002590:	429a      	cmp	r2, r3
 8002592:	d302      	bcc.n	800259a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d11d      	bne.n	80025d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	695b      	ldr	r3, [r3, #20]
 80025a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025a4:	2b40      	cmp	r3, #64	@ 0x40
 80025a6:	d016      	beq.n	80025d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2200      	movs	r2, #0
 80025ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2220      	movs	r2, #32
 80025b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2200      	movs	r2, #0
 80025ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c2:	f043 0220 	orr.w	r2, r3, #32
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e007      	b.n	80025e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	695b      	ldr	r3, [r3, #20]
 80025dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025e0:	2b40      	cmp	r3, #64	@ 0x40
 80025e2:	d1ae      	bne.n	8002542 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80025ee:	b480      	push	{r7}
 80025f0:	b083      	sub	sp, #12
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	695b      	ldr	r3, [r3, #20]
 80025fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002600:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002604:	d11b      	bne.n	800263e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800260e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2220      	movs	r2, #32
 800261a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262a:	f043 0204 	orr.w	r2, r3, #4
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e000      	b.n	8002640 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800263e:	2300      	movs	r3, #0
}
 8002640:	4618      	mov	r0, r3
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d101      	bne.n	800265e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e267      	b.n	8002b2e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0301 	and.w	r3, r3, #1
 8002666:	2b00      	cmp	r3, #0
 8002668:	d075      	beq.n	8002756 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800266a:	4b88      	ldr	r3, [pc, #544]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f003 030c 	and.w	r3, r3, #12
 8002672:	2b04      	cmp	r3, #4
 8002674:	d00c      	beq.n	8002690 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002676:	4b85      	ldr	r3, [pc, #532]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800267e:	2b08      	cmp	r3, #8
 8002680:	d112      	bne.n	80026a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002682:	4b82      	ldr	r3, [pc, #520]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800268a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800268e:	d10b      	bne.n	80026a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002690:	4b7e      	ldr	r3, [pc, #504]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d05b      	beq.n	8002754 <HAL_RCC_OscConfig+0x108>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d157      	bne.n	8002754 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e242      	b.n	8002b2e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026b0:	d106      	bne.n	80026c0 <HAL_RCC_OscConfig+0x74>
 80026b2:	4b76      	ldr	r3, [pc, #472]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a75      	ldr	r2, [pc, #468]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 80026b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026bc:	6013      	str	r3, [r2, #0]
 80026be:	e01d      	b.n	80026fc <HAL_RCC_OscConfig+0xb0>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80026c8:	d10c      	bne.n	80026e4 <HAL_RCC_OscConfig+0x98>
 80026ca:	4b70      	ldr	r3, [pc, #448]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a6f      	ldr	r2, [pc, #444]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 80026d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026d4:	6013      	str	r3, [r2, #0]
 80026d6:	4b6d      	ldr	r3, [pc, #436]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a6c      	ldr	r2, [pc, #432]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 80026dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026e0:	6013      	str	r3, [r2, #0]
 80026e2:	e00b      	b.n	80026fc <HAL_RCC_OscConfig+0xb0>
 80026e4:	4b69      	ldr	r3, [pc, #420]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a68      	ldr	r2, [pc, #416]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 80026ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026ee:	6013      	str	r3, [r2, #0]
 80026f0:	4b66      	ldr	r3, [pc, #408]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a65      	ldr	r2, [pc, #404]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 80026f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d013      	beq.n	800272c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002704:	f7fe fcca 	bl	800109c <HAL_GetTick>
 8002708:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800270a:	e008      	b.n	800271e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800270c:	f7fe fcc6 	bl	800109c <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	2b64      	cmp	r3, #100	@ 0x64
 8002718:	d901      	bls.n	800271e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800271a:	2303      	movs	r3, #3
 800271c:	e207      	b.n	8002b2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800271e:	4b5b      	ldr	r3, [pc, #364]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d0f0      	beq.n	800270c <HAL_RCC_OscConfig+0xc0>
 800272a:	e014      	b.n	8002756 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800272c:	f7fe fcb6 	bl	800109c <HAL_GetTick>
 8002730:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002732:	e008      	b.n	8002746 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002734:	f7fe fcb2 	bl	800109c <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b64      	cmp	r3, #100	@ 0x64
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e1f3      	b.n	8002b2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002746:	4b51      	ldr	r3, [pc, #324]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d1f0      	bne.n	8002734 <HAL_RCC_OscConfig+0xe8>
 8002752:	e000      	b.n	8002756 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002754:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d063      	beq.n	800282a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002762:	4b4a      	ldr	r3, [pc, #296]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f003 030c 	and.w	r3, r3, #12
 800276a:	2b00      	cmp	r3, #0
 800276c:	d00b      	beq.n	8002786 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800276e:	4b47      	ldr	r3, [pc, #284]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002776:	2b08      	cmp	r3, #8
 8002778:	d11c      	bne.n	80027b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800277a:	4b44      	ldr	r3, [pc, #272]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002782:	2b00      	cmp	r3, #0
 8002784:	d116      	bne.n	80027b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002786:	4b41      	ldr	r3, [pc, #260]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d005      	beq.n	800279e <HAL_RCC_OscConfig+0x152>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	2b01      	cmp	r3, #1
 8002798:	d001      	beq.n	800279e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e1c7      	b.n	8002b2e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800279e:	4b3b      	ldr	r3, [pc, #236]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	691b      	ldr	r3, [r3, #16]
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	4937      	ldr	r1, [pc, #220]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 80027ae:	4313      	orrs	r3, r2
 80027b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027b2:	e03a      	b.n	800282a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d020      	beq.n	80027fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027bc:	4b34      	ldr	r3, [pc, #208]	@ (8002890 <HAL_RCC_OscConfig+0x244>)
 80027be:	2201      	movs	r2, #1
 80027c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c2:	f7fe fc6b 	bl	800109c <HAL_GetTick>
 80027c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027c8:	e008      	b.n	80027dc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027ca:	f7fe fc67 	bl	800109c <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e1a8      	b.n	8002b2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027dc:	4b2b      	ldr	r3, [pc, #172]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0302 	and.w	r3, r3, #2
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d0f0      	beq.n	80027ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027e8:	4b28      	ldr	r3, [pc, #160]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	691b      	ldr	r3, [r3, #16]
 80027f4:	00db      	lsls	r3, r3, #3
 80027f6:	4925      	ldr	r1, [pc, #148]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 80027f8:	4313      	orrs	r3, r2
 80027fa:	600b      	str	r3, [r1, #0]
 80027fc:	e015      	b.n	800282a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027fe:	4b24      	ldr	r3, [pc, #144]	@ (8002890 <HAL_RCC_OscConfig+0x244>)
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002804:	f7fe fc4a 	bl	800109c <HAL_GetTick>
 8002808:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800280a:	e008      	b.n	800281e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800280c:	f7fe fc46 	bl	800109c <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	2b02      	cmp	r3, #2
 8002818:	d901      	bls.n	800281e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e187      	b.n	8002b2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800281e:	4b1b      	ldr	r3, [pc, #108]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	2b00      	cmp	r3, #0
 8002828:	d1f0      	bne.n	800280c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0308 	and.w	r3, r3, #8
 8002832:	2b00      	cmp	r3, #0
 8002834:	d036      	beq.n	80028a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	695b      	ldr	r3, [r3, #20]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d016      	beq.n	800286c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800283e:	4b15      	ldr	r3, [pc, #84]	@ (8002894 <HAL_RCC_OscConfig+0x248>)
 8002840:	2201      	movs	r2, #1
 8002842:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002844:	f7fe fc2a 	bl	800109c <HAL_GetTick>
 8002848:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800284a:	e008      	b.n	800285e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800284c:	f7fe fc26 	bl	800109c <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b02      	cmp	r3, #2
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e167      	b.n	8002b2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800285e:	4b0b      	ldr	r3, [pc, #44]	@ (800288c <HAL_RCC_OscConfig+0x240>)
 8002860:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b00      	cmp	r3, #0
 8002868:	d0f0      	beq.n	800284c <HAL_RCC_OscConfig+0x200>
 800286a:	e01b      	b.n	80028a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800286c:	4b09      	ldr	r3, [pc, #36]	@ (8002894 <HAL_RCC_OscConfig+0x248>)
 800286e:	2200      	movs	r2, #0
 8002870:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002872:	f7fe fc13 	bl	800109c <HAL_GetTick>
 8002876:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002878:	e00e      	b.n	8002898 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800287a:	f7fe fc0f 	bl	800109c <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	2b02      	cmp	r3, #2
 8002886:	d907      	bls.n	8002898 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e150      	b.n	8002b2e <HAL_RCC_OscConfig+0x4e2>
 800288c:	40023800 	.word	0x40023800
 8002890:	42470000 	.word	0x42470000
 8002894:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002898:	4b88      	ldr	r3, [pc, #544]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 800289a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d1ea      	bne.n	800287a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0304 	and.w	r3, r3, #4
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	f000 8097 	beq.w	80029e0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028b2:	2300      	movs	r3, #0
 80028b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028b6:	4b81      	ldr	r3, [pc, #516]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 80028b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d10f      	bne.n	80028e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028c2:	2300      	movs	r3, #0
 80028c4:	60bb      	str	r3, [r7, #8]
 80028c6:	4b7d      	ldr	r3, [pc, #500]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 80028c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ca:	4a7c      	ldr	r2, [pc, #496]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 80028cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80028d2:	4b7a      	ldr	r3, [pc, #488]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 80028d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028da:	60bb      	str	r3, [r7, #8]
 80028dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028de:	2301      	movs	r3, #1
 80028e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028e2:	4b77      	ldr	r3, [pc, #476]	@ (8002ac0 <HAL_RCC_OscConfig+0x474>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d118      	bne.n	8002920 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028ee:	4b74      	ldr	r3, [pc, #464]	@ (8002ac0 <HAL_RCC_OscConfig+0x474>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a73      	ldr	r2, [pc, #460]	@ (8002ac0 <HAL_RCC_OscConfig+0x474>)
 80028f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028fa:	f7fe fbcf 	bl	800109c <HAL_GetTick>
 80028fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002900:	e008      	b.n	8002914 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002902:	f7fe fbcb 	bl	800109c <HAL_GetTick>
 8002906:	4602      	mov	r2, r0
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	2b02      	cmp	r3, #2
 800290e:	d901      	bls.n	8002914 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002910:	2303      	movs	r3, #3
 8002912:	e10c      	b.n	8002b2e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002914:	4b6a      	ldr	r3, [pc, #424]	@ (8002ac0 <HAL_RCC_OscConfig+0x474>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800291c:	2b00      	cmp	r3, #0
 800291e:	d0f0      	beq.n	8002902 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	2b01      	cmp	r3, #1
 8002926:	d106      	bne.n	8002936 <HAL_RCC_OscConfig+0x2ea>
 8002928:	4b64      	ldr	r3, [pc, #400]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 800292a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800292c:	4a63      	ldr	r2, [pc, #396]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 800292e:	f043 0301 	orr.w	r3, r3, #1
 8002932:	6713      	str	r3, [r2, #112]	@ 0x70
 8002934:	e01c      	b.n	8002970 <HAL_RCC_OscConfig+0x324>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	2b05      	cmp	r3, #5
 800293c:	d10c      	bne.n	8002958 <HAL_RCC_OscConfig+0x30c>
 800293e:	4b5f      	ldr	r3, [pc, #380]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 8002940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002942:	4a5e      	ldr	r2, [pc, #376]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 8002944:	f043 0304 	orr.w	r3, r3, #4
 8002948:	6713      	str	r3, [r2, #112]	@ 0x70
 800294a:	4b5c      	ldr	r3, [pc, #368]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 800294c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800294e:	4a5b      	ldr	r2, [pc, #364]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 8002950:	f043 0301 	orr.w	r3, r3, #1
 8002954:	6713      	str	r3, [r2, #112]	@ 0x70
 8002956:	e00b      	b.n	8002970 <HAL_RCC_OscConfig+0x324>
 8002958:	4b58      	ldr	r3, [pc, #352]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 800295a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800295c:	4a57      	ldr	r2, [pc, #348]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 800295e:	f023 0301 	bic.w	r3, r3, #1
 8002962:	6713      	str	r3, [r2, #112]	@ 0x70
 8002964:	4b55      	ldr	r3, [pc, #340]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 8002966:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002968:	4a54      	ldr	r2, [pc, #336]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 800296a:	f023 0304 	bic.w	r3, r3, #4
 800296e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d015      	beq.n	80029a4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002978:	f7fe fb90 	bl	800109c <HAL_GetTick>
 800297c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800297e:	e00a      	b.n	8002996 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002980:	f7fe fb8c 	bl	800109c <HAL_GetTick>
 8002984:	4602      	mov	r2, r0
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800298e:	4293      	cmp	r3, r2
 8002990:	d901      	bls.n	8002996 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e0cb      	b.n	8002b2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002996:	4b49      	ldr	r3, [pc, #292]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 8002998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800299a:	f003 0302 	and.w	r3, r3, #2
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d0ee      	beq.n	8002980 <HAL_RCC_OscConfig+0x334>
 80029a2:	e014      	b.n	80029ce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029a4:	f7fe fb7a 	bl	800109c <HAL_GetTick>
 80029a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029aa:	e00a      	b.n	80029c2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029ac:	f7fe fb76 	bl	800109c <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d901      	bls.n	80029c2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80029be:	2303      	movs	r3, #3
 80029c0:	e0b5      	b.n	8002b2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029c2:	4b3e      	ldr	r3, [pc, #248]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 80029c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d1ee      	bne.n	80029ac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029ce:	7dfb      	ldrb	r3, [r7, #23]
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d105      	bne.n	80029e0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029d4:	4b39      	ldr	r3, [pc, #228]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 80029d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d8:	4a38      	ldr	r2, [pc, #224]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 80029da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029de:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	699b      	ldr	r3, [r3, #24]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	f000 80a1 	beq.w	8002b2c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029ea:	4b34      	ldr	r3, [pc, #208]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f003 030c 	and.w	r3, r3, #12
 80029f2:	2b08      	cmp	r3, #8
 80029f4:	d05c      	beq.n	8002ab0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	699b      	ldr	r3, [r3, #24]
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d141      	bne.n	8002a82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029fe:	4b31      	ldr	r3, [pc, #196]	@ (8002ac4 <HAL_RCC_OscConfig+0x478>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a04:	f7fe fb4a 	bl	800109c <HAL_GetTick>
 8002a08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a0a:	e008      	b.n	8002a1e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a0c:	f7fe fb46 	bl	800109c <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d901      	bls.n	8002a1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e087      	b.n	8002b2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a1e:	4b27      	ldr	r3, [pc, #156]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d1f0      	bne.n	8002a0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	69da      	ldr	r2, [r3, #28]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6a1b      	ldr	r3, [r3, #32]
 8002a32:	431a      	orrs	r2, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a38:	019b      	lsls	r3, r3, #6
 8002a3a:	431a      	orrs	r2, r3
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a40:	085b      	lsrs	r3, r3, #1
 8002a42:	3b01      	subs	r3, #1
 8002a44:	041b      	lsls	r3, r3, #16
 8002a46:	431a      	orrs	r2, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a4c:	061b      	lsls	r3, r3, #24
 8002a4e:	491b      	ldr	r1, [pc, #108]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 8002a50:	4313      	orrs	r3, r2
 8002a52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a54:	4b1b      	ldr	r3, [pc, #108]	@ (8002ac4 <HAL_RCC_OscConfig+0x478>)
 8002a56:	2201      	movs	r2, #1
 8002a58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a5a:	f7fe fb1f 	bl	800109c <HAL_GetTick>
 8002a5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a60:	e008      	b.n	8002a74 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a62:	f7fe fb1b 	bl	800109c <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d901      	bls.n	8002a74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	e05c      	b.n	8002b2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a74:	4b11      	ldr	r3, [pc, #68]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d0f0      	beq.n	8002a62 <HAL_RCC_OscConfig+0x416>
 8002a80:	e054      	b.n	8002b2c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a82:	4b10      	ldr	r3, [pc, #64]	@ (8002ac4 <HAL_RCC_OscConfig+0x478>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a88:	f7fe fb08 	bl	800109c <HAL_GetTick>
 8002a8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a8e:	e008      	b.n	8002aa2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a90:	f7fe fb04 	bl	800109c <HAL_GetTick>
 8002a94:	4602      	mov	r2, r0
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	2b02      	cmp	r3, #2
 8002a9c:	d901      	bls.n	8002aa2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	e045      	b.n	8002b2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aa2:	4b06      	ldr	r3, [pc, #24]	@ (8002abc <HAL_RCC_OscConfig+0x470>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d1f0      	bne.n	8002a90 <HAL_RCC_OscConfig+0x444>
 8002aae:	e03d      	b.n	8002b2c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	699b      	ldr	r3, [r3, #24]
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d107      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e038      	b.n	8002b2e <HAL_RCC_OscConfig+0x4e2>
 8002abc:	40023800 	.word	0x40023800
 8002ac0:	40007000 	.word	0x40007000
 8002ac4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8002b38 <HAL_RCC_OscConfig+0x4ec>)
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	699b      	ldr	r3, [r3, #24]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d028      	beq.n	8002b28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d121      	bne.n	8002b28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d11a      	bne.n	8002b28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002af2:	68fa      	ldr	r2, [r7, #12]
 8002af4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002af8:	4013      	ands	r3, r2
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002afe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d111      	bne.n	8002b28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b0e:	085b      	lsrs	r3, r3, #1
 8002b10:	3b01      	subs	r3, #1
 8002b12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d107      	bne.n	8002b28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d001      	beq.n	8002b2c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e000      	b.n	8002b2e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002b2c:	2300      	movs	r3, #0
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3718      	adds	r7, #24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	40023800 	.word	0x40023800

08002b3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d101      	bne.n	8002b50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e0cc      	b.n	8002cea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b50:	4b68      	ldr	r3, [pc, #416]	@ (8002cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0307 	and.w	r3, r3, #7
 8002b58:	683a      	ldr	r2, [r7, #0]
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d90c      	bls.n	8002b78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b5e:	4b65      	ldr	r3, [pc, #404]	@ (8002cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b60:	683a      	ldr	r2, [r7, #0]
 8002b62:	b2d2      	uxtb	r2, r2
 8002b64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b66:	4b63      	ldr	r3, [pc, #396]	@ (8002cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0307 	and.w	r3, r3, #7
 8002b6e:	683a      	ldr	r2, [r7, #0]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d001      	beq.n	8002b78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e0b8      	b.n	8002cea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0302 	and.w	r3, r3, #2
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d020      	beq.n	8002bc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0304 	and.w	r3, r3, #4
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d005      	beq.n	8002b9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b90:	4b59      	ldr	r3, [pc, #356]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	4a58      	ldr	r2, [pc, #352]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b96:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b9a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0308 	and.w	r3, r3, #8
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d005      	beq.n	8002bb4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ba8:	4b53      	ldr	r3, [pc, #332]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	4a52      	ldr	r2, [pc, #328]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002bb2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bb4:	4b50      	ldr	r3, [pc, #320]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	494d      	ldr	r1, [pc, #308]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0301 	and.w	r3, r3, #1
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d044      	beq.n	8002c5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d107      	bne.n	8002bea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bda:	4b47      	ldr	r3, [pc, #284]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d119      	bne.n	8002c1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e07f      	b.n	8002cea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d003      	beq.n	8002bfa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bf6:	2b03      	cmp	r3, #3
 8002bf8:	d107      	bne.n	8002c0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bfa:	4b3f      	ldr	r3, [pc, #252]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d109      	bne.n	8002c1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e06f      	b.n	8002cea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c0a:	4b3b      	ldr	r3, [pc, #236]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d101      	bne.n	8002c1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e067      	b.n	8002cea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c1a:	4b37      	ldr	r3, [pc, #220]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f023 0203 	bic.w	r2, r3, #3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	4934      	ldr	r1, [pc, #208]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c2c:	f7fe fa36 	bl	800109c <HAL_GetTick>
 8002c30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c32:	e00a      	b.n	8002c4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c34:	f7fe fa32 	bl	800109c <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d901      	bls.n	8002c4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	e04f      	b.n	8002cea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c4a:	4b2b      	ldr	r3, [pc, #172]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f003 020c 	and.w	r2, r3, #12
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d1eb      	bne.n	8002c34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c5c:	4b25      	ldr	r3, [pc, #148]	@ (8002cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0307 	and.w	r3, r3, #7
 8002c64:	683a      	ldr	r2, [r7, #0]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d20c      	bcs.n	8002c84 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c6a:	4b22      	ldr	r3, [pc, #136]	@ (8002cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c6c:	683a      	ldr	r2, [r7, #0]
 8002c6e:	b2d2      	uxtb	r2, r2
 8002c70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c72:	4b20      	ldr	r3, [pc, #128]	@ (8002cf4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0307 	and.w	r3, r3, #7
 8002c7a:	683a      	ldr	r2, [r7, #0]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d001      	beq.n	8002c84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e032      	b.n	8002cea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0304 	and.w	r3, r3, #4
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d008      	beq.n	8002ca2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c90:	4b19      	ldr	r3, [pc, #100]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	4916      	ldr	r1, [pc, #88]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0308 	and.w	r3, r3, #8
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d009      	beq.n	8002cc2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cae:	4b12      	ldr	r3, [pc, #72]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	00db      	lsls	r3, r3, #3
 8002cbc:	490e      	ldr	r1, [pc, #56]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002cc2:	f000 f821 	bl	8002d08 <HAL_RCC_GetSysClockFreq>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	091b      	lsrs	r3, r3, #4
 8002cce:	f003 030f 	and.w	r3, r3, #15
 8002cd2:	490a      	ldr	r1, [pc, #40]	@ (8002cfc <HAL_RCC_ClockConfig+0x1c0>)
 8002cd4:	5ccb      	ldrb	r3, [r1, r3]
 8002cd6:	fa22 f303 	lsr.w	r3, r2, r3
 8002cda:	4a09      	ldr	r2, [pc, #36]	@ (8002d00 <HAL_RCC_ClockConfig+0x1c4>)
 8002cdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002cde:	4b09      	ldr	r3, [pc, #36]	@ (8002d04 <HAL_RCC_ClockConfig+0x1c8>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7fe f996 	bl	8001014 <HAL_InitTick>

  return HAL_OK;
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3710      	adds	r7, #16
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	40023c00 	.word	0x40023c00
 8002cf8:	40023800 	.word	0x40023800
 8002cfc:	080042f4 	.word	0x080042f4
 8002d00:	20000004 	.word	0x20000004
 8002d04:	20000008 	.word	0x20000008

08002d08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d0c:	b094      	sub	sp, #80	@ 0x50
 8002d0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002d10:	2300      	movs	r3, #0
 8002d12:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d14:	2300      	movs	r3, #0
 8002d16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d18:	2300      	movs	r3, #0
 8002d1a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d20:	4b79      	ldr	r3, [pc, #484]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f003 030c 	and.w	r3, r3, #12
 8002d28:	2b08      	cmp	r3, #8
 8002d2a:	d00d      	beq.n	8002d48 <HAL_RCC_GetSysClockFreq+0x40>
 8002d2c:	2b08      	cmp	r3, #8
 8002d2e:	f200 80e1 	bhi.w	8002ef4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d002      	beq.n	8002d3c <HAL_RCC_GetSysClockFreq+0x34>
 8002d36:	2b04      	cmp	r3, #4
 8002d38:	d003      	beq.n	8002d42 <HAL_RCC_GetSysClockFreq+0x3a>
 8002d3a:	e0db      	b.n	8002ef4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d3c:	4b73      	ldr	r3, [pc, #460]	@ (8002f0c <HAL_RCC_GetSysClockFreq+0x204>)
 8002d3e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8002d40:	e0db      	b.n	8002efa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d42:	4b73      	ldr	r3, [pc, #460]	@ (8002f10 <HAL_RCC_GetSysClockFreq+0x208>)
 8002d44:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d46:	e0d8      	b.n	8002efa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d48:	4b6f      	ldr	r3, [pc, #444]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d50:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d52:	4b6d      	ldr	r3, [pc, #436]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d063      	beq.n	8002e26 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d5e:	4b6a      	ldr	r3, [pc, #424]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	099b      	lsrs	r3, r3, #6
 8002d64:	2200      	movs	r2, #0
 8002d66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d68:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d70:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d72:	2300      	movs	r3, #0
 8002d74:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d76:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002d7a:	4622      	mov	r2, r4
 8002d7c:	462b      	mov	r3, r5
 8002d7e:	f04f 0000 	mov.w	r0, #0
 8002d82:	f04f 0100 	mov.w	r1, #0
 8002d86:	0159      	lsls	r1, r3, #5
 8002d88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d8c:	0150      	lsls	r0, r2, #5
 8002d8e:	4602      	mov	r2, r0
 8002d90:	460b      	mov	r3, r1
 8002d92:	4621      	mov	r1, r4
 8002d94:	1a51      	subs	r1, r2, r1
 8002d96:	6139      	str	r1, [r7, #16]
 8002d98:	4629      	mov	r1, r5
 8002d9a:	eb63 0301 	sbc.w	r3, r3, r1
 8002d9e:	617b      	str	r3, [r7, #20]
 8002da0:	f04f 0200 	mov.w	r2, #0
 8002da4:	f04f 0300 	mov.w	r3, #0
 8002da8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002dac:	4659      	mov	r1, fp
 8002dae:	018b      	lsls	r3, r1, #6
 8002db0:	4651      	mov	r1, sl
 8002db2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002db6:	4651      	mov	r1, sl
 8002db8:	018a      	lsls	r2, r1, #6
 8002dba:	4651      	mov	r1, sl
 8002dbc:	ebb2 0801 	subs.w	r8, r2, r1
 8002dc0:	4659      	mov	r1, fp
 8002dc2:	eb63 0901 	sbc.w	r9, r3, r1
 8002dc6:	f04f 0200 	mov.w	r2, #0
 8002dca:	f04f 0300 	mov.w	r3, #0
 8002dce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002dd2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002dd6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002dda:	4690      	mov	r8, r2
 8002ddc:	4699      	mov	r9, r3
 8002dde:	4623      	mov	r3, r4
 8002de0:	eb18 0303 	adds.w	r3, r8, r3
 8002de4:	60bb      	str	r3, [r7, #8]
 8002de6:	462b      	mov	r3, r5
 8002de8:	eb49 0303 	adc.w	r3, r9, r3
 8002dec:	60fb      	str	r3, [r7, #12]
 8002dee:	f04f 0200 	mov.w	r2, #0
 8002df2:	f04f 0300 	mov.w	r3, #0
 8002df6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002dfa:	4629      	mov	r1, r5
 8002dfc:	024b      	lsls	r3, r1, #9
 8002dfe:	4621      	mov	r1, r4
 8002e00:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002e04:	4621      	mov	r1, r4
 8002e06:	024a      	lsls	r2, r1, #9
 8002e08:	4610      	mov	r0, r2
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e0e:	2200      	movs	r2, #0
 8002e10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e14:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002e18:	f7fd fa32 	bl	8000280 <__aeabi_uldivmod>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	460b      	mov	r3, r1
 8002e20:	4613      	mov	r3, r2
 8002e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e24:	e058      	b.n	8002ed8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e26:	4b38      	ldr	r3, [pc, #224]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	099b      	lsrs	r3, r3, #6
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	4618      	mov	r0, r3
 8002e30:	4611      	mov	r1, r2
 8002e32:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002e36:	623b      	str	r3, [r7, #32]
 8002e38:	2300      	movs	r3, #0
 8002e3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e3c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002e40:	4642      	mov	r2, r8
 8002e42:	464b      	mov	r3, r9
 8002e44:	f04f 0000 	mov.w	r0, #0
 8002e48:	f04f 0100 	mov.w	r1, #0
 8002e4c:	0159      	lsls	r1, r3, #5
 8002e4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e52:	0150      	lsls	r0, r2, #5
 8002e54:	4602      	mov	r2, r0
 8002e56:	460b      	mov	r3, r1
 8002e58:	4641      	mov	r1, r8
 8002e5a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e5e:	4649      	mov	r1, r9
 8002e60:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e64:	f04f 0200 	mov.w	r2, #0
 8002e68:	f04f 0300 	mov.w	r3, #0
 8002e6c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002e70:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002e74:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002e78:	ebb2 040a 	subs.w	r4, r2, sl
 8002e7c:	eb63 050b 	sbc.w	r5, r3, fp
 8002e80:	f04f 0200 	mov.w	r2, #0
 8002e84:	f04f 0300 	mov.w	r3, #0
 8002e88:	00eb      	lsls	r3, r5, #3
 8002e8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e8e:	00e2      	lsls	r2, r4, #3
 8002e90:	4614      	mov	r4, r2
 8002e92:	461d      	mov	r5, r3
 8002e94:	4643      	mov	r3, r8
 8002e96:	18e3      	adds	r3, r4, r3
 8002e98:	603b      	str	r3, [r7, #0]
 8002e9a:	464b      	mov	r3, r9
 8002e9c:	eb45 0303 	adc.w	r3, r5, r3
 8002ea0:	607b      	str	r3, [r7, #4]
 8002ea2:	f04f 0200 	mov.w	r2, #0
 8002ea6:	f04f 0300 	mov.w	r3, #0
 8002eaa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002eae:	4629      	mov	r1, r5
 8002eb0:	028b      	lsls	r3, r1, #10
 8002eb2:	4621      	mov	r1, r4
 8002eb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002eb8:	4621      	mov	r1, r4
 8002eba:	028a      	lsls	r2, r1, #10
 8002ebc:	4610      	mov	r0, r2
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	61bb      	str	r3, [r7, #24]
 8002ec6:	61fa      	str	r2, [r7, #28]
 8002ec8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ecc:	f7fd f9d8 	bl	8000280 <__aeabi_uldivmod>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x200>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	0c1b      	lsrs	r3, r3, #16
 8002ede:	f003 0303 	and.w	r3, r3, #3
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	005b      	lsls	r3, r3, #1
 8002ee6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8002ee8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002eea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002eec:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ef2:	e002      	b.n	8002efa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ef4:	4b05      	ldr	r3, [pc, #20]	@ (8002f0c <HAL_RCC_GetSysClockFreq+0x204>)
 8002ef6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ef8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002efa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3750      	adds	r7, #80	@ 0x50
 8002f00:	46bd      	mov	sp, r7
 8002f02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f06:	bf00      	nop
 8002f08:	40023800 	.word	0x40023800
 8002f0c:	00f42400 	.word	0x00f42400
 8002f10:	007a1200 	.word	0x007a1200

08002f14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f18:	4b03      	ldr	r3, [pc, #12]	@ (8002f28 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	20000004 	.word	0x20000004

08002f2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002f30:	f7ff fff0 	bl	8002f14 <HAL_RCC_GetHCLKFreq>
 8002f34:	4602      	mov	r2, r0
 8002f36:	4b05      	ldr	r3, [pc, #20]	@ (8002f4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	0a9b      	lsrs	r3, r3, #10
 8002f3c:	f003 0307 	and.w	r3, r3, #7
 8002f40:	4903      	ldr	r1, [pc, #12]	@ (8002f50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f42:	5ccb      	ldrb	r3, [r1, r3]
 8002f44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40023800 	.word	0x40023800
 8002f50:	08004304 	.word	0x08004304

08002f54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002f58:	f7ff ffdc 	bl	8002f14 <HAL_RCC_GetHCLKFreq>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	4b05      	ldr	r3, [pc, #20]	@ (8002f74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	0b5b      	lsrs	r3, r3, #13
 8002f64:	f003 0307 	and.w	r3, r3, #7
 8002f68:	4903      	ldr	r1, [pc, #12]	@ (8002f78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f6a:	5ccb      	ldrb	r3, [r1, r3]
 8002f6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	40023800 	.word	0x40023800
 8002f78:	08004304 	.word	0x08004304

08002f7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d101      	bne.n	8002f8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e042      	b.n	8003014 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d106      	bne.n	8002fa8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f7fd ff2a 	bl	8000dfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2224      	movs	r2, #36	@ 0x24
 8002fac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	68da      	ldr	r2, [r3, #12]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002fbe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f000 f973 	bl	80032ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	691a      	ldr	r2, [r3, #16]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002fd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	695a      	ldr	r2, [r3, #20]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002fe4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	68da      	ldr	r2, [r3, #12]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002ff4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2220      	movs	r2, #32
 8003000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2220      	movs	r2, #32
 8003008:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3708      	adds	r7, #8
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b08a      	sub	sp, #40	@ 0x28
 8003020:	af02      	add	r7, sp, #8
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	603b      	str	r3, [r7, #0]
 8003028:	4613      	mov	r3, r2
 800302a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800302c:	2300      	movs	r3, #0
 800302e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003036:	b2db      	uxtb	r3, r3
 8003038:	2b20      	cmp	r3, #32
 800303a:	d175      	bne.n	8003128 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d002      	beq.n	8003048 <HAL_UART_Transmit+0x2c>
 8003042:	88fb      	ldrh	r3, [r7, #6]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d101      	bne.n	800304c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e06e      	b.n	800312a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2200      	movs	r2, #0
 8003050:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2221      	movs	r2, #33	@ 0x21
 8003056:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800305a:	f7fe f81f 	bl	800109c <HAL_GetTick>
 800305e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	88fa      	ldrh	r2, [r7, #6]
 8003064:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	88fa      	ldrh	r2, [r7, #6]
 800306a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003074:	d108      	bne.n	8003088 <HAL_UART_Transmit+0x6c>
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d104      	bne.n	8003088 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800307e:	2300      	movs	r3, #0
 8003080:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	61bb      	str	r3, [r7, #24]
 8003086:	e003      	b.n	8003090 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800308c:	2300      	movs	r3, #0
 800308e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003090:	e02e      	b.n	80030f0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	9300      	str	r3, [sp, #0]
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	2200      	movs	r2, #0
 800309a:	2180      	movs	r1, #128	@ 0x80
 800309c:	68f8      	ldr	r0, [r7, #12]
 800309e:	f000 f848 	bl	8003132 <UART_WaitOnFlagUntilTimeout>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d005      	beq.n	80030b4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2220      	movs	r2, #32
 80030ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e03a      	b.n	800312a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d10b      	bne.n	80030d2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	881b      	ldrh	r3, [r3, #0]
 80030be:	461a      	mov	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	3302      	adds	r3, #2
 80030ce:	61bb      	str	r3, [r7, #24]
 80030d0:	e007      	b.n	80030e2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	781a      	ldrb	r2, [r3, #0]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	3301      	adds	r3, #1
 80030e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	3b01      	subs	r3, #1
 80030ea:	b29a      	uxth	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d1cb      	bne.n	8003092 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	9300      	str	r3, [sp, #0]
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	2200      	movs	r2, #0
 8003102:	2140      	movs	r1, #64	@ 0x40
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f000 f814 	bl	8003132 <UART_WaitOnFlagUntilTimeout>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d005      	beq.n	800311c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2220      	movs	r2, #32
 8003114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003118:	2303      	movs	r3, #3
 800311a:	e006      	b.n	800312a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2220      	movs	r2, #32
 8003120:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003124:	2300      	movs	r3, #0
 8003126:	e000      	b.n	800312a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003128:	2302      	movs	r3, #2
  }
}
 800312a:	4618      	mov	r0, r3
 800312c:	3720      	adds	r7, #32
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b086      	sub	sp, #24
 8003136:	af00      	add	r7, sp, #0
 8003138:	60f8      	str	r0, [r7, #12]
 800313a:	60b9      	str	r1, [r7, #8]
 800313c:	603b      	str	r3, [r7, #0]
 800313e:	4613      	mov	r3, r2
 8003140:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003142:	e03b      	b.n	80031bc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003144:	6a3b      	ldr	r3, [r7, #32]
 8003146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800314a:	d037      	beq.n	80031bc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800314c:	f7fd ffa6 	bl	800109c <HAL_GetTick>
 8003150:	4602      	mov	r2, r0
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	6a3a      	ldr	r2, [r7, #32]
 8003158:	429a      	cmp	r2, r3
 800315a:	d302      	bcc.n	8003162 <UART_WaitOnFlagUntilTimeout+0x30>
 800315c:	6a3b      	ldr	r3, [r7, #32]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d101      	bne.n	8003166 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	e03a      	b.n	80031dc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	f003 0304 	and.w	r3, r3, #4
 8003170:	2b00      	cmp	r3, #0
 8003172:	d023      	beq.n	80031bc <UART_WaitOnFlagUntilTimeout+0x8a>
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	2b80      	cmp	r3, #128	@ 0x80
 8003178:	d020      	beq.n	80031bc <UART_WaitOnFlagUntilTimeout+0x8a>
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	2b40      	cmp	r3, #64	@ 0x40
 800317e:	d01d      	beq.n	80031bc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0308 	and.w	r3, r3, #8
 800318a:	2b08      	cmp	r3, #8
 800318c:	d116      	bne.n	80031bc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800318e:	2300      	movs	r3, #0
 8003190:	617b      	str	r3, [r7, #20]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	617b      	str	r3, [r7, #20]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	617b      	str	r3, [r7, #20]
 80031a2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80031a4:	68f8      	ldr	r0, [r7, #12]
 80031a6:	f000 f81d 	bl	80031e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2208      	movs	r2, #8
 80031ae:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e00f      	b.n	80031dc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	4013      	ands	r3, r2
 80031c6:	68ba      	ldr	r2, [r7, #8]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	bf0c      	ite	eq
 80031cc:	2301      	moveq	r3, #1
 80031ce:	2300      	movne	r3, #0
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	461a      	mov	r2, r3
 80031d4:	79fb      	ldrb	r3, [r7, #7]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d0b4      	beq.n	8003144 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031da:	2300      	movs	r3, #0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3718      	adds	r7, #24
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b095      	sub	sp, #84	@ 0x54
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	330c      	adds	r3, #12
 80031f2:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031f6:	e853 3f00 	ldrex	r3, [r3]
 80031fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80031fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003202:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	330c      	adds	r3, #12
 800320a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800320c:	643a      	str	r2, [r7, #64]	@ 0x40
 800320e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003210:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003212:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003214:	e841 2300 	strex	r3, r2, [r1]
 8003218:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800321a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800321c:	2b00      	cmp	r3, #0
 800321e:	d1e5      	bne.n	80031ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	3314      	adds	r3, #20
 8003226:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003228:	6a3b      	ldr	r3, [r7, #32]
 800322a:	e853 3f00 	ldrex	r3, [r3]
 800322e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	f023 0301 	bic.w	r3, r3, #1
 8003236:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	3314      	adds	r3, #20
 800323e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003240:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003242:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003244:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003246:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003248:	e841 2300 	strex	r3, r2, [r1]
 800324c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800324e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003250:	2b00      	cmp	r3, #0
 8003252:	d1e5      	bne.n	8003220 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003258:	2b01      	cmp	r3, #1
 800325a:	d119      	bne.n	8003290 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	330c      	adds	r3, #12
 8003262:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	e853 3f00 	ldrex	r3, [r3]
 800326a:	60bb      	str	r3, [r7, #8]
   return(result);
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	f023 0310 	bic.w	r3, r3, #16
 8003272:	647b      	str	r3, [r7, #68]	@ 0x44
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	330c      	adds	r3, #12
 800327a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800327c:	61ba      	str	r2, [r7, #24]
 800327e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003280:	6979      	ldr	r1, [r7, #20]
 8003282:	69ba      	ldr	r2, [r7, #24]
 8003284:	e841 2300 	strex	r3, r2, [r1]
 8003288:	613b      	str	r3, [r7, #16]
   return(result);
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d1e5      	bne.n	800325c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2220      	movs	r2, #32
 8003294:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800329e:	bf00      	nop
 80032a0:	3754      	adds	r7, #84	@ 0x54
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr
	...

080032ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032b0:	b0c0      	sub	sp, #256	@ 0x100
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	691b      	ldr	r3, [r3, #16]
 80032c0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80032c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032c8:	68d9      	ldr	r1, [r3, #12]
 80032ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	ea40 0301 	orr.w	r3, r0, r1
 80032d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80032d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032da:	689a      	ldr	r2, [r3, #8]
 80032dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	431a      	orrs	r2, r3
 80032e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	431a      	orrs	r2, r3
 80032ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f0:	69db      	ldr	r3, [r3, #28]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80032f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003304:	f021 010c 	bic.w	r1, r1, #12
 8003308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003312:	430b      	orrs	r3, r1
 8003314:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	695b      	ldr	r3, [r3, #20]
 800331e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003322:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003326:	6999      	ldr	r1, [r3, #24]
 8003328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	ea40 0301 	orr.w	r3, r0, r1
 8003332:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	4b8f      	ldr	r3, [pc, #572]	@ (8003578 <UART_SetConfig+0x2cc>)
 800333c:	429a      	cmp	r2, r3
 800333e:	d005      	beq.n	800334c <UART_SetConfig+0xa0>
 8003340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	4b8d      	ldr	r3, [pc, #564]	@ (800357c <UART_SetConfig+0x2d0>)
 8003348:	429a      	cmp	r2, r3
 800334a:	d104      	bne.n	8003356 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800334c:	f7ff fe02 	bl	8002f54 <HAL_RCC_GetPCLK2Freq>
 8003350:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003354:	e003      	b.n	800335e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003356:	f7ff fde9 	bl	8002f2c <HAL_RCC_GetPCLK1Freq>
 800335a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800335e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003362:	69db      	ldr	r3, [r3, #28]
 8003364:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003368:	f040 810c 	bne.w	8003584 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800336c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003370:	2200      	movs	r2, #0
 8003372:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003376:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800337a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800337e:	4622      	mov	r2, r4
 8003380:	462b      	mov	r3, r5
 8003382:	1891      	adds	r1, r2, r2
 8003384:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003386:	415b      	adcs	r3, r3
 8003388:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800338a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800338e:	4621      	mov	r1, r4
 8003390:	eb12 0801 	adds.w	r8, r2, r1
 8003394:	4629      	mov	r1, r5
 8003396:	eb43 0901 	adc.w	r9, r3, r1
 800339a:	f04f 0200 	mov.w	r2, #0
 800339e:	f04f 0300 	mov.w	r3, #0
 80033a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033ae:	4690      	mov	r8, r2
 80033b0:	4699      	mov	r9, r3
 80033b2:	4623      	mov	r3, r4
 80033b4:	eb18 0303 	adds.w	r3, r8, r3
 80033b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80033bc:	462b      	mov	r3, r5
 80033be:	eb49 0303 	adc.w	r3, r9, r3
 80033c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80033c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80033d2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80033d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80033da:	460b      	mov	r3, r1
 80033dc:	18db      	adds	r3, r3, r3
 80033de:	653b      	str	r3, [r7, #80]	@ 0x50
 80033e0:	4613      	mov	r3, r2
 80033e2:	eb42 0303 	adc.w	r3, r2, r3
 80033e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80033e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80033ec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80033f0:	f7fc ff46 	bl	8000280 <__aeabi_uldivmod>
 80033f4:	4602      	mov	r2, r0
 80033f6:	460b      	mov	r3, r1
 80033f8:	4b61      	ldr	r3, [pc, #388]	@ (8003580 <UART_SetConfig+0x2d4>)
 80033fa:	fba3 2302 	umull	r2, r3, r3, r2
 80033fe:	095b      	lsrs	r3, r3, #5
 8003400:	011c      	lsls	r4, r3, #4
 8003402:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003406:	2200      	movs	r2, #0
 8003408:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800340c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003410:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003414:	4642      	mov	r2, r8
 8003416:	464b      	mov	r3, r9
 8003418:	1891      	adds	r1, r2, r2
 800341a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800341c:	415b      	adcs	r3, r3
 800341e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003420:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003424:	4641      	mov	r1, r8
 8003426:	eb12 0a01 	adds.w	sl, r2, r1
 800342a:	4649      	mov	r1, r9
 800342c:	eb43 0b01 	adc.w	fp, r3, r1
 8003430:	f04f 0200 	mov.w	r2, #0
 8003434:	f04f 0300 	mov.w	r3, #0
 8003438:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800343c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003440:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003444:	4692      	mov	sl, r2
 8003446:	469b      	mov	fp, r3
 8003448:	4643      	mov	r3, r8
 800344a:	eb1a 0303 	adds.w	r3, sl, r3
 800344e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003452:	464b      	mov	r3, r9
 8003454:	eb4b 0303 	adc.w	r3, fp, r3
 8003458:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800345c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	2200      	movs	r2, #0
 8003464:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003468:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800346c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003470:	460b      	mov	r3, r1
 8003472:	18db      	adds	r3, r3, r3
 8003474:	643b      	str	r3, [r7, #64]	@ 0x40
 8003476:	4613      	mov	r3, r2
 8003478:	eb42 0303 	adc.w	r3, r2, r3
 800347c:	647b      	str	r3, [r7, #68]	@ 0x44
 800347e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003482:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003486:	f7fc fefb 	bl	8000280 <__aeabi_uldivmod>
 800348a:	4602      	mov	r2, r0
 800348c:	460b      	mov	r3, r1
 800348e:	4611      	mov	r1, r2
 8003490:	4b3b      	ldr	r3, [pc, #236]	@ (8003580 <UART_SetConfig+0x2d4>)
 8003492:	fba3 2301 	umull	r2, r3, r3, r1
 8003496:	095b      	lsrs	r3, r3, #5
 8003498:	2264      	movs	r2, #100	@ 0x64
 800349a:	fb02 f303 	mul.w	r3, r2, r3
 800349e:	1acb      	subs	r3, r1, r3
 80034a0:	00db      	lsls	r3, r3, #3
 80034a2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80034a6:	4b36      	ldr	r3, [pc, #216]	@ (8003580 <UART_SetConfig+0x2d4>)
 80034a8:	fba3 2302 	umull	r2, r3, r3, r2
 80034ac:	095b      	lsrs	r3, r3, #5
 80034ae:	005b      	lsls	r3, r3, #1
 80034b0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80034b4:	441c      	add	r4, r3
 80034b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034ba:	2200      	movs	r2, #0
 80034bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80034c0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80034c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80034c8:	4642      	mov	r2, r8
 80034ca:	464b      	mov	r3, r9
 80034cc:	1891      	adds	r1, r2, r2
 80034ce:	63b9      	str	r1, [r7, #56]	@ 0x38
 80034d0:	415b      	adcs	r3, r3
 80034d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80034d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80034d8:	4641      	mov	r1, r8
 80034da:	1851      	adds	r1, r2, r1
 80034dc:	6339      	str	r1, [r7, #48]	@ 0x30
 80034de:	4649      	mov	r1, r9
 80034e0:	414b      	adcs	r3, r1
 80034e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80034e4:	f04f 0200 	mov.w	r2, #0
 80034e8:	f04f 0300 	mov.w	r3, #0
 80034ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80034f0:	4659      	mov	r1, fp
 80034f2:	00cb      	lsls	r3, r1, #3
 80034f4:	4651      	mov	r1, sl
 80034f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034fa:	4651      	mov	r1, sl
 80034fc:	00ca      	lsls	r2, r1, #3
 80034fe:	4610      	mov	r0, r2
 8003500:	4619      	mov	r1, r3
 8003502:	4603      	mov	r3, r0
 8003504:	4642      	mov	r2, r8
 8003506:	189b      	adds	r3, r3, r2
 8003508:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800350c:	464b      	mov	r3, r9
 800350e:	460a      	mov	r2, r1
 8003510:	eb42 0303 	adc.w	r3, r2, r3
 8003514:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003524:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003528:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800352c:	460b      	mov	r3, r1
 800352e:	18db      	adds	r3, r3, r3
 8003530:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003532:	4613      	mov	r3, r2
 8003534:	eb42 0303 	adc.w	r3, r2, r3
 8003538:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800353a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800353e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003542:	f7fc fe9d 	bl	8000280 <__aeabi_uldivmod>
 8003546:	4602      	mov	r2, r0
 8003548:	460b      	mov	r3, r1
 800354a:	4b0d      	ldr	r3, [pc, #52]	@ (8003580 <UART_SetConfig+0x2d4>)
 800354c:	fba3 1302 	umull	r1, r3, r3, r2
 8003550:	095b      	lsrs	r3, r3, #5
 8003552:	2164      	movs	r1, #100	@ 0x64
 8003554:	fb01 f303 	mul.w	r3, r1, r3
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	00db      	lsls	r3, r3, #3
 800355c:	3332      	adds	r3, #50	@ 0x32
 800355e:	4a08      	ldr	r2, [pc, #32]	@ (8003580 <UART_SetConfig+0x2d4>)
 8003560:	fba2 2303 	umull	r2, r3, r2, r3
 8003564:	095b      	lsrs	r3, r3, #5
 8003566:	f003 0207 	and.w	r2, r3, #7
 800356a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4422      	add	r2, r4
 8003572:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003574:	e106      	b.n	8003784 <UART_SetConfig+0x4d8>
 8003576:	bf00      	nop
 8003578:	40011000 	.word	0x40011000
 800357c:	40011400 	.word	0x40011400
 8003580:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003584:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003588:	2200      	movs	r2, #0
 800358a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800358e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003592:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003596:	4642      	mov	r2, r8
 8003598:	464b      	mov	r3, r9
 800359a:	1891      	adds	r1, r2, r2
 800359c:	6239      	str	r1, [r7, #32]
 800359e:	415b      	adcs	r3, r3
 80035a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80035a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80035a6:	4641      	mov	r1, r8
 80035a8:	1854      	adds	r4, r2, r1
 80035aa:	4649      	mov	r1, r9
 80035ac:	eb43 0501 	adc.w	r5, r3, r1
 80035b0:	f04f 0200 	mov.w	r2, #0
 80035b4:	f04f 0300 	mov.w	r3, #0
 80035b8:	00eb      	lsls	r3, r5, #3
 80035ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035be:	00e2      	lsls	r2, r4, #3
 80035c0:	4614      	mov	r4, r2
 80035c2:	461d      	mov	r5, r3
 80035c4:	4643      	mov	r3, r8
 80035c6:	18e3      	adds	r3, r4, r3
 80035c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80035cc:	464b      	mov	r3, r9
 80035ce:	eb45 0303 	adc.w	r3, r5, r3
 80035d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80035d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80035e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80035e6:	f04f 0200 	mov.w	r2, #0
 80035ea:	f04f 0300 	mov.w	r3, #0
 80035ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80035f2:	4629      	mov	r1, r5
 80035f4:	008b      	lsls	r3, r1, #2
 80035f6:	4621      	mov	r1, r4
 80035f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035fc:	4621      	mov	r1, r4
 80035fe:	008a      	lsls	r2, r1, #2
 8003600:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003604:	f7fc fe3c 	bl	8000280 <__aeabi_uldivmod>
 8003608:	4602      	mov	r2, r0
 800360a:	460b      	mov	r3, r1
 800360c:	4b60      	ldr	r3, [pc, #384]	@ (8003790 <UART_SetConfig+0x4e4>)
 800360e:	fba3 2302 	umull	r2, r3, r3, r2
 8003612:	095b      	lsrs	r3, r3, #5
 8003614:	011c      	lsls	r4, r3, #4
 8003616:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800361a:	2200      	movs	r2, #0
 800361c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003620:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003624:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003628:	4642      	mov	r2, r8
 800362a:	464b      	mov	r3, r9
 800362c:	1891      	adds	r1, r2, r2
 800362e:	61b9      	str	r1, [r7, #24]
 8003630:	415b      	adcs	r3, r3
 8003632:	61fb      	str	r3, [r7, #28]
 8003634:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003638:	4641      	mov	r1, r8
 800363a:	1851      	adds	r1, r2, r1
 800363c:	6139      	str	r1, [r7, #16]
 800363e:	4649      	mov	r1, r9
 8003640:	414b      	adcs	r3, r1
 8003642:	617b      	str	r3, [r7, #20]
 8003644:	f04f 0200 	mov.w	r2, #0
 8003648:	f04f 0300 	mov.w	r3, #0
 800364c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003650:	4659      	mov	r1, fp
 8003652:	00cb      	lsls	r3, r1, #3
 8003654:	4651      	mov	r1, sl
 8003656:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800365a:	4651      	mov	r1, sl
 800365c:	00ca      	lsls	r2, r1, #3
 800365e:	4610      	mov	r0, r2
 8003660:	4619      	mov	r1, r3
 8003662:	4603      	mov	r3, r0
 8003664:	4642      	mov	r2, r8
 8003666:	189b      	adds	r3, r3, r2
 8003668:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800366c:	464b      	mov	r3, r9
 800366e:	460a      	mov	r2, r1
 8003670:	eb42 0303 	adc.w	r3, r2, r3
 8003674:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003682:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003684:	f04f 0200 	mov.w	r2, #0
 8003688:	f04f 0300 	mov.w	r3, #0
 800368c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003690:	4649      	mov	r1, r9
 8003692:	008b      	lsls	r3, r1, #2
 8003694:	4641      	mov	r1, r8
 8003696:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800369a:	4641      	mov	r1, r8
 800369c:	008a      	lsls	r2, r1, #2
 800369e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80036a2:	f7fc fded 	bl	8000280 <__aeabi_uldivmod>
 80036a6:	4602      	mov	r2, r0
 80036a8:	460b      	mov	r3, r1
 80036aa:	4611      	mov	r1, r2
 80036ac:	4b38      	ldr	r3, [pc, #224]	@ (8003790 <UART_SetConfig+0x4e4>)
 80036ae:	fba3 2301 	umull	r2, r3, r3, r1
 80036b2:	095b      	lsrs	r3, r3, #5
 80036b4:	2264      	movs	r2, #100	@ 0x64
 80036b6:	fb02 f303 	mul.w	r3, r2, r3
 80036ba:	1acb      	subs	r3, r1, r3
 80036bc:	011b      	lsls	r3, r3, #4
 80036be:	3332      	adds	r3, #50	@ 0x32
 80036c0:	4a33      	ldr	r2, [pc, #204]	@ (8003790 <UART_SetConfig+0x4e4>)
 80036c2:	fba2 2303 	umull	r2, r3, r2, r3
 80036c6:	095b      	lsrs	r3, r3, #5
 80036c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036cc:	441c      	add	r4, r3
 80036ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036d2:	2200      	movs	r2, #0
 80036d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80036d6:	677a      	str	r2, [r7, #116]	@ 0x74
 80036d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80036dc:	4642      	mov	r2, r8
 80036de:	464b      	mov	r3, r9
 80036e0:	1891      	adds	r1, r2, r2
 80036e2:	60b9      	str	r1, [r7, #8]
 80036e4:	415b      	adcs	r3, r3
 80036e6:	60fb      	str	r3, [r7, #12]
 80036e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80036ec:	4641      	mov	r1, r8
 80036ee:	1851      	adds	r1, r2, r1
 80036f0:	6039      	str	r1, [r7, #0]
 80036f2:	4649      	mov	r1, r9
 80036f4:	414b      	adcs	r3, r1
 80036f6:	607b      	str	r3, [r7, #4]
 80036f8:	f04f 0200 	mov.w	r2, #0
 80036fc:	f04f 0300 	mov.w	r3, #0
 8003700:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003704:	4659      	mov	r1, fp
 8003706:	00cb      	lsls	r3, r1, #3
 8003708:	4651      	mov	r1, sl
 800370a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800370e:	4651      	mov	r1, sl
 8003710:	00ca      	lsls	r2, r1, #3
 8003712:	4610      	mov	r0, r2
 8003714:	4619      	mov	r1, r3
 8003716:	4603      	mov	r3, r0
 8003718:	4642      	mov	r2, r8
 800371a:	189b      	adds	r3, r3, r2
 800371c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800371e:	464b      	mov	r3, r9
 8003720:	460a      	mov	r2, r1
 8003722:	eb42 0303 	adc.w	r3, r2, r3
 8003726:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	663b      	str	r3, [r7, #96]	@ 0x60
 8003732:	667a      	str	r2, [r7, #100]	@ 0x64
 8003734:	f04f 0200 	mov.w	r2, #0
 8003738:	f04f 0300 	mov.w	r3, #0
 800373c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003740:	4649      	mov	r1, r9
 8003742:	008b      	lsls	r3, r1, #2
 8003744:	4641      	mov	r1, r8
 8003746:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800374a:	4641      	mov	r1, r8
 800374c:	008a      	lsls	r2, r1, #2
 800374e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003752:	f7fc fd95 	bl	8000280 <__aeabi_uldivmod>
 8003756:	4602      	mov	r2, r0
 8003758:	460b      	mov	r3, r1
 800375a:	4b0d      	ldr	r3, [pc, #52]	@ (8003790 <UART_SetConfig+0x4e4>)
 800375c:	fba3 1302 	umull	r1, r3, r3, r2
 8003760:	095b      	lsrs	r3, r3, #5
 8003762:	2164      	movs	r1, #100	@ 0x64
 8003764:	fb01 f303 	mul.w	r3, r1, r3
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	011b      	lsls	r3, r3, #4
 800376c:	3332      	adds	r3, #50	@ 0x32
 800376e:	4a08      	ldr	r2, [pc, #32]	@ (8003790 <UART_SetConfig+0x4e4>)
 8003770:	fba2 2303 	umull	r2, r3, r2, r3
 8003774:	095b      	lsrs	r3, r3, #5
 8003776:	f003 020f 	and.w	r2, r3, #15
 800377a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4422      	add	r2, r4
 8003782:	609a      	str	r2, [r3, #8]
}
 8003784:	bf00      	nop
 8003786:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800378a:	46bd      	mov	sp, r7
 800378c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003790:	51eb851f 	.word	0x51eb851f

08003794 <_strtol_l.constprop.0>:
 8003794:	2b24      	cmp	r3, #36	@ 0x24
 8003796:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800379a:	4686      	mov	lr, r0
 800379c:	4690      	mov	r8, r2
 800379e:	d801      	bhi.n	80037a4 <_strtol_l.constprop.0+0x10>
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d106      	bne.n	80037b2 <_strtol_l.constprop.0+0x1e>
 80037a4:	f000 f8b6 	bl	8003914 <__errno>
 80037a8:	2316      	movs	r3, #22
 80037aa:	6003      	str	r3, [r0, #0]
 80037ac:	2000      	movs	r0, #0
 80037ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037b2:	4834      	ldr	r0, [pc, #208]	@ (8003884 <_strtol_l.constprop.0+0xf0>)
 80037b4:	460d      	mov	r5, r1
 80037b6:	462a      	mov	r2, r5
 80037b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80037bc:	5d06      	ldrb	r6, [r0, r4]
 80037be:	f016 0608 	ands.w	r6, r6, #8
 80037c2:	d1f8      	bne.n	80037b6 <_strtol_l.constprop.0+0x22>
 80037c4:	2c2d      	cmp	r4, #45	@ 0x2d
 80037c6:	d12d      	bne.n	8003824 <_strtol_l.constprop.0+0x90>
 80037c8:	782c      	ldrb	r4, [r5, #0]
 80037ca:	2601      	movs	r6, #1
 80037cc:	1c95      	adds	r5, r2, #2
 80037ce:	f033 0210 	bics.w	r2, r3, #16
 80037d2:	d109      	bne.n	80037e8 <_strtol_l.constprop.0+0x54>
 80037d4:	2c30      	cmp	r4, #48	@ 0x30
 80037d6:	d12a      	bne.n	800382e <_strtol_l.constprop.0+0x9a>
 80037d8:	782a      	ldrb	r2, [r5, #0]
 80037da:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80037de:	2a58      	cmp	r2, #88	@ 0x58
 80037e0:	d125      	bne.n	800382e <_strtol_l.constprop.0+0x9a>
 80037e2:	786c      	ldrb	r4, [r5, #1]
 80037e4:	2310      	movs	r3, #16
 80037e6:	3502      	adds	r5, #2
 80037e8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80037ec:	f10c 3cff 	add.w	ip, ip, #4294967295
 80037f0:	2200      	movs	r2, #0
 80037f2:	fbbc f9f3 	udiv	r9, ip, r3
 80037f6:	4610      	mov	r0, r2
 80037f8:	fb03 ca19 	mls	sl, r3, r9, ip
 80037fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8003800:	2f09      	cmp	r7, #9
 8003802:	d81b      	bhi.n	800383c <_strtol_l.constprop.0+0xa8>
 8003804:	463c      	mov	r4, r7
 8003806:	42a3      	cmp	r3, r4
 8003808:	dd27      	ble.n	800385a <_strtol_l.constprop.0+0xc6>
 800380a:	1c57      	adds	r7, r2, #1
 800380c:	d007      	beq.n	800381e <_strtol_l.constprop.0+0x8a>
 800380e:	4581      	cmp	r9, r0
 8003810:	d320      	bcc.n	8003854 <_strtol_l.constprop.0+0xc0>
 8003812:	d101      	bne.n	8003818 <_strtol_l.constprop.0+0x84>
 8003814:	45a2      	cmp	sl, r4
 8003816:	db1d      	blt.n	8003854 <_strtol_l.constprop.0+0xc0>
 8003818:	fb00 4003 	mla	r0, r0, r3, r4
 800381c:	2201      	movs	r2, #1
 800381e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003822:	e7eb      	b.n	80037fc <_strtol_l.constprop.0+0x68>
 8003824:	2c2b      	cmp	r4, #43	@ 0x2b
 8003826:	bf04      	itt	eq
 8003828:	782c      	ldrbeq	r4, [r5, #0]
 800382a:	1c95      	addeq	r5, r2, #2
 800382c:	e7cf      	b.n	80037ce <_strtol_l.constprop.0+0x3a>
 800382e:	2b00      	cmp	r3, #0
 8003830:	d1da      	bne.n	80037e8 <_strtol_l.constprop.0+0x54>
 8003832:	2c30      	cmp	r4, #48	@ 0x30
 8003834:	bf0c      	ite	eq
 8003836:	2308      	moveq	r3, #8
 8003838:	230a      	movne	r3, #10
 800383a:	e7d5      	b.n	80037e8 <_strtol_l.constprop.0+0x54>
 800383c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8003840:	2f19      	cmp	r7, #25
 8003842:	d801      	bhi.n	8003848 <_strtol_l.constprop.0+0xb4>
 8003844:	3c37      	subs	r4, #55	@ 0x37
 8003846:	e7de      	b.n	8003806 <_strtol_l.constprop.0+0x72>
 8003848:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800384c:	2f19      	cmp	r7, #25
 800384e:	d804      	bhi.n	800385a <_strtol_l.constprop.0+0xc6>
 8003850:	3c57      	subs	r4, #87	@ 0x57
 8003852:	e7d8      	b.n	8003806 <_strtol_l.constprop.0+0x72>
 8003854:	f04f 32ff 	mov.w	r2, #4294967295
 8003858:	e7e1      	b.n	800381e <_strtol_l.constprop.0+0x8a>
 800385a:	1c53      	adds	r3, r2, #1
 800385c:	d108      	bne.n	8003870 <_strtol_l.constprop.0+0xdc>
 800385e:	2322      	movs	r3, #34	@ 0x22
 8003860:	f8ce 3000 	str.w	r3, [lr]
 8003864:	4660      	mov	r0, ip
 8003866:	f1b8 0f00 	cmp.w	r8, #0
 800386a:	d0a0      	beq.n	80037ae <_strtol_l.constprop.0+0x1a>
 800386c:	1e69      	subs	r1, r5, #1
 800386e:	e006      	b.n	800387e <_strtol_l.constprop.0+0xea>
 8003870:	b106      	cbz	r6, 8003874 <_strtol_l.constprop.0+0xe0>
 8003872:	4240      	negs	r0, r0
 8003874:	f1b8 0f00 	cmp.w	r8, #0
 8003878:	d099      	beq.n	80037ae <_strtol_l.constprop.0+0x1a>
 800387a:	2a00      	cmp	r2, #0
 800387c:	d1f6      	bne.n	800386c <_strtol_l.constprop.0+0xd8>
 800387e:	f8c8 1000 	str.w	r1, [r8]
 8003882:	e794      	b.n	80037ae <_strtol_l.constprop.0+0x1a>
 8003884:	0800430d 	.word	0x0800430d

08003888 <strtol>:
 8003888:	4613      	mov	r3, r2
 800388a:	460a      	mov	r2, r1
 800388c:	4601      	mov	r1, r0
 800388e:	4802      	ldr	r0, [pc, #8]	@ (8003898 <strtol+0x10>)
 8003890:	6800      	ldr	r0, [r0, #0]
 8003892:	f7ff bf7f 	b.w	8003794 <_strtol_l.constprop.0>
 8003896:	bf00      	nop
 8003898:	20000010 	.word	0x20000010

0800389c <sniprintf>:
 800389c:	b40c      	push	{r2, r3}
 800389e:	b530      	push	{r4, r5, lr}
 80038a0:	4b17      	ldr	r3, [pc, #92]	@ (8003900 <sniprintf+0x64>)
 80038a2:	1e0c      	subs	r4, r1, #0
 80038a4:	681d      	ldr	r5, [r3, #0]
 80038a6:	b09d      	sub	sp, #116	@ 0x74
 80038a8:	da08      	bge.n	80038bc <sniprintf+0x20>
 80038aa:	238b      	movs	r3, #139	@ 0x8b
 80038ac:	602b      	str	r3, [r5, #0]
 80038ae:	f04f 30ff 	mov.w	r0, #4294967295
 80038b2:	b01d      	add	sp, #116	@ 0x74
 80038b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80038b8:	b002      	add	sp, #8
 80038ba:	4770      	bx	lr
 80038bc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80038c0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80038c4:	bf14      	ite	ne
 80038c6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80038ca:	4623      	moveq	r3, r4
 80038cc:	9304      	str	r3, [sp, #16]
 80038ce:	9307      	str	r3, [sp, #28]
 80038d0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80038d4:	9002      	str	r0, [sp, #8]
 80038d6:	9006      	str	r0, [sp, #24]
 80038d8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80038dc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80038de:	ab21      	add	r3, sp, #132	@ 0x84
 80038e0:	a902      	add	r1, sp, #8
 80038e2:	4628      	mov	r0, r5
 80038e4:	9301      	str	r3, [sp, #4]
 80038e6:	f000 f995 	bl	8003c14 <_svfiprintf_r>
 80038ea:	1c43      	adds	r3, r0, #1
 80038ec:	bfbc      	itt	lt
 80038ee:	238b      	movlt	r3, #139	@ 0x8b
 80038f0:	602b      	strlt	r3, [r5, #0]
 80038f2:	2c00      	cmp	r4, #0
 80038f4:	d0dd      	beq.n	80038b2 <sniprintf+0x16>
 80038f6:	9b02      	ldr	r3, [sp, #8]
 80038f8:	2200      	movs	r2, #0
 80038fa:	701a      	strb	r2, [r3, #0]
 80038fc:	e7d9      	b.n	80038b2 <sniprintf+0x16>
 80038fe:	bf00      	nop
 8003900:	20000010 	.word	0x20000010

08003904 <memset>:
 8003904:	4402      	add	r2, r0
 8003906:	4603      	mov	r3, r0
 8003908:	4293      	cmp	r3, r2
 800390a:	d100      	bne.n	800390e <memset+0xa>
 800390c:	4770      	bx	lr
 800390e:	f803 1b01 	strb.w	r1, [r3], #1
 8003912:	e7f9      	b.n	8003908 <memset+0x4>

08003914 <__errno>:
 8003914:	4b01      	ldr	r3, [pc, #4]	@ (800391c <__errno+0x8>)
 8003916:	6818      	ldr	r0, [r3, #0]
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop
 800391c:	20000010 	.word	0x20000010

08003920 <__libc_init_array>:
 8003920:	b570      	push	{r4, r5, r6, lr}
 8003922:	4d0d      	ldr	r5, [pc, #52]	@ (8003958 <__libc_init_array+0x38>)
 8003924:	4c0d      	ldr	r4, [pc, #52]	@ (800395c <__libc_init_array+0x3c>)
 8003926:	1b64      	subs	r4, r4, r5
 8003928:	10a4      	asrs	r4, r4, #2
 800392a:	2600      	movs	r6, #0
 800392c:	42a6      	cmp	r6, r4
 800392e:	d109      	bne.n	8003944 <__libc_init_array+0x24>
 8003930:	4d0b      	ldr	r5, [pc, #44]	@ (8003960 <__libc_init_array+0x40>)
 8003932:	4c0c      	ldr	r4, [pc, #48]	@ (8003964 <__libc_init_array+0x44>)
 8003934:	f000 fc66 	bl	8004204 <_init>
 8003938:	1b64      	subs	r4, r4, r5
 800393a:	10a4      	asrs	r4, r4, #2
 800393c:	2600      	movs	r6, #0
 800393e:	42a6      	cmp	r6, r4
 8003940:	d105      	bne.n	800394e <__libc_init_array+0x2e>
 8003942:	bd70      	pop	{r4, r5, r6, pc}
 8003944:	f855 3b04 	ldr.w	r3, [r5], #4
 8003948:	4798      	blx	r3
 800394a:	3601      	adds	r6, #1
 800394c:	e7ee      	b.n	800392c <__libc_init_array+0xc>
 800394e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003952:	4798      	blx	r3
 8003954:	3601      	adds	r6, #1
 8003956:	e7f2      	b.n	800393e <__libc_init_array+0x1e>
 8003958:	08004448 	.word	0x08004448
 800395c:	08004448 	.word	0x08004448
 8003960:	08004448 	.word	0x08004448
 8003964:	0800444c 	.word	0x0800444c

08003968 <__retarget_lock_acquire_recursive>:
 8003968:	4770      	bx	lr

0800396a <__retarget_lock_release_recursive>:
 800396a:	4770      	bx	lr

0800396c <_free_r>:
 800396c:	b538      	push	{r3, r4, r5, lr}
 800396e:	4605      	mov	r5, r0
 8003970:	2900      	cmp	r1, #0
 8003972:	d041      	beq.n	80039f8 <_free_r+0x8c>
 8003974:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003978:	1f0c      	subs	r4, r1, #4
 800397a:	2b00      	cmp	r3, #0
 800397c:	bfb8      	it	lt
 800397e:	18e4      	addlt	r4, r4, r3
 8003980:	f000 f8e0 	bl	8003b44 <__malloc_lock>
 8003984:	4a1d      	ldr	r2, [pc, #116]	@ (80039fc <_free_r+0x90>)
 8003986:	6813      	ldr	r3, [r2, #0]
 8003988:	b933      	cbnz	r3, 8003998 <_free_r+0x2c>
 800398a:	6063      	str	r3, [r4, #4]
 800398c:	6014      	str	r4, [r2, #0]
 800398e:	4628      	mov	r0, r5
 8003990:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003994:	f000 b8dc 	b.w	8003b50 <__malloc_unlock>
 8003998:	42a3      	cmp	r3, r4
 800399a:	d908      	bls.n	80039ae <_free_r+0x42>
 800399c:	6820      	ldr	r0, [r4, #0]
 800399e:	1821      	adds	r1, r4, r0
 80039a0:	428b      	cmp	r3, r1
 80039a2:	bf01      	itttt	eq
 80039a4:	6819      	ldreq	r1, [r3, #0]
 80039a6:	685b      	ldreq	r3, [r3, #4]
 80039a8:	1809      	addeq	r1, r1, r0
 80039aa:	6021      	streq	r1, [r4, #0]
 80039ac:	e7ed      	b.n	800398a <_free_r+0x1e>
 80039ae:	461a      	mov	r2, r3
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	b10b      	cbz	r3, 80039b8 <_free_r+0x4c>
 80039b4:	42a3      	cmp	r3, r4
 80039b6:	d9fa      	bls.n	80039ae <_free_r+0x42>
 80039b8:	6811      	ldr	r1, [r2, #0]
 80039ba:	1850      	adds	r0, r2, r1
 80039bc:	42a0      	cmp	r0, r4
 80039be:	d10b      	bne.n	80039d8 <_free_r+0x6c>
 80039c0:	6820      	ldr	r0, [r4, #0]
 80039c2:	4401      	add	r1, r0
 80039c4:	1850      	adds	r0, r2, r1
 80039c6:	4283      	cmp	r3, r0
 80039c8:	6011      	str	r1, [r2, #0]
 80039ca:	d1e0      	bne.n	800398e <_free_r+0x22>
 80039cc:	6818      	ldr	r0, [r3, #0]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	6053      	str	r3, [r2, #4]
 80039d2:	4408      	add	r0, r1
 80039d4:	6010      	str	r0, [r2, #0]
 80039d6:	e7da      	b.n	800398e <_free_r+0x22>
 80039d8:	d902      	bls.n	80039e0 <_free_r+0x74>
 80039da:	230c      	movs	r3, #12
 80039dc:	602b      	str	r3, [r5, #0]
 80039de:	e7d6      	b.n	800398e <_free_r+0x22>
 80039e0:	6820      	ldr	r0, [r4, #0]
 80039e2:	1821      	adds	r1, r4, r0
 80039e4:	428b      	cmp	r3, r1
 80039e6:	bf04      	itt	eq
 80039e8:	6819      	ldreq	r1, [r3, #0]
 80039ea:	685b      	ldreq	r3, [r3, #4]
 80039ec:	6063      	str	r3, [r4, #4]
 80039ee:	bf04      	itt	eq
 80039f0:	1809      	addeq	r1, r1, r0
 80039f2:	6021      	streq	r1, [r4, #0]
 80039f4:	6054      	str	r4, [r2, #4]
 80039f6:	e7ca      	b.n	800398e <_free_r+0x22>
 80039f8:	bd38      	pop	{r3, r4, r5, pc}
 80039fa:	bf00      	nop
 80039fc:	200002a8 	.word	0x200002a8

08003a00 <sbrk_aligned>:
 8003a00:	b570      	push	{r4, r5, r6, lr}
 8003a02:	4e0f      	ldr	r6, [pc, #60]	@ (8003a40 <sbrk_aligned+0x40>)
 8003a04:	460c      	mov	r4, r1
 8003a06:	6831      	ldr	r1, [r6, #0]
 8003a08:	4605      	mov	r5, r0
 8003a0a:	b911      	cbnz	r1, 8003a12 <sbrk_aligned+0x12>
 8003a0c:	f000 fba6 	bl	800415c <_sbrk_r>
 8003a10:	6030      	str	r0, [r6, #0]
 8003a12:	4621      	mov	r1, r4
 8003a14:	4628      	mov	r0, r5
 8003a16:	f000 fba1 	bl	800415c <_sbrk_r>
 8003a1a:	1c43      	adds	r3, r0, #1
 8003a1c:	d103      	bne.n	8003a26 <sbrk_aligned+0x26>
 8003a1e:	f04f 34ff 	mov.w	r4, #4294967295
 8003a22:	4620      	mov	r0, r4
 8003a24:	bd70      	pop	{r4, r5, r6, pc}
 8003a26:	1cc4      	adds	r4, r0, #3
 8003a28:	f024 0403 	bic.w	r4, r4, #3
 8003a2c:	42a0      	cmp	r0, r4
 8003a2e:	d0f8      	beq.n	8003a22 <sbrk_aligned+0x22>
 8003a30:	1a21      	subs	r1, r4, r0
 8003a32:	4628      	mov	r0, r5
 8003a34:	f000 fb92 	bl	800415c <_sbrk_r>
 8003a38:	3001      	adds	r0, #1
 8003a3a:	d1f2      	bne.n	8003a22 <sbrk_aligned+0x22>
 8003a3c:	e7ef      	b.n	8003a1e <sbrk_aligned+0x1e>
 8003a3e:	bf00      	nop
 8003a40:	200002a4 	.word	0x200002a4

08003a44 <_malloc_r>:
 8003a44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a48:	1ccd      	adds	r5, r1, #3
 8003a4a:	f025 0503 	bic.w	r5, r5, #3
 8003a4e:	3508      	adds	r5, #8
 8003a50:	2d0c      	cmp	r5, #12
 8003a52:	bf38      	it	cc
 8003a54:	250c      	movcc	r5, #12
 8003a56:	2d00      	cmp	r5, #0
 8003a58:	4606      	mov	r6, r0
 8003a5a:	db01      	blt.n	8003a60 <_malloc_r+0x1c>
 8003a5c:	42a9      	cmp	r1, r5
 8003a5e:	d904      	bls.n	8003a6a <_malloc_r+0x26>
 8003a60:	230c      	movs	r3, #12
 8003a62:	6033      	str	r3, [r6, #0]
 8003a64:	2000      	movs	r0, #0
 8003a66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003b40 <_malloc_r+0xfc>
 8003a6e:	f000 f869 	bl	8003b44 <__malloc_lock>
 8003a72:	f8d8 3000 	ldr.w	r3, [r8]
 8003a76:	461c      	mov	r4, r3
 8003a78:	bb44      	cbnz	r4, 8003acc <_malloc_r+0x88>
 8003a7a:	4629      	mov	r1, r5
 8003a7c:	4630      	mov	r0, r6
 8003a7e:	f7ff ffbf 	bl	8003a00 <sbrk_aligned>
 8003a82:	1c43      	adds	r3, r0, #1
 8003a84:	4604      	mov	r4, r0
 8003a86:	d158      	bne.n	8003b3a <_malloc_r+0xf6>
 8003a88:	f8d8 4000 	ldr.w	r4, [r8]
 8003a8c:	4627      	mov	r7, r4
 8003a8e:	2f00      	cmp	r7, #0
 8003a90:	d143      	bne.n	8003b1a <_malloc_r+0xd6>
 8003a92:	2c00      	cmp	r4, #0
 8003a94:	d04b      	beq.n	8003b2e <_malloc_r+0xea>
 8003a96:	6823      	ldr	r3, [r4, #0]
 8003a98:	4639      	mov	r1, r7
 8003a9a:	4630      	mov	r0, r6
 8003a9c:	eb04 0903 	add.w	r9, r4, r3
 8003aa0:	f000 fb5c 	bl	800415c <_sbrk_r>
 8003aa4:	4581      	cmp	r9, r0
 8003aa6:	d142      	bne.n	8003b2e <_malloc_r+0xea>
 8003aa8:	6821      	ldr	r1, [r4, #0]
 8003aaa:	1a6d      	subs	r5, r5, r1
 8003aac:	4629      	mov	r1, r5
 8003aae:	4630      	mov	r0, r6
 8003ab0:	f7ff ffa6 	bl	8003a00 <sbrk_aligned>
 8003ab4:	3001      	adds	r0, #1
 8003ab6:	d03a      	beq.n	8003b2e <_malloc_r+0xea>
 8003ab8:	6823      	ldr	r3, [r4, #0]
 8003aba:	442b      	add	r3, r5
 8003abc:	6023      	str	r3, [r4, #0]
 8003abe:	f8d8 3000 	ldr.w	r3, [r8]
 8003ac2:	685a      	ldr	r2, [r3, #4]
 8003ac4:	bb62      	cbnz	r2, 8003b20 <_malloc_r+0xdc>
 8003ac6:	f8c8 7000 	str.w	r7, [r8]
 8003aca:	e00f      	b.n	8003aec <_malloc_r+0xa8>
 8003acc:	6822      	ldr	r2, [r4, #0]
 8003ace:	1b52      	subs	r2, r2, r5
 8003ad0:	d420      	bmi.n	8003b14 <_malloc_r+0xd0>
 8003ad2:	2a0b      	cmp	r2, #11
 8003ad4:	d917      	bls.n	8003b06 <_malloc_r+0xc2>
 8003ad6:	1961      	adds	r1, r4, r5
 8003ad8:	42a3      	cmp	r3, r4
 8003ada:	6025      	str	r5, [r4, #0]
 8003adc:	bf18      	it	ne
 8003ade:	6059      	strne	r1, [r3, #4]
 8003ae0:	6863      	ldr	r3, [r4, #4]
 8003ae2:	bf08      	it	eq
 8003ae4:	f8c8 1000 	streq.w	r1, [r8]
 8003ae8:	5162      	str	r2, [r4, r5]
 8003aea:	604b      	str	r3, [r1, #4]
 8003aec:	4630      	mov	r0, r6
 8003aee:	f000 f82f 	bl	8003b50 <__malloc_unlock>
 8003af2:	f104 000b 	add.w	r0, r4, #11
 8003af6:	1d23      	adds	r3, r4, #4
 8003af8:	f020 0007 	bic.w	r0, r0, #7
 8003afc:	1ac2      	subs	r2, r0, r3
 8003afe:	bf1c      	itt	ne
 8003b00:	1a1b      	subne	r3, r3, r0
 8003b02:	50a3      	strne	r3, [r4, r2]
 8003b04:	e7af      	b.n	8003a66 <_malloc_r+0x22>
 8003b06:	6862      	ldr	r2, [r4, #4]
 8003b08:	42a3      	cmp	r3, r4
 8003b0a:	bf0c      	ite	eq
 8003b0c:	f8c8 2000 	streq.w	r2, [r8]
 8003b10:	605a      	strne	r2, [r3, #4]
 8003b12:	e7eb      	b.n	8003aec <_malloc_r+0xa8>
 8003b14:	4623      	mov	r3, r4
 8003b16:	6864      	ldr	r4, [r4, #4]
 8003b18:	e7ae      	b.n	8003a78 <_malloc_r+0x34>
 8003b1a:	463c      	mov	r4, r7
 8003b1c:	687f      	ldr	r7, [r7, #4]
 8003b1e:	e7b6      	b.n	8003a8e <_malloc_r+0x4a>
 8003b20:	461a      	mov	r2, r3
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	42a3      	cmp	r3, r4
 8003b26:	d1fb      	bne.n	8003b20 <_malloc_r+0xdc>
 8003b28:	2300      	movs	r3, #0
 8003b2a:	6053      	str	r3, [r2, #4]
 8003b2c:	e7de      	b.n	8003aec <_malloc_r+0xa8>
 8003b2e:	230c      	movs	r3, #12
 8003b30:	6033      	str	r3, [r6, #0]
 8003b32:	4630      	mov	r0, r6
 8003b34:	f000 f80c 	bl	8003b50 <__malloc_unlock>
 8003b38:	e794      	b.n	8003a64 <_malloc_r+0x20>
 8003b3a:	6005      	str	r5, [r0, #0]
 8003b3c:	e7d6      	b.n	8003aec <_malloc_r+0xa8>
 8003b3e:	bf00      	nop
 8003b40:	200002a8 	.word	0x200002a8

08003b44 <__malloc_lock>:
 8003b44:	4801      	ldr	r0, [pc, #4]	@ (8003b4c <__malloc_lock+0x8>)
 8003b46:	f7ff bf0f 	b.w	8003968 <__retarget_lock_acquire_recursive>
 8003b4a:	bf00      	nop
 8003b4c:	200002a0 	.word	0x200002a0

08003b50 <__malloc_unlock>:
 8003b50:	4801      	ldr	r0, [pc, #4]	@ (8003b58 <__malloc_unlock+0x8>)
 8003b52:	f7ff bf0a 	b.w	800396a <__retarget_lock_release_recursive>
 8003b56:	bf00      	nop
 8003b58:	200002a0 	.word	0x200002a0

08003b5c <__ssputs_r>:
 8003b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b60:	688e      	ldr	r6, [r1, #8]
 8003b62:	461f      	mov	r7, r3
 8003b64:	42be      	cmp	r6, r7
 8003b66:	680b      	ldr	r3, [r1, #0]
 8003b68:	4682      	mov	sl, r0
 8003b6a:	460c      	mov	r4, r1
 8003b6c:	4690      	mov	r8, r2
 8003b6e:	d82d      	bhi.n	8003bcc <__ssputs_r+0x70>
 8003b70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003b74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003b78:	d026      	beq.n	8003bc8 <__ssputs_r+0x6c>
 8003b7a:	6965      	ldr	r5, [r4, #20]
 8003b7c:	6909      	ldr	r1, [r1, #16]
 8003b7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003b82:	eba3 0901 	sub.w	r9, r3, r1
 8003b86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003b8a:	1c7b      	adds	r3, r7, #1
 8003b8c:	444b      	add	r3, r9
 8003b8e:	106d      	asrs	r5, r5, #1
 8003b90:	429d      	cmp	r5, r3
 8003b92:	bf38      	it	cc
 8003b94:	461d      	movcc	r5, r3
 8003b96:	0553      	lsls	r3, r2, #21
 8003b98:	d527      	bpl.n	8003bea <__ssputs_r+0x8e>
 8003b9a:	4629      	mov	r1, r5
 8003b9c:	f7ff ff52 	bl	8003a44 <_malloc_r>
 8003ba0:	4606      	mov	r6, r0
 8003ba2:	b360      	cbz	r0, 8003bfe <__ssputs_r+0xa2>
 8003ba4:	6921      	ldr	r1, [r4, #16]
 8003ba6:	464a      	mov	r2, r9
 8003ba8:	f000 fae8 	bl	800417c <memcpy>
 8003bac:	89a3      	ldrh	r3, [r4, #12]
 8003bae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003bb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003bb6:	81a3      	strh	r3, [r4, #12]
 8003bb8:	6126      	str	r6, [r4, #16]
 8003bba:	6165      	str	r5, [r4, #20]
 8003bbc:	444e      	add	r6, r9
 8003bbe:	eba5 0509 	sub.w	r5, r5, r9
 8003bc2:	6026      	str	r6, [r4, #0]
 8003bc4:	60a5      	str	r5, [r4, #8]
 8003bc6:	463e      	mov	r6, r7
 8003bc8:	42be      	cmp	r6, r7
 8003bca:	d900      	bls.n	8003bce <__ssputs_r+0x72>
 8003bcc:	463e      	mov	r6, r7
 8003bce:	6820      	ldr	r0, [r4, #0]
 8003bd0:	4632      	mov	r2, r6
 8003bd2:	4641      	mov	r1, r8
 8003bd4:	f000 faa8 	bl	8004128 <memmove>
 8003bd8:	68a3      	ldr	r3, [r4, #8]
 8003bda:	1b9b      	subs	r3, r3, r6
 8003bdc:	60a3      	str	r3, [r4, #8]
 8003bde:	6823      	ldr	r3, [r4, #0]
 8003be0:	4433      	add	r3, r6
 8003be2:	6023      	str	r3, [r4, #0]
 8003be4:	2000      	movs	r0, #0
 8003be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bea:	462a      	mov	r2, r5
 8003bec:	f000 fad4 	bl	8004198 <_realloc_r>
 8003bf0:	4606      	mov	r6, r0
 8003bf2:	2800      	cmp	r0, #0
 8003bf4:	d1e0      	bne.n	8003bb8 <__ssputs_r+0x5c>
 8003bf6:	6921      	ldr	r1, [r4, #16]
 8003bf8:	4650      	mov	r0, sl
 8003bfa:	f7ff feb7 	bl	800396c <_free_r>
 8003bfe:	230c      	movs	r3, #12
 8003c00:	f8ca 3000 	str.w	r3, [sl]
 8003c04:	89a3      	ldrh	r3, [r4, #12]
 8003c06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c0a:	81a3      	strh	r3, [r4, #12]
 8003c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c10:	e7e9      	b.n	8003be6 <__ssputs_r+0x8a>
	...

08003c14 <_svfiprintf_r>:
 8003c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c18:	4698      	mov	r8, r3
 8003c1a:	898b      	ldrh	r3, [r1, #12]
 8003c1c:	061b      	lsls	r3, r3, #24
 8003c1e:	b09d      	sub	sp, #116	@ 0x74
 8003c20:	4607      	mov	r7, r0
 8003c22:	460d      	mov	r5, r1
 8003c24:	4614      	mov	r4, r2
 8003c26:	d510      	bpl.n	8003c4a <_svfiprintf_r+0x36>
 8003c28:	690b      	ldr	r3, [r1, #16]
 8003c2a:	b973      	cbnz	r3, 8003c4a <_svfiprintf_r+0x36>
 8003c2c:	2140      	movs	r1, #64	@ 0x40
 8003c2e:	f7ff ff09 	bl	8003a44 <_malloc_r>
 8003c32:	6028      	str	r0, [r5, #0]
 8003c34:	6128      	str	r0, [r5, #16]
 8003c36:	b930      	cbnz	r0, 8003c46 <_svfiprintf_r+0x32>
 8003c38:	230c      	movs	r3, #12
 8003c3a:	603b      	str	r3, [r7, #0]
 8003c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c40:	b01d      	add	sp, #116	@ 0x74
 8003c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c46:	2340      	movs	r3, #64	@ 0x40
 8003c48:	616b      	str	r3, [r5, #20]
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c4e:	2320      	movs	r3, #32
 8003c50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003c54:	f8cd 800c 	str.w	r8, [sp, #12]
 8003c58:	2330      	movs	r3, #48	@ 0x30
 8003c5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003df8 <_svfiprintf_r+0x1e4>
 8003c5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003c62:	f04f 0901 	mov.w	r9, #1
 8003c66:	4623      	mov	r3, r4
 8003c68:	469a      	mov	sl, r3
 8003c6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c6e:	b10a      	cbz	r2, 8003c74 <_svfiprintf_r+0x60>
 8003c70:	2a25      	cmp	r2, #37	@ 0x25
 8003c72:	d1f9      	bne.n	8003c68 <_svfiprintf_r+0x54>
 8003c74:	ebba 0b04 	subs.w	fp, sl, r4
 8003c78:	d00b      	beq.n	8003c92 <_svfiprintf_r+0x7e>
 8003c7a:	465b      	mov	r3, fp
 8003c7c:	4622      	mov	r2, r4
 8003c7e:	4629      	mov	r1, r5
 8003c80:	4638      	mov	r0, r7
 8003c82:	f7ff ff6b 	bl	8003b5c <__ssputs_r>
 8003c86:	3001      	adds	r0, #1
 8003c88:	f000 80a7 	beq.w	8003dda <_svfiprintf_r+0x1c6>
 8003c8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c8e:	445a      	add	r2, fp
 8003c90:	9209      	str	r2, [sp, #36]	@ 0x24
 8003c92:	f89a 3000 	ldrb.w	r3, [sl]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	f000 809f 	beq.w	8003dda <_svfiprintf_r+0x1c6>
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	f04f 32ff 	mov.w	r2, #4294967295
 8003ca2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ca6:	f10a 0a01 	add.w	sl, sl, #1
 8003caa:	9304      	str	r3, [sp, #16]
 8003cac:	9307      	str	r3, [sp, #28]
 8003cae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003cb2:	931a      	str	r3, [sp, #104]	@ 0x68
 8003cb4:	4654      	mov	r4, sl
 8003cb6:	2205      	movs	r2, #5
 8003cb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cbc:	484e      	ldr	r0, [pc, #312]	@ (8003df8 <_svfiprintf_r+0x1e4>)
 8003cbe:	f7fc fa8f 	bl	80001e0 <memchr>
 8003cc2:	9a04      	ldr	r2, [sp, #16]
 8003cc4:	b9d8      	cbnz	r0, 8003cfe <_svfiprintf_r+0xea>
 8003cc6:	06d0      	lsls	r0, r2, #27
 8003cc8:	bf44      	itt	mi
 8003cca:	2320      	movmi	r3, #32
 8003ccc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003cd0:	0711      	lsls	r1, r2, #28
 8003cd2:	bf44      	itt	mi
 8003cd4:	232b      	movmi	r3, #43	@ 0x2b
 8003cd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003cda:	f89a 3000 	ldrb.w	r3, [sl]
 8003cde:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ce0:	d015      	beq.n	8003d0e <_svfiprintf_r+0xfa>
 8003ce2:	9a07      	ldr	r2, [sp, #28]
 8003ce4:	4654      	mov	r4, sl
 8003ce6:	2000      	movs	r0, #0
 8003ce8:	f04f 0c0a 	mov.w	ip, #10
 8003cec:	4621      	mov	r1, r4
 8003cee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003cf2:	3b30      	subs	r3, #48	@ 0x30
 8003cf4:	2b09      	cmp	r3, #9
 8003cf6:	d94b      	bls.n	8003d90 <_svfiprintf_r+0x17c>
 8003cf8:	b1b0      	cbz	r0, 8003d28 <_svfiprintf_r+0x114>
 8003cfa:	9207      	str	r2, [sp, #28]
 8003cfc:	e014      	b.n	8003d28 <_svfiprintf_r+0x114>
 8003cfe:	eba0 0308 	sub.w	r3, r0, r8
 8003d02:	fa09 f303 	lsl.w	r3, r9, r3
 8003d06:	4313      	orrs	r3, r2
 8003d08:	9304      	str	r3, [sp, #16]
 8003d0a:	46a2      	mov	sl, r4
 8003d0c:	e7d2      	b.n	8003cb4 <_svfiprintf_r+0xa0>
 8003d0e:	9b03      	ldr	r3, [sp, #12]
 8003d10:	1d19      	adds	r1, r3, #4
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	9103      	str	r1, [sp, #12]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	bfbb      	ittet	lt
 8003d1a:	425b      	neglt	r3, r3
 8003d1c:	f042 0202 	orrlt.w	r2, r2, #2
 8003d20:	9307      	strge	r3, [sp, #28]
 8003d22:	9307      	strlt	r3, [sp, #28]
 8003d24:	bfb8      	it	lt
 8003d26:	9204      	strlt	r2, [sp, #16]
 8003d28:	7823      	ldrb	r3, [r4, #0]
 8003d2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8003d2c:	d10a      	bne.n	8003d44 <_svfiprintf_r+0x130>
 8003d2e:	7863      	ldrb	r3, [r4, #1]
 8003d30:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d32:	d132      	bne.n	8003d9a <_svfiprintf_r+0x186>
 8003d34:	9b03      	ldr	r3, [sp, #12]
 8003d36:	1d1a      	adds	r2, r3, #4
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	9203      	str	r2, [sp, #12]
 8003d3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003d40:	3402      	adds	r4, #2
 8003d42:	9305      	str	r3, [sp, #20]
 8003d44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003e08 <_svfiprintf_r+0x1f4>
 8003d48:	7821      	ldrb	r1, [r4, #0]
 8003d4a:	2203      	movs	r2, #3
 8003d4c:	4650      	mov	r0, sl
 8003d4e:	f7fc fa47 	bl	80001e0 <memchr>
 8003d52:	b138      	cbz	r0, 8003d64 <_svfiprintf_r+0x150>
 8003d54:	9b04      	ldr	r3, [sp, #16]
 8003d56:	eba0 000a 	sub.w	r0, r0, sl
 8003d5a:	2240      	movs	r2, #64	@ 0x40
 8003d5c:	4082      	lsls	r2, r0
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	3401      	adds	r4, #1
 8003d62:	9304      	str	r3, [sp, #16]
 8003d64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d68:	4824      	ldr	r0, [pc, #144]	@ (8003dfc <_svfiprintf_r+0x1e8>)
 8003d6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003d6e:	2206      	movs	r2, #6
 8003d70:	f7fc fa36 	bl	80001e0 <memchr>
 8003d74:	2800      	cmp	r0, #0
 8003d76:	d036      	beq.n	8003de6 <_svfiprintf_r+0x1d2>
 8003d78:	4b21      	ldr	r3, [pc, #132]	@ (8003e00 <_svfiprintf_r+0x1ec>)
 8003d7a:	bb1b      	cbnz	r3, 8003dc4 <_svfiprintf_r+0x1b0>
 8003d7c:	9b03      	ldr	r3, [sp, #12]
 8003d7e:	3307      	adds	r3, #7
 8003d80:	f023 0307 	bic.w	r3, r3, #7
 8003d84:	3308      	adds	r3, #8
 8003d86:	9303      	str	r3, [sp, #12]
 8003d88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d8a:	4433      	add	r3, r6
 8003d8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d8e:	e76a      	b.n	8003c66 <_svfiprintf_r+0x52>
 8003d90:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d94:	460c      	mov	r4, r1
 8003d96:	2001      	movs	r0, #1
 8003d98:	e7a8      	b.n	8003cec <_svfiprintf_r+0xd8>
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	3401      	adds	r4, #1
 8003d9e:	9305      	str	r3, [sp, #20]
 8003da0:	4619      	mov	r1, r3
 8003da2:	f04f 0c0a 	mov.w	ip, #10
 8003da6:	4620      	mov	r0, r4
 8003da8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003dac:	3a30      	subs	r2, #48	@ 0x30
 8003dae:	2a09      	cmp	r2, #9
 8003db0:	d903      	bls.n	8003dba <_svfiprintf_r+0x1a6>
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d0c6      	beq.n	8003d44 <_svfiprintf_r+0x130>
 8003db6:	9105      	str	r1, [sp, #20]
 8003db8:	e7c4      	b.n	8003d44 <_svfiprintf_r+0x130>
 8003dba:	fb0c 2101 	mla	r1, ip, r1, r2
 8003dbe:	4604      	mov	r4, r0
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e7f0      	b.n	8003da6 <_svfiprintf_r+0x192>
 8003dc4:	ab03      	add	r3, sp, #12
 8003dc6:	9300      	str	r3, [sp, #0]
 8003dc8:	462a      	mov	r2, r5
 8003dca:	4b0e      	ldr	r3, [pc, #56]	@ (8003e04 <_svfiprintf_r+0x1f0>)
 8003dcc:	a904      	add	r1, sp, #16
 8003dce:	4638      	mov	r0, r7
 8003dd0:	f3af 8000 	nop.w
 8003dd4:	1c42      	adds	r2, r0, #1
 8003dd6:	4606      	mov	r6, r0
 8003dd8:	d1d6      	bne.n	8003d88 <_svfiprintf_r+0x174>
 8003dda:	89ab      	ldrh	r3, [r5, #12]
 8003ddc:	065b      	lsls	r3, r3, #25
 8003dde:	f53f af2d 	bmi.w	8003c3c <_svfiprintf_r+0x28>
 8003de2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003de4:	e72c      	b.n	8003c40 <_svfiprintf_r+0x2c>
 8003de6:	ab03      	add	r3, sp, #12
 8003de8:	9300      	str	r3, [sp, #0]
 8003dea:	462a      	mov	r2, r5
 8003dec:	4b05      	ldr	r3, [pc, #20]	@ (8003e04 <_svfiprintf_r+0x1f0>)
 8003dee:	a904      	add	r1, sp, #16
 8003df0:	4638      	mov	r0, r7
 8003df2:	f000 f879 	bl	8003ee8 <_printf_i>
 8003df6:	e7ed      	b.n	8003dd4 <_svfiprintf_r+0x1c0>
 8003df8:	0800440d 	.word	0x0800440d
 8003dfc:	08004417 	.word	0x08004417
 8003e00:	00000000 	.word	0x00000000
 8003e04:	08003b5d 	.word	0x08003b5d
 8003e08:	08004413 	.word	0x08004413

08003e0c <_printf_common>:
 8003e0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e10:	4616      	mov	r6, r2
 8003e12:	4698      	mov	r8, r3
 8003e14:	688a      	ldr	r2, [r1, #8]
 8003e16:	690b      	ldr	r3, [r1, #16]
 8003e18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	bfb8      	it	lt
 8003e20:	4613      	movlt	r3, r2
 8003e22:	6033      	str	r3, [r6, #0]
 8003e24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003e28:	4607      	mov	r7, r0
 8003e2a:	460c      	mov	r4, r1
 8003e2c:	b10a      	cbz	r2, 8003e32 <_printf_common+0x26>
 8003e2e:	3301      	adds	r3, #1
 8003e30:	6033      	str	r3, [r6, #0]
 8003e32:	6823      	ldr	r3, [r4, #0]
 8003e34:	0699      	lsls	r1, r3, #26
 8003e36:	bf42      	ittt	mi
 8003e38:	6833      	ldrmi	r3, [r6, #0]
 8003e3a:	3302      	addmi	r3, #2
 8003e3c:	6033      	strmi	r3, [r6, #0]
 8003e3e:	6825      	ldr	r5, [r4, #0]
 8003e40:	f015 0506 	ands.w	r5, r5, #6
 8003e44:	d106      	bne.n	8003e54 <_printf_common+0x48>
 8003e46:	f104 0a19 	add.w	sl, r4, #25
 8003e4a:	68e3      	ldr	r3, [r4, #12]
 8003e4c:	6832      	ldr	r2, [r6, #0]
 8003e4e:	1a9b      	subs	r3, r3, r2
 8003e50:	42ab      	cmp	r3, r5
 8003e52:	dc26      	bgt.n	8003ea2 <_printf_common+0x96>
 8003e54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003e58:	6822      	ldr	r2, [r4, #0]
 8003e5a:	3b00      	subs	r3, #0
 8003e5c:	bf18      	it	ne
 8003e5e:	2301      	movne	r3, #1
 8003e60:	0692      	lsls	r2, r2, #26
 8003e62:	d42b      	bmi.n	8003ebc <_printf_common+0xb0>
 8003e64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003e68:	4641      	mov	r1, r8
 8003e6a:	4638      	mov	r0, r7
 8003e6c:	47c8      	blx	r9
 8003e6e:	3001      	adds	r0, #1
 8003e70:	d01e      	beq.n	8003eb0 <_printf_common+0xa4>
 8003e72:	6823      	ldr	r3, [r4, #0]
 8003e74:	6922      	ldr	r2, [r4, #16]
 8003e76:	f003 0306 	and.w	r3, r3, #6
 8003e7a:	2b04      	cmp	r3, #4
 8003e7c:	bf02      	ittt	eq
 8003e7e:	68e5      	ldreq	r5, [r4, #12]
 8003e80:	6833      	ldreq	r3, [r6, #0]
 8003e82:	1aed      	subeq	r5, r5, r3
 8003e84:	68a3      	ldr	r3, [r4, #8]
 8003e86:	bf0c      	ite	eq
 8003e88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e8c:	2500      	movne	r5, #0
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	bfc4      	itt	gt
 8003e92:	1a9b      	subgt	r3, r3, r2
 8003e94:	18ed      	addgt	r5, r5, r3
 8003e96:	2600      	movs	r6, #0
 8003e98:	341a      	adds	r4, #26
 8003e9a:	42b5      	cmp	r5, r6
 8003e9c:	d11a      	bne.n	8003ed4 <_printf_common+0xc8>
 8003e9e:	2000      	movs	r0, #0
 8003ea0:	e008      	b.n	8003eb4 <_printf_common+0xa8>
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	4652      	mov	r2, sl
 8003ea6:	4641      	mov	r1, r8
 8003ea8:	4638      	mov	r0, r7
 8003eaa:	47c8      	blx	r9
 8003eac:	3001      	adds	r0, #1
 8003eae:	d103      	bne.n	8003eb8 <_printf_common+0xac>
 8003eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8003eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003eb8:	3501      	adds	r5, #1
 8003eba:	e7c6      	b.n	8003e4a <_printf_common+0x3e>
 8003ebc:	18e1      	adds	r1, r4, r3
 8003ebe:	1c5a      	adds	r2, r3, #1
 8003ec0:	2030      	movs	r0, #48	@ 0x30
 8003ec2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003ec6:	4422      	add	r2, r4
 8003ec8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003ecc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003ed0:	3302      	adds	r3, #2
 8003ed2:	e7c7      	b.n	8003e64 <_printf_common+0x58>
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	4622      	mov	r2, r4
 8003ed8:	4641      	mov	r1, r8
 8003eda:	4638      	mov	r0, r7
 8003edc:	47c8      	blx	r9
 8003ede:	3001      	adds	r0, #1
 8003ee0:	d0e6      	beq.n	8003eb0 <_printf_common+0xa4>
 8003ee2:	3601      	adds	r6, #1
 8003ee4:	e7d9      	b.n	8003e9a <_printf_common+0x8e>
	...

08003ee8 <_printf_i>:
 8003ee8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003eec:	7e0f      	ldrb	r7, [r1, #24]
 8003eee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003ef0:	2f78      	cmp	r7, #120	@ 0x78
 8003ef2:	4691      	mov	r9, r2
 8003ef4:	4680      	mov	r8, r0
 8003ef6:	460c      	mov	r4, r1
 8003ef8:	469a      	mov	sl, r3
 8003efa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003efe:	d807      	bhi.n	8003f10 <_printf_i+0x28>
 8003f00:	2f62      	cmp	r7, #98	@ 0x62
 8003f02:	d80a      	bhi.n	8003f1a <_printf_i+0x32>
 8003f04:	2f00      	cmp	r7, #0
 8003f06:	f000 80d2 	beq.w	80040ae <_printf_i+0x1c6>
 8003f0a:	2f58      	cmp	r7, #88	@ 0x58
 8003f0c:	f000 80b9 	beq.w	8004082 <_printf_i+0x19a>
 8003f10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003f18:	e03a      	b.n	8003f90 <_printf_i+0xa8>
 8003f1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003f1e:	2b15      	cmp	r3, #21
 8003f20:	d8f6      	bhi.n	8003f10 <_printf_i+0x28>
 8003f22:	a101      	add	r1, pc, #4	@ (adr r1, 8003f28 <_printf_i+0x40>)
 8003f24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f28:	08003f81 	.word	0x08003f81
 8003f2c:	08003f95 	.word	0x08003f95
 8003f30:	08003f11 	.word	0x08003f11
 8003f34:	08003f11 	.word	0x08003f11
 8003f38:	08003f11 	.word	0x08003f11
 8003f3c:	08003f11 	.word	0x08003f11
 8003f40:	08003f95 	.word	0x08003f95
 8003f44:	08003f11 	.word	0x08003f11
 8003f48:	08003f11 	.word	0x08003f11
 8003f4c:	08003f11 	.word	0x08003f11
 8003f50:	08003f11 	.word	0x08003f11
 8003f54:	08004095 	.word	0x08004095
 8003f58:	08003fbf 	.word	0x08003fbf
 8003f5c:	0800404f 	.word	0x0800404f
 8003f60:	08003f11 	.word	0x08003f11
 8003f64:	08003f11 	.word	0x08003f11
 8003f68:	080040b7 	.word	0x080040b7
 8003f6c:	08003f11 	.word	0x08003f11
 8003f70:	08003fbf 	.word	0x08003fbf
 8003f74:	08003f11 	.word	0x08003f11
 8003f78:	08003f11 	.word	0x08003f11
 8003f7c:	08004057 	.word	0x08004057
 8003f80:	6833      	ldr	r3, [r6, #0]
 8003f82:	1d1a      	adds	r2, r3, #4
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	6032      	str	r2, [r6, #0]
 8003f88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003f90:	2301      	movs	r3, #1
 8003f92:	e09d      	b.n	80040d0 <_printf_i+0x1e8>
 8003f94:	6833      	ldr	r3, [r6, #0]
 8003f96:	6820      	ldr	r0, [r4, #0]
 8003f98:	1d19      	adds	r1, r3, #4
 8003f9a:	6031      	str	r1, [r6, #0]
 8003f9c:	0606      	lsls	r6, r0, #24
 8003f9e:	d501      	bpl.n	8003fa4 <_printf_i+0xbc>
 8003fa0:	681d      	ldr	r5, [r3, #0]
 8003fa2:	e003      	b.n	8003fac <_printf_i+0xc4>
 8003fa4:	0645      	lsls	r5, r0, #25
 8003fa6:	d5fb      	bpl.n	8003fa0 <_printf_i+0xb8>
 8003fa8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003fac:	2d00      	cmp	r5, #0
 8003fae:	da03      	bge.n	8003fb8 <_printf_i+0xd0>
 8003fb0:	232d      	movs	r3, #45	@ 0x2d
 8003fb2:	426d      	negs	r5, r5
 8003fb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003fb8:	4859      	ldr	r0, [pc, #356]	@ (8004120 <_printf_i+0x238>)
 8003fba:	230a      	movs	r3, #10
 8003fbc:	e011      	b.n	8003fe2 <_printf_i+0xfa>
 8003fbe:	6821      	ldr	r1, [r4, #0]
 8003fc0:	6833      	ldr	r3, [r6, #0]
 8003fc2:	0608      	lsls	r0, r1, #24
 8003fc4:	f853 5b04 	ldr.w	r5, [r3], #4
 8003fc8:	d402      	bmi.n	8003fd0 <_printf_i+0xe8>
 8003fca:	0649      	lsls	r1, r1, #25
 8003fcc:	bf48      	it	mi
 8003fce:	b2ad      	uxthmi	r5, r5
 8003fd0:	2f6f      	cmp	r7, #111	@ 0x6f
 8003fd2:	4853      	ldr	r0, [pc, #332]	@ (8004120 <_printf_i+0x238>)
 8003fd4:	6033      	str	r3, [r6, #0]
 8003fd6:	bf14      	ite	ne
 8003fd8:	230a      	movne	r3, #10
 8003fda:	2308      	moveq	r3, #8
 8003fdc:	2100      	movs	r1, #0
 8003fde:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003fe2:	6866      	ldr	r6, [r4, #4]
 8003fe4:	60a6      	str	r6, [r4, #8]
 8003fe6:	2e00      	cmp	r6, #0
 8003fe8:	bfa2      	ittt	ge
 8003fea:	6821      	ldrge	r1, [r4, #0]
 8003fec:	f021 0104 	bicge.w	r1, r1, #4
 8003ff0:	6021      	strge	r1, [r4, #0]
 8003ff2:	b90d      	cbnz	r5, 8003ff8 <_printf_i+0x110>
 8003ff4:	2e00      	cmp	r6, #0
 8003ff6:	d04b      	beq.n	8004090 <_printf_i+0x1a8>
 8003ff8:	4616      	mov	r6, r2
 8003ffa:	fbb5 f1f3 	udiv	r1, r5, r3
 8003ffe:	fb03 5711 	mls	r7, r3, r1, r5
 8004002:	5dc7      	ldrb	r7, [r0, r7]
 8004004:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004008:	462f      	mov	r7, r5
 800400a:	42bb      	cmp	r3, r7
 800400c:	460d      	mov	r5, r1
 800400e:	d9f4      	bls.n	8003ffa <_printf_i+0x112>
 8004010:	2b08      	cmp	r3, #8
 8004012:	d10b      	bne.n	800402c <_printf_i+0x144>
 8004014:	6823      	ldr	r3, [r4, #0]
 8004016:	07df      	lsls	r7, r3, #31
 8004018:	d508      	bpl.n	800402c <_printf_i+0x144>
 800401a:	6923      	ldr	r3, [r4, #16]
 800401c:	6861      	ldr	r1, [r4, #4]
 800401e:	4299      	cmp	r1, r3
 8004020:	bfde      	ittt	le
 8004022:	2330      	movle	r3, #48	@ 0x30
 8004024:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004028:	f106 36ff 	addle.w	r6, r6, #4294967295
 800402c:	1b92      	subs	r2, r2, r6
 800402e:	6122      	str	r2, [r4, #16]
 8004030:	f8cd a000 	str.w	sl, [sp]
 8004034:	464b      	mov	r3, r9
 8004036:	aa03      	add	r2, sp, #12
 8004038:	4621      	mov	r1, r4
 800403a:	4640      	mov	r0, r8
 800403c:	f7ff fee6 	bl	8003e0c <_printf_common>
 8004040:	3001      	adds	r0, #1
 8004042:	d14a      	bne.n	80040da <_printf_i+0x1f2>
 8004044:	f04f 30ff 	mov.w	r0, #4294967295
 8004048:	b004      	add	sp, #16
 800404a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800404e:	6823      	ldr	r3, [r4, #0]
 8004050:	f043 0320 	orr.w	r3, r3, #32
 8004054:	6023      	str	r3, [r4, #0]
 8004056:	4833      	ldr	r0, [pc, #204]	@ (8004124 <_printf_i+0x23c>)
 8004058:	2778      	movs	r7, #120	@ 0x78
 800405a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800405e:	6823      	ldr	r3, [r4, #0]
 8004060:	6831      	ldr	r1, [r6, #0]
 8004062:	061f      	lsls	r7, r3, #24
 8004064:	f851 5b04 	ldr.w	r5, [r1], #4
 8004068:	d402      	bmi.n	8004070 <_printf_i+0x188>
 800406a:	065f      	lsls	r7, r3, #25
 800406c:	bf48      	it	mi
 800406e:	b2ad      	uxthmi	r5, r5
 8004070:	6031      	str	r1, [r6, #0]
 8004072:	07d9      	lsls	r1, r3, #31
 8004074:	bf44      	itt	mi
 8004076:	f043 0320 	orrmi.w	r3, r3, #32
 800407a:	6023      	strmi	r3, [r4, #0]
 800407c:	b11d      	cbz	r5, 8004086 <_printf_i+0x19e>
 800407e:	2310      	movs	r3, #16
 8004080:	e7ac      	b.n	8003fdc <_printf_i+0xf4>
 8004082:	4827      	ldr	r0, [pc, #156]	@ (8004120 <_printf_i+0x238>)
 8004084:	e7e9      	b.n	800405a <_printf_i+0x172>
 8004086:	6823      	ldr	r3, [r4, #0]
 8004088:	f023 0320 	bic.w	r3, r3, #32
 800408c:	6023      	str	r3, [r4, #0]
 800408e:	e7f6      	b.n	800407e <_printf_i+0x196>
 8004090:	4616      	mov	r6, r2
 8004092:	e7bd      	b.n	8004010 <_printf_i+0x128>
 8004094:	6833      	ldr	r3, [r6, #0]
 8004096:	6825      	ldr	r5, [r4, #0]
 8004098:	6961      	ldr	r1, [r4, #20]
 800409a:	1d18      	adds	r0, r3, #4
 800409c:	6030      	str	r0, [r6, #0]
 800409e:	062e      	lsls	r6, r5, #24
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	d501      	bpl.n	80040a8 <_printf_i+0x1c0>
 80040a4:	6019      	str	r1, [r3, #0]
 80040a6:	e002      	b.n	80040ae <_printf_i+0x1c6>
 80040a8:	0668      	lsls	r0, r5, #25
 80040aa:	d5fb      	bpl.n	80040a4 <_printf_i+0x1bc>
 80040ac:	8019      	strh	r1, [r3, #0]
 80040ae:	2300      	movs	r3, #0
 80040b0:	6123      	str	r3, [r4, #16]
 80040b2:	4616      	mov	r6, r2
 80040b4:	e7bc      	b.n	8004030 <_printf_i+0x148>
 80040b6:	6833      	ldr	r3, [r6, #0]
 80040b8:	1d1a      	adds	r2, r3, #4
 80040ba:	6032      	str	r2, [r6, #0]
 80040bc:	681e      	ldr	r6, [r3, #0]
 80040be:	6862      	ldr	r2, [r4, #4]
 80040c0:	2100      	movs	r1, #0
 80040c2:	4630      	mov	r0, r6
 80040c4:	f7fc f88c 	bl	80001e0 <memchr>
 80040c8:	b108      	cbz	r0, 80040ce <_printf_i+0x1e6>
 80040ca:	1b80      	subs	r0, r0, r6
 80040cc:	6060      	str	r0, [r4, #4]
 80040ce:	6863      	ldr	r3, [r4, #4]
 80040d0:	6123      	str	r3, [r4, #16]
 80040d2:	2300      	movs	r3, #0
 80040d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040d8:	e7aa      	b.n	8004030 <_printf_i+0x148>
 80040da:	6923      	ldr	r3, [r4, #16]
 80040dc:	4632      	mov	r2, r6
 80040de:	4649      	mov	r1, r9
 80040e0:	4640      	mov	r0, r8
 80040e2:	47d0      	blx	sl
 80040e4:	3001      	adds	r0, #1
 80040e6:	d0ad      	beq.n	8004044 <_printf_i+0x15c>
 80040e8:	6823      	ldr	r3, [r4, #0]
 80040ea:	079b      	lsls	r3, r3, #30
 80040ec:	d413      	bmi.n	8004116 <_printf_i+0x22e>
 80040ee:	68e0      	ldr	r0, [r4, #12]
 80040f0:	9b03      	ldr	r3, [sp, #12]
 80040f2:	4298      	cmp	r0, r3
 80040f4:	bfb8      	it	lt
 80040f6:	4618      	movlt	r0, r3
 80040f8:	e7a6      	b.n	8004048 <_printf_i+0x160>
 80040fa:	2301      	movs	r3, #1
 80040fc:	4632      	mov	r2, r6
 80040fe:	4649      	mov	r1, r9
 8004100:	4640      	mov	r0, r8
 8004102:	47d0      	blx	sl
 8004104:	3001      	adds	r0, #1
 8004106:	d09d      	beq.n	8004044 <_printf_i+0x15c>
 8004108:	3501      	adds	r5, #1
 800410a:	68e3      	ldr	r3, [r4, #12]
 800410c:	9903      	ldr	r1, [sp, #12]
 800410e:	1a5b      	subs	r3, r3, r1
 8004110:	42ab      	cmp	r3, r5
 8004112:	dcf2      	bgt.n	80040fa <_printf_i+0x212>
 8004114:	e7eb      	b.n	80040ee <_printf_i+0x206>
 8004116:	2500      	movs	r5, #0
 8004118:	f104 0619 	add.w	r6, r4, #25
 800411c:	e7f5      	b.n	800410a <_printf_i+0x222>
 800411e:	bf00      	nop
 8004120:	0800441e 	.word	0x0800441e
 8004124:	0800442f 	.word	0x0800442f

08004128 <memmove>:
 8004128:	4288      	cmp	r0, r1
 800412a:	b510      	push	{r4, lr}
 800412c:	eb01 0402 	add.w	r4, r1, r2
 8004130:	d902      	bls.n	8004138 <memmove+0x10>
 8004132:	4284      	cmp	r4, r0
 8004134:	4623      	mov	r3, r4
 8004136:	d807      	bhi.n	8004148 <memmove+0x20>
 8004138:	1e43      	subs	r3, r0, #1
 800413a:	42a1      	cmp	r1, r4
 800413c:	d008      	beq.n	8004150 <memmove+0x28>
 800413e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004142:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004146:	e7f8      	b.n	800413a <memmove+0x12>
 8004148:	4402      	add	r2, r0
 800414a:	4601      	mov	r1, r0
 800414c:	428a      	cmp	r2, r1
 800414e:	d100      	bne.n	8004152 <memmove+0x2a>
 8004150:	bd10      	pop	{r4, pc}
 8004152:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004156:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800415a:	e7f7      	b.n	800414c <memmove+0x24>

0800415c <_sbrk_r>:
 800415c:	b538      	push	{r3, r4, r5, lr}
 800415e:	4d06      	ldr	r5, [pc, #24]	@ (8004178 <_sbrk_r+0x1c>)
 8004160:	2300      	movs	r3, #0
 8004162:	4604      	mov	r4, r0
 8004164:	4608      	mov	r0, r1
 8004166:	602b      	str	r3, [r5, #0]
 8004168:	f7fc fec0 	bl	8000eec <_sbrk>
 800416c:	1c43      	adds	r3, r0, #1
 800416e:	d102      	bne.n	8004176 <_sbrk_r+0x1a>
 8004170:	682b      	ldr	r3, [r5, #0]
 8004172:	b103      	cbz	r3, 8004176 <_sbrk_r+0x1a>
 8004174:	6023      	str	r3, [r4, #0]
 8004176:	bd38      	pop	{r3, r4, r5, pc}
 8004178:	2000029c 	.word	0x2000029c

0800417c <memcpy>:
 800417c:	440a      	add	r2, r1
 800417e:	4291      	cmp	r1, r2
 8004180:	f100 33ff 	add.w	r3, r0, #4294967295
 8004184:	d100      	bne.n	8004188 <memcpy+0xc>
 8004186:	4770      	bx	lr
 8004188:	b510      	push	{r4, lr}
 800418a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800418e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004192:	4291      	cmp	r1, r2
 8004194:	d1f9      	bne.n	800418a <memcpy+0xe>
 8004196:	bd10      	pop	{r4, pc}

08004198 <_realloc_r>:
 8004198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800419c:	4680      	mov	r8, r0
 800419e:	4615      	mov	r5, r2
 80041a0:	460c      	mov	r4, r1
 80041a2:	b921      	cbnz	r1, 80041ae <_realloc_r+0x16>
 80041a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80041a8:	4611      	mov	r1, r2
 80041aa:	f7ff bc4b 	b.w	8003a44 <_malloc_r>
 80041ae:	b92a      	cbnz	r2, 80041bc <_realloc_r+0x24>
 80041b0:	f7ff fbdc 	bl	800396c <_free_r>
 80041b4:	2400      	movs	r4, #0
 80041b6:	4620      	mov	r0, r4
 80041b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041bc:	f000 f81a 	bl	80041f4 <_malloc_usable_size_r>
 80041c0:	4285      	cmp	r5, r0
 80041c2:	4606      	mov	r6, r0
 80041c4:	d802      	bhi.n	80041cc <_realloc_r+0x34>
 80041c6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80041ca:	d8f4      	bhi.n	80041b6 <_realloc_r+0x1e>
 80041cc:	4629      	mov	r1, r5
 80041ce:	4640      	mov	r0, r8
 80041d0:	f7ff fc38 	bl	8003a44 <_malloc_r>
 80041d4:	4607      	mov	r7, r0
 80041d6:	2800      	cmp	r0, #0
 80041d8:	d0ec      	beq.n	80041b4 <_realloc_r+0x1c>
 80041da:	42b5      	cmp	r5, r6
 80041dc:	462a      	mov	r2, r5
 80041de:	4621      	mov	r1, r4
 80041e0:	bf28      	it	cs
 80041e2:	4632      	movcs	r2, r6
 80041e4:	f7ff ffca 	bl	800417c <memcpy>
 80041e8:	4621      	mov	r1, r4
 80041ea:	4640      	mov	r0, r8
 80041ec:	f7ff fbbe 	bl	800396c <_free_r>
 80041f0:	463c      	mov	r4, r7
 80041f2:	e7e0      	b.n	80041b6 <_realloc_r+0x1e>

080041f4 <_malloc_usable_size_r>:
 80041f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041f8:	1f18      	subs	r0, r3, #4
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	bfbc      	itt	lt
 80041fe:	580b      	ldrlt	r3, [r1, r0]
 8004200:	18c0      	addlt	r0, r0, r3
 8004202:	4770      	bx	lr

08004204 <_init>:
 8004204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004206:	bf00      	nop
 8004208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800420a:	bc08      	pop	{r3}
 800420c:	469e      	mov	lr, r3
 800420e:	4770      	bx	lr

08004210 <_fini>:
 8004210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004212:	bf00      	nop
 8004214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004216:	bc08      	pop	{r3}
 8004218:	469e      	mov	lr, r3
 800421a:	4770      	bx	lr
