#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23bd940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23bdad0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x23af2d0 .functor NOT 1, L_0x2418c50, C4<0>, C4<0>, C4<0>;
L_0x2418a30 .functor XOR 2, L_0x24188d0, L_0x2418990, C4<00>, C4<00>;
L_0x2418b40 .functor XOR 2, L_0x2418a30, L_0x2418aa0, C4<00>, C4<00>;
v0x2410ce0_0 .net *"_ivl_10", 1 0, L_0x2418aa0;  1 drivers
v0x2410de0_0 .net *"_ivl_12", 1 0, L_0x2418b40;  1 drivers
v0x2410ec0_0 .net *"_ivl_2", 1 0, L_0x2414000;  1 drivers
v0x2410f80_0 .net *"_ivl_4", 1 0, L_0x24188d0;  1 drivers
v0x2411060_0 .net *"_ivl_6", 1 0, L_0x2418990;  1 drivers
v0x2411190_0 .net *"_ivl_8", 1 0, L_0x2418a30;  1 drivers
v0x2411270_0 .net "a", 0 0, v0x240bd20_0;  1 drivers
v0x2411310_0 .net "b", 0 0, v0x240bdc0_0;  1 drivers
v0x24113b0_0 .net "c", 0 0, v0x240be60_0;  1 drivers
v0x2411450_0 .var "clk", 0 0;
v0x24114f0_0 .net "d", 0 0, v0x240bfa0_0;  1 drivers
v0x2411590_0 .net "out_pos_dut", 0 0, L_0x2418560;  1 drivers
v0x2411630_0 .net "out_pos_ref", 0 0, L_0x2412b60;  1 drivers
v0x24116d0_0 .net "out_sop_dut", 0 0, L_0x24155b0;  1 drivers
v0x2411770_0 .net "out_sop_ref", 0 0, L_0x23e64d0;  1 drivers
v0x2411810_0 .var/2u "stats1", 223 0;
v0x24118b0_0 .var/2u "strobe", 0 0;
v0x2411950_0 .net "tb_match", 0 0, L_0x2418c50;  1 drivers
v0x2411a20_0 .net "tb_mismatch", 0 0, L_0x23af2d0;  1 drivers
v0x2411ac0_0 .net "wavedrom_enable", 0 0, v0x240c270_0;  1 drivers
v0x2411b90_0 .net "wavedrom_title", 511 0, v0x240c310_0;  1 drivers
L_0x2414000 .concat [ 1 1 0 0], L_0x2412b60, L_0x23e64d0;
L_0x24188d0 .concat [ 1 1 0 0], L_0x2412b60, L_0x23e64d0;
L_0x2418990 .concat [ 1 1 0 0], L_0x2418560, L_0x24155b0;
L_0x2418aa0 .concat [ 1 1 0 0], L_0x2412b60, L_0x23e64d0;
L_0x2418c50 .cmp/eeq 2, L_0x2414000, L_0x2418b40;
S_0x23bdc60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x23bdad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23af6b0 .functor AND 1, v0x240be60_0, v0x240bfa0_0, C4<1>, C4<1>;
L_0x23afa90 .functor NOT 1, v0x240bd20_0, C4<0>, C4<0>, C4<0>;
L_0x23afe70 .functor NOT 1, v0x240bdc0_0, C4<0>, C4<0>, C4<0>;
L_0x23b00f0 .functor AND 1, L_0x23afa90, L_0x23afe70, C4<1>, C4<1>;
L_0x23c85e0 .functor AND 1, L_0x23b00f0, v0x240be60_0, C4<1>, C4<1>;
L_0x23e64d0 .functor OR 1, L_0x23af6b0, L_0x23c85e0, C4<0>, C4<0>;
L_0x2411fe0 .functor NOT 1, v0x240bdc0_0, C4<0>, C4<0>, C4<0>;
L_0x2412050 .functor OR 1, L_0x2411fe0, v0x240bfa0_0, C4<0>, C4<0>;
L_0x2412160 .functor AND 1, v0x240be60_0, L_0x2412050, C4<1>, C4<1>;
L_0x2412220 .functor NOT 1, v0x240bd20_0, C4<0>, C4<0>, C4<0>;
L_0x24122f0 .functor OR 1, L_0x2412220, v0x240bdc0_0, C4<0>, C4<0>;
L_0x2412360 .functor AND 1, L_0x2412160, L_0x24122f0, C4<1>, C4<1>;
L_0x24124e0 .functor NOT 1, v0x240bdc0_0, C4<0>, C4<0>, C4<0>;
L_0x2412550 .functor OR 1, L_0x24124e0, v0x240bfa0_0, C4<0>, C4<0>;
L_0x2412470 .functor AND 1, v0x240be60_0, L_0x2412550, C4<1>, C4<1>;
L_0x24126e0 .functor NOT 1, v0x240bd20_0, C4<0>, C4<0>, C4<0>;
L_0x24127e0 .functor OR 1, L_0x24126e0, v0x240bfa0_0, C4<0>, C4<0>;
L_0x24128a0 .functor AND 1, L_0x2412470, L_0x24127e0, C4<1>, C4<1>;
L_0x2412a50 .functor XNOR 1, L_0x2412360, L_0x24128a0, C4<0>, C4<0>;
v0x23aec00_0 .net *"_ivl_0", 0 0, L_0x23af6b0;  1 drivers
v0x23af000_0 .net *"_ivl_12", 0 0, L_0x2411fe0;  1 drivers
v0x23af3e0_0 .net *"_ivl_14", 0 0, L_0x2412050;  1 drivers
v0x23af7c0_0 .net *"_ivl_16", 0 0, L_0x2412160;  1 drivers
v0x23afba0_0 .net *"_ivl_18", 0 0, L_0x2412220;  1 drivers
v0x23aff80_0 .net *"_ivl_2", 0 0, L_0x23afa90;  1 drivers
v0x23b0200_0 .net *"_ivl_20", 0 0, L_0x24122f0;  1 drivers
v0x240a290_0 .net *"_ivl_24", 0 0, L_0x24124e0;  1 drivers
v0x240a370_0 .net *"_ivl_26", 0 0, L_0x2412550;  1 drivers
v0x240a450_0 .net *"_ivl_28", 0 0, L_0x2412470;  1 drivers
v0x240a530_0 .net *"_ivl_30", 0 0, L_0x24126e0;  1 drivers
v0x240a610_0 .net *"_ivl_32", 0 0, L_0x24127e0;  1 drivers
v0x240a6f0_0 .net *"_ivl_36", 0 0, L_0x2412a50;  1 drivers
L_0x7fae81319018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x240a7b0_0 .net *"_ivl_38", 0 0, L_0x7fae81319018;  1 drivers
v0x240a890_0 .net *"_ivl_4", 0 0, L_0x23afe70;  1 drivers
v0x240a970_0 .net *"_ivl_6", 0 0, L_0x23b00f0;  1 drivers
v0x240aa50_0 .net *"_ivl_8", 0 0, L_0x23c85e0;  1 drivers
v0x240ab30_0 .net "a", 0 0, v0x240bd20_0;  alias, 1 drivers
v0x240abf0_0 .net "b", 0 0, v0x240bdc0_0;  alias, 1 drivers
v0x240acb0_0 .net "c", 0 0, v0x240be60_0;  alias, 1 drivers
v0x240ad70_0 .net "d", 0 0, v0x240bfa0_0;  alias, 1 drivers
v0x240ae30_0 .net "out_pos", 0 0, L_0x2412b60;  alias, 1 drivers
v0x240aef0_0 .net "out_sop", 0 0, L_0x23e64d0;  alias, 1 drivers
v0x240afb0_0 .net "pos0", 0 0, L_0x2412360;  1 drivers
v0x240b070_0 .net "pos1", 0 0, L_0x24128a0;  1 drivers
L_0x2412b60 .functor MUXZ 1, L_0x7fae81319018, L_0x2412360, L_0x2412a50, C4<>;
S_0x240b1f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x23bdad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x240bd20_0 .var "a", 0 0;
v0x240bdc0_0 .var "b", 0 0;
v0x240be60_0 .var "c", 0 0;
v0x240bf00_0 .net "clk", 0 0, v0x2411450_0;  1 drivers
v0x240bfa0_0 .var "d", 0 0;
v0x240c090_0 .var/2u "fail", 0 0;
v0x240c130_0 .var/2u "fail1", 0 0;
v0x240c1d0_0 .net "tb_match", 0 0, L_0x2418c50;  alias, 1 drivers
v0x240c270_0 .var "wavedrom_enable", 0 0;
v0x240c310_0 .var "wavedrom_title", 511 0;
E_0x23bc2b0/0 .event negedge, v0x240bf00_0;
E_0x23bc2b0/1 .event posedge, v0x240bf00_0;
E_0x23bc2b0 .event/or E_0x23bc2b0/0, E_0x23bc2b0/1;
S_0x240b520 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x240b1f0;
 .timescale -12 -12;
v0x240b760_0 .var/2s "i", 31 0;
E_0x23bc150 .event posedge, v0x240bf00_0;
S_0x240b860 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x240b1f0;
 .timescale -12 -12;
v0x240ba60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x240bb40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x240b1f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x240c4f0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x23bdad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2412d10 .functor NOT 1, v0x240bdc0_0, C4<0>, C4<0>, C4<0>;
L_0x2412eb0 .functor AND 1, v0x240bd20_0, L_0x2412d10, C4<1>, C4<1>;
L_0x2412f90 .functor NOT 1, v0x240be60_0, C4<0>, C4<0>, C4<0>;
L_0x2413110 .functor AND 1, L_0x2412eb0, L_0x2412f90, C4<1>, C4<1>;
L_0x2413250 .functor NOT 1, v0x240bfa0_0, C4<0>, C4<0>, C4<0>;
L_0x24133d0 .functor AND 1, L_0x2413110, L_0x2413250, C4<1>, C4<1>;
L_0x2413520 .functor NOT 1, v0x240bd20_0, C4<0>, C4<0>, C4<0>;
L_0x24136a0 .functor AND 1, L_0x2413520, v0x240bdc0_0, C4<1>, C4<1>;
L_0x24137b0 .functor NOT 1, v0x240be60_0, C4<0>, C4<0>, C4<0>;
L_0x2413820 .functor AND 1, L_0x24136a0, L_0x24137b0, C4<1>, C4<1>;
L_0x2413990 .functor NOT 1, v0x240bfa0_0, C4<0>, C4<0>, C4<0>;
L_0x2413a00 .functor AND 1, L_0x2413820, L_0x2413990, C4<1>, C4<1>;
L_0x2413b30 .functor OR 1, L_0x24133d0, L_0x2413a00, C4<0>, C4<0>;
L_0x2413c40 .functor NOT 1, v0x240bd20_0, C4<0>, C4<0>, C4<0>;
L_0x2413ac0 .functor NOT 1, v0x240bdc0_0, C4<0>, C4<0>, C4<0>;
L_0x2413d30 .functor AND 1, L_0x2413c40, L_0x2413ac0, C4<1>, C4<1>;
L_0x2413ed0 .functor AND 1, L_0x2413d30, v0x240be60_0, C4<1>, C4<1>;
L_0x2413f90 .functor NOT 1, v0x240bfa0_0, C4<0>, C4<0>, C4<0>;
L_0x24140a0 .functor AND 1, L_0x2413ed0, L_0x2413f90, C4<1>, C4<1>;
L_0x24141b0 .functor OR 1, L_0x2413b30, L_0x24140a0, C4<0>, C4<0>;
L_0x2414370 .functor NOT 1, v0x240bd20_0, C4<0>, C4<0>, C4<0>;
L_0x24143e0 .functor NOT 1, v0x240bdc0_0, C4<0>, C4<0>, C4<0>;
L_0x2414510 .functor AND 1, L_0x2414370, L_0x24143e0, C4<1>, C4<1>;
L_0x2414620 .functor NOT 1, v0x240be60_0, C4<0>, C4<0>, C4<0>;
L_0x2414760 .functor AND 1, L_0x2414510, L_0x2414620, C4<1>, C4<1>;
L_0x2414870 .functor AND 1, L_0x2414760, v0x240bfa0_0, C4<1>, C4<1>;
L_0x2414a10 .functor OR 1, L_0x24141b0, L_0x2414870, C4<0>, C4<0>;
L_0x2414b20 .functor NOT 1, v0x240bd20_0, C4<0>, C4<0>, C4<0>;
L_0x2414c80 .functor NOT 1, v0x240bdc0_0, C4<0>, C4<0>, C4<0>;
L_0x2414cf0 .functor AND 1, L_0x2414b20, L_0x2414c80, C4<1>, C4<1>;
L_0x2414f00 .functor NOT 1, v0x240be60_0, C4<0>, C4<0>, C4<0>;
L_0x2414f70 .functor AND 1, L_0x2414cf0, L_0x2414f00, C4<1>, C4<1>;
L_0x2415190 .functor NOT 1, v0x240bfa0_0, C4<0>, C4<0>, C4<0>;
L_0x2415200 .functor AND 1, L_0x2414f70, L_0x2415190, C4<1>, C4<1>;
L_0x2415430 .functor OR 1, L_0x2414a10, L_0x2415200, C4<0>, C4<0>;
L_0x2415540 .functor AND 1, v0x240bd20_0, v0x240bdc0_0, C4<1>, C4<1>;
L_0x24156e0 .functor AND 1, L_0x2415540, v0x240be60_0, C4<1>, C4<1>;
L_0x24157a0 .functor AND 1, L_0x24156e0, v0x240bfa0_0, C4<1>, C4<1>;
L_0x24155b0 .functor OR 1, L_0x2415430, L_0x24157a0, C4<0>, C4<0>;
L_0x24159f0 .functor NOT 1, v0x240bd20_0, C4<0>, C4<0>, C4<0>;
L_0x2415bb0 .functor NOT 1, v0x240bdc0_0, C4<0>, C4<0>, C4<0>;
L_0x2415c20 .functor OR 1, L_0x24159f0, L_0x2415bb0, C4<0>, C4<0>;
L_0x2415e90 .functor NOT 1, v0x240be60_0, C4<0>, C4<0>, C4<0>;
L_0x2415f00 .functor OR 1, L_0x2415c20, L_0x2415e90, C4<0>, C4<0>;
L_0x2416180 .functor NOT 1, v0x240bfa0_0, C4<0>, C4<0>, C4<0>;
L_0x24161f0 .functor OR 1, L_0x2415f00, L_0x2416180, C4<0>, C4<0>;
L_0x2416480 .functor NOT 1, v0x240bdc0_0, C4<0>, C4<0>, C4<0>;
L_0x24164f0 .functor OR 1, v0x240bd20_0, L_0x2416480, C4<0>, C4<0>;
L_0x2416740 .functor NOT 1, v0x240be60_0, C4<0>, C4<0>, C4<0>;
L_0x24167b0 .functor OR 1, L_0x24164f0, L_0x2416740, C4<0>, C4<0>;
L_0x2416a60 .functor NOT 1, v0x240bfa0_0, C4<0>, C4<0>, C4<0>;
L_0x2416ad0 .functor OR 1, L_0x24167b0, L_0x2416a60, C4<0>, C4<0>;
L_0x2416d90 .functor AND 1, L_0x24161f0, L_0x2416ad0, C4<1>, C4<1>;
L_0x2416ea0 .functor OR 1, v0x240bd20_0, v0x240bdc0_0, C4<0>, C4<0>;
L_0x24170d0 .functor NOT 1, v0x240be60_0, C4<0>, C4<0>, C4<0>;
L_0x2417350 .functor OR 1, L_0x2416ea0, L_0x24170d0, C4<0>, C4<0>;
L_0x2417630 .functor NOT 1, v0x240bfa0_0, C4<0>, C4<0>, C4<0>;
L_0x24178b0 .functor OR 1, L_0x2417350, L_0x2417630, C4<0>, C4<0>;
L_0x2417ba0 .functor AND 1, L_0x2416d90, L_0x24178b0, C4<1>, C4<1>;
L_0x2417cb0 .functor OR 1, v0x240bd20_0, v0x240bdc0_0, C4<0>, C4<0>;
L_0x2418120 .functor OR 1, L_0x2417cb0, v0x240be60_0, C4<0>, C4<0>;
L_0x24181e0 .functor NOT 1, v0x240bfa0_0, C4<0>, C4<0>, C4<0>;
L_0x2418450 .functor OR 1, L_0x2418120, L_0x24181e0, C4<0>, C4<0>;
L_0x2418560 .functor AND 1, L_0x2417ba0, L_0x2418450, C4<1>, C4<1>;
v0x240c6b0_0 .net *"_ivl_0", 0 0, L_0x2412d10;  1 drivers
v0x240c790_0 .net *"_ivl_10", 0 0, L_0x24133d0;  1 drivers
v0x240c870_0 .net *"_ivl_100", 0 0, L_0x2416a60;  1 drivers
v0x240c960_0 .net *"_ivl_102", 0 0, L_0x2416ad0;  1 drivers
v0x240ca40_0 .net *"_ivl_104", 0 0, L_0x2416d90;  1 drivers
v0x240cb70_0 .net *"_ivl_106", 0 0, L_0x2416ea0;  1 drivers
v0x240cc50_0 .net *"_ivl_108", 0 0, L_0x24170d0;  1 drivers
v0x240cd30_0 .net *"_ivl_110", 0 0, L_0x2417350;  1 drivers
v0x240ce10_0 .net *"_ivl_112", 0 0, L_0x2417630;  1 drivers
v0x240cf80_0 .net *"_ivl_114", 0 0, L_0x24178b0;  1 drivers
v0x240d060_0 .net *"_ivl_116", 0 0, L_0x2417ba0;  1 drivers
v0x240d140_0 .net *"_ivl_118", 0 0, L_0x2417cb0;  1 drivers
v0x240d220_0 .net *"_ivl_12", 0 0, L_0x2413520;  1 drivers
v0x240d300_0 .net *"_ivl_120", 0 0, L_0x2418120;  1 drivers
v0x240d3e0_0 .net *"_ivl_122", 0 0, L_0x24181e0;  1 drivers
v0x240d4c0_0 .net *"_ivl_124", 0 0, L_0x2418450;  1 drivers
v0x240d5a0_0 .net *"_ivl_14", 0 0, L_0x24136a0;  1 drivers
v0x240d790_0 .net *"_ivl_16", 0 0, L_0x24137b0;  1 drivers
v0x240d870_0 .net *"_ivl_18", 0 0, L_0x2413820;  1 drivers
v0x240d950_0 .net *"_ivl_2", 0 0, L_0x2412eb0;  1 drivers
v0x240da30_0 .net *"_ivl_20", 0 0, L_0x2413990;  1 drivers
v0x240db10_0 .net *"_ivl_22", 0 0, L_0x2413a00;  1 drivers
v0x240dbf0_0 .net *"_ivl_24", 0 0, L_0x2413b30;  1 drivers
v0x240dcd0_0 .net *"_ivl_26", 0 0, L_0x2413c40;  1 drivers
v0x240ddb0_0 .net *"_ivl_28", 0 0, L_0x2413ac0;  1 drivers
v0x240de90_0 .net *"_ivl_30", 0 0, L_0x2413d30;  1 drivers
v0x240df70_0 .net *"_ivl_32", 0 0, L_0x2413ed0;  1 drivers
v0x240e050_0 .net *"_ivl_34", 0 0, L_0x2413f90;  1 drivers
v0x240e130_0 .net *"_ivl_36", 0 0, L_0x24140a0;  1 drivers
v0x240e210_0 .net *"_ivl_38", 0 0, L_0x24141b0;  1 drivers
v0x240e2f0_0 .net *"_ivl_4", 0 0, L_0x2412f90;  1 drivers
v0x240e3d0_0 .net *"_ivl_40", 0 0, L_0x2414370;  1 drivers
v0x240e4b0_0 .net *"_ivl_42", 0 0, L_0x24143e0;  1 drivers
v0x240e7a0_0 .net *"_ivl_44", 0 0, L_0x2414510;  1 drivers
v0x240e880_0 .net *"_ivl_46", 0 0, L_0x2414620;  1 drivers
v0x240e960_0 .net *"_ivl_48", 0 0, L_0x2414760;  1 drivers
v0x240ea40_0 .net *"_ivl_50", 0 0, L_0x2414870;  1 drivers
v0x240eb20_0 .net *"_ivl_52", 0 0, L_0x2414a10;  1 drivers
v0x240ec00_0 .net *"_ivl_54", 0 0, L_0x2414b20;  1 drivers
v0x240ece0_0 .net *"_ivl_56", 0 0, L_0x2414c80;  1 drivers
v0x240edc0_0 .net *"_ivl_58", 0 0, L_0x2414cf0;  1 drivers
v0x240eea0_0 .net *"_ivl_6", 0 0, L_0x2413110;  1 drivers
v0x240ef80_0 .net *"_ivl_60", 0 0, L_0x2414f00;  1 drivers
v0x240f060_0 .net *"_ivl_62", 0 0, L_0x2414f70;  1 drivers
v0x240f140_0 .net *"_ivl_64", 0 0, L_0x2415190;  1 drivers
v0x240f220_0 .net *"_ivl_66", 0 0, L_0x2415200;  1 drivers
v0x240f300_0 .net *"_ivl_68", 0 0, L_0x2415430;  1 drivers
v0x240f3e0_0 .net *"_ivl_70", 0 0, L_0x2415540;  1 drivers
v0x240f4c0_0 .net *"_ivl_72", 0 0, L_0x24156e0;  1 drivers
v0x240f5a0_0 .net *"_ivl_74", 0 0, L_0x24157a0;  1 drivers
v0x240f680_0 .net *"_ivl_78", 0 0, L_0x24159f0;  1 drivers
v0x240f760_0 .net *"_ivl_8", 0 0, L_0x2413250;  1 drivers
v0x240f840_0 .net *"_ivl_80", 0 0, L_0x2415bb0;  1 drivers
v0x240f920_0 .net *"_ivl_82", 0 0, L_0x2415c20;  1 drivers
v0x240fa00_0 .net *"_ivl_84", 0 0, L_0x2415e90;  1 drivers
v0x240fae0_0 .net *"_ivl_86", 0 0, L_0x2415f00;  1 drivers
v0x240fbc0_0 .net *"_ivl_88", 0 0, L_0x2416180;  1 drivers
v0x240fca0_0 .net *"_ivl_90", 0 0, L_0x24161f0;  1 drivers
v0x240fd80_0 .net *"_ivl_92", 0 0, L_0x2416480;  1 drivers
v0x240fe60_0 .net *"_ivl_94", 0 0, L_0x24164f0;  1 drivers
v0x240ff40_0 .net *"_ivl_96", 0 0, L_0x2416740;  1 drivers
v0x2410020_0 .net *"_ivl_98", 0 0, L_0x24167b0;  1 drivers
v0x2410100_0 .net "a", 0 0, v0x240bd20_0;  alias, 1 drivers
v0x24101a0_0 .net "b", 0 0, v0x240bdc0_0;  alias, 1 drivers
v0x2410290_0 .net "c", 0 0, v0x240be60_0;  alias, 1 drivers
v0x2410790_0 .net "d", 0 0, v0x240bfa0_0;  alias, 1 drivers
v0x2410880_0 .net "out_pos", 0 0, L_0x2418560;  alias, 1 drivers
v0x2410940_0 .net "out_sop", 0 0, L_0x24155b0;  alias, 1 drivers
S_0x2410ac0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x23bdad0;
 .timescale -12 -12;
E_0x23a49f0 .event anyedge, v0x24118b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24118b0_0;
    %nor/r;
    %assign/vec4 v0x24118b0_0, 0;
    %wait E_0x23a49f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x240b1f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240c090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240c130_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x240b1f0;
T_4 ;
    %wait E_0x23bc2b0;
    %load/vec4 v0x240c1d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x240c090_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x240b1f0;
T_5 ;
    %wait E_0x23bc150;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x240bfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240be60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240bdc0_0, 0;
    %assign/vec4 v0x240bd20_0, 0;
    %wait E_0x23bc150;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x240bfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240be60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240bdc0_0, 0;
    %assign/vec4 v0x240bd20_0, 0;
    %wait E_0x23bc150;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x240bfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240be60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240bdc0_0, 0;
    %assign/vec4 v0x240bd20_0, 0;
    %wait E_0x23bc150;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x240bfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240be60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240bdc0_0, 0;
    %assign/vec4 v0x240bd20_0, 0;
    %wait E_0x23bc150;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x240bfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240be60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240bdc0_0, 0;
    %assign/vec4 v0x240bd20_0, 0;
    %wait E_0x23bc150;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x240bfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240be60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240bdc0_0, 0;
    %assign/vec4 v0x240bd20_0, 0;
    %wait E_0x23bc150;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x240bfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240be60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240bdc0_0, 0;
    %assign/vec4 v0x240bd20_0, 0;
    %wait E_0x23bc150;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x240bfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240be60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240bdc0_0, 0;
    %assign/vec4 v0x240bd20_0, 0;
    %wait E_0x23bc150;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x240bfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240be60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240bdc0_0, 0;
    %assign/vec4 v0x240bd20_0, 0;
    %wait E_0x23bc150;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x240bfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240be60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240bdc0_0, 0;
    %assign/vec4 v0x240bd20_0, 0;
    %wait E_0x23bc150;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x240bfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240be60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240bdc0_0, 0;
    %assign/vec4 v0x240bd20_0, 0;
    %wait E_0x23bc150;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x240bfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240be60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240bdc0_0, 0;
    %assign/vec4 v0x240bd20_0, 0;
    %wait E_0x23bc150;
    %load/vec4 v0x240c090_0;
    %store/vec4 v0x240c130_0, 0, 1;
    %fork t_1, S_0x240b520;
    %jmp t_0;
    .scope S_0x240b520;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x240b760_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x240b760_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x23bc150;
    %load/vec4 v0x240b760_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x240bfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240be60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240bdc0_0, 0;
    %assign/vec4 v0x240bd20_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x240b760_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x240b760_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x240b1f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23bc2b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x240bfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240be60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240bdc0_0, 0;
    %assign/vec4 v0x240bd20_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x240c090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x240c130_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x23bdad0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2411450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24118b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x23bdad0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2411450_0;
    %inv;
    %store/vec4 v0x2411450_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x23bdad0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x240bf00_0, v0x2411a20_0, v0x2411270_0, v0x2411310_0, v0x24113b0_0, v0x24114f0_0, v0x2411770_0, v0x24116d0_0, v0x2411630_0, v0x2411590_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x23bdad0;
T_9 ;
    %load/vec4 v0x2411810_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2411810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2411810_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2411810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2411810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2411810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2411810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2411810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2411810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2411810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x23bdad0;
T_10 ;
    %wait E_0x23bc2b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2411810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2411810_0, 4, 32;
    %load/vec4 v0x2411950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2411810_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2411810_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2411810_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2411810_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2411770_0;
    %load/vec4 v0x2411770_0;
    %load/vec4 v0x24116d0_0;
    %xor;
    %load/vec4 v0x2411770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2411810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2411810_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2411810_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2411810_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2411630_0;
    %load/vec4 v0x2411630_0;
    %load/vec4 v0x2411590_0;
    %xor;
    %load/vec4 v0x2411630_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2411810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2411810_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2411810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2411810_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter4/response1/top_module.sv";
