{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522778346745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522778346746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  3 13:59:06 2018 " "Processing started: Tue Apr  3 13:59:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522778346746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778346746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bounce -c bounce " "Command: quartus_map --read_settings_files=on --write_settings_files=off bounce -c bounce" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778346746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522778347526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522778347526 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "modules.v(31) " "Verilog HDL information at modules.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "modules.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/modules.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522778359542 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "modules.v(86) " "Verilog HDL information at modules.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "modules.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/modules.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522778359543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules.v 4 4 " "Found 4 design units, including 4 entities, in source file modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "modules.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/modules.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522778359562 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "modules.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/modules.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522778359562 ""} { "Info" "ISGN_ENTITY_NAME" "3 rate_divider " "Found entity 3: rate_divider" {  } { { "modules.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/modules.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522778359562 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex_display " "Found entity 4: hex_display" {  } { { "modules.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/modules.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522778359562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522778359575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522778359582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522778359593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522778359594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359594 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(270) " "Verilog HDL Module Instantiation warning at bounce.v(270): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 270 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522778359595 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(295) " "Verilog HDL Module Instantiation warning at bounce.v(295): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 295 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522778359595 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(320) " "Verilog HDL Module Instantiation warning at bounce.v(320): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 320 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522778359595 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(513) " "Verilog HDL Module Instantiation warning at bounce.v(513): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 513 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522778359596 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(560) " "Verilog HDL Module Instantiation warning at bounce.v(560): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 560 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522778359596 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(606) " "Verilog HDL Module Instantiation warning at bounce.v(606): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 606 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522778359596 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(652) " "Verilog HDL Module Instantiation warning at bounce.v(652): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 652 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522778359596 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(699) " "Verilog HDL Module Instantiation warning at bounce.v(699): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 699 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522778359596 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(746) " "Verilog HDL Module Instantiation warning at bounce.v(746): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 746 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522778359596 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(793) " "Verilog HDL Module Instantiation warning at bounce.v(793): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 793 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522778359597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 bounce.v(36) " "Verilog HDL Declaration information at bounce.v(36): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522778359597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 bounce.v(37) " "Verilog HDL Declaration information at bounce.v(37): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522778359597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 bounce.v(38) " "Verilog HDL Declaration information at bounce.v(38): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522778359597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 bounce.v(39) " "Verilog HDL Declaration information at bounce.v(39): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522778359597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 bounce.v(40) " "Verilog HDL Declaration information at bounce.v(40): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522778359597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 bounce.v(41) " "Verilog HDL Declaration information at bounce.v(41): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522778359597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 bounce.v(42) " "Verilog HDL Declaration information at bounce.v(42): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522778359597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 bounce.v(43) " "Verilog HDL Declaration information at bounce.v(43): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522778359597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bounce.v 1 1 " "Found 1 design units, including 1 entities, in source file bounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 bounce " "Found entity 1: bounce" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522778359597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359597 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bees_collided bounce.v(108) " "Verilog HDL Implicit Net warning at bounce.v(108): created implicit net for \"bees_collided\"" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522778359597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bounce " "Elaborating entity \"bounce\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522778359851 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x bounce.v(392) " "Verilog HDL Always Construct warning at bounce.v(392): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 392 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522778359859 "|bounce"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y bounce.v(392) " "Verilog HDL Always Construct warning at bounce.v(392): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 392 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522778359859 "|bounce"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color bounce.v(392) " "Verilog HDL Always Construct warning at bounce.v(392): inferring latch(es) for variable \"color\", which holds its previous value in one or more paths through the always construct" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 392 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522778359859 "|bounce"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] bounce.v(34) " "Output port \"LEDR\[17..16\]\" at bounce.v(34) has no driver" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522778359866 "|bounce"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[14..0\] bounce.v(34) " "Output port \"LEDR\[14..0\]\" at bounce.v(34) has no driver" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522778359866 "|bounce"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG bounce.v(35) " "Output port \"LEDG\" at bounce.v(35) has no driver" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522778359866 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[0\] bounce.v(400) " "Inferred latch for \"color\[0\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359869 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[1\] bounce.v(400) " "Inferred latch for \"color\[1\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359869 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[2\] bounce.v(400) " "Inferred latch for \"color\[2\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359870 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] bounce.v(400) " "Inferred latch for \"y\[0\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359870 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] bounce.v(400) " "Inferred latch for \"y\[1\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359870 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] bounce.v(400) " "Inferred latch for \"y\[2\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359870 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] bounce.v(400) " "Inferred latch for \"y\[3\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359870 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] bounce.v(400) " "Inferred latch for \"y\[4\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359870 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] bounce.v(400) " "Inferred latch for \"y\[5\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359870 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] bounce.v(400) " "Inferred latch for \"y\[6\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359870 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] bounce.v(400) " "Inferred latch for \"x\[0\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359870 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] bounce.v(400) " "Inferred latch for \"x\[1\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359871 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] bounce.v(400) " "Inferred latch for \"x\[2\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359871 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] bounce.v(400) " "Inferred latch for \"x\[3\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359871 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] bounce.v(400) " "Inferred latch for \"x\[4\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359871 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] bounce.v(400) " "Inferred latch for \"x\[5\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359871 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] bounce.v(400) " "Inferred latch for \"x\[6\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359871 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] bounce.v(400) " "Inferred latch for \"x\[7\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778359871 "|bounce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "bounce.v" "VGA" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522778360013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522778360030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522778360581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522778360595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778360596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778360596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778360596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778360596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778360596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778360596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778360596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778360596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778360596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778360596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778360596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778360596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778360596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778360596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE image.colour.mif " "Parameter \"INIT_FILE\" = \"image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778360596 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522778360596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_emg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_emg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_emg1 " "Found entity 1: altsyncram_emg1" {  } { { "db/altsyncram_emg1.tdf" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/db/altsyncram_emg1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522778360726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778360726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_emg1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_emg1:auto_generated " "Elaborating entity \"altsyncram_emg1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_emg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/sunyuan/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522778360727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522778360838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778360838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_emg1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_emg1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_emg1.tdf" "decode2" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/db/altsyncram_emg1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522778360838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/db/decode_e8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522778360874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778360874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_emg1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_emg1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_emg1.tdf" "rden_decode_b" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/db/altsyncram_emg1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522778360874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/db/mux_0nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522778360924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522778360924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_emg1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_emg1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_emg1.tdf" "mux3" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/db/altsyncram_emg1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522778360924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522778360926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522778361072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522778361093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778361093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778361093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778361093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778361093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778361093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778361093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778361093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778361093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778361093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778361093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522778361093 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522778361093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522778361094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:lives1_data " "Elaborating entity \"datapath\" for hierarchy \"datapath:lives1_data\"" {  } { { "bounce.v" "lives1_data" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522778361111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modules.v(59) " "Verilog HDL assignment warning at modules.v(59): truncated value with size 32 to match size of target (8)" {  } { { "modules.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/modules.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522778361112 "|bounce|datapath:player_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modules.v(61) " "Verilog HDL assignment warning at modules.v(61): truncated value with size 32 to match size of target (8)" {  } { { "modules.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/modules.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522778361112 "|bounce|datapath:player_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 modules.v(63) " "Verilog HDL assignment warning at modules.v(63): truncated value with size 32 to match size of target (7)" {  } { { "modules.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/modules.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522778361112 "|bounce|datapath:player_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 modules.v(65) " "Verilog HDL assignment warning at modules.v(65): truncated value with size 32 to match size of target (7)" {  } { { "modules.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/modules.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522778361112 "|bounce|datapath:player_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:lives1_control " "Elaborating entity \"control\" for hierarchy \"control:lives1_control\"" {  } { { "bounce.v" "lives1_control" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522778361113 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "modules.v(149) " "Verilog HDL Case Statement warning at modules.v(149): incomplete case statement has no default case item" {  } { { "modules.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/modules.v" 149 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1522778361126 "|bounce|control:player_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "modules.v(149) " "Verilog HDL Case Statement information at modules.v(149): all case item expressions in this case statement are onehot" {  } { { "modules.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/modules.v" 149 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1522778361126 "|bounce|control:player_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_divider rate_divider:score_rd " "Elaborating entity \"rate_divider\" for hierarchy \"rate_divider:score_rd\"" {  } { { "bounce.v" "score_rd" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522778361130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 modules.v(179) " "Verilog HDL assignment warning at modules.v(179): truncated value with size 32 to match size of target (28)" {  } { { "modules.v" "" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/modules.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522778361131 "|bounce|rate_divider:score_rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:sc1 " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:sc1\"" {  } { { "bounce.v" "sc1" { Text "/home/sunyuan/Documents/uoft/CSCB58/proj/CSCB58P2/bounce.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522778361132 ""}
