0.6
2019.2
Nov  6 2019
21:42:20
/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_16/fsm_test.v,1613650377,verilog,,/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_16/tb_fsm_test.v,,fsm_test,,,,,,,,
/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_16/tb_fsm_test.v,1613650377,verilog,,,,tb_fsm_test,,,,,,,,
