
---------- Begin Simulation Statistics ----------
final_tick                                 5690813500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 356905                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692268                       # Number of bytes of host memory used
host_op_rate                                   395486                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    84.14                       # Real time elapsed on the host
host_tick_rate                               67633185                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30030777                       # Number of instructions simulated
sim_ops                                      33277091                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005691                       # Number of seconds simulated
sim_ticks                                  5690813500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  14849425                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 28275127                       # number of cc regfile writes
system.cpu.committedInsts                    30030777                       # Number of Instructions Simulated
system.cpu.committedOps                      33277091                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.378999                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.378999                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     37325                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    21249                       # number of floating regfile writes
system.cpu.idleCycles                          119926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                21033                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   937764                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.949696                       # Inst execution rate
system.cpu.iew.exec_refs                      7215246                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    3416626                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  239467                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3821565                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                375                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              3475790                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            34237435                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3798620                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17277                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              33572338                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    887                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  5595                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  20034                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  8519                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            409                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19004                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2029                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  68808850                       # num instructions consuming a value
system.cpu.iew.wb_count                      33548821                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.420264                       # average fanout of values written-back
system.cpu.iew.wb_producers                  28917853                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.947629                       # insts written-back per cycle
system.cpu.iew.wb_sent                       33553088                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 72359098                       # number of integer regfile reads
system.cpu.int_regfile_writes                29172842                       # number of integer regfile writes
system.cpu.ipc                               2.638531                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.638531                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             12882      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              26333623     78.40%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   67      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2972      0.01%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2325      0.01%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 623      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1462      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4763      0.01%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4177      0.01%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2533      0.01%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                743      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              24      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             14      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3796387     11.30%     89.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3413012     10.16%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            8786      0.03%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5222      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               33589615                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   41184                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               74009                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        28394                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              75343                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     6047996                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.180056                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5518301     91.24%     91.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     17      0.00%     91.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     869      0.01%     91.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2055      0.03%     91.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     91.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   569      0.01%     91.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     91.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     91.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     91.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     91.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     91.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     14      0.00%     91.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     91.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    986      0.02%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    305      0.01%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    67      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   17      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 5      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                7      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     91.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22517      0.37%     91.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                496902      8.22%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2035      0.03%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3330      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               39583545                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           84447577                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     33520427                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          35122834                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   34236982                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  33589615                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 453                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          960337                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             32658                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             55                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2088689                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      11261702                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.982641                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.237982                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              438445      3.89%      3.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              881266      7.83%     11.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2201096     19.54%     31.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3821504     33.93%     65.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2844796     25.26%     90.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              985241      8.75%     99.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               89233      0.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 110      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  11      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11261702                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.951214                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2669116                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10155                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3821565                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3475790                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               155517874                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    311                       # number of misc regfile writes
system.cpu.numCycles                         11381628                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11743                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1016399                       # Number of BP lookups
system.cpu.branchPred.condPredicted            794530                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             20224                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               419189                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  415890                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.213004                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    4870                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            4555                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                621                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3934                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          776                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          877473                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             398                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             19417                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11137932                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.987726                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.694282                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1551515     13.93%     13.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         2996231     26.90%     40.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1696198     15.23%     56.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1284382     11.53%     67.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1034335      9.29%     76.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          480235      4.31%     81.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          124527      1.12%     82.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           14431      0.13%     82.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1956078     17.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11137932                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30030777                       # Number of instructions committed
system.cpu.commit.opsCommitted               33277091                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     7137973                       # Number of memory references committed
system.cpu.commit.loads                       3740598                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.branches                     919888                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      19715                       # Number of committed floating point instructions.
system.cpu.commit.integer                    33263084                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  2004                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         5277      0.02%      0.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     26120390     78.49%     78.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           29      0.00%     78.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2789      0.01%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          898      0.00%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          496      0.00%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1254      0.00%     78.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2355      0.01%     78.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2746      0.01%     78.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2240      0.01%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          644      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      3736481     11.23%     89.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3392973     10.20%     99.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4117      0.01%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         4402      0.01%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     33277091                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1956078                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3778939                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3778939                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3778939                       # number of overall hits
system.cpu.dcache.overall_hits::total         3778939                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16145                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16145                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16145                       # number of overall misses
system.cpu.dcache.overall_misses::total         16145                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    984490951                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    984490951                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    984490951                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    984490951                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3795084                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3795084                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3795084                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3795084                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004254                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004254                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004254                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004254                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60978.070672                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60978.070672                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60978.070672                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60978.070672                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       104400                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1111                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    93.969397                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3391                       # number of writebacks
system.cpu.dcache.writebacks::total              3391                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11727                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11727                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11727                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11727                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4418                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4418                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4418                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4418                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    294044951                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    294044951                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    294044951                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    294044951                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001164                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001164                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001164                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001164                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66556.122906                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66556.122906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66556.122906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66556.122906                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3391                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       382527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          382527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15178                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15178                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    923810500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    923810500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       397705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       397705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60865.100804                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60865.100804                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11720                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11720                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3458                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3458                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    234624500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    234624500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008695                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008695                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67849.768652                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67849.768652                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3396412                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3396412                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          967                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          967                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     60680451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     60680451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      3397379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3397379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62751.241986                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62751.241986                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          960                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          960                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     59420451                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     59420451                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000283                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000283                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61896.303125                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61896.303125                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5690813500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.710953                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3783357                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4415                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            856.932503                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.710953                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          926                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7594583                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7594583                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5690813500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1428725                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2903695                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   5035766                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1873482                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  20034                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               408986                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1403                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               34340521                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                170063                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3786022                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     3416633                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1262                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           183                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5690813500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5690813500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5690813500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              91319                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       31376096                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1016399                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             421381                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      11142537                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   42754                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  620                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5752                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   6547931                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1768                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           11261702                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.109930                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.598055                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  3965443     35.21%     35.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   358893      3.19%     38.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   322010      2.86%     41.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   625557      5.55%     46.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   955931      8.49%     55.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2587716     22.98%     78.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1968112     17.48%     95.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   251779      2.24%     97.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   226261      2.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             11261702                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.089302                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.756732                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      6544904                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6544904                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6544904                       # number of overall hits
system.cpu.icache.overall_hits::total         6544904                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3026                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3026                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3026                       # number of overall misses
system.cpu.icache.overall_misses::total          3026                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    177913000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    177913000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    177913000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    177913000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6547930                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6547930                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6547930                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6547930                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000462                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000462                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000462                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000462                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58794.778586                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58794.778586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58794.778586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58794.778586                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          793                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   113.285714                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1710                       # number of writebacks
system.cpu.icache.writebacks::total              1710                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          802                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          802                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          802                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          802                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2224                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2224                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2224                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2224                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    139019500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    139019500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    139019500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    139019500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000340                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000340                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000340                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000340                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62508.767986                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62508.767986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62508.767986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62508.767986                       # average overall mshr miss latency
system.cpu.icache.replacements                   1710                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6544904                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6544904                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3026                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3026                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    177913000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    177913000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6547930                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6547930                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000462                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000462                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58794.778586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58794.778586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          802                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          802                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    139019500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    139019500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62508.767986                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62508.767986                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5690813500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.705692                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6547128                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2224                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2943.852518                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.705692                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993566                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993566                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13098084                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13098084                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5690813500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     6548647                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1034                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5690813500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5690813500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5690813500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3387067                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   80967                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   45                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 409                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  78415                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1073                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5690813500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  20034                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2478600                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  331613                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7467                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   5858214                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2565774                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               34268946                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 33312                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4344                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1873086                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  40570                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             864                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            58624892                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    98462970                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 73895715                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     74329                       # Number of floating rename lookups
system.cpu.rename.committedMaps              57162890                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1461993                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     376                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 339                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6189579                       # count of insts added to the skid buffer
system.cpu.rob.reads                         43333168                       # The number of ROB reads
system.cpu.rob.writes                        68433209                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30030777                       # Number of Instructions committed
system.cpu.thread_0.numOps                   33277091                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010565390500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          305                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          305                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18598                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4761                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6636                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5099                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6636                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5099                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    172                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.18                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6636                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5099                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.160656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.295217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     32.089673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            286     93.77%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            15      4.92%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.33%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.33%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           305                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.580328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.542985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.164556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              232     76.07%     76.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      3.28%     79.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               39     12.79%     92.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      4.26%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      1.97%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      1.31%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           305                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   11008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  424704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               326336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     74.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5690808000                       # Total gap between requests
system.mem_ctrls.avgGap                     484943.16                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       133760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       279936                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       323648                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 23504548.163456771523                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 49190858.213856421411                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 56872009.599330566823                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2221                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4415                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5099                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     70448000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    151952250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 125848832000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31719.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34417.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  24681081.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       142144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       282560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        424704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       142144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       142144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        61568                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        61568                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2221                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4415                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6636                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          962                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           962                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     24977800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     49651952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         74629752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     24977800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     24977800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     10818840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        10818840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     10818840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     24977800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     49651952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        85448592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6464                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5057                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          672                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          303                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          350                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          543                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          350                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          245                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          205                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          232                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               101200250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              32320000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          222400250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15655.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34405.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4764                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3571                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.70                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.61                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3173                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   231.654586                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   153.012159                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   249.459606                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1183     37.28%     37.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1032     32.52%     69.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          396     12.48%     82.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          168      5.29%     87.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          101      3.18%     90.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           63      1.99%     92.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           39      1.23%     93.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           34      1.07%     95.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          157      4.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3173                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                413696                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             323648                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               72.695406                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               56.872010                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5690813500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        12766320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6762690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       25761120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14595120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 448687200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    263802840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1963122720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2735498010                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   480.686638                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5101313500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    189800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    399700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         9981720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         5278845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       20391840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      11802420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 448687200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    261428220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1965122400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2722692645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   478.436456                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5106601750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    189800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    394411750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5690813500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5681                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          962                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4139                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               958                       # Transaction distribution
system.membus.trans_dist::ReadExResp              958                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2224                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3457                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         6155                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         6155                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12224                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        12224                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  18379                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       251584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       251584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       499584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       499584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  751168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6642                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001355                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036788                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6633     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6642                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5690813500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            34111000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11831250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23517500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
