reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg0, steady_slv_reg0;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg1, steady_slv_reg1;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg2, steady_slv_reg2;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg3, steady_slv_reg3;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg4, steady_slv_reg4;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg5, steady_slv_reg5;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg6, steady_slv_reg6;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg7, steady_slv_reg7;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg8, steady_slv_reg8;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg9, steady_slv_reg9;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg10, steady_slv_reg10;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg11, steady_slv_reg11;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg12, steady_slv_reg12;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg13, steady_slv_reg13;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg14, steady_slv_reg14;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg15, steady_slv_reg15;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg16, steady_slv_reg16;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg17, steady_slv_reg17;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg18, steady_slv_reg18;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg19, steady_slv_reg19;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg20, steady_slv_reg20;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg21, steady_slv_reg21;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg22, steady_slv_reg22;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg23, steady_slv_reg23;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg24, steady_slv_reg24;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg25, steady_slv_reg25;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg26, steady_slv_reg26;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg27, steady_slv_reg27;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg28, steady_slv_reg28;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg29, steady_slv_reg29;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg30, steady_slv_reg30;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg31, steady_slv_reg31;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg32, steady_slv_reg32;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg33, steady_slv_reg33;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg34, steady_slv_reg34;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg35, steady_slv_reg35;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg36, steady_slv_reg36;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg37, steady_slv_reg37;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg38, steady_slv_reg38;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg39, steady_slv_reg39;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg40, steady_slv_reg40;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg41, steady_slv_reg41;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg42, steady_slv_reg42;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg43, steady_slv_reg43;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg44, steady_slv_reg44;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg45, steady_slv_reg45;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg46, steady_slv_reg46;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg47, steady_slv_reg47;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg48, steady_slv_reg48;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg49, steady_slv_reg49;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg50, steady_slv_reg50;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg51, steady_slv_reg51;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg52, steady_slv_reg52;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg53, steady_slv_reg53;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg54, steady_slv_reg54;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg55, steady_slv_reg55;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg56, steady_slv_reg56;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg57, steady_slv_reg57;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg58, steady_slv_reg58;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg59, steady_slv_reg59;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg60, steady_slv_reg60;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg61, steady_slv_reg61;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg62, steady_slv_reg62;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg63, steady_slv_reg63;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg64, steady_slv_reg64;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg65, steady_slv_reg65;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg66, steady_slv_reg66;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg67, steady_slv_reg67;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg68, steady_slv_reg68;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg69, steady_slv_reg69;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg70, steady_slv_reg70;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg71, steady_slv_reg71;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg72, steady_slv_reg72;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg73, steady_slv_reg73;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg74, steady_slv_reg74;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg75, steady_slv_reg75;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg76, steady_slv_reg76;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg77, steady_slv_reg77;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg78, steady_slv_reg78;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg79, steady_slv_reg79;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg80, steady_slv_reg80;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg81, steady_slv_reg81;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg82, steady_slv_reg82;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg83, steady_slv_reg83;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg84, steady_slv_reg84;
reg [C_S_AXI_DATA_WIDTH-1:0] sync_slv_reg85, steady_slv_reg85;


always @(posedge M_AXIS_CLK) begin
    sync_slv_reg0 <= slv_reg0;
    steady_slv_reg0 <= sync_slv_reg0;
    sync_slv_reg1 <= slv_reg1;
    steady_slv_reg1 <= sync_slv_reg1;
    sync_slv_reg2 <= slv_reg2;
    steady_slv_reg2 <= sync_slv_reg2;
    sync_slv_reg3 <= slv_reg3;
    steady_slv_reg3 <= sync_slv_reg3;
    sync_slv_reg4 <= slv_reg4;
    steady_slv_reg4 <= sync_slv_reg4;
    sync_slv_reg5 <= slv_reg5;
    steady_slv_reg5 <= sync_slv_reg5;
    sync_slv_reg6 <= slv_reg6;
    steady_slv_reg6 <= sync_slv_reg6;
    sync_slv_reg7 <= slv_reg7;
    steady_slv_reg7 <= sync_slv_reg7;
    sync_slv_reg8 <= slv_reg8;
    steady_slv_reg8 <= sync_slv_reg8;
    sync_slv_reg9 <= slv_reg9;
    steady_slv_reg9 <= sync_slv_reg9;
    sync_slv_reg10 <= slv_reg10;
    steady_slv_reg10 <= sync_slv_reg10;
    sync_slv_reg11 <= slv_reg11;
    steady_slv_reg11 <= sync_slv_reg11;
    sync_slv_reg12 <= slv_reg12;
    steady_slv_reg12 <= sync_slv_reg12;
    sync_slv_reg13 <= slv_reg13;
    steady_slv_reg13 <= sync_slv_reg13;
    sync_slv_reg14 <= slv_reg14;
    steady_slv_reg14 <= sync_slv_reg14;
    sync_slv_reg15 <= slv_reg15;
    steady_slv_reg15 <= sync_slv_reg15;
    sync_slv_reg16 <= slv_reg16;
    steady_slv_reg16 <= sync_slv_reg16;
    sync_slv_reg17 <= slv_reg17;
    steady_slv_reg17 <= sync_slv_reg17;
    sync_slv_reg18 <= slv_reg18;
    steady_slv_reg18 <= sync_slv_reg18;
    sync_slv_reg19 <= slv_reg19;
    steady_slv_reg19 <= sync_slv_reg19;
    sync_slv_reg20 <= slv_reg20;
    steady_slv_reg20 <= sync_slv_reg20;
    sync_slv_reg21 <= slv_reg21;
    steady_slv_reg21 <= sync_slv_reg21;
    sync_slv_reg22 <= slv_reg22;
    steady_slv_reg22 <= sync_slv_reg22;
    sync_slv_reg23 <= slv_reg23;
    steady_slv_reg23 <= sync_slv_reg23;
    sync_slv_reg24 <= slv_reg24;
    steady_slv_reg24 <= sync_slv_reg24;
    sync_slv_reg25 <= slv_reg25;
    steady_slv_reg25 <= sync_slv_reg25;
    sync_slv_reg26 <= slv_reg26;
    steady_slv_reg26 <= sync_slv_reg26;
    sync_slv_reg27 <= slv_reg27;
    steady_slv_reg27 <= sync_slv_reg27;
    sync_slv_reg28 <= slv_reg28;
    steady_slv_reg28 <= sync_slv_reg28;
    sync_slv_reg29 <= slv_reg29;
    steady_slv_reg29 <= sync_slv_reg29;
    sync_slv_reg30 <= slv_reg30;
    steady_slv_reg30 <= sync_slv_reg30;
    sync_slv_reg31 <= slv_reg31;
    steady_slv_reg31 <= sync_slv_reg31;
    sync_slv_reg32 <= slv_reg32;
    steady_slv_reg32 <= sync_slv_reg32;
    sync_slv_reg33 <= slv_reg33;
    steady_slv_reg33 <= sync_slv_reg33;
    sync_slv_reg34 <= slv_reg34;
    steady_slv_reg34 <= sync_slv_reg34;
    sync_slv_reg35 <= slv_reg35;
    steady_slv_reg35 <= sync_slv_reg35;
    sync_slv_reg36 <= slv_reg36;
    steady_slv_reg36 <= sync_slv_reg36;
    sync_slv_reg37 <= slv_reg37;
    steady_slv_reg37 <= sync_slv_reg37;
    sync_slv_reg38 <= slv_reg38;
    steady_slv_reg38 <= sync_slv_reg38;
    sync_slv_reg39 <= slv_reg39;
    steady_slv_reg39 <= sync_slv_reg39;
    sync_slv_reg40 <= slv_reg40;
    steady_slv_reg40 <= sync_slv_reg40;
    sync_slv_reg41 <= slv_reg41;
    steady_slv_reg41 <= sync_slv_reg41;
    sync_slv_reg42 <= slv_reg42;
    steady_slv_reg42 <= sync_slv_reg42;
    sync_slv_reg43 <= slv_reg43;
    steady_slv_reg43 <= sync_slv_reg43;
    sync_slv_reg44 <= slv_reg44;
    steady_slv_reg44 <= sync_slv_reg44;
    sync_slv_reg45 <= slv_reg45;
    steady_slv_reg45 <= sync_slv_reg45;
    sync_slv_reg46 <= slv_reg46;
    steady_slv_reg46 <= sync_slv_reg46;
    sync_slv_reg47 <= slv_reg47;
    steady_slv_reg47 <= sync_slv_reg47;
    sync_slv_reg48 <= slv_reg48;
    steady_slv_reg48 <= sync_slv_reg48;
    sync_slv_reg49 <= slv_reg49;
    steady_slv_reg49 <= sync_slv_reg49;
    sync_slv_reg50 <= slv_reg50;
    steady_slv_reg50 <= sync_slv_reg50;
    sync_slv_reg51 <= slv_reg51;
    steady_slv_reg51 <= sync_slv_reg51;
    sync_slv_reg52 <= slv_reg52;
    steady_slv_reg52 <= sync_slv_reg52;
    sync_slv_reg53 <= slv_reg53;
    steady_slv_reg53 <= sync_slv_reg53;
    sync_slv_reg54 <= slv_reg54;
    steady_slv_reg54 <= sync_slv_reg54;
    sync_slv_reg55 <= slv_reg55;
    steady_slv_reg55 <= sync_slv_reg55;
    sync_slv_reg56 <= slv_reg56;
    steady_slv_reg56 <= sync_slv_reg56;
    sync_slv_reg57 <= slv_reg57;
    steady_slv_reg57 <= sync_slv_reg57;
    sync_slv_reg58 <= slv_reg58;
    steady_slv_reg58 <= sync_slv_reg58;
    sync_slv_reg59 <= slv_reg59;
    steady_slv_reg59 <= sync_slv_reg59;
    sync_slv_reg60 <= slv_reg60;
    steady_slv_reg60 <= sync_slv_reg60;
    sync_slv_reg61 <= slv_reg61;
    steady_slv_reg61 <= sync_slv_reg61;
    sync_slv_reg62 <= slv_reg62;
    steady_slv_reg62 <= sync_slv_reg62;
    sync_slv_reg63 <= slv_reg63;
    steady_slv_reg63 <= sync_slv_reg63;
    sync_slv_reg64 <= slv_reg64;
    steady_slv_reg64 <= sync_slv_reg64;
    sync_slv_reg65 <= slv_reg65;
    steady_slv_reg65 <= sync_slv_reg65;
    sync_slv_reg66 <= slv_reg66;
    steady_slv_reg66 <= sync_slv_reg66;
    sync_slv_reg67 <= slv_reg67;
    steady_slv_reg67 <= sync_slv_reg67;
    sync_slv_reg68 <= slv_reg68;
    steady_slv_reg68 <= sync_slv_reg68;
    sync_slv_reg69 <= slv_reg69;
    steady_slv_reg69 <= sync_slv_reg69;
    sync_slv_reg70 <= slv_reg70;
    steady_slv_reg70 <= sync_slv_reg70;
    sync_slv_reg71 <= slv_reg71;
    steady_slv_reg71 <= sync_slv_reg71;
    sync_slv_reg72 <= slv_reg72;
    steady_slv_reg72 <= sync_slv_reg72;
    sync_slv_reg73 <= slv_reg73;
    steady_slv_reg73 <= sync_slv_reg73;
    sync_slv_reg74 <= slv_reg74;
    steady_slv_reg74 <= sync_slv_reg74;
    sync_slv_reg75 <= slv_reg75;
    steady_slv_reg75 <= sync_slv_reg75;
    sync_slv_reg76 <= slv_reg76;
    steady_slv_reg76 <= sync_slv_reg76;
    sync_slv_reg77 <= slv_reg77;
    steady_slv_reg77 <= sync_slv_reg77;
    sync_slv_reg78 <= slv_reg78;
    steady_slv_reg78 <= sync_slv_reg78;
    sync_slv_reg79 <= slv_reg79;
    steady_slv_reg79 <= sync_slv_reg79;
    sync_slv_reg80 <= slv_reg80;
    steady_slv_reg80 <= sync_slv_reg80;
    sync_slv_reg81 <= slv_reg81;
    steady_slv_reg81 <= sync_slv_reg81;
    sync_slv_reg82 <= slv_reg82;
    steady_slv_reg82 <= sync_slv_reg82;
    sync_slv_reg83 <= slv_reg83;
    steady_slv_reg83 <= sync_slv_reg83;
    sync_slv_reg84 <= slv_reg84;
    steady_slv_reg84 <= sync_slv_reg84;
    sync_slv_reg85 <= slv_reg85;
    steady_slv_reg85 <= sync_slv_reg85;
end

wire [1:0] NUM_WF;
wire [7:0] NUM_WF_SEQ;
wire [0:0] IS_RANDOM;
wire [1023:0] WF_SEQ;
wire [3:0] WAVEFORM_INDEX[3:0];
wire [15:0] NUM_PULSE_PER_BURST[3:0];
wire [0:0] MOD_POLARITY[3:0];
wire [0:0] SINGLE_OR_BURST[3:0];
wire [1:0] WAVEFORM_TYPE[3:0];
wire [31:0] NUM_CLK_CYCLES_PRI[3:0];
wire [31:0] NUM_CLK_CYCLES_ON[3:0];
wire [15:0] PHZ_INC_START[3:0];
wire [15:0] PHZ_INC_OFFSET[3:0];
wire [15:0] NUM_CLK_CYCLES_BW_MOD[3:0];
wire [15:0] PHZ_INC_INC[3:0];
wire [255:0] BPSK_SEQ[3:0];

// Control Fields
wire [0:0] START_STOP_CTRL; assign START_STOP_CTRL = steady_slv_reg0[0:0];
wire [0:0] RESET_N; assign RESET_N = steady_slv_reg0[1:1];


// Global Fields
assign NUM_WF = steady_slv_reg1[1:0];
assign NUM_WF_SEQ = steady_slv_reg1[9:2];
assign IS_RANDOM = steady_slv_reg1[10:10];
assign WF_SEQ = {steady_slv_reg33[31:0], steady_slv_reg32[31:0], steady_slv_reg31[31:0], steady_slv_reg30[31:0], steady_slv_reg29[31:0], steady_slv_reg28[31:0], steady_slv_reg27[31:0], steady_slv_reg26[31:0], steady_slv_reg25[31:0], steady_slv_reg24[31:0], steady_slv_reg23[31:0], steady_slv_reg22[31:0], steady_slv_reg21[31:0], steady_slv_reg20[31:0], steady_slv_reg19[31:0], steady_slv_reg18[31:0], steady_slv_reg17[31:0], steady_slv_reg16[31:0], steady_slv_reg15[31:0], steady_slv_reg14[31:0], steady_slv_reg13[31:0], steady_slv_reg12[31:0], steady_slv_reg11[31:0], steady_slv_reg10[31:0], steady_slv_reg9[31:0], steady_slv_reg8[31:0], steady_slv_reg7[31:0], steady_slv_reg6[31:0], steady_slv_reg5[31:0], steady_slv_reg4[31:0], steady_slv_reg3[31:0], steady_slv_reg2[31:0]};


// Waveform Fields
assign WAVEFORM_INDEX[0] = steady_slv_reg34[3:0];
assign NUM_PULSE_PER_BURST[0] = steady_slv_reg34[19:4];
assign MOD_POLARITY[0] = steady_slv_reg34[20:20];
assign SINGLE_OR_BURST[0] = steady_slv_reg34[21:21];
assign WAVEFORM_TYPE[0] = steady_slv_reg34[23:22];
assign NUM_CLK_CYCLES_PRI[0] = steady_slv_reg35[31:0];
assign NUM_CLK_CYCLES_ON[0] = steady_slv_reg36[31:0];
assign PHZ_INC_START[0] = steady_slv_reg37[15:0];
assign PHZ_INC_OFFSET[0] = steady_slv_reg37[31:16];
assign NUM_CLK_CYCLES_BW_MOD[0] = steady_slv_reg38[15:0];
assign PHZ_INC_INC[0] = steady_slv_reg38[31:16];
assign BPSK_SEQ[0] = {steady_slv_reg46[31:0], steady_slv_reg45[31:0], steady_slv_reg44[31:0], steady_slv_reg43[31:0], steady_slv_reg42[31:0], steady_slv_reg41[31:0], steady_slv_reg40[31:0], steady_slv_reg39[31:0]};


assign WAVEFORM_INDEX[1] = steady_slv_reg47[3:0];
assign NUM_PULSE_PER_BURST[1] = steady_slv_reg47[19:4];
assign MOD_POLARITY[1] = steady_slv_reg47[20:20];
assign SINGLE_OR_BURST[1] = steady_slv_reg47[21:21];
assign WAVEFORM_TYPE[1] = steady_slv_reg47[23:22];
assign NUM_CLK_CYCLES_PRI[1] = steady_slv_reg48[31:0];
assign NUM_CLK_CYCLES_ON[1] = steady_slv_reg49[31:0];
assign PHZ_INC_START[1] = steady_slv_reg50[15:0];
assign PHZ_INC_OFFSET[1] = steady_slv_reg50[31:16];
assign NUM_CLK_CYCLES_BW_MOD[1] = steady_slv_reg51[15:0];
assign PHZ_INC_INC[1] = steady_slv_reg51[31:16];
assign BPSK_SEQ[1] = {steady_slv_reg59[31:0], steady_slv_reg58[31:0], steady_slv_reg57[31:0], steady_slv_reg56[31:0], steady_slv_reg55[31:0], steady_slv_reg54[31:0], steady_slv_reg53[31:0], steady_slv_reg52[31:0]};


assign WAVEFORM_INDEX[2] = steady_slv_reg60[3:0];
assign NUM_PULSE_PER_BURST[2] = steady_slv_reg60[19:4];
assign MOD_POLARITY[2] = steady_slv_reg60[20:20];
assign SINGLE_OR_BURST[2] = steady_slv_reg60[21:21];
assign WAVEFORM_TYPE[2] = steady_slv_reg60[23:22];
assign NUM_CLK_CYCLES_PRI[2] = steady_slv_reg61[31:0];
assign NUM_CLK_CYCLES_ON[2] = steady_slv_reg62[31:0];
assign PHZ_INC_START[2] = steady_slv_reg63[15:0];
assign PHZ_INC_OFFSET[2] = steady_slv_reg63[31:16];
assign NUM_CLK_CYCLES_BW_MOD[2] = steady_slv_reg64[15:0];
assign PHZ_INC_INC[2] = steady_slv_reg64[31:16];
assign BPSK_SEQ[2] = {steady_slv_reg72[31:0], steady_slv_reg71[31:0], steady_slv_reg70[31:0], steady_slv_reg69[31:0], steady_slv_reg68[31:0], steady_slv_reg67[31:0], steady_slv_reg66[31:0], steady_slv_reg65[31:0]};


assign WAVEFORM_INDEX[3] = steady_slv_reg73[3:0];
assign NUM_PULSE_PER_BURST[3] = steady_slv_reg73[19:4];
assign MOD_POLARITY[3] = steady_slv_reg73[20:20];
assign SINGLE_OR_BURST[3] = steady_slv_reg73[21:21];
assign WAVEFORM_TYPE[3] = steady_slv_reg73[23:22];
assign NUM_CLK_CYCLES_PRI[3] = steady_slv_reg74[31:0];
assign NUM_CLK_CYCLES_ON[3] = steady_slv_reg75[31:0];
assign PHZ_INC_START[3] = steady_slv_reg76[15:0];
assign PHZ_INC_OFFSET[3] = steady_slv_reg76[31:16];
assign NUM_CLK_CYCLES_BW_MOD[3] = steady_slv_reg77[15:0];
assign PHZ_INC_INC[3] = steady_slv_reg77[31:16];
assign BPSK_SEQ[3] = {steady_slv_reg85[31:0], steady_slv_reg84[31:0], steady_slv_reg83[31:0], steady_slv_reg82[31:0], steady_slv_reg81[31:0], steady_slv_reg80[31:0], steady_slv_reg79[31:0], steady_slv_reg78[31:0]};

