# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES/AHB2BRAM.v" \
"../../../../../TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES/AHBDCD.v" \
"../../../../../TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES/AHBLITE_SYS.v" \
"../../../../../TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES/AHBMUX.v" \
"../../../../../TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/AHB_TIMER/AHBTIMER.v" \
"../../../../../TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/CORTEXM0DAP.v" \
"../../../../../TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/CORTEXM0DS.v" \
"../../../../../TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/CORTEXM0INTEGRATION.v" \
"../../../../../TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/cm0_dbg_reset_sync.v" \
"../../../../../TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/cortexm0_wic.v" \
"../../../../../TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES_M0/cortexm0ds_logic.v" \
"../../../../../TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/AHB_TIMER/prescaler.v" \
"../../../../../TIMER_INTERRUPT_MECHANISM/TIMER_INTERRUPT_MECHANISM/HDL_SOURCES/tb_timer_gpio.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
