<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › include › asm › pcic.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>pcic.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * pcic.h: JavaEngine 1 specific PCI definitions.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1998 V. Roganov and G. Raiko</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __SPARC_PCIC_H</span>
<span class="cp">#define __SPARC_PCIC_H</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;asm/pbm.h&gt;</span>

<span class="k">struct</span> <span class="n">linux_pcic</span> <span class="p">{</span>
        <span class="kt">void</span> <span class="n">__iomem</span>            <span class="o">*</span><span class="n">pcic_regs</span><span class="p">;</span>
        <span class="kt">unsigned</span> <span class="kt">long</span>           <span class="n">pcic_io</span><span class="p">;</span>
        <span class="kt">void</span> <span class="n">__iomem</span>            <span class="o">*</span><span class="n">pcic_config_space_addr</span><span class="p">;</span>
        <span class="kt">void</span> <span class="n">__iomem</span>            <span class="o">*</span><span class="n">pcic_config_space_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span>		<span class="n">pcic_res_regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span>		<span class="n">pcic_res_io</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span>		<span class="n">pcic_res_cfg_addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span>		<span class="n">pcic_res_cfg_data</span><span class="p">;</span>
        <span class="k">struct</span> <span class="n">linux_pbm_info</span>   <span class="n">pbm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pcic_ca2irq</span>	<span class="o">*</span><span class="n">pcic_imap</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">pcic_imdim</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_PCIC_PCI</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">pcic_present</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">pcic_probe</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pci_time_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sun4m_pci_init_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">pcic_present</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span> <span class="k">return</span> <span class="mi">0</span><span class="p">;</span> <span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">pcic_probe</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span> <span class="k">return</span> <span class="mi">0</span><span class="p">;</span> <span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pci_time_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">sun4m_pci_init_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{}</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>

<span class="cm">/* Size of PCI I/O space which we relocate. */</span>
<span class="cp">#define PCI_SPACE_SIZE                  0x1000000       </span><span class="cm">/* 16 MB */</span><span class="cp"></span>

<span class="cm">/* PCIC Register Set. */</span>
<span class="cp">#define PCI_DIAGNOSTIC_0                0x40    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SIZE_0                      0x44    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SIZE_1                      0x48    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SIZE_2                      0x4c    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SIZE_3                      0x50    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SIZE_4                      0x54    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SIZE_5                      0x58    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_PIO_CONTROL                 0x60    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define PCI_DVMA_CONTROL                0x62    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define  PCI_DVMA_CONTROL_INACTIVITY_REQ        (1&lt;&lt;0)</span>
<span class="cp">#define  PCI_DVMA_CONTROL_IOTLB_ENABLE          (1&lt;&lt;0)</span>
<span class="cp">#define  PCI_DVMA_CONTROL_IOTLB_DISABLE         0</span>
<span class="cp">#define  PCI_DVMA_CONTROL_INACTIVITY_ACK        (1&lt;&lt;4)</span>
<span class="cp">#define PCI_INTERRUPT_CONTROL           0x63    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define PCI_CPU_INTERRUPT_PENDING       0x64    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_DIAGNOSTIC_1                0x68    </span><span class="cm">/* 16 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SOFTWARE_INT_CLEAR          0x6a    </span><span class="cm">/* 16 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SOFTWARE_INT_SET            0x6e    </span><span class="cm">/* 16 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SYS_INT_PENDING             0x70    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define  PCI_SYS_INT_PENDING_PIO		0x40000000</span>
<span class="cp">#define  PCI_SYS_INT_PENDING_DMA		0x20000000</span>
<span class="cp">#define  PCI_SYS_INT_PENDING_PCI		0x10000000</span>
<span class="cp">#define  PCI_SYS_INT_PENDING_APSR		0x08000000</span>
<span class="cp">#define PCI_SYS_INT_TARGET_MASK         0x74    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SYS_INT_TARGET_MASK_CLEAR   0x78    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SYS_INT_TARGET_MASK_SET     0x7c    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SYS_INT_PENDING_CLEAR       0x83    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define  PCI_SYS_INT_PENDING_CLEAR_ALL		0x80</span>
<span class="cp">#define  PCI_SYS_INT_PENDING_CLEAR_PIO		0x40</span>
<span class="cp">#define  PCI_SYS_INT_PENDING_CLEAR_DMA		0x20</span>
<span class="cp">#define  PCI_SYS_INT_PENDING_CLEAR_PCI		0x10</span>
<span class="cp">#define PCI_IOTLB_CONTROL               0x84    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define PCI_INT_SELECT_LO               0x88    </span><span class="cm">/* 16 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_ARBITRATION_SELECT          0x8a    </span><span class="cm">/* 16 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_INT_SELECT_HI               0x8c    </span><span class="cm">/* 16 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_HW_INT_OUTPUT               0x8e    </span><span class="cm">/* 16 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_IOTLB_RAM_INPUT             0x90    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_IOTLB_CAM_INPUT             0x94    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_IOTLB_RAM_OUTPUT            0x98    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_IOTLB_CAM_OUTPUT            0x9c    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SMBAR0                      0xa0    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define PCI_MSIZE0                      0xa1    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define PCI_PMBAR0                      0xa2    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SMBAR1                      0xa4    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define PCI_MSIZE1                      0xa5    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define PCI_PMBAR1                      0xa6    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SIBAR                       0xa8    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define   PCI_SIBAR_ADDRESS_MASK        0xf</span>
<span class="cp">#define PCI_ISIZE                       0xa9    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define   PCI_ISIZE_16M                 0xf</span>
<span class="cp">#define   PCI_ISIZE_32M                 0xe</span>
<span class="cp">#define   PCI_ISIZE_64M                 0xc</span>
<span class="cp">#define   PCI_ISIZE_128M                0x8</span>
<span class="cp">#define   PCI_ISIZE_256M                0x0</span>
<span class="cp">#define PCI_PIBAR                       0xaa    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define PCI_CPU_COUNTER_LIMIT_HI        0xac    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_CPU_COUNTER_LIMIT_LO        0xb0    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_CPU_COUNTER_LIMIT           0xb4    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SYS_LIMIT                   0xb8    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SYS_COUNTER                 0xbc    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define   PCI_SYS_COUNTER_OVERFLOW      (1&lt;&lt;31) </span><span class="cm">/* Limit reached */</span><span class="cp"></span>
<span class="cp">#define PCI_SYS_LIMIT_PSEUDO            0xc0    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_USER_TIMER_CONTROL          0xc4    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define PCI_USER_TIMER_CONFIG           0xc5    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define PCI_COUNTER_IRQ                 0xc6    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define  PCI_COUNTER_IRQ_SET(sys_irq, cpu_irq)  ((((sys_irq) &amp; 0xf) &lt;&lt; 4) | \</span>
<span class="cp">                                                  ((cpu_irq) &amp; 0xf))</span>
<span class="cp">#define  PCI_COUNTER_IRQ_SYS(v)                 (((v) &gt;&gt; 4) &amp; 0xf)</span>
<span class="cp">#define  PCI_COUNTER_IRQ_CPU(v)                 ((v) &amp; 0xf)</span>
<span class="cp">#define PCI_PIO_ERROR_COMMAND           0xc7    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define PCI_PIO_ERROR_ADDRESS           0xc8    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_IOTLB_ERROR_ADDRESS         0xcc    </span><span class="cm">/* 32 bits */</span><span class="cp"></span>
<span class="cp">#define PCI_SYS_STATUS                  0xd0    </span><span class="cm">/* 8  bits */</span><span class="cp"></span>
<span class="cp">#define   PCI_SYS_STATUS_RESET_ENABLE           (1&lt;&lt;0)</span>
<span class="cp">#define   PCI_SYS_STATUS_RESET                  (1&lt;&lt;1)</span>
<span class="cp">#define   PCI_SYS_STATUS_WATCHDOG_RESET         (1&lt;&lt;4)</span>
<span class="cp">#define   PCI_SYS_STATUS_PCI_RESET              (1&lt;&lt;5)</span>
<span class="cp">#define   PCI_SYS_STATUS_PCI_RESET_ENABLE       (1&lt;&lt;6)</span>
<span class="cp">#define   PCI_SYS_STATUS_PCI_SATTELITE_MODE     (1&lt;&lt;7)</span>

<span class="cp">#endif </span><span class="cm">/* !(__SPARC_PCIC_H) */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
