$date
	Mon Oct 28 15:11:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module xnor_tb $end
$var wire 4 ! Y [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$scope module uut $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var wire 4 & Y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 &
b0 %
b0 $
b0 #
b0 "
b1111 !
$end
#10
b0 !
b0 &
b1111 #
b1111 %
#20
b101 #
b101 %
b1010 "
b1010 $
#30
b1001 !
b1001 &
b1010 #
b1010 %
b1100 "
b1100 $
#40
b1111 !
b1111 &
b1111 #
b1111 %
b1111 "
b1111 $
#50
b110 #
b110 %
b110 "
b110 $
#60
b1001 #
b1001 %
b1001 "
b1001 $
#70
b101 !
b101 &
b111 #
b111 %
b1101 "
b1101 $
#80
