

================================================================
== Vivado HLS Report for 'dataflow_in_loop'
================================================================
* Date:           Mon Jun 11 00:35:21 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        datamover
* Solution:       production
* Product family: zynq
* Target device:  xc7z020clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.50|      6.38|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  4620|  4620|  4100|  4100| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+------+------+------+------+---------+
        |                    |                 |   Latency   |   Interval  | Pipeline|
        |      Instance      |      Module     |  min |  max |  min |  max |   Type  |
        +--------------------+-----------------+------+------+------+------+---------+
        |rx_axis_words25_U0  |rx_axis_words25  |  4099|  4099|  4099|  4099|   none  |
        |write_burst_U0      |write_burst      |   520|   520|   520|   520|   none  |
        +--------------------+-----------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     14|
|FIFO             |        0|      -|       5|     41|
|Instance         |        -|      -|     483|    903|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     18|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     490|    976|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+-------+-----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------+-----------------+---------+-------+-----+-----+
    |rx_axis_words25_U0  |rx_axis_words25  |        0|      0|  363|  692|
    |write_burst_U0      |write_burst      |        0|      0|  120|  211|
    +--------------------+-----------------+---------+-------+-----+-----+
    |Total               |                 |        0|      0|  483|  903|
    +--------------------+-----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |cache_V_U  |dataflow_in_loop_cud  |        2|  0|   0|   512|   64|     2|        65536|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                      |        2|  0|   0|   512|   64|     2|        65536|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |buffer_offset_V_U       |        0|  0|   0|     2|   21|       42|
    |rx_buffer_V_offset_c_U  |        0|  5|  41|     2|   29|       58|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0|  5|  41|     4|   50|      100|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_buffer_offset_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_cache_V                |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                |    and   |      0|  0|   2|           1|           1|
    |rx_axis_words25_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |write_burst_U0_ap_start                |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buffer_offset_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_cache_V          |    or    |      0|  0|   2|           1|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0|  14|           7|           7|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_buffer_offset_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_cache_V          |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |  18|          4|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_buffer_offset_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_cache_V          |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      |  2|   0|    2|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |   dataflow_in_loop   | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |   dataflow_in_loop   | return value |
|ap_done                      | out |    1| ap_ctrl_hs |   dataflow_in_loop   | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |   dataflow_in_loop   | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |   dataflow_in_loop   | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |   dataflow_in_loop   | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |   dataflow_in_loop   | return value |
|axis_V_V_TDATA               |  in |    8|    axis    |       axis_V_V       |    pointer   |
|axis_V_V_TVALID              |  in |    1|    axis    |       axis_V_V       |    pointer   |
|axis_V_V_TREADY              | out |    1|    axis    |       axis_V_V       |    pointer   |
|loop_count_V                 |  in |   13|   ap_none  |     loop_count_V     |    scalar    |
|loop_count_V_ap_vld          |  in |    1|   ap_none  |     loop_count_V     |    scalar    |
|final_burst_length_V         |  in |   13|   ap_none  | final_burst_length_V |    scalar    |
|final_burst_length_V_ap_vld  |  in |    1|   ap_none  | final_burst_length_V |    scalar    |
|val_assign                   |  in |   13|   ap_none  |      val_assign      |    scalar    |
|val_assign_ap_vld            |  in |    1|   ap_none  |      val_assign      |    scalar    |
|m_axi_rx_buffer_V_AWVALID    | out |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_AWREADY    |  in |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_AWADDR     | out |   32|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_AWID       | out |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_AWLEN      | out |   32|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_AWSIZE     | out |    3|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_AWBURST    | out |    2|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_AWLOCK     | out |    2|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_AWCACHE    | out |    4|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_AWPROT     | out |    3|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_AWQOS      | out |    4|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_AWREGION   | out |    4|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_AWUSER     | out |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_WVALID     | out |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_WREADY     |  in |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_WDATA      | out |   64|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_WSTRB      | out |    8|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_WLAST      | out |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_WID        | out |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_WUSER      | out |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_ARVALID    | out |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_ARREADY    |  in |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_ARADDR     | out |   32|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_ARID       | out |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_ARLEN      | out |   32|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_ARSIZE     | out |    3|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_ARBURST    | out |    2|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_ARLOCK     | out |    2|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_ARCACHE    | out |    4|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_ARPROT     | out |    3|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_ARQOS      | out |    4|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_ARREGION   | out |    4|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_ARUSER     | out |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_RVALID     |  in |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_RREADY     | out |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_RDATA      |  in |   64|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_RLAST      |  in |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_RID        |  in |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_RUSER      |  in |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_RRESP      |  in |    2|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_BVALID     |  in |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_BREADY     | out |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_BRESP      |  in |    2|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_BID        |  in |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|m_axi_rx_buffer_V_BUSER      |  in |    1|    m_axi   |      rx_buffer_V     |    pointer   |
|rx_buffer_V_offset           |  in |   29|   ap_none  |  rx_buffer_V_offset  |    scalar    |
|rx_buffer_V_offset_ap_vld    |  in |    1|   ap_none  |  rx_buffer_V_offset  |    scalar    |
+-----------------------------+-----+-----+------------+----------------------+--------------+

