# Benchmark "faults\fault_U65__true_8_frames" written by ABC on Tue Dec 06 01:11:00 2011
INPUT(ACKOUT_REG_WFCIRCUIT)
INPUT(STATE_REG_2__WFCIRCUIT)
INPUT(STATE_REG_1__WFCIRCUIT)
INPUT(STATE_REG_0__WFCIRCUIT)
INPUT(CC_MUX_REG_2__WFCIRCUIT)
INPUT(CC_MUX_REG_1__WFCIRCUIT)
INPUT(USCITE_REG_2__WFCIRCUIT)
INPUT(USCITE_REG_1__WFCIRCUIT)
INPUT(ENABLE_COUNT_REG_WFCIRCUIT)
INPUT(EQL_00)
INPUT(CONT_EQL_00)
INPUT(EQL_01)
INPUT(CONT_EQL_01)
INPUT(EQL_02)
INPUT(CONT_EQL_02)
INPUT(EQL_03)
INPUT(CONT_EQL_03)
INPUT(EQL_04)
INPUT(CONT_EQL_04)
INPUT(EQL_05)
INPUT(CONT_EQL_05)
INPUT(EQL_06)
INPUT(CONT_EQL_06)
INPUT(EQL_07)
INPUT(CONT_EQL_07)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_00)
OUTPUT(USCITE_REG_2__WFCIRCUIT_00)
OUTPUT(USCITE_REG_1__WFCIRCUIT_00)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_00)
OUTPUT(ACKOUT_REG_WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_01)
OUTPUT(USCITE_REG_2__WFCIRCUIT_01)
OUTPUT(USCITE_REG_1__WFCIRCUIT_01)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_01)
OUTPUT(ACKOUT_REG_WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_02)
OUTPUT(USCITE_REG_2__WFCIRCUIT_02)
OUTPUT(USCITE_REG_1__WFCIRCUIT_02)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_02)
OUTPUT(ACKOUT_REG_WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_03)
OUTPUT(USCITE_REG_2__WFCIRCUIT_03)
OUTPUT(USCITE_REG_1__WFCIRCUIT_03)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_03)
OUTPUT(ACKOUT_REG_WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_04)
OUTPUT(USCITE_REG_2__WFCIRCUIT_04)
OUTPUT(USCITE_REG_1__WFCIRCUIT_04)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_04)
OUTPUT(ACKOUT_REG_WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_05)
OUTPUT(USCITE_REG_2__WFCIRCUIT_05)
OUTPUT(USCITE_REG_1__WFCIRCUIT_05)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_05)
OUTPUT(ACKOUT_REG_WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_06)
OUTPUT(USCITE_REG_2__WFCIRCUIT_06)
OUTPUT(USCITE_REG_1__WFCIRCUIT_06)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_06)
OUTPUT(ACKOUT_REG_WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_07)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_07)
OUTPUT(USCITE_REG_2__WFCIRCUIT_07)
OUTPUT(USCITE_REG_1__WFCIRCUIT_07)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_07)
OUTPUT(ACKOUT_REG_WFCIRCUIT_07)
n73         = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n74         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n73 )
ENABLE_COUNT_REG_WFCIRCUIT_01 = LUT 0x1 ( CONT_EQL_00, n74 )
n76         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n77         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n78         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n77 )
n79         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, n76 )
n80         = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, EQL_00 )
n81         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n80 )
n82         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n83         = LUT 0x1 ( n79, n81 )
n84         = LUT 0x4 ( n82, n83 )
n85         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n86         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, n76 )
n87         = LUT 0x1 ( n85, n86 )
n88         = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, n82 )
n89         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n78 )
n90         = LUT 0x4 ( n88, n89 )
n91         = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n92         = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, EQL_00 )
n93         = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, n92 )
n94         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n95         = LUT 0x1 ( n76, n91 )
n96         = LUT 0x4 ( n93, n95 )
n97         = LUT 0x4 ( n94, n96 )
USCITE_REG_2__WFCIRCUIT_01 = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, n82 )
n99         = LUT 0x2 ( EQL_00, n73 )
n100        = LUT 0x8 ( n87, n99 )
n101        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n84 )
n102        = LUT 0x4 ( n87, n101 )
ENABLE_COUNT_REG_WFCIRCUIT_02 = LUT 0x1 ( CONT_EQL_01, n102 )
n104        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n87 )
n105        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n84 )
n106        = LUT 0x4 ( n87, n105 )
n107        = LUT 0x4 ( n84, n104 )
n108        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, EQL_01 )
n109        = LUT 0x4 ( n87, n108 )
n110        = LUT 0x4 ( n84, EQL_01 )
n111        = LUT 0x1 ( n107, n109 )
n112        = LUT 0x4 ( n110, n111 )
n113        = LUT 0x1 ( n84, n87 )
n114        = LUT 0x8 ( n84, n104 )
n115        = LUT 0x1 ( n113, n114 )
n116        = LUT 0x8 ( n87, n110 )
n117        = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n106 )
n118        = LUT 0x4 ( n116, n117 )
n119        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n87 )
n120        = LUT 0x8 ( n87, EQL_01 )
n121        = LUT 0x1 ( n84, n120 )
n122        = LUT 0x8 ( n84, EQL_01 )
n123        = LUT 0x1 ( n104, n119 )
n124        = LUT 0x4 ( n121, n123 )
n125        = LUT 0x4 ( n122, n124 )
USCITE_REG_2__WFCIRCUIT_02 = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, n110 )
n127        = LUT 0x2 ( EQL_01, n101 )
n128        = LUT 0x8 ( n115, n127 )
n129        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n112 )
n130        = LUT 0x4 ( n115, n129 )
ENABLE_COUNT_REG_WFCIRCUIT_03 = LUT 0x1 ( CONT_EQL_02, n130 )
n132        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n115 )
n133        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n112 )
n134        = LUT 0x4 ( n115, n133 )
n135        = LUT 0x4 ( n112, n132 )
n136        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, EQL_02 )
n137        = LUT 0x4 ( n115, n136 )
n138        = LUT 0x4 ( n112, EQL_02 )
n139        = LUT 0x1 ( n135, n137 )
n140        = LUT 0x4 ( n138, n139 )
n141        = LUT 0x1 ( n112, n115 )
n142        = LUT 0x8 ( n112, n132 )
n143        = LUT 0x1 ( n141, n142 )
n144        = LUT 0x8 ( n115, n138 )
n145        = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n134 )
n146        = LUT 0x4 ( n144, n145 )
n147        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n115 )
n148        = LUT 0x8 ( n115, EQL_02 )
n149        = LUT 0x1 ( n112, n148 )
n150        = LUT 0x8 ( n112, EQL_02 )
n151        = LUT 0x1 ( n132, n147 )
n152        = LUT 0x4 ( n149, n151 )
n153        = LUT 0x4 ( n150, n152 )
USCITE_REG_2__WFCIRCUIT_03 = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, n138 )
n155        = LUT 0x2 ( EQL_02, n129 )
n156        = LUT 0x8 ( n143, n155 )
n157        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n140 )
n158        = LUT 0x4 ( n143, n157 )
ENABLE_COUNT_REG_WFCIRCUIT_04 = LUT 0x1 ( CONT_EQL_03, n158 )
n160        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n143 )
n161        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n140 )
n162        = LUT 0x4 ( n143, n161 )
n163        = LUT 0x4 ( n140, n160 )
n164        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, EQL_03 )
n165        = LUT 0x4 ( n143, n164 )
n166        = LUT 0x4 ( n140, EQL_03 )
n167        = LUT 0x1 ( n163, n165 )
n168        = LUT 0x4 ( n166, n167 )
n169        = LUT 0x1 ( n140, n143 )
n170        = LUT 0x8 ( n140, n160 )
n171        = LUT 0x1 ( n169, n170 )
n172        = LUT 0x8 ( n143, n166 )
n173        = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n162 )
n174        = LUT 0x4 ( n172, n173 )
n175        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n143 )
n176        = LUT 0x8 ( n143, EQL_03 )
n177        = LUT 0x1 ( n140, n176 )
n178        = LUT 0x8 ( n140, EQL_03 )
n179        = LUT 0x1 ( n160, n175 )
n180        = LUT 0x4 ( n177, n179 )
n181        = LUT 0x4 ( n178, n180 )
USCITE_REG_2__WFCIRCUIT_04 = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, n166 )
n183        = LUT 0x2 ( EQL_03, n157 )
n184        = LUT 0x8 ( n171, n183 )
n185        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n168 )
n186        = LUT 0x4 ( n171, n185 )
ENABLE_COUNT_REG_WFCIRCUIT_05 = LUT 0x1 ( CONT_EQL_04, n186 )
n188        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n171 )
n189        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n168 )
n190        = LUT 0x4 ( n171, n189 )
n191        = LUT 0x4 ( n168, n188 )
n192        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, EQL_04 )
n193        = LUT 0x4 ( n171, n192 )
n194        = LUT 0x4 ( n168, EQL_04 )
n195        = LUT 0x1 ( n191, n193 )
n196        = LUT 0x4 ( n194, n195 )
n197        = LUT 0x1 ( n168, n171 )
n198        = LUT 0x8 ( n168, n188 )
n199        = LUT 0x1 ( n197, n198 )
n200        = LUT 0x8 ( n171, n194 )
n201        = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n190 )
n202        = LUT 0x4 ( n200, n201 )
n203        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n171 )
n204        = LUT 0x8 ( n171, EQL_04 )
n205        = LUT 0x1 ( n168, n204 )
n206        = LUT 0x8 ( n168, EQL_04 )
n207        = LUT 0x1 ( n188, n203 )
n208        = LUT 0x4 ( n205, n207 )
n209        = LUT 0x4 ( n206, n208 )
USCITE_REG_2__WFCIRCUIT_05 = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, n194 )
n211        = LUT 0x2 ( EQL_04, n185 )
n212        = LUT 0x8 ( n199, n211 )
n213        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n196 )
n214        = LUT 0x4 ( n199, n213 )
ENABLE_COUNT_REG_WFCIRCUIT_06 = LUT 0x1 ( CONT_EQL_05, n214 )
n216        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n199 )
n217        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n196 )
n218        = LUT 0x4 ( n199, n217 )
n219        = LUT 0x4 ( n196, n216 )
n220        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, EQL_05 )
n221        = LUT 0x4 ( n199, n220 )
n222        = LUT 0x4 ( n196, EQL_05 )
n223        = LUT 0x1 ( n219, n221 )
n224        = LUT 0x4 ( n222, n223 )
n225        = LUT 0x1 ( n196, n199 )
n226        = LUT 0x8 ( n196, n216 )
n227        = LUT 0x1 ( n225, n226 )
n228        = LUT 0x8 ( n199, n222 )
n229        = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n218 )
n230        = LUT 0x4 ( n228, n229 )
n231        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n199 )
n232        = LUT 0x8 ( n199, EQL_05 )
n233        = LUT 0x1 ( n196, n232 )
n234        = LUT 0x8 ( n196, EQL_05 )
n235        = LUT 0x1 ( n216, n231 )
n236        = LUT 0x4 ( n233, n235 )
n237        = LUT 0x4 ( n234, n236 )
USCITE_REG_2__WFCIRCUIT_06 = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, n222 )
n239        = LUT 0x2 ( EQL_05, n213 )
n240        = LUT 0x8 ( n227, n239 )
n241        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n224 )
n242        = LUT 0x4 ( n227, n241 )
ENABLE_COUNT_REG_WFCIRCUIT_07 = LUT 0x1 ( CONT_EQL_06, n242 )
n244        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n227 )
n245        = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n224 )
n246        = LUT 0x4 ( n227, n245 )
n247        = LUT 0x4 ( n224, EQL_06 )
n248        = LUT 0x1 ( n224, n227 )
n249        = LUT 0x8 ( n224, n244 )
n250        = LUT 0x1 ( n248, n249 )
n251        = LUT 0x8 ( n227, n247 )
n252        = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n246 )
n253        = LUT 0x4 ( n251, n252 )
n254        = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n227 )
n255        = LUT 0x8 ( n227, EQL_06 )
n256        = LUT 0x1 ( n224, n255 )
n257        = LUT 0x8 ( n224, EQL_06 )
n258        = LUT 0x1 ( n244, n254 )
n259        = LUT 0x4 ( n256, n258 )
n260        = LUT 0x4 ( n257, n259 )
USCITE_REG_2__WFCIRCUIT_07 = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, n247 )
n262        = LUT 0x2 ( EQL_06, n241 )
n263        = LUT 0x8 ( n250, n262 )
CC_MUX_REG_2__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT )
CC_MUX_REG_1__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT )
USCITE_REG_2__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT )
USCITE_REG_1__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_1__WFCIRCUIT )
ENABLE_COUNT_REG_WFCIRCUIT_00 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT )
ACKOUT_REG_WFCIRCUIT_00 = LUT 0x2 ( ACKOUT_REG_WFCIRCUIT )
CC_MUX_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n90 )
CC_MUX_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n97 )
USCITE_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n100 )
ACKOUT_REG_WFCIRCUIT_01 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_01 )
CC_MUX_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n118 )
CC_MUX_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n125 )
USCITE_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n128 )
ACKOUT_REG_WFCIRCUIT_02 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_02 )
CC_MUX_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n146 )
CC_MUX_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n153 )
USCITE_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n156 )
ACKOUT_REG_WFCIRCUIT_03 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_03 )
CC_MUX_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n174 )
CC_MUX_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n181 )
USCITE_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n184 )
ACKOUT_REG_WFCIRCUIT_04 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_04 )
CC_MUX_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n202 )
CC_MUX_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n209 )
USCITE_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n212 )
ACKOUT_REG_WFCIRCUIT_05 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_05 )
CC_MUX_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n230 )
CC_MUX_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n237 )
USCITE_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n240 )
ACKOUT_REG_WFCIRCUIT_06 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_06 )
CC_MUX_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n253 )
CC_MUX_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n260 )
USCITE_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n263 )
ACKOUT_REG_WFCIRCUIT_07 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_07 )
