RTL:
`timescale 1ns / 1ps
//Date : 09/04/2025
//Name : Shankhalika Mallick

// DAY-35 4 BIT SYNCHRONOUS UPCOUNTER WITH SYNCHRONOUS RESET

module UPCOUNT(clk,rst,count);
input clk,rst;
output reg [3:0]count;
always @(posedge clk)
begin
  if(rst==1)
    count<=4'b0;
    else 
    begin
        if(count==4'b1111)
            count<=0;
        else
            count<=count+1;
    end
end
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

TESTBENCH:

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

OUTPUT:
