

================================================================
== Vitis HLS Report for 'Stream2Mem_Batch_8u_1u_Pipeline_VITIS_LOOP_153_1'
================================================================
* Date:           Wed Mar 26 22:52:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_2_IODMA_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.380 us|  0.380 us|   17|   17|  loop auto-rewind flp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_153_1  |       17|       17|         3|          1|          1|    16|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     82|    -|
|Register         |        -|    -|      23|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      23|    115|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln153_fu_92_p2                |         +|   0|  0|  13|           5|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_127                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln153_fu_86_p2               |      icmp|   0|  0|  14|           5|           6|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          13|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm                   |  14|          3|    2|          6|
    |ap_NS_iter2_fsm                   |  14|          3|    2|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    5|         10|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |i_fu_54                           |   9|          2|    5|         10|
    |in0_V_TDATA_blk_n                 |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  82|         18|   18|         40|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_iter0_fsm                   |  1|   0|    1|          0|
    |ap_CS_iter1_fsm                   |  2|   0|    2|          0|
    |ap_CS_iter2_fsm                   |  2|   0|    2|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |  1|   0|    1|          0|
    |i_fu_54                           |  5|   0|    5|          0|
    |icmp_ln153_reg_116                |  1|   0|    1|          0|
    |icmp_ln153_reg_116_pp0_iter1_reg  |  1|   0|    1|          0|
    |in0_V_read_reg_125                |  8|   0|    8|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 23|   0|   23|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1|  return value|
|in0_V_TVALID           |   in|    1|        axis|                                               in0_V|       pointer|
|in0_V_TDATA            |   in|    8|        axis|                                               in0_V|       pointer|
|in0_V_TREADY           |  out|    1|        axis|                                               in0_V|       pointer|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|    8|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|    8|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|   11|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                                                gmem|       pointer|
|out_1                  |   in|   64|     ap_none|                                               out_1|        scalar|
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in0_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:182]   --->   Operation 9 'read' 'out_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln153 = store i5 0, i5 %i" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 10 'store' 'store_ln153' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln153 = br void %for.inc.i" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 11 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.78ns)   --->   "%icmp_ln153 = icmp_eq  i5 %i_1, i5 16" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 13 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.78ns)   --->   "%add_ln153 = add i5 %i_1, i5 1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 14 'add' 'add_ln153' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %for.inc.i.split, void %_Z10Stream2MemILj8ELj16EEvRN3hls6streamI7ap_uintIXT_EELi0EEEPS3_.exit.exitStub" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 15 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %out_1_read" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 16 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln153 = store i5 %add_ln153, i5 %i" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 17 'store' 'store_ln153' <Predicate = (!icmp_ln153)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.51>
ST_2 : Operation 18 [1/1] (0.51ns)   --->   "%in0_V_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in0_V" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:155->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 18 'read' 'in0_V_read' <Predicate = (!icmp_ln153)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln154 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_12" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:154->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 19 'specpipeline' 'specpipeline_ln154' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln153 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 21 'specloopname' 'specloopname_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (14.6ns)   --->   "%write_ln156 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem_addr, i8 %in0_V_read, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 22 'write' 'write_ln156' <Predicate = (!icmp_ln153)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln153 = br void %for.inc.i" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 23 'br' 'br_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln153)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0100]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
out_1_read              (read             ) [ 0000]
store_ln153             (store            ) [ 0000]
br_ln153                (br               ) [ 0000]
i_1                     (load             ) [ 0000]
icmp_ln153              (icmp             ) [ 0111]
add_ln153               (add              ) [ 0000]
br_ln153                (br               ) [ 0000]
gmem_addr               (getelementptr    ) [ 0111]
store_ln153             (store            ) [ 0000]
in0_V_read              (read             ) [ 0101]
specpipeline_ln154      (specpipeline     ) [ 0000]
speclooptripcount_ln153 (speclooptripcount) [ 0000]
specloopname_ln153      (specloopname     ) [ 0000]
write_ln156             (write            ) [ 0000]
br_ln153                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="out_1_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_1_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="in0_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_V_read/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln156_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="2"/>
<pin id="73" dir="0" index="2" bw="8" slack="1"/>
<pin id="74" dir="0" index="3" bw="1" slack="0"/>
<pin id="75" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln156/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln153_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="5" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_1_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="0"/>
<pin id="85" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln153_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln153_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="gmem_addr_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln153_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="0" index="1" bw="5" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/1 "/>
</bind>
</comp>

<comp id="109" class="1005" name="i_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="116" class="1005" name="icmp_ln153_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln153 "/>
</bind>
</comp>

<comp id="120" class="1005" name="gmem_addr_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="2"/>
<pin id="122" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="125" class="1005" name="in0_V_read_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="1"/>
<pin id="127" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in0_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="28" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="36" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="50" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="52" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="58" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="92" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="54" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="114"><net_src comp="109" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="115"><net_src comp="109" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="119"><net_src comp="86" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="98" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="128"><net_src comp="64" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="70" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 }
	Port: in0_V | {}
 - Input state : 
	Port: Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1 : gmem | {}
	Port: Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1 : out_1 | {1 }
	Port: Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1 : in0_V | {2 }
  - Chain level:
	State 1
		store_ln153 : 1
		i_1 : 1
		icmp_ln153 : 2
		add_ln153 : 2
		br_ln153 : 3
		store_ln153 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln153_fu_86    |    0    |    13   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln153_fu_92     |    0    |    13   |
|----------|-------------------------|---------|---------|
|   read   |  out_1_read_read_fu_58  |    0    |    0    |
|          |  in0_V_read_read_fu_64  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln156_write_fu_70 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    26   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| gmem_addr_reg_120|    8   |
|     i_reg_109    |    5   |
|icmp_ln153_reg_116|    1   |
|in0_V_read_reg_125|    8   |
+------------------+--------+
|       Total      |   22   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   22   |    -   |
+-----------+--------+--------+
|   Total   |   22   |   26   |
+-----------+--------+--------+
