# Compile of Abs.v was successful.
# Compile of CounterDualPort.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Rgb2Gray.v was successful.
# 12 compiles, 0 failed with no errors.
# Load canceled
# Compile of Abs.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# 12 compiles, 1 failed with no errors.
# Compile of Abs.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# 12 compiles, 1 failed with no errors.
# Compile of Abs.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# Compile of Counter.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.EdgeDetector_tb
# vsim -gui work.EdgeDetector_tb 
# Start time: 15:45:55 on Jan 28,2023
# Loading work.EdgeDetector_tb
# Loading work.EdgeDetector
# Loading work.EdgeDetector_Datapath
# Loading work.Counter
# Loading work.Mux2
# Loading work.EdgeDetector_MemImgAdrGen
# Loading work.Memory
# Loading work.EdgeDetector_Kernel
# Loading work.Mac
# Loading work.Abs
# Loading work.EdgeDetector_Controller
# ** Error (suppressible): (vsim-8602) Replication multiplier (0) should be greater than zero.
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrMemG File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v Line: 23
# ** Error (suppressible): (vsim-8602) Replication multiplier (0) should be greater than zero.
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrMemG File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 162
# Error loading design
# End time: 15:45:57 on Jan 28,2023, Elapsed time: 0:00:02
# Errors: 2, Warnings: 13
# Compile of Abs.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# Compile of Counter.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.EdgeDetector_tb
# vsim -gui work.EdgeDetector_tb 
# Start time: 15:50:07 on Jan 28,2023
# Loading work.EdgeDetector_tb
# Loading work.EdgeDetector
# Loading work.EdgeDetector_Datapath
# Loading work.Counter
# Loading work.Mux2
# Loading work.EdgeDetector_MemImgAdrGen
# Loading work.Memory
# Loading work.EdgeDetector_Kernel
# Loading work.Mac
# Loading work.Abs
# Loading work.EdgeDetector_Controller
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'X_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'Y_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'X_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrInput File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'Y_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrInput File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 78
# ** Error (suppressible): (vsim-8602) Replication multiplier (0) should be greater than zero.
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrMemG File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v Line: 23
# ** Error (suppressible): (vsim-8602) Replication multiplier (0) should be greater than zero.
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrMemG File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 162
# Error loading design
# End time: 15:50:08 on Jan 28,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 8
# Compile of Abs.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# Compile of Counter.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.EdgeDetector_tb
# vsim -gui work.EdgeDetector_tb 
# Start time: 15:50:54 on Jan 28,2023
# Loading work.EdgeDetector_tb
# Loading work.EdgeDetector
# Loading work.EdgeDetector_Datapath
# Loading work.Counter
# Loading work.Mux2
# Loading work.EdgeDetector_MemImgAdrGen
# Loading work.Memory
# Loading work.EdgeDetector_Kernel
# Loading work.Mac
# Loading work.Abs
# Loading work.EdgeDetector_Controller
# ** Error (suppressible): (vsim-8602) Replication multiplier (0) should be greater than zero.
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrMemG File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v Line: 23
# ** Error (suppressible): (vsim-8602) Replication multiplier (0) should be greater than zero.
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrMemG File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 162
# Error loading design
# End time: 15:50:55 on Jan 28,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 4
# Compile of Abs.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# Compile of Counter.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.EdgeDetector_tb
# vsim -gui work.EdgeDetector_tb 
# Start time: 15:58:09 on Jan 28,2023
# Loading work.EdgeDetector_tb
# Loading work.EdgeDetector
# Loading work.EdgeDetector_Datapath
# Loading work.Counter
# Loading work.Mux2
# Loading work.EdgeDetector_MemImgAdrGen
# Loading work.Memory
# Loading work.EdgeDetector_Kernel
# Loading work.Mac
# Loading work.Abs
# Loading work.EdgeDetector_Controller
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'X_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Y_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 162
add wave -position insertpoint  \
sim:/EdgeDetector_tb/clk_r \
sim:/EdgeDetector_tb/rst_r \
sim:/EdgeDetector_tb/start_r \
sim:/EdgeDetector_tb/GrayImage_r \
sim:/EdgeDetector_tb/valid_w \
sim:/EdgeDetector_tb/dataAvailable_w \
sim:/EdgeDetector_tb/ProcessedImagePixel_w
run -all
# ** Note: $stop    : E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_tb.v(50)
#    Time: 271 ps  Iteration: 0  Instance: /EdgeDetector_tb
# Break in Module EdgeDetector_tb at E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_tb.v line 50
# Can't move the Now cursor.
# Compile of Abs.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# Compile of Counter.v was successful.
# 13 compiles, 0 failed with no errors.
# Compile of Abs.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# Compile of Counter.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.EdgeDetector_tb
# End time: 15:59:48 on Jan 28,2023, Elapsed time: 0:01:39
# Errors: 0, Warnings: 8
# vsim -gui work.EdgeDetector_tb 
# Start time: 15:59:48 on Jan 28,2023
# Loading work.EdgeDetector_tb
# Loading work.EdgeDetector
# Loading work.EdgeDetector_Datapath
# Loading work.Counter
# Loading work.Mux2
# Loading work.EdgeDetector_MemImgAdrGen
# Loading work.Memory
# Loading work.EdgeDetector_Kernel
# Loading work.Mac
# Loading work.Abs
# Loading work.EdgeDetector_Controller
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'X_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Y_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 162
add wave -position insertpoint  \
sim:/EdgeDetector_tb/clk_r \
sim:/EdgeDetector_tb/rst_r \
sim:/EdgeDetector_tb/start_r \
sim:/EdgeDetector_tb/GrayImage_r \
sim:/EdgeDetector_tb/valid_w \
sim:/EdgeDetector_tb/dataAvailable_w \
sim:/EdgeDetector_tb/ProcessedImagePixel_w
run -all
# ** Note: $stop    : E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_tb.v(50)
#    Time: 271 ps  Iteration: 0  Instance: /EdgeDetector_tb
# Break in Module EdgeDetector_tb at E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_tb.v line 50
# Compile of Abs.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# Compile of Counter.v was successful.
# 13 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.EdgeDetector_tb
# Loading work.EdgeDetector
# Loading work.EdgeDetector_Datapath
# Loading work.Counter
# Loading work.Mux2
# Loading work.EdgeDetector_MemImgAdrGen
# Loading work.Memory
# Loading work.EdgeDetector_Kernel
# Loading work.Mac
# Loading work.Abs
# Loading work.EdgeDetector_Controller
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'X_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Y_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 162
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_tb.v(50)
#    Time: 271 ps  Iteration: 0  Instance: /EdgeDetector_tb
# Break in Module EdgeDetector_tb at E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_tb.v line 50
add wave -position insertpoint  \
sim:/EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/KxIndex_w
add wave -position insertpoint  \
sim:/EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/KyIndex_w
add wave -position insertpoint  \
sim:/EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/GxIndex_w
add wave -position insertpoint  \
sim:/EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/GyIndex_w
add wave -position insertpoint  \
sim:/EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/ImgxIndex_w
add wave -position insertpoint  \
sim:/EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/ImgyIndex_w
restart
add wave -position insertpoint  \
sim:/EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/GxPixel_w
add wave -position insertpoint  \
sim:/EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/GyPixel_w
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'X_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Y_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 162
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_tb.v(50)
#    Time: 271 ps  Iteration: 0  Instance: /EdgeDetector_tb
# Break in Module EdgeDetector_tb at E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_tb.v line 50
# Compile of Abs.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# Compile of Counter.v was successful.
# 13 compiles, 0 failed with no errors.
# Compile of Abs.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# Compile of Counter.v was successful.
# 13 compiles, 0 failed with no errors.
# Load canceled
# Compile of Abs.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# Compile of Counter.v was successful.
# Compile of AnyImage_tb.v failed with 3 errors.
# 14 compiles, 1 failed with 3 errors.
# Compile of Abs.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# Compile of Counter.v was successful.
# Compile of AnyImage_tb.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.AnyImage_tb
# End time: 16:37:41 on Jan 28,2023, Elapsed time: 0:37:53
# Errors: 0, Warnings: 10
# vsim -gui work.AnyImage_tb 
# Start time: 16:37:41 on Jan 28,2023
# Loading work.AnyImage_tb
# Loading work.EdgeDetector
# Loading work.EdgeDetector_Datapath
# Loading work.Counter
# Loading work.Mux2
# Loading work.EdgeDetector_MemImgAdrGen
# Loading work.Memory
# Loading work.EdgeDetector_Kernel
# Loading work.Mac
# Loading work.Abs
# Loading work.EdgeDetector_Controller
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'X_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Y_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 162
add wave -position insertpoint  \
sim:/AnyImage_tb/IMG_X_SIZE \
sim:/AnyImage_tb/IMG_Y_SIZE \
sim:/AnyImage_tb/INPUT_PIXELS \
sim:/AnyImage_tb/OUTPUT_PIXELS \
sim:/AnyImage_tb/clk_r \
sim:/AnyImage_tb/rst_r \
sim:/AnyImage_tb/start_r \
sim:/AnyImage_tb/gray \
sim:/AnyImage_tb/valid_w \
sim:/AnyImage_tb/dataAvailable_w \
sim:/AnyImage_tb/ProcessedImagePixel_w \
sim:/AnyImage_tb/INPUT \
sim:/AnyImage_tb/OUTPUT \
sim:/AnyImage_tb/i
# (vsim-4077) Logging very large object: /AnyImage_tb/INPUT
# (vsim-4077) Logging very large object: /AnyImage_tb/OUTPUT
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'X_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Y_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 162
add wave -position insertpoint  \
sim:/AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/ImgxIndex_w \
sim:/AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/ImgyIndex_w \
sim:/AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/GxIndex_w \
sim:/AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/GyIndex_w
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break key hit
# Simulation stop requested.
# Can't move the Now cursor.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'X_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Y_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 162
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break key hit
# Simulation stop requested.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'X_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Y_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 162
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break key hit
# Simulation stop requested.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'X_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Y_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 162
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/AnyImage_tb.v(52)
#    Time: 49347157 ns  Iteration: 0  Instance: /AnyImage_tb
# Break in Module AnyImage_tb at E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/AnyImage_tb.v line 52
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'X_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Y_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 162
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/AnyImage_tb.v(52)
#    Time: 49347157 ns  Iteration: 0  Instance: /AnyImage_tb
# Break in Module AnyImage_tb at E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/AnyImage_tb.v line 52
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'X_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Y_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 162
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/AnyImage_tb.v(52)
#    Time: 49347157 ns  Iteration: 0  Instance: /AnyImage_tb
# Break in Module AnyImage_tb at E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/AnyImage_tb.v line 52
# Compile of Abs.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# Compile of Counter.v was successful.
# Compile of AnyImage_tb.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.AnyImage_tb
# Loading work.EdgeDetector
# Loading work.EdgeDetector_Datapath
# Loading work.Counter
# Loading work.Mux2
# Loading work.EdgeDetector_MemImgAdrGen
# Loading work.Memory
# Loading work.EdgeDetector_Kernel
# Loading work.Mac
# Loading work.Abs
# Loading work.EdgeDetector_Controller
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'X_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Y_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Counter.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/CntrKernel File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (17) does not match connection size (12) for port 'Result_o'. The port definition is at: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/Mac.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /AnyImage_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy File: E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/EdgeDetector_Datapath.v Line: 162
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/AnyImage_tb.v(52)
#    Time: 49347157 ns  Iteration: 0  Instance: /AnyImage_tb
# Break in Module AnyImage_tb at E:/BSc/Term7/810180401_FPGAX/Plus_CA/Edge_detection_without_IP/AnyImage_tb.v line 52
quit
# End time: 17:27:37 on Jan 28,2023, Elapsed time: 0:49:56
# Errors: 0, Warnings: 5
