
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 20 y = 20
Auto-sizing FPGA, try x = 10 y = 10
Auto-sizing FPGA, try x = 15 y = 15
Auto-sizing FPGA, try x = 17 y = 17
Auto-sizing FPGA, try x = 18 y = 18
Auto-sizing FPGA, try x = 17 y = 17
FPGA auto-sized to, x = 18 y = 18

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      72	blocks of type .io
Architecture 72	blocks of type .io
Netlist      315	blocks of type .clb
Architecture 324	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 18 x 18 array of clbs.

Netlist num_nets:  360
Netlist num_blocks:  387
Netlist inputs pins:  45
Netlist output pins:  27

19 15 0
12 0 0
19 9 0
7 19 0
12 19 0
5 0 0
0 7 0
3 0 0
19 4 0
6 19 0
17 19 0
13 19 0
18 0 0
8 19 0
4 0 0
10 11 0
11 5 0
12 18 0
5 10 0
16 14 0
2 16 0
8 9 0
2 10 0
4 9 0
9 5 0
7 13 0
8 13 0
10 13 0
5 12 0
14 16 0
0 2 0
3 16 0
11 8 0
13 7 0
10 7 0
12 2 0
13 3 0
14 3 0
2 12 0
17 3 0
13 12 0
13 6 0
17 10 0
9 3 0
9 17 0
2 4 0
13 17 0
4 12 0
5 13 0
3 6 0
11 9 0
10 9 0
16 18 0
15 11 0
1 3 0
6 16 0
0 15 0
1 9 0
1 7 0
8 17 0
17 1 0
3 5 0
11 12 0
12 17 0
2 6 0
0 8 0
3 4 0
1 5 0
0 16 0
14 19 0
1 6 0
15 14 0
2 11 0
1 17 0
0 12 0
6 10 0
6 11 0
7 15 0
3 10 0
7 9 0
18 11 0
4 18 0
15 18 0
11 19 0
8 10 0
17 18 0
16 11 0
6 12 0
10 1 0
17 0 0
1 19 0
6 15 0
17 12 0
6 2 0
18 15 0
11 6 0
16 17 0
6 0 0
9 8 0
19 10 0
5 18 0
6 18 0
7 17 0
18 18 0
2 14 0
9 13 0
8 4 0
1 13 0
6 9 0
17 17 0
5 9 0
19 14 0
10 18 0
19 5 0
0 1 0
0 3 0
11 1 0
12 5 0
10 17 0
6 8 0
5 11 0
9 9 0
6 7 0
11 7 0
5 15 0
7 18 0
13 2 0
1 15 0
13 4 0
16 2 0
19 3 0
14 18 0
16 8 0
2 19 0
15 1 0
10 6 0
17 7 0
19 18 0
19 6 0
0 10 0
0 9 0
19 16 0
6 1 0
11 14 0
12 8 0
4 16 0
16 13 0
0 18 0
15 15 0
5 14 0
7 6 0
16 7 0
5 8 0
14 0 0
11 11 0
8 16 0
0 5 0
15 8 0
12 6 0
6 6 0
10 19 0
17 6 0
15 0 0
15 13 0
13 0 0
16 0 0
11 15 0
1 10 0
10 0 0
2 8 0
18 12 0
10 2 0
7 5 0
5 7 0
3 14 0
9 1 0
13 5 0
14 9 0
8 15 0
18 2 0
18 10 0
4 8 0
16 19 0
19 11 0
0 11 0
12 15 0
9 16 0
13 16 0
17 4 0
9 0 0
16 5 0
15 5 0
14 10 0
19 8 0
7 4 0
4 14 0
5 6 0
17 11 0
11 4 0
15 10 0
10 15 0
16 10 0
16 16 0
13 13 0
13 15 0
1 11 0
3 15 0
14 13 0
11 0 0
1 8 0
4 7 0
7 1 0
15 17 0
6 5 0
18 14 0
3 17 0
13 14 0
19 2 0
19 12 0
2 17 0
2 18 0
8 2 0
5 16 0
9 12 0
16 9 0
0 17 0
8 0 0
12 3 0
10 3 0
11 16 0
6 17 0
1 18 0
16 6 0
13 9 0
10 10 0
9 2 0
16 1 0
12 1 0
19 13 0
11 2 0
8 14 0
5 1 0
8 1 0
7 2 0
10 14 0
18 19 0
0 4 0
6 4 0
11 3 0
4 10 0
16 15 0
10 5 0
19 1 0
13 18 0
5 17 0
14 8 0
12 12 0
12 14 0
15 4 0
11 13 0
8 12 0
8 11 0
14 5 0
8 8 0
9 4 0
9 10 0
7 11 0
3 7 0
6 3 0
16 3 0
7 12 0
15 2 0
4 15 0
7 7 0
14 4 0
4 19 0
4 1 0
19 17 0
1 16 0
18 6 0
5 5 0
4 11 0
0 13 0
10 12 0
9 18 0
7 8 0
12 13 0
6 14 0
12 11 0
3 19 0
9 14 0
4 6 0
14 11 0
10 16 0
12 7 0
2 5 0
18 9 0
8 18 0
10 4 0
18 5 0
15 12 0
12 16 0
1 4 0
3 11 0
12 9 0
7 0 0
14 2 0
12 4 0
3 18 0
8 3 0
18 4 0
9 6 0
8 6 0
15 6 0
17 8 0
8 5 0
17 9 0
18 16 0
9 11 0
14 7 0
17 13 0
17 15 0
19 7 0
14 1 0
13 1 0
6 13 0
7 3 0
16 4 0
15 16 0
2 1 0
4 13 0
7 16 0
2 3 0
1 12 0
14 12 0
5 3 0
11 17 0
18 7 0
10 8 0
14 6 0
18 8 0
18 3 0
0 6 0
13 10 0
17 5 0
12 10 0
13 11 0
11 18 0
9 15 0
4 17 0
14 14 0
14 15 0
3 9 0
2 9 0
9 7 0
4 5 0
11 10 0
15 9 0
17 16 0
14 17 0
8 7 0
7 10 0
2 7 0
17 2 0
3 12 0
17 14 0
16 12 0
7 14 0
5 4 0
2 15 0
15 19 0
4 4 0
15 3 0
0 14 0
5 19 0
2 0 0
9 19 0
18 17 0
1 0 0
15 7 0
18 1 0
18 13 0
3 13 0
3 8 0
1 14 0
2 13 0
13 8 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 9.02736e-09.
T_crit: 9.01727e-09.
T_crit: 9.132e-09.
T_crit: 9.0324e-09.
T_crit: 8.92902e-09.
T_crit: 9.0324e-09.
T_crit: 9.03745e-09.
T_crit: 8.92775e-09.
T_crit: 8.92523e-09.
T_crit: 8.92776e-09.
T_crit: 9.02338e-09.
T_crit: 9.07451e-09.
T_crit: 9.47628e-09.
T_crit: 9.34256e-09.
T_crit: 9.95904e-09.
T_crit: 9.66155e-09.
T_crit: 9.63746e-09.
T_crit: 9.48133e-09.
T_crit: 9.76229e-09.
T_crit: 1.00302e-08.
T_crit: 1.06179e-08.
T_crit: 1.00462e-08.
T_crit: 9.76506e-09.
T_crit: 1.00416e-08.
T_crit: 9.8506e-09.
T_crit: 1.02496e-08.
T_crit: 1.08668e-08.
T_crit: 1.04552e-08.
T_crit: 1.02415e-08.
T_crit: 1.01184e-08.
T_crit: 1.04432e-08.
T_crit: 1.02151e-08.
T_crit: 1.03208e-08.
T_crit: 1.02365e-08.
T_crit: 1.02283e-08.
T_crit: 1.065e-08.
T_crit: 1.01842e-08.
T_crit: 1.02461e-08.
T_crit: 1.00366e-08.
T_crit: 1.04324e-08.
T_crit: 1.03443e-08.
T_crit: 9.86586e-09.
T_crit: 1.04539e-08.
T_crit: 1.01797e-08.
T_crit: 1.02345e-08.
T_crit: 1.00214e-08.
T_crit: 1.00214e-08.
T_crit: 1.0286e-08.
T_crit: 1.05459e-08.
T_crit: 1.04255e-08.
Routing failed.
low, high, current 8 -1 16
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 9.01853e-09.
T_crit: 9.00844e-09.
T_crit: 9.00844e-09.
T_crit: 8.90757e-09.
T_crit: 9.016e-09.
T_crit: 9.01727e-09.
T_crit: 9.12318e-09.
T_crit: 9.12318e-09.
T_crit: 9.12318e-09.
T_crit: 9.12191e-09.
T_crit: 9.01222e-09.
T_crit: 9.12191e-09.
T_crit: 9.01727e-09.
T_crit: 9.01727e-09.
T_crit: 8.90757e-09.
T_crit: 8.90757e-09.
T_crit: 8.90884e-09.
T_crit: 8.90884e-09.
T_crit: 9.2929e-09.
T_crit: 9.91577e-09.
T_crit: 9.8637e-09.
T_crit: 1.02717e-08.
T_crit: 1.02272e-08.
T_crit: 1.01611e-08.
T_crit: 1.00477e-08.
T_crit: 1.07601e-08.
T_crit: 1.04849e-08.
T_crit: 1.07674e-08.
T_crit: 1.0193e-08.
T_crit: 1.0451e-08.
T_crit: 1.05743e-08.
T_crit: 1.15302e-08.
T_crit: 1.19777e-08.
T_crit: 1.36428e-08.
T_crit: 1.226e-08.
T_crit: 1.19834e-08.
T_crit: 1.2235e-08.
T_crit: 1.21316e-08.
T_crit: 1.19639e-08.
T_crit: 1.25394e-08.
T_crit: 1.23779e-08.
T_crit: 1.26452e-08.
T_crit: 1.31873e-08.
T_crit: 1.18568e-08.
T_crit: 1.34806e-08.
T_crit: 1.26902e-08.
T_crit: 1.22501e-08.
T_crit: 1.25761e-08.
T_crit: 1.23941e-08.
T_crit: 1.31109e-08.
Routing failed.
low, high, current 16 -1 32
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 9.01853e-09.
T_crit: 8.90379e-09.
T_crit: 8.90379e-09.
T_crit: 9.01348e-09.
T_crit: 8.90379e-09.
T_crit: 8.90379e-09.
T_crit: 8.90379e-09.
T_crit: 8.90379e-09.
T_crit: 8.90379e-09.
T_crit: 8.90379e-09.
T_crit: 8.90379e-09.
T_crit: 8.90379e-09.
T_crit: 8.90379e-09.
T_crit: 8.90379e-09.
T_crit: 8.90379e-09.
Successfully routed after 16 routing iterations.
Completed net delay value cross check successfully.
low, high, current 16 32 24
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 9.01853e-09.
T_crit: 9.00844e-09.
T_crit: 8.90379e-09.
T_crit: 9.01348e-09.
T_crit: 9.01727e-09.
T_crit: 9.01727e-09.
T_crit: 9.01727e-09.
T_crit: 9.01727e-09.
T_crit: 8.90757e-09.
T_crit: 8.90757e-09.
T_crit: 9.01222e-09.
T_crit: 9.01222e-09.
T_crit: 9.01222e-09.
T_crit: 9.01222e-09.
T_crit: 9.01222e-09.
T_crit: 9.01222e-09.
T_crit: 9.01222e-09.
T_crit: 9.01222e-09.
T_crit: 9.01222e-09.
T_crit: 9.01222e-09.
T_crit: 9.01222e-09.
T_crit: 9.01222e-09.
T_crit: 9.01222e-09.
T_crit: 9.01222e-09.
Successfully routed after 25 routing iterations.
Completed net delay value cross check successfully.
low, high, current 16 24 20
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 9.01146e-09.
T_crit: 8.89168e-09.
T_crit: 9.0965e-09.
T_crit: 8.92264e-09.
T_crit: 8.90934e-09.
T_crit: 8.92264e-09.
T_crit: 8.92264e-09.
T_crit: 8.9106e-09.
T_crit: 8.9106e-09.
T_crit: 8.9106e-09.
T_crit: 8.9106e-09.
T_crit: 8.9106e-09.
T_crit: 8.9106e-09.
T_crit: 8.9106e-09.
T_crit: 8.9106e-09.
T_crit: 8.9106e-09.
T_crit: 8.9106e-09.
T_crit: 8.9106e-09.
T_crit: 8.9106e-09.
T_crit: 8.9106e-09.
T_crit: 8.9106e-09.
T_crit: 8.9106e-09.
T_crit: 9.30181e-09.
T_crit: 8.9106e-09.
T_crit: 8.9106e-09.
T_crit: 9.5279e-09.
T_crit: 8.91312e-09.
T_crit: 8.9106e-09.
Successfully routed after 29 routing iterations.
Completed net delay value cross check successfully.
low, high, current 16 20 18
Warning (check_all_tracks_reach_pins):  track 16 does not 
	connect to any FB IPINs.
Warning (check_all_tracks_reach_pins):  track 17 does not 
	connect to any FB IPINs.
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 9.22152e-09.
T_crit: 9.10678e-09.
T_crit: 9.10804e-09.
T_crit: 9.01853e-09.
T_crit: 9.02294e-09.
T_crit: 9.21143e-09.
T_crit: 8.92207e-09.
T_crit: 9.10804e-09.
T_crit: 9.11182e-09.
T_crit: 9.00718e-09.
T_crit: 9.016e-09.
T_crit: 9.00718e-09.
T_crit: 9.00591e-09.
T_crit: 9.00591e-09.
T_crit: 9.00718e-09.
T_crit: 9.00718e-09.
T_crit: 9.00718e-09.
T_crit: 9.00718e-09.
T_crit: 9.00718e-09.
T_crit: 9.00718e-09.
T_crit: 9.00718e-09.
T_crit: 9.23917e-09.
T_crit: 9.61539e-09.
T_crit: 9.62735e-09.
T_crit: 9.44664e-09.
T_crit: 1.03525e-08.
T_crit: 9.72067e-09.
T_crit: 9.79791e-09.
T_crit: 1.15673e-08.
T_crit: 1.0183e-08.
T_crit: 1.08688e-08.
T_crit: 1.23759e-08.
T_crit: 1.17356e-08.
T_crit: 1.14808e-08.
T_crit: 1.16724e-08.
T_crit: 1.13673e-08.
T_crit: 1.1789e-08.
T_crit: 1.31801e-08.
T_crit: 1.2972e-08.
T_crit: 1.2972e-08.
T_crit: 1.22649e-08.
T_crit: 1.17575e-08.
T_crit: 1.29912e-08.
T_crit: 1.30718e-08.
T_crit: 1.29919e-08.
T_crit: 1.35132e-08.
T_crit: 1.35132e-08.
T_crit: 1.24794e-08.
T_crit: 1.25992e-08.
T_crit: 1.32844e-08.
Routing failed.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -368743165
Best routing used a channel width factor of 20.


Average number of bends per net: 6.61389  Maximum # of bends: 58


The number of routed nets (nonglobal): 360
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 9634   Average net length: 26.7611
	Maximum net length: 200

Wirelength results in terms of physical segments:
	Total wiring segments used: 4925   Av. wire segments per net: 13.6806
	Maximum segments used by a net: 102


X - Directed channels:

j	max occ	av_occ		capacity
0	19	13.3889  	20
1	16	10.3889  	20
2	18	11.3889  	20
3	20	14.3889  	20
4	18	13.8333  	20
5	19	13.6111  	20
6	20	15.1667  	20
7	18	13.0556  	20
8	19	15.0556  	20
9	19	15.2778  	20
10	18	14.2778  	20
11	19	15.2778  	20
12	20	16.5000  	20
13	20	15.6111  	20
14	18	14.6667  	20
15	19	14.8889  	20
16	19	14.1111  	20
17	17	13.1667  	20
18	16	11.1667  	20

Y - Directed channels:

i	max occ	av_occ		capacity
0	19	13.2778  	20
1	20	13.1667  	20
2	17	12.7778  	20
3	18	12.6111  	20
4	20	13.9444  	20
5	17	13.4444  	20
6	18	14.7222  	20
7	18	14.8889  	20
8	19	14.7222  	20
9	19	15.6667  	20
10	19	15.6667  	20
11	17	13.7222  	20
12	17	14.7222  	20
13	19	15.2222  	20
14	20	15.0556  	20
15	18	14.2778  	20
16	19	13.8889  	20
17	19	14.8889  	20
18	20	13.3333  	20

Total Tracks in X-direction: 380  in Y-direction: 380

Logic Area (in minimum width transistor areas):
Total Logic Area: 9.72e+06  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 816020.  Per logic tile: 2518.58

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.682

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.682

Critical Path: 8.9106e-09 (s)

Time elapsed (PLACE&ROUTE): 16745.953000 ms


Time elapsed (Fernando): 16745.961000 ms

