// ========== Copyright Header Begin ==========================================
// 
// OpenSPARC T1 Processor File: tlu_defines.vrhpal
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
// 
// The above named program is free software; you can redistribute it and/or
// modify it under the terms of the GNU General Public
// License version 2 as published by the Free Software Foundation.
// 
// The above named program is distributed in the hope that it will be 
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
// General Public License for more details.
// 
// You should have received a copy of the GNU General Public
// License along with this work; if not, write to the Free Software
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
// 
// ========== Copyright Header End ============================================
/////////////////////////////////////////////
// defines for tlu_thrd_fsm
//
// hpstate[4:0] pstate[11:0], TL, 
// {maxtl, maxtl-1, maxstl, tl_gt0}, 
// {trap-taken, s-trap}, {wdr, xir, sir}, 
// {done/retry, wsr}, saddr, wsr_data[11:0]

////////////////////////////////
// RED State
////////////////////////////////
#define THRD_RED_ST		{5'bxx1xx, 12'b00xxxx0xxxx0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define RED_ST_BY_TRAP_OR_RST	{5'b00110, 12'b000000010100, 3'b110, 4'b1001, 2'b00, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define RED_ST_BY_TRAP_TLLT5	{5'b00110, 12'b000000010100, 3'bxxx, 4'bxxx1, 2'b00, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}

// traps in red state
#define TRAP_AT_RED_ST_MAXSTL	{5'bxx1xx, 12'b00xxxx0xxxx0, 3'b010, 4'b0011, 2'b1x, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define TRAP_AT_RED_ST_TL_LT5	{5'bxx1xx, 12'b00xxxx0xxxx0, 3'bxxx, 4'b00xx, 2'b1x, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define TRAP_AT_RED_ST_MAXTL1	{5'bxx1xx, 12'b00xxxx0xxxx0, 3'b101, 4'b0101, 2'b1x, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define TRAP_AT_RED_ST_MAXTL	{5'bxx1xx, 12'b00xxxx0xxxx0, 3'b110, 4'b1001, 2'b1x, 3'bx00, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}

// done/retry in red state
#define DNRTRY_AT_RED_ST_TO_R	{5'bxx1xx, 12'b00xxxx0xxxx0, 3'bxxx, 4'bxxx1, 2'b00, 3'b000, 2'b10, 7'hxx, 12'bxxxxxxxxxxxx}
#define DNRTRY_AT_RED_ST_TO_H	{5'bxx1xx, 12'b00xxxx0xxxx0, 3'bxxx, 4'bxxx1, 2'b00, 3'b000, 2'b10, 7'hxx, 12'bxxxxxxxxxxxx}
#define DNRTRY_AT_RED_ST_TO_S	{5'bxx1xx, 12'b00xxxx0xxxx0, 3'bxxx, 4'bxxx1, 2'b00, 3'b000, 2'b10, 7'hxx, 12'bxxxxxxxxxxxx}
#define DNRTRY_AT_RED_ST_TO_U	{5'bxx1xx, 12'b00xxxx0xxxx0, 3'bxxx, 4'bxxx1, 2'b00, 3'b000, 2'b10, 7'hxx, 12'bxxxxxxxxxxxx}

// WSR to (H)PSTATE in red 
#define WSR_AT_RED_ST_TO_H	{5'bxx1xx, 12'b00xxxx0xxxx0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b01, 7'h40, 12'bxxxxxx0xx1xx}
#define WSR_AT_RED_ST_TO_S	{5'bxx1xx, 12'b00xxxx0xx1x0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b01, 7'h40, 12'bxxxxxx0xx0xx}
#define WSR_AT_RED_ST_TO_U	{5'bxx1xx, 12'b00xxxx0xx0x0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b01, 7'h40, 12'bxxxxxx0xx0xx}

// resets in red state
#define WDG_RST_AT_RED_ST	{5'bxx1xx, 12'b00xxxx0xxxx0, 3'bxxx, 4'bxxxx, 2'bxx, 3'b100, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define XIR_RST_AT_RED_ST	{5'bxx1xx, 12'b00xxxx0xxxx0, 3'bxxx, 4'bxxxx, 2'bxx, 3'b010, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define SIR_RST_AT_RED_ST_MAXTL	{5'bxx1xx, 12'b00xxxx0xxxx0, 3'b110, 4'b1001, 2'bxx, 3'b101, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define SIR_RST_AT_RED_ST_TLLT6	{5'bxx1xx, 12'b00xxxx0xxxx0, 3'bxxx, 4'b0xxx, 2'bxx, 3'b001, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}

////////////////////////////////
// Hypervisor State
////////////////////////////////
#define THRD_HYPERVISOR_ST	{5'bx101x, 12'b00xxxx0xxxx0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define HPV_ST_BY_TRAP		{5'bx101x, 12'b00xxxx0xx0x0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}

// traps in hypervisor state
#define HTRAP_AT_HPV_ST_MAXSTL	{5'bx101x, 12'b00xxxx0xxxx0, 3'b010, 4'b0011, 2'b10, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define HTRAP_AT_HPV_ST_TL_LT5	{5'bx101x, 12'b00xxxx0xxxx0, 3'bxxx, 4'b00xx, 2'b10, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define HTRAP_AT_HPV_ST_MAXTL1	{5'bx101x, 12'b00xxxx0xxxx0, 3'b101, 4'b0101, 2'b10, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define HTRAP_AT_HPV_ST_MAXTL	{5'bx101x, 12'b00xxxx0xxxx0, 3'b110, 4'b1001, 2'b10, 3'bx00, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define STRAP_AT_HPV_ST_MAXSTL	{5'bx101x, 12'b00xxxx0xxxx0, 3'b010, 4'b0011, 2'b11, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define STRAP_AT_HPV_ST_TL_LT5	{5'bx101x, 12'b00xxxx0xxxx0, 3'bxxx, 4'b00xx, 2'b11, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define STRAP_AT_HPV_ST_MAXTL1	{5'bx101x, 12'b00xxxx0xxxx0, 3'b101, 4'b0101, 2'b11, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define STRAP_AT_HPV_ST_MAXTL	{5'bx101x, 12'b00xxxx0xxxx0, 3'b110, 4'b1001, 2'b11, 3'bx00, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}

// done/retry in hypervisor state
#define DNRTRY_AT_HPV_ST_TO_H	{5'bx101x, 12'b00xxxx0xxxx0, 3'bxxx, 4'bxxx1, 2'b00, 3'b000, 2'b10, 7'hxx, 12'bxxxxxxxxxxxx}
#define DNRTRY_AT_HPV_ST_TO_S	{5'bx101x, 12'b00xxxx0xxxx0, 3'bxxx, 4'bxxx1, 2'b00, 3'b000, 2'b10, 7'hxx, 12'bxxxxxxxxxxxx}
#define DNRTRY_AT_HPV_ST_TO_U	{5'bx101x, 12'b00xxxx0xxxx0, 3'bxxx, 4'bxxx1, 2'b00, 3'b000, 2'b10, 7'hxx, 12'bxxxxxxxxxxxx}

// WSR to (H)PSTATE in hypervisor 
#define WSR_AT_HPV_ST_TO_R	{5'bx101x, 12'b00xxxx0xxxx0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b01, 7'h40, 12'bxxxxxx1xxxxx}
#define WSR_AT_HPV_ST_TO_S	{5'bx101x, 12'b00xxxx0xx1x0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b01, 7'h40, 12'bxxxxxx0xx0xx}
#define WSR_AT_HPV_ST_TO_U	{5'bx101x, 12'b00xxxx0xx0x0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b01, 7'h40, 12'bxxxxxx0xx0xx}

// resets in red state
#define XIR_RST_AT_HPV_ST	{5'bx101x, 12'b00xxxx0xxxx0, 3'bxxx, 4'bxxxx, 2'bxx, 3'b010, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define SIR_RST_AT_HPV_ST_MAXTL	{5'bx101x, 12'b00xxxx0xxxx0, 3'b110, 4'b1001, 2'bxx, 3'b101, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define SIR_RST_AT_HPV_ST_TLLT6	{5'bx101x, 12'b00xxxx0xxxx0, 3'bxxx, 4'b0xxx, 2'bxx, 3'b001, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}

////////////////////////////////
// Supervisor State
////////////////////////////////
#define THRD_SUPERVISOR_ST	{5'bx100x, 12'b00xxxx0xx1x0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}

// hpstate[4:0] pstate[11:0], TL, 
// {maxtl, maxtl-1, maxstl, tl_gt0}, 
// {trap-taken, s-trap}, {wdr, xir, sir}, 
// {done/retry, wsr}, saddr, wsr_data[11:0]

// Traps in supervisor state
#define HTRAP_AT_SUP_ST_MAXSTL	{5'bx100x, 12'b00xxxx0xx1x0, 3'b010, 4'b0011, 2'b10, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define HTRAP_AT_SUP_ST_NMAXSTL	{5'bx100x, 12'b00xxxx0xx1x0, 3'b00x, 4'b000x, 2'b10, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define STRAP_AT_SUP_ST_MAXSTL	{5'bx100x, 12'b00xxxx0xx1x0, 3'b010, 4'b0011, 2'b11, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define STRAP_AT_SUP_ST_NMAXSTL	{5'bx100x, 12'b00xxxx0xx1x0, 3'b00x, 4'b000x, 2'b11, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}

// done/retry in supervisor stat
#define DNRTRY_AT_SUP_ST_TO_H	{5'bx100x, 12'b00xxxx0xx1x0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b10, 7'hxx, 12'bxxxxxxxxxxxx}
#define DNRTRY_AT_SUP_ST_TO_S	{5'bx100x, 12'b00xxxx0xx1x0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b10, 7'hxx, 12'bxxxxxxxxxxxx}
#define DNRTRY_AT_SUP_ST_TO_U	{5'bx100x, 12'b00xxxx0xx1x0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b10, 7'hxx, 12'bxxxxxxxxxxxx}

// WSR to (H)PSTATE in supervisor 
#define WSR_AT_SUP_ST_TO_U	{5'bx100x, 12'b00xxxx0xx1x0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b01, 7'h26, 12'bxxxxxxxxx0xx}

// resets in red state
#define XIR_RST_AT_SUP_ST	{5'bx100x, 12'b00xxxx0xx1x0, 3'bxxx, 4'bxxxx, 2'bxx, 3'b010, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define SIR_RST_AT_SUP_ST_MAXTL	{5'bx100x, 12'b00xxxx0xx1x0, 3'b110, 4'b1001, 2'bxx, 3'b001, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define SIR_RST_AT_SUP_ST_TLLT6	{5'bx100x, 12'b00xxxx0xx1x0, 3'bxxx, 4'b0xxx, 2'bxx, 3'b001, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}

////////////////////////////////
// User State
////////////////////////////////
#define THRD_USER_ST		{5'bxx00x, 12'b00xxxx0xx0x0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}

// Traps @User state
#define HTRAP_AT_USER_ST_MAXSTL	 {5'bxx00x, 12'b00xxxx0xx0x0, 3'b010, 4'b0011, 2'b10, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define HTRAP_AT_USER_ST_NMAXSTL {5'bxx00x, 12'b00xxxx0xx0x0, 3'b00x, 4'b000x, 2'b10, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define STRAP_AT_USER_ST_MAXSTL	 {5'bxx00x, 12'b00xxxx0xx0x0, 3'b010, 4'b0011, 2'b11, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define STRAP_AT_USER_ST_NMAXSTL {5'bxx00x, 12'b00xxxx0xx0x0, 3'b00x, 4'b000x, 2'b11, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}

// resets in red state
#define XIR_RST_AT_USER_ST	 {5'bxx00x, 12'b00xxxx0xx0x0, 3'bxxx, 4'bxxxx, 2'bxx, 3'b010, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define SIR_RST_AT_USER_ST_MAXTL {5'bxx00x, 12'b00xxxx0xx0x0, 3'b110, 4'b1001, 2'bxx, 3'b001, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define SIR_RST_AT_USER_ST_TLLT6 {5'bxx00x, 12'b00xxxx0xx0x0, 3'bxxx, 4'b0xxx, 2'bxx, 3'b001, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}

////////////////////////////////
////////////////////////////////
#define HPL_ST_BY_TRAP		{5'bx001x, 12'b00xxxx0xx1x0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}

//traps in hypervisor light
#define HTRAP_AT_HPL_ST_MAXSTL	{5'bx001x, 12'b00xxxx0xx1x0, 3'b010, 4'b0011, 2'b10, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define HTRAP_AT_HPL_ST_TL_LT5	{5'bx001x, 12'b00xxxx0xx1x0, 3'bxxx, 4'b00xx, 2'b10, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define HTRAP_AT_HPL_ST_MAXTL1	{5'bx001x, 12'b00xxxx0xx1x0, 3'b101, 4'b0101, 2'b10, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define HTRAP_AT_HPL_ST_MAXTL	{5'bx001x, 12'b00xxxx0xx1x0, 3'b110, 4'b1001, 2'b10, 3'bx00, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define STRAP_AT_HPL_ST_MAXSTL	{5'bx001x, 12'b00xxxx0xx1x0, 3'b010, 4'b0011, 2'b11, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define STRAP_AT_HPL_ST_TL_LT5	{5'bx001x, 12'b00xxxx0xx1x0, 3'bxxx, 4'b00xx, 2'b11, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define STRAP_AT_HPL_ST_MAXTL1	{5'bx001x, 12'b00xxxx0xx1x0, 3'b101, 4'b0101, 2'b11, 3'b000, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define STRAP_AT_HPL_ST_MAXTL	{5'bx001x, 12'b00xxxx0xx1x0, 3'b110, 4'b1001, 2'b11, 3'bx00, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}

//done/retry in hyperlight
#define DNRTRY_AT_HPL_ST_TO_S	{5'bx001x, 12'b00xxxx0xx1x0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b10, 7'hxx, 12'bxxxxxxxxxxxx}
#define DNRTRY_AT_HPL_ST_TO_U	{5'bx001x, 12'b00xxxx0xx1x0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b10, 7'hxx, 12'bxxxxxxxxxxxx}

// WSR to (H)PSTATE in hyperlight 
#define WSR_AT_HPL_ST_TO_U	{5'bx001x, 12'b00xxxx0xx1x0, 3'bxxx, 4'bxxxx, 2'b00, 3'b000, 2'b01, 7'h26, 12'bxxxxxxxxx0xx}

// resets in hypervisor light state
#define XIR_RST_AT_HPL_ST	{5'bx001x, 12'b00xxxx0xx1x0, 3'bxxx, 4'bxxxx, 2'bxx, 3'b010, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define SIR_RST_AT_HPL_ST_MAXTL	{5'bx001x, 12'b00xxxx0xx1x0, 3'b110, 4'b1001, 2'bxx, 3'b101, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}
#define SIR_RST_AT_HPL_ST_TLLT6	{5'bx001x, 12'b00xxxx0xx1x0, 3'bxxx, 4'b0xxx, 2'bxx, 3'b001, 2'b00, 7'hxx, 12'bxxxxxxxxxxxx}



////////////////////////////////////////////////////////////////
// defines for tlu_acc_violation (TICK/STICK access violations)
// {hpstate.priv, pstate.priv, rsr_inst, tick.npt} sraddr

/////////////////////////////////////////
// TICK/STICK register access violations
//tid, {hpriv, priv, rsr, wsr}, {npt3, npt2, npt1, npt0}, sraddr, hpstate.enb

#define	U_TH0_WR_TICK_NPTn0		{2'b00, 4'h1, 4'bxxx0, 7'h04, 1'bx}
#define	U_TH1_WR_TICK_NPTn0		{2'b01, 4'h1, 4'bxx0x, 7'h04, 1'bx}
#define	U_TH2_WR_TICK_NPTn0		{2'b10, 4'h1, 4'bx0xx, 7'h04, 1'bx}
#define	U_TH3_WR_TICK_NPTn0		{2'b11, 4'h1, 4'b0xxx, 7'h04, 1'bx}

#define	U_TH0_WR_TICK_NPTn1		{2'b00, 4'h1, 4'bxxx1, 7'h04, 1'bx}
#define	U_TH1_WR_TICK_NPTn1		{2'b01, 4'h1, 4'bxx1x, 7'h04, 1'bx}
#define	U_TH2_WR_TICK_NPTn1		{2'b10, 4'h1, 4'bx1xx, 7'h04, 1'bx}
#define	U_TH3_WR_TICK_NPTn1		{2'b11, 4'h1, 4'b1xxx, 7'h04, 1'bx}

#define	S_TH0_WR_TICK_NPTn0		{2'b00, 4'h5, 4'bxxx0, 7'h24, 1'b1}
#define	S_TH1_WR_TICK_NPTn0		{2'b01, 4'h5, 4'bxx0x, 7'h24, 1'b1}
#define	S_TH2_WR_TICK_NPTn0		{2'b10, 4'h5, 4'bx0xx, 7'h24, 1'b1}
#define	S_TH3_WR_TICK_NPTn0		{2'b11, 4'h5, 4'b0xxx, 7'h24, 1'b1}

#define	S_TH0_WR_TICK_NPTn1		{2'b00, 4'h5, 4'bxxx0, 7'h24, 1'b1}
#define	S_TH1_WR_TICK_NPTn1		{2'b01, 4'h5, 4'bxx0x, 7'h24, 1'b1}
#define	S_TH2_WR_TICK_NPTn1		{2'b10, 4'h5, 4'bx0xx, 7'h24, 1'b1}
#define	S_TH3_WR_TICK_NPTn1		{2'b11, 4'h5, 4'b0xxx, 7'h24, 1'b1}

#define	H_TH0_WR_TICK_NPTn1		{2'b00, 4'h9, 4'bxxx0, 7'h24, 1'b1}
#define	H_TH1_WR_TICK_NPTn1		{2'b01, 4'h9, 4'bxx0x, 7'h24, 1'b1}
#define	H_TH2_WR_TICK_NPTn1		{2'b10, 4'h9, 4'bx0xx, 7'h24, 1'b1}
#define	H_TH3_WR_TICK_NPTn1		{2'b11, 4'h9, 4'b0xxx, 7'h24, 1'b1}

#define	U_TH0_RD_TICK_NPTn0		{2'b00, 4'h2, 4'bxxx0, 7'h04, 1'bx}
#define	U_TH1_RD_TICK_NPTn0		{2'b01, 4'h2, 4'bxx0x, 7'h04, 1'bx}
#define	U_TH2_RD_TICK_NPTn0		{2'b10, 4'h2, 4'bx0xx, 7'h04, 1'bx}
#define	U_TH3_RD_TICK_NPTn0		{2'b11, 4'h2, 4'b0xxx, 7'h04, 1'bx}

#define	U_TH0_RD_TICK_NPTn1		{2'b00, 4'h2, 4'bxxx1, 7'h04, 1'bx}
#define	U_TH1_RD_TICK_NPTn1		{2'b01, 4'h2, 4'bxx1x, 7'h04, 1'bx}
#define	U_TH2_RD_TICK_NPTn1		{2'b10, 4'h2, 4'bx1xx, 7'h04, 1'bx}
#define	U_TH3_RD_TICK_NPTn1		{2'b11, 4'h2, 4'b1xxx, 7'h04, 1'bx}

#define	S_TH0_RD_TICK_NPTn0		{2'b00, 4'h6, 4'bxxx0, 7'h04, 1'b1}
#define	S_TH1_RD_TICK_NPTn0		{2'b01, 4'h6, 4'bxx0x, 7'h04, 1'b1}
#define	S_TH2_RD_TICK_NPTn0		{2'b10, 4'h6, 4'bx0xx, 7'h04, 1'b1}
#define	S_TH3_RD_TICK_NPTn0		{2'b11, 4'h6, 4'b0xxx, 7'h04, 1'b1}

#define	S_TH0_RD_TICK_NPTn1		{2'b00, 4'h6, 4'bxxx1, 7'h04, 1'b1}
#define	S_TH1_RD_TICK_NPTn1		{2'b01, 4'h6, 4'bxx1x, 7'h04, 1'b1}
#define	S_TH2_RD_TICK_NPTn1		{2'b10, 4'h6, 4'bx1xx, 7'h04, 1'b1}
#define	S_TH3_RD_TICK_NPTn1		{2'b11, 4'h6, 4'b1xxx, 7'h04, 1'b1}

#define	H_TH0_RD_TICK_NPTn0		{2'b00, 4'ha, 4'bxxx0, 7'h04, 1'b1}
#define	H_TH1_RD_TICK_NPTn0		{2'b01, 4'ha, 4'bxx0x, 7'h04, 1'b1}
#define	H_TH2_RD_TICK_NPTn0		{2'b10, 4'ha, 4'bx0xx, 7'h04, 1'b1}
#define	H_TH3_RD_TICK_NPTn0		{2'b11, 4'ha, 4'b0xxx, 7'h04, 1'b1}
                                                               
#define	H_TH0_RD_TICK_NPTn1		{2'b00, 4'ha, 4'bxxx1, 7'h04, 1'b1}
#define	H_TH1_RD_TICK_NPTn1		{2'b01, 4'ha, 4'bxx1x, 7'h04, 1'b1}
#define	H_TH2_RD_TICK_NPTn1		{2'b10, 4'ha, 4'bx1xx, 7'h04, 1'b1}
#define	H_TH3_RD_TICK_NPTn1		{2'b11, 4'ha, 4'b1xxx, 7'h04, 1'b1}

#define	U_TH0_RD_STICK_NPTn0		{2'b00, 4'h2, 4'bxxx0, 7'h18, 1'bx}
#define	U_TH1_RD_STICK_NPTn0		{2'b01, 4'h2, 4'bxx0x, 7'h18, 1'bx}
#define	U_TH2_RD_STICK_NPTn0		{2'b10, 4'h2, 4'bx0xx, 7'h18, 1'bx}
#define	U_TH3_RD_STICK_NPTn0		{2'b11, 4'h2, 4'b0xxx, 7'h18, 1'bx}

#define	U_TH0_RD_STICK_NPTn1		{2'b00, 4'h2, 4'bxxx1, 7'h18, 1'bx}
#define	U_TH1_RD_STICK_NPTn1		{2'b01, 4'h2, 4'bxx1x, 7'h18, 1'bx}
#define	U_TH2_RD_STICK_NPTn1		{2'b10, 4'h2, 4'bx1xx, 7'h18, 1'bx}
#define	U_TH3_RD_STICK_NPTn1		{2'b11, 4'h2, 4'b1xxx, 7'h18, 1'bx}

#define	S_TH0_RD_STICK_NPTn0		{2'b00, 4'h6, 4'bxxx0, 7'h18, 1'b1}
#define	S_TH1_RD_STICK_NPTn0		{2'b01, 4'h6, 4'bxx0x, 7'h18, 1'b1}
#define	S_TH2_RD_STICK_NPTn0		{2'b10, 4'h6, 4'bx0xx, 7'h18, 1'b1}
#define	S_TH3_RD_STICK_NPTn0		{2'b11, 4'h6, 4'b0xxx, 7'h18, 1'b1}

#define	S_TH0_RD_STICK_NPTn1		{2'b00, 4'h6, 4'bxxx1, 7'h18, 1'b1}
#define	S_TH1_RD_STICK_NPTn1		{2'b01, 4'h6, 4'bxx1x, 7'h18, 1'b1}
#define	S_TH2_RD_STICK_NPTn1		{2'b10, 4'h6, 4'bx1xx, 7'h18, 1'b1}
#define	S_TH3_RD_STICK_NPTn1		{2'b11, 4'h6, 4'b1xxx, 7'h18, 1'b1}

#define	H_TH0_RD_STICK_NPTn0		{2'b00, 4'ha, 4'bxxx0, 7'h18, 1'b1}
#define	H_TH1_RD_STICK_NPTn0		{2'b01, 4'ha, 4'bxx0x, 7'h18, 1'b1}
#define	H_TH2_RD_STICK_NPTn0		{2'b10, 4'ha, 4'bx0xx, 7'h18, 1'b1}
#define	H_TH3_RD_STICK_NPTn0		{2'b11, 4'ha, 4'b0xxx, 7'h18, 1'b1}
                                                               
#define	H_TH0_RD_STICK_NPTn1		{2'b00, 4'ha, 4'bxxx1, 7'h18, 1'b1}
#define	H_TH1_RD_STICK_NPTn1		{2'b01, 4'ha, 4'bxx1x, 7'h18, 1'b1}
#define	H_TH2_RD_STICK_NPTn1		{2'b10, 4'ha, 4'bx1xx, 7'h18, 1'b1}
#define	H_TH3_RD_STICK_NPTn1		{2'b11, 4'ha, 4'b1xxx, 7'h18, 1'b1}

/////////////////////////////////////////////////////////////////////////
// defines for tlu_asi_access
// {hpstate_enb, hpsate_pirv, pstate_priv}, {alt_space, ld, st}, asi, va

#define ASI_ACCESS_NOP      {3'bxxx, 3'b000, 8'hxx, 48'hxxx}
  // User writting to Q pointers
#define U_ST_CPU_QTAIL      {3'bx00, 3'b101, 8'h25, 48'h3c0}
#define U_ST_CPU_QHEAD      {3'bx00, 3'b101, 8'h25, 48'h3c8}
#define U_ST_DEV_QTAIL      {3'bx00, 3'b101, 8'h25, 48'h3d0}
#define U_ST_DEV_QHEAD      {3'bx00, 3'b101, 8'h25, 48'h3d8}
#define U_ST_RES_QTAIL      {3'bx00, 3'b101, 8'h25, 48'h3e0}
#define U_ST_RES_QHEAD      {3'bx00, 3'b101, 8'h25, 48'h3e8}
#define U_ST_NRE_QTAIL      {3'bx00, 3'b101, 8'h25, 48'h3f0}
#define U_ST_NRE_QHEAD      {3'bx00, 3'b101, 8'h25, 48'h3f8}
  // User writting to Scratchpad
#define U_ST_SCPD0          {3'bx00, 3'b101, 8'h20, 48'h00}
#define U_ST_SCPD1          {3'bx00, 3'b101, 8'h20, 48'h08}
#define U_ST_SCPD2          {3'bx00, 3'b101, 8'h20, 48'h10}
#define U_ST_SCPD3          {3'bx00, 3'b101, 8'h20, 48'h18}
#define U_ST_SCPD4          {3'bx00, 3'b101, 8'h20, 48'h20}
#define U_ST_SCPD5          {3'bx00, 3'b101, 8'h20, 48'h28}
#define U_ST_SCPD6          {3'bx00, 3'b101, 8'h20, 48'h30}
#define U_ST_SCPD7          {3'bx00, 3'b101, 8'h20, 48'h38}
  // User writting to Scratchpad using hypervisor ASI
#define U_ST_HSCPD0         {3'bx00, 3'b101, 8'h4f, 48'h00}
#define U_ST_HSCPD1         {3'bx00, 3'b101, 8'h4f, 48'h08}
#define U_ST_HSCPD2         {3'bx00, 3'b101, 8'h4f, 48'h10}
#define U_ST_HSCPD3         {3'bx00, 3'b101, 8'h4f, 48'h18}
#define U_ST_HSCPD4         {3'bx00, 3'b101, 8'h4f, 48'h20}
#define U_ST_HSCPD5         {3'bx00, 3'b101, 8'h4f, 48'h28}
#define U_ST_HSCPD6         {3'bx00, 3'b101, 8'h4f, 48'h30}
#define U_ST_HSCPD7         {3'bx00, 3'b101, 8'h4f, 48'h38}
  // User writting to Interrupt ASIs
#define U_ST_INTR_RECEIVE   {3'bx00, 3'b101, 8'h72, 48'h00}
#define U_ST_UDB_INTR_W     {3'bx00, 3'b101, 8'h73, 48'h00}
#define U_ST_UDB_INTR_R     {3'bx00, 3'b101, 8'h73, 48'h00}
  // User readind from Q pointers
#define U_LD_CPU_QTAIL      {3'bx00, 3'b110, 8'h25, 48'h3c0}
#define U_LD_CPU_QHEAD      {3'bx00, 3'b110, 8'h25, 48'h3c8}
#define U_LD_DEV_QTAIL      {3'bx00, 3'b110, 8'h25, 48'h3d0}
#define U_LD_DEV_QHEAD      {3'bx00, 3'b110, 8'h25, 48'h3d8}
#define U_LD_RES_QTAIL      {3'bx00, 3'b110, 8'h25, 48'h3e0}
#define U_LD_RES_QHEAD      {3'bx00, 3'b110, 8'h25, 48'h3e8}
#define U_LD_NRE_QTAIL      {3'bx00, 3'b110, 8'h25, 48'h3f0}
#define U_LD_NRE_QHEAD      {3'bx00, 3'b110, 8'h25, 48'h3f8}
  // User reading from Scratchpad
#define U_LD_SCPD0          {3'bx00, 3'b110, 8'h20, 48'h00}
#define U_LD_SCPD1          {3'bx00, 3'b110, 8'h20, 48'h08}
#define U_LD_SCPD2          {3'bx00, 3'b110, 8'h20, 48'h10}
#define U_LD_SCPD3          {3'bx00, 3'b110, 8'h20, 48'h18}
#define U_LD_SCPD4          {3'bx00, 3'b110, 8'h20, 48'h20}
#define U_LD_SCPD5          {3'bx00, 3'b110, 8'h20, 48'h28}
#define U_LD_SCPD6          {3'bx00, 3'b110, 8'h20, 48'h30}
#define U_LD_SCPD7          {3'bx00, 3'b110, 8'h20, 48'h38}
  // User reading from Scratchpad using hypervisor ASI
#define U_LD_HSCPD0         {3'bx00, 3'b110, 8'h4f, 48'h00}
#define U_LD_HSCPD1         {3'bx00, 3'b110, 8'h4f, 48'h08}
#define U_LD_HSCPD2         {3'bx00, 3'b110, 8'h4f, 48'h10}
#define U_LD_HSCPD3         {3'bx00, 3'b110, 8'h4f, 48'h18}
#define U_LD_HSCPD4         {3'bx00, 3'b110, 8'h4f, 48'h20}
#define U_LD_HSCPD5         {3'bx00, 3'b110, 8'h4f, 48'h28}
#define U_LD_HSCPD6         {3'bx00, 3'b110, 8'h4f, 48'h30}
#define U_LD_HSCPD7         {3'bx00, 3'b110, 8'h4f, 48'h38}
  // User reading from Interrupt ASIs
#define U_LD_INTR_RECEIVE   {3'bx00, 3'b110, 8'h72, 48'h00}
#define U_LD_UDB_INTR_W     {3'bx00, 3'b110, 8'h73, 48'h00}
#define U_LD_UDB_INTR_R     {3'bx00, 3'b110, 8'h73, 48'h00}
  // Supervisor writting to Q pointers
#define S_ST_CPU_QTAIL      {3'b101, 3'b101, 8'h25, 48'h3c0}
#define S_ST_CPU_QHEAD      {3'b101, 3'b101, 8'h25, 48'h3c8}
#define S_ST_DEV_QTAIL      {3'b101, 3'b101, 8'h25, 48'h3d0}
#define S_ST_DEV_QHEAD      {3'b101, 3'b101, 8'h25, 48'h3d8}
#define S_ST_RES_QTAIL      {3'b101, 3'b101, 8'h25, 48'h3e0}
#define S_ST_RES_QHEAD      {3'b101, 3'b101, 8'h25, 48'h3e8}
#define S_ST_NRE_QTAIL      {3'b101, 3'b101, 8'h25, 48'h3f0}
#define S_ST_NRE_QHEAD      {3'b101, 3'b101, 8'h25, 48'h3f8}
  // Supervisor writting to Scratchpad
#define S_ST_SCPD0          {3'b101, 3'b101, 8'h20, 48'h00}
#define S_ST_SCPD1          {3'b101, 3'b101, 8'h20, 48'h08}
#define S_ST_SCPD2          {3'b101, 3'b101, 8'h20, 48'h10}
#define S_ST_SCPD3          {3'b101, 3'b101, 8'h20, 48'h18}
#define S_ST_SCPD4          {3'b101, 3'b101, 8'h20, 48'h20}
#define S_ST_SCPD5          {3'b101, 3'b101, 8'h20, 48'h28}
#define S_ST_SCPD6          {3'b101, 3'b101, 8'h20, 48'h30}
#define S_ST_SCPD7          {3'b101, 3'b101, 8'h20, 48'h38}
  // Supervisor writting to Scratchpad using hypervisor ASI
#define S_ST_HSCPD0         {3'b101, 3'b101, 8'h4f, 48'h00}
#define S_ST_HSCPD1         {3'b101, 3'b101, 8'h4f, 48'h08}
#define S_ST_HSCPD2         {3'b101, 3'b101, 8'h4f, 48'h10}
#define S_ST_HSCPD3         {3'b101, 3'b101, 8'h4f, 48'h18}
#define S_ST_HSCPD4         {3'b101, 3'b101, 8'h4f, 48'h20}
#define S_ST_HSCPD5         {3'b101, 3'b101, 8'h4f, 48'h28}
#define S_ST_HSCPD6         {3'b101, 3'b101, 8'h4f, 48'h30}
#define S_ST_HSCPD7         {3'b101, 3'b101, 8'h4f, 48'h38}
  // Supervisor writting to Interrupt ASIs
#define S_ST_INTR_RECEIVE   {3'b101, 3'b101, 8'h72, 48'h00}
#define S_ST_UDB_INTR_W     {3'b101, 3'b101, 8'h73, 48'h00}
#define S_ST_UDB_INTR_R     {3'b101, 3'b101, 8'h73, 48'h00}
  // Supervisor reading from Q pointers
#define S_LD_CPU_QTAIL      {3'b101, 3'b110, 8'h25, 48'h3c0}
#define S_LD_CPU_QHEAD      {3'b101, 3'b110, 8'h25, 48'h3c8}
#define S_LD_DEV_QTAIL      {3'b101, 3'b110, 8'h25, 48'h3d0}
#define S_LD_DEV_QHEAD      {3'b101, 3'b110, 8'h25, 48'h3d8}
#define S_LD_RES_QTAIL      {3'b101, 3'b110, 8'h25, 48'h3e0}
#define S_LD_RES_QHEAD      {3'b101, 3'b110, 8'h25, 48'h3e8}
#define S_LD_NRE_QTAIL      {3'b101, 3'b110, 8'h25, 48'h3f0}
#define S_LD_NRE_QHEAD      {3'b101, 3'b110, 8'h25, 48'h3f8}
  // Supervisor reading from Scratchpad
#define S_LD_SCPD0          {3'b101, 3'b110, 8'h20, 48'h00}
#define S_LD_SCPD1          {3'b101, 3'b110, 8'h20, 48'h08}
#define S_LD_SCPD2          {3'b101, 3'b110, 8'h20, 48'h10}
#define S_LD_SCPD3          {3'b101, 3'b110, 8'h20, 48'h18}
#define S_LD_SCPD4          {3'b101, 3'b110, 8'h20, 48'h20}
#define S_LD_SCPD5          {3'b101, 3'b110, 8'h20, 48'h28}
#define S_LD_SCPD6          {3'b101, 3'b110, 8'h20, 48'h30}
#define S_LD_SCPD7          {3'b101, 3'b110, 8'h20, 48'h38}
  // Supervisor Reading from Scratchpad using hypervisor ASI
#define S_LD_HSCPD0         {3'b101, 3'b110, 8'h4f, 48'h00}
#define S_LD_HSCPD1         {3'b101, 3'b110, 8'h4f, 48'h08}
#define S_LD_HSCPD2         {3'b101, 3'b110, 8'h4f, 48'h10}
#define S_LD_HSCPD3         {3'b101, 3'b110, 8'h4f, 48'h18}
#define S_LD_HSCPD4         {3'b101, 3'b110, 8'h4f, 48'h20}
#define S_LD_HSCPD5         {3'b101, 3'b110, 8'h4f, 48'h28}
#define S_LD_HSCPD6         {3'b101, 3'b110, 8'h4f, 48'h30}
#define S_LD_HSCPD7         {3'b101, 3'b110, 8'h4f, 48'h38}
  // Supervisor reading from Interrupt ASIs
#define S_LD_INTR_RECEIVE   {3'b101, 3'b110, 8'h72, 48'h00}
#define S_LD_UDB_INTR_W     {3'b101, 3'b110, 8'h73, 48'h00}
#define S_LD_UDB_INTR_R     {3'b101, 3'b110, 8'h73, 48'h00}
  // Hypervisor writting to Q pointers
#define H_ST_CPU_QTAIL      {3'b11x, 3'b101, 8'h25, 48'h3c0}
#define H_ST_CPU_QHEAD      {3'b11x, 3'b101, 8'h25, 48'h3c8}
#define H_ST_DEV_QTAIL      {3'b11x, 3'b101, 8'h25, 48'h3d0}
#define H_ST_DEV_QHEAD      {3'b11x, 3'b101, 8'h25, 48'h3d8}
#define H_ST_RES_QTAIL      {3'b11x, 3'b101, 8'h25, 48'h3e0}
#define H_ST_RES_QHEAD      {3'b11x, 3'b101, 8'h25, 48'h3e8}
#define H_ST_NRE_QTAIL      {3'b11x, 3'b101, 8'h25, 48'h3f0}
#define H_ST_NRE_QHEAD      {3'b11x, 3'b101, 8'h25, 48'h3f8}
  // Hypervisor writting to Scratchpad
#define H_ST_SCPD0          {3'b11x, 3'b101, 8'h20, 48'h00}
#define H_ST_SCPD1          {3'b11x, 3'b101, 8'h20, 48'h08}
#define H_ST_SCPD2          {3'b11x, 3'b101, 8'h20, 48'h10}
#define H_ST_SCPD3          {3'b11x, 3'b101, 8'h20, 48'h18}
#define H_ST_SCPD4          {3'b11x, 3'b101, 8'h20, 48'h20}
#define H_ST_SCPD5          {3'b11x, 3'b101, 8'h20, 48'h28}
#define H_ST_SCPD6          {3'b11x, 3'b101, 8'h20, 48'h30}
#define H_ST_SCPD7          {3'b11x, 3'b101, 8'h20, 48'h38}
  // Hypervisor writting to Scratchpad using hypervisor ASI
#define H_ST_HSCPD0         {3'b11x, 3'b101, 8'h4f, 48'h00}
#define H_ST_HSCPD1         {3'b11x, 3'b101, 8'h4f, 48'h08}
#define H_ST_HSCPD2         {3'b11x, 3'b101, 8'h4f, 48'h10}
#define H_ST_HSCPD3         {3'b11x, 3'b101, 8'h4f, 48'h18}
#define H_ST_HSCPD4         {3'b11x, 3'b101, 8'h4f, 48'h20}
#define H_ST_HSCPD5         {3'b11x, 3'b101, 8'h4f, 48'h28}
#define H_ST_HSCPD6         {3'b11x, 3'b101, 8'h4f, 48'h30}
#define H_ST_HSCPD7         {3'b11x, 3'b101, 8'h4f, 48'h38}
  // Hypervisor writting to Interrupt ASIs
#define H_ST_INTR_RECEIVE   {3'b11x, 3'b101, 8'h72, 48'h00}
#define H_ST_UDB_INTR_W     {3'b11x, 3'b101, 8'h73, 48'h00}
#define H_ST_UDB_INTR_R     {3'b11x, 3'b101, 8'h73, 48'h00}
  // Hypervisor reading from Q pointers
#define H_LD_CPU_QTAIL      {3'b11x, 3'b110, 8'h25, 48'h3c0}
#define H_LD_CPU_QHEAD      {3'b11x, 3'b110, 8'h25, 48'h3c8}
#define H_LD_DEV_QTAIL      {3'b11x, 3'b110, 8'h25, 48'h3d0}
#define H_LD_DEV_QHEAD      {3'b11x, 3'b110, 8'h25, 48'h3d8}
#define H_LD_RES_QTAIL      {3'b11x, 3'b110, 8'h25, 48'h3e0}
#define H_LD_RES_QHEAD      {3'b11x, 3'b110, 8'h25, 48'h3e8}
#define H_LD_NRE_QTAIL      {3'b11x, 3'b110, 8'h25, 48'h3f0}
#define H_LD_NRE_QHEAD      {3'b11x, 3'b110, 8'h25, 48'h3f8}
  // Hypervisor rading from Scratchpad
#define H_LD_SCPD0          {3'b11x, 3'b110, 8'h20, 48'h00}
#define H_LD_SCPD1          {3'b11x, 3'b110, 8'h20, 48'h08}
#define H_LD_SCPD2          {3'b11x, 3'b110, 8'h20, 48'h10}
#define H_LD_SCPD3          {3'b11x, 3'b110, 8'h20, 48'h18}
#define H_LD_SCPD4          {3'b11x, 3'b110, 8'h20, 48'h20}
#define H_LD_SCPD5          {3'b11x, 3'b110, 8'h20, 48'h28}
#define H_LD_SCPD6          {3'b11x, 3'b110, 8'h20, 48'h30}
#define H_LD_SCPD7          {3'b11x, 3'b110, 8'h20, 48'h38}
  // Hypervisor reading from Scratchpad using hypervisor ASI
#define H_LD_HSCPD0         {3'b11x, 3'b110, 8'h4f, 48'h00}
#define H_LD_HSCPD1         {3'b11x, 3'b110, 8'h4f, 48'h08}
#define H_LD_HSCPD2         {3'b11x, 3'b110, 8'h4f, 48'h10}
#define H_LD_HSCPD3         {3'b11x, 3'b110, 8'h4f, 48'h18}
#define H_LD_HSCPD4         {3'b11x, 3'b110, 8'h4f, 48'h20}
#define H_LD_HSCPD5         {3'b11x, 3'b110, 8'h4f, 48'h28}
#define H_LD_HSCPD6         {3'b11x, 3'b110, 8'h4f, 48'h30}
#define H_LD_HSCPD7         {3'b11x, 3'b110, 8'h4f, 48'h38}
  // Hypervisor reading from Interrupt ASIs
#define H_LD_INTR_RECEIVE   {3'b11x, 3'b110, 8'h72, 48'h00}
#define H_LD_UDB_INTR_W     {3'b11x, 3'b110, 8'h73, 48'h00}
#define H_LD_UDB_INTR_R     {3'b11x, 3'b110, 8'h73, 48'h00}
  // User writting to Q-ASI illegal VA
#define U_ST_ILL_QPTR01     {3'bx00, 3'b101, 8'h25, 48'bxxxxxxx001}
#define U_ST_ILL_QPTR02     {3'bx00, 3'b101, 8'h25, 48'bxxxxxxx010}
#define U_ST_ILL_QPTR03     {3'bx00, 3'b101, 8'h25, 48'bxxxxxxx011}
#define U_ST_ILL_QPTR04     {3'bx00, 3'b101, 8'h25, 48'bxxxxxxx100}
#define U_ST_ILL_QPTR05     {3'bx00, 3'b101, 8'h25, 48'bxxxxxxx101}
#define U_ST_ILL_QPTR06     {3'bx00, 3'b101, 8'h25, 48'bxxxxxxx110}
#define U_ST_ILL_QPTR07     {3'bx00, 3'b101, 8'h25, 48'bxxxxxxx111}
#define U_ST_ILL_QPTR10     {3'bx00, 3'b101, 8'h25, 48'b1xxxxxxx000}
#define U_ST_ILL_QPTR11     {3'bx00, 3'b101, 8'h25, 48'b1xxxxxxx001}
#define U_ST_ILL_QPTR12     {3'bx00, 3'b101, 8'h25, 48'b1xxxxxxx010}
#define U_ST_ILL_QPTR13     {3'bx00, 3'b101, 8'h25, 48'b1xxxxxxx011}
#define U_ST_ILL_QPTR14     {3'bx00, 3'b101, 8'h25, 48'b1xxxxxxx100}
#define U_ST_ILL_QPTR15     {3'bx00, 3'b101, 8'h25, 48'b1xxxxxxx101}
#define U_ST_ILL_QPTR16     {3'bx00, 3'b101, 8'h25, 48'b1xxxxxxx110}
#define U_ST_ILL_QPTR17     {3'bx00, 3'b101, 8'h25, 48'b1xxxxxxx111}
#define U_ST_ILL_QPTR20     {3'bx00, 3'b101, 8'h25, 48'h1xxxxxxxxxx0}
#define U_ST_ILL_QPTR21     {3'bx00, 3'b101, 8'h25, 48'h1xxxxxxxxxx8}
  // User writting to SCPAD-ASI illegal VA
#define U_ST_ILL_SCPD01     {3'bx00, 3'b101, 8'h20, 48'bxxx001}
#define U_ST_ILL_SCPD02     {3'bx00, 3'b101, 8'h20, 48'bxxx010}
#define U_ST_ILL_SCPD03     {3'bx00, 3'b101, 8'h20, 48'bxxx011}
#define U_ST_ILL_SCPD04     {3'bx00, 3'b101, 8'h20, 48'bxxx100}
#define U_ST_ILL_SCPD05     {3'bx00, 3'b101, 8'h20, 48'bxxx101}
#define U_ST_ILL_SCPD06     {3'bx00, 3'b101, 8'h20, 48'bxxx110}
#define U_ST_ILL_SCPD07     {3'bx00, 3'b101, 8'h20, 48'bxxx111}
#define U_ST_ILL_SCPD10     {3'bx00, 3'b101, 8'h20, 48'b1xxx000}
#define U_ST_ILL_SCPD11     {3'bx00, 3'b101, 8'h20, 48'b1xxx001}
#define U_ST_ILL_SCPD12     {3'bx00, 3'b101, 8'h20, 48'b1xxx010}
#define U_ST_ILL_SCPD13     {3'bx00, 3'b101, 8'h20, 48'b1xxx011}
#define U_ST_ILL_SCPD14     {3'bx00, 3'b101, 8'h20, 48'b1xxx100}
#define U_ST_ILL_SCPD15     {3'bx00, 3'b101, 8'h20, 48'b1xxx101}
#define U_ST_ILL_SCPD16     {3'bx00, 3'b101, 8'h20, 48'b1xxx110}
#define U_ST_ILL_SCPD17     {3'bx00, 3'b101, 8'h20, 48'b1xxx111}
#define U_ST_ILL_SCPD20     {3'bx00, 3'b101, 8'h20, 48'h1xxxxxxxxxx0}
#define U_ST_ILL_SCPD21     {3'bx00, 3'b101, 8'h20, 48'h1xxxxxxxxxx8}
  // User writting to HSCPAD-ASI illegal VA
#define U_ST_ILL_HSCPD01    {3'bx00, 3'b101, 8'h4f, 48'bxxx001}
#define U_ST_ILL_HSCPD02    {3'bx00, 3'b101, 8'h4f, 48'bxxx010}
#define U_ST_ILL_HSCPD03    {3'bx00, 3'b101, 8'h4f, 48'bxxx011}
#define U_ST_ILL_HSCPD04    {3'bx00, 3'b101, 8'h4f, 48'bxxx100}
#define U_ST_ILL_HSCPD05    {3'bx00, 3'b101, 8'h4f, 48'bxxx101}
#define U_ST_ILL_HSCPD06    {3'bx00, 3'b101, 8'h4f, 48'bxxx110}
#define U_ST_ILL_HSCPD07    {3'bx00, 3'b101, 8'h4f, 48'bxxx111}
#define U_ST_ILL_HSCPD10    {3'bx00, 3'b101, 8'h4f, 48'b1xxx000}
#define U_ST_ILL_HSCPD11    {3'bx00, 3'b101, 8'h4f, 48'b1xxx001}
#define U_ST_ILL_HSCPD12    {3'bx00, 3'b101, 8'h4f, 48'b1xxx010}
#define U_ST_ILL_HSCPD13    {3'bx00, 3'b101, 8'h4f, 48'b1xxx011}
#define U_ST_ILL_HSCPD14    {3'bx00, 3'b101, 8'h4f, 48'b1xxx100}
#define U_ST_ILL_HSCPD15    {3'bx00, 3'b101, 8'h4f, 48'b1xxx101}
#define U_ST_ILL_HSCPD16    {3'bx00, 3'b101, 8'h4f, 48'b1xxx110}
#define U_ST_ILL_HSCPD17    {3'bx00, 3'b101, 8'h4f, 48'b1xxx111}
#define U_ST_ILL_HSCPD20    {3'bx00, 3'b101, 8'h4f, 48'h1xxxxxxxxxx0}
#define U_ST_ILL_HSCPD21    {3'bx00, 3'b101, 8'h4f, 48'h1xxxxxxxxxx8}
  // User reading from Q-ASI illegal VA
#define U_LD_ILL_QPTR01     {3'bx00, 3'b110, 8'h25, 48'bxxxxxxx001}
#define U_LD_ILL_QPTR02     {3'bx00, 3'b110, 8'h25, 48'bxxxxxxx010}
#define U_LD_ILL_QPTR03     {3'bx00, 3'b110, 8'h25, 48'bxxxxxxx011}
#define U_LD_ILL_QPTR04     {3'bx00, 3'b110, 8'h25, 48'bxxxxxxx100}
#define U_LD_ILL_QPTR05     {3'bx00, 3'b110, 8'h25, 48'bxxxxxxx101}
#define U_LD_ILL_QPTR06     {3'bx00, 3'b110, 8'h25, 48'bxxxxxxx110}
#define U_LD_ILL_QPTR07     {3'bx00, 3'b110, 8'h25, 48'bxxxxxxx111}
#define U_LD_ILL_QPTR10     {3'bx00, 3'b110, 8'h25, 48'b1xxxxxxx000}
#define U_LD_ILL_QPTR11     {3'bx00, 3'b110, 8'h25, 48'b1xxxxxxx001}
#define U_LD_ILL_QPTR12     {3'bx00, 3'b110, 8'h25, 48'b1xxxxxxx010}
#define U_LD_ILL_QPTR13     {3'bx00, 3'b110, 8'h25, 48'b1xxxxxxx011}
#define U_LD_ILL_QPTR14     {3'bx00, 3'b110, 8'h25, 48'b1xxxxxxx100}
#define U_LD_ILL_QPTR15     {3'bx00, 3'b110, 8'h25, 48'b1xxxxxxx101}
#define U_LD_ILL_QPTR16     {3'bx00, 3'b110, 8'h25, 48'b1xxxxxxx110}
#define U_LD_ILL_QPTR17     {3'bx00, 3'b110, 8'h25, 48'b1xxxxxxx111}
#define U_LD_ILL_QPTR20     {3'bx00, 3'b110, 8'h25, 48'h1xxxxxxxxxx0}
#define U_LD_ILL_QPTR21     {3'bx00, 3'b110, 8'h25, 48'h1xxxxxxxxxx8}
  // User reading from SCPAD-ASI illegal VA
#define U_LD_ILL_SCPD01     {3'bx00, 3'b110, 8'h20, 48'bxxx001}
#define U_LD_ILL_SCPD02     {3'bx00, 3'b110, 8'h20, 48'bxxx010}
#define U_LD_ILL_SCPD03     {3'bx00, 3'b110, 8'h20, 48'bxxx011}
#define U_LD_ILL_SCPD04     {3'bx00, 3'b110, 8'h20, 48'bxxx100}
#define U_LD_ILL_SCPD05     {3'bx00, 3'b110, 8'h20, 48'bxxx101}
#define U_LD_ILL_SCPD06     {3'bx00, 3'b110, 8'h20, 48'bxxx110}
#define U_LD_ILL_SCPD07     {3'bx00, 3'b110, 8'h20, 48'bxxx111}
#define U_LD_ILL_SCPD10     {3'bx00, 3'b110, 8'h20, 48'b1xxx000}
#define U_LD_ILL_SCPD11     {3'bx00, 3'b110, 8'h20, 48'b1xxx001}
#define U_LD_ILL_SCPD12     {3'bx00, 3'b110, 8'h20, 48'b1xxx010}
#define U_LD_ILL_SCPD13     {3'bx00, 3'b110, 8'h20, 48'b1xxx011}
#define U_LD_ILL_SCPD14     {3'bx00, 3'b110, 8'h20, 48'b1xxx100}
#define U_LD_ILL_SCPD15     {3'bx00, 3'b110, 8'h20, 48'b1xxx101}
#define U_LD_ILL_SCPD16     {3'bx00, 3'b110, 8'h20, 48'b1xxx110}
#define U_LD_ILL_SCPD17     {3'bx00, 3'b110, 8'h20, 48'b1xxx111}
#define U_LD_ILL_SCPD20     {3'bx00, 3'b110, 8'h20, 48'h1xxxxxxxxxx0}
#define U_LD_ILL_SCPD21     {3'bx00, 3'b110, 8'h20, 48'h1xxxxxxxxxx8}
  // User reading from HSCPAD-ASI illegal VA
#define U_LD_ILL_HSCPD01    {3'bx00, 3'b110, 8'h4f, 48'bxxx001}
#define U_LD_ILL_HSCPD02    {3'bx00, 3'b110, 8'h4f, 48'bxxx010}
#define U_LD_ILL_HSCPD03    {3'bx00, 3'b110, 8'h4f, 48'bxxx011}
#define U_LD_ILL_HSCPD04    {3'bx00, 3'b110, 8'h4f, 48'bxxx100}
#define U_LD_ILL_HSCPD05    {3'bx00, 3'b110, 8'h4f, 48'bxxx101}
#define U_LD_ILL_HSCPD06    {3'bx00, 3'b110, 8'h4f, 48'bxxx110}
#define U_LD_ILL_HSCPD07    {3'bx00, 3'b110, 8'h4f, 48'bxxx111}
#define U_LD_ILL_HSCPD10    {3'bx00, 3'b110, 8'h4f, 48'b1xxx000}
#define U_LD_ILL_HSCPD11    {3'bx00, 3'b110, 8'h4f, 48'b1xxx001}
#define U_LD_ILL_HSCPD12    {3'bx00, 3'b110, 8'h4f, 48'b1xxx010}
#define U_LD_ILL_HSCPD13    {3'bx00, 3'b110, 8'h4f, 48'b1xxx011}
#define U_LD_ILL_HSCPD14    {3'bx00, 3'b110, 8'h4f, 48'b1xxx100}
#define U_LD_ILL_HSCPD15    {3'bx00, 3'b110, 8'h4f, 48'b1xxx101}
#define U_LD_ILL_HSCPD16    {3'bx00, 3'b110, 8'h4f, 48'b1xxx110}
#define U_LD_ILL_HSCPD17    {3'bx00, 3'b110, 8'h4f, 48'b1xxx111}
#define U_LD_ILL_HSCPD20    {3'bx00, 3'b110, 8'h4f, 48'h1xxxxxxxxxx0}
#define U_LD_ILL_HSCPD21    {3'bx00, 3'b110, 8'h4f, 48'h1xxxxxxxxxx8}
  // Supervisor writting to Q-ASI illegal VA
#define S_ST_ILL_QPTR01     {3'b101, 3'b101, 8'h25, 48'bxxxxxxx001}
#define S_ST_ILL_QPTR02     {3'b101, 3'b101, 8'h25, 48'bxxxxxxx010}
#define S_ST_ILL_QPTR03     {3'b101, 3'b101, 8'h25, 48'bxxxxxxx011}
#define S_ST_ILL_QPTR04     {3'b101, 3'b101, 8'h25, 48'bxxxxxxx100}
#define S_ST_ILL_QPTR05     {3'b101, 3'b101, 8'h25, 48'bxxxxxxx101}
#define S_ST_ILL_QPTR06     {3'b101, 3'b101, 8'h25, 48'bxxxxxxx110}
#define S_ST_ILL_QPTR07     {3'b101, 3'b101, 8'h25, 48'bxxxxxxx111}
#define S_ST_ILL_QPTR10     {3'b101, 3'b101, 8'h25, 48'b1xxxxxxx000}
#define S_ST_ILL_QPTR11     {3'b101, 3'b101, 8'h25, 48'b1xxxxxxx001}
#define S_ST_ILL_QPTR12     {3'b101, 3'b101, 8'h25, 48'b1xxxxxxx010}
#define S_ST_ILL_QPTR13     {3'b101, 3'b101, 8'h25, 48'b1xxxxxxx011}
#define S_ST_ILL_QPTR14     {3'b101, 3'b101, 8'h25, 48'b1xxxxxxx100}
#define S_ST_ILL_QPTR15     {3'b101, 3'b101, 8'h25, 48'b1xxxxxxx101}
#define S_ST_ILL_QPTR16     {3'b101, 3'b101, 8'h25, 48'b1xxxxxxx110}
#define S_ST_ILL_QPTR17     {3'b101, 3'b101, 8'h25, 48'b1xxxxxxx111}
#define S_ST_ILL_QPTR20     {3'b101, 3'b101, 8'h25, 48'h1xxxxxxxxxx0}
#define S_ST_ILL_QPTR21     {3'b101, 3'b101, 8'h25, 48'h1xxxxxxxxxx8}
  // Supervisor writting to SCPAD-ASI illegal VA
#define S_ST_ILL_SCPD01     {3'b101, 3'b101, 8'h20, 48'bxxx001}
#define S_ST_ILL_SCPD02     {3'b101, 3'b101, 8'h20, 48'bxxx010}
#define S_ST_ILL_SCPD03     {3'b101, 3'b101, 8'h20, 48'bxxx011}
#define S_ST_ILL_SCPD04     {3'b101, 3'b101, 8'h20, 48'bxxx100}
#define S_ST_ILL_SCPD05     {3'b101, 3'b101, 8'h20, 48'bxxx101}
#define S_ST_ILL_SCPD06     {3'b101, 3'b101, 8'h20, 48'bxxx110}
#define S_ST_ILL_SCPD07     {3'b101, 3'b101, 8'h20, 48'bxxx111}
#define S_ST_ILL_SCPD10     {3'b101, 3'b101, 8'h20, 48'b1xxx000}
#define S_ST_ILL_SCPD11     {3'b101, 3'b101, 8'h20, 48'b1xxx001}
#define S_ST_ILL_SCPD12     {3'b101, 3'b101, 8'h20, 48'b1xxx010}
#define S_ST_ILL_SCPD13     {3'b101, 3'b101, 8'h20, 48'b1xxx011}
#define S_ST_ILL_SCPD14     {3'b101, 3'b101, 8'h20, 48'b1xxx100}
#define S_ST_ILL_SCPD15     {3'b101, 3'b101, 8'h20, 48'b1xxx101}
#define S_ST_ILL_SCPD16     {3'b101, 3'b101, 8'h20, 48'b1xxx110}
#define S_ST_ILL_SCPD17     {3'b101, 3'b101, 8'h20, 48'b1xxx111}
#define S_ST_ILL_SCPD20     {3'b101, 3'b101, 8'h20, 48'h1xxxxxxxxxx0}
#define S_ST_ILL_SCPD21     {3'b101, 3'b101, 8'h20, 48'h1xxxxxxxxxx8}
  // Supervisor writting to HSCPAD-ASI illegal VA
#define S_ST_ILL_HSCPD01    {3'b101, 3'b101, 8'h4f, 48'bxxx001}
#define S_ST_ILL_HSCPD02    {3'b101, 3'b101, 8'h4f, 48'bxxx010}
#define S_ST_ILL_HSCPD03    {3'b101, 3'b101, 8'h4f, 48'bxxx011}
#define S_ST_ILL_HSCPD04    {3'b101, 3'b101, 8'h4f, 48'bxxx100}
#define S_ST_ILL_HSCPD05    {3'b101, 3'b101, 8'h4f, 48'bxxx101}
#define S_ST_ILL_HSCPD06    {3'b101, 3'b101, 8'h4f, 48'bxxx110}
#define S_ST_ILL_HSCPD07    {3'b101, 3'b101, 8'h4f, 48'bxxx111}
#define S_ST_ILL_HSCPD10    {3'b101, 3'b101, 8'h4f, 48'b1xxx000}
#define S_ST_ILL_HSCPD11    {3'b101, 3'b101, 8'h4f, 48'b1xxx001}
#define S_ST_ILL_HSCPD12    {3'b101, 3'b101, 8'h4f, 48'b1xxx010}
#define S_ST_ILL_HSCPD13    {3'b101, 3'b101, 8'h4f, 48'b1xxx011}
#define S_ST_ILL_HSCPD14    {3'b101, 3'b101, 8'h4f, 48'b1xxx100}
#define S_ST_ILL_HSCPD15    {3'b101, 3'b101, 8'h4f, 48'b1xxx101}
#define S_ST_ILL_HSCPD16    {3'b101, 3'b101, 8'h4f, 48'b1xxx110}
#define S_ST_ILL_HSCPD17    {3'b101, 3'b101, 8'h4f, 48'b1xxx111}
#define S_ST_ILL_HSCPD20    {3'b101, 3'b101, 8'h4f, 48'h1xxxxxxxxxx0}
#define S_ST_ILL_HSCPD21    {3'b101, 3'b101, 8'h4f, 48'h1xxxxxxxxxx8}
  // Supervisor reading from Q-ASI illegal VA
#define S_LD_ILL_QPTR01     {3'b101, 3'b110, 8'h25, 48'bxxxxxxx001}
#define S_LD_ILL_QPTR02     {3'b101, 3'b110, 8'h25, 48'bxxxxxxx010}
#define S_LD_ILL_QPTR03     {3'b101, 3'b110, 8'h25, 48'bxxxxxxx011}
#define S_LD_ILL_QPTR04     {3'b101, 3'b110, 8'h25, 48'bxxxxxxx100}
#define S_LD_ILL_QPTR05     {3'b101, 3'b110, 8'h25, 48'bxxxxxxx101}
#define S_LD_ILL_QPTR06     {3'b101, 3'b110, 8'h25, 48'bxxxxxxx110}
#define S_LD_ILL_QPTR07     {3'b101, 3'b110, 8'h25, 48'bxxxxxxx111}
#define S_LD_ILL_QPTR10     {3'b101, 3'b110, 8'h25, 48'b1xxxxxxx000}
#define S_LD_ILL_QPTR11     {3'b101, 3'b110, 8'h25, 48'b1xxxxxxx001}
#define S_LD_ILL_QPTR12     {3'b101, 3'b110, 8'h25, 48'b1xxxxxxx010}
#define S_LD_ILL_QPTR13     {3'b101, 3'b110, 8'h25, 48'b1xxxxxxx011}
#define S_LD_ILL_QPTR14     {3'b101, 3'b110, 8'h25, 48'b1xxxxxxx100}
#define S_LD_ILL_QPTR15     {3'b101, 3'b110, 8'h25, 48'b1xxxxxxx101}
#define S_LD_ILL_QPTR16     {3'b101, 3'b110, 8'h25, 48'b1xxxxxxx110}
#define S_LD_ILL_QPTR17     {3'b101, 3'b110, 8'h25, 48'b1xxxxxxx111}
#define S_LD_ILL_QPTR20     {3'b101, 3'b110, 8'h25, 48'h1xxxxxxxxxx0}
#define S_LD_ILL_QPTR21     {3'b101, 3'b110, 8'h25, 48'h1xxxxxxxxxx8}
  // Supervisor reading from SCPAD-ASI illegal VA
#define S_LD_ILL_SCPD01     {3'b101, 3'b110, 8'h20, 48'bxxx001}
#define S_LD_ILL_SCPD02     {3'b101, 3'b110, 8'h20, 48'bxxx010}
#define S_LD_ILL_SCPD03     {3'b101, 3'b110, 8'h20, 48'bxxx011}
#define S_LD_ILL_SCPD04     {3'b101, 3'b110, 8'h20, 48'bxxx100}
#define S_LD_ILL_SCPD05     {3'b101, 3'b110, 8'h20, 48'bxxx101}
#define S_LD_ILL_SCPD06     {3'b101, 3'b110, 8'h20, 48'bxxx110}
#define S_LD_ILL_SCPD07     {3'b101, 3'b110, 8'h20, 48'bxxx111}
#define S_LD_ILL_SCPD10     {3'b101, 3'b110, 8'h20, 48'b1xxx000}
#define S_LD_ILL_SCPD11     {3'b101, 3'b110, 8'h20, 48'b1xxx001}
#define S_LD_ILL_SCPD12     {3'b101, 3'b110, 8'h20, 48'b1xxx010}
#define S_LD_ILL_SCPD13     {3'b101, 3'b110, 8'h20, 48'b1xxx011}
#define S_LD_ILL_SCPD14     {3'b101, 3'b110, 8'h20, 48'b1xxx100}
#define S_LD_ILL_SCPD15     {3'b101, 3'b110, 8'h20, 48'b1xxx101}
#define S_LD_ILL_SCPD16     {3'b101, 3'b110, 8'h20, 48'b1xxx110}
#define S_LD_ILL_SCPD17     {3'b101, 3'b110, 8'h20, 48'b1xxx111}
#define S_LD_ILL_SCPD20     {3'b101, 3'b110, 8'h20, 48'h1xxxxxxxxxx0}
#define S_LD_ILL_SCPD21     {3'b101, 3'b110, 8'h20, 48'h1xxxxxxxxxx8}
  // Supervisor reading from HSCPAD-ASI illegal VA
#define S_LD_ILL_HSCPD01    {3'b101, 3'b110, 8'h4f, 48'bxxx001}
#define S_LD_ILL_HSCPD02    {3'b101, 3'b110, 8'h4f, 48'bxxx010}
#define S_LD_ILL_HSCPD03    {3'b101, 3'b110, 8'h4f, 48'bxxx011}
#define S_LD_ILL_HSCPD04    {3'b101, 3'b110, 8'h4f, 48'bxxx100}
#define S_LD_ILL_HSCPD05    {3'b101, 3'b110, 8'h4f, 48'bxxx101}
#define S_LD_ILL_HSCPD06    {3'b101, 3'b110, 8'h4f, 48'bxxx110}
#define S_LD_ILL_HSCPD07    {3'b101, 3'b110, 8'h4f, 48'bxxx111}
#define S_LD_ILL_HSCPD10    {3'b101, 3'b110, 8'h4f, 48'b1xxx000}
#define S_LD_ILL_HSCPD11    {3'b101, 3'b110, 8'h4f, 48'b1xxx001}
#define S_LD_ILL_HSCPD12    {3'b101, 3'b110, 8'h4f, 48'b1xxx010}
#define S_LD_ILL_HSCPD13    {3'b101, 3'b110, 8'h4f, 48'b1xxx011}
#define S_LD_ILL_HSCPD14    {3'b101, 3'b110, 8'h4f, 48'b1xxx100}
#define S_LD_ILL_HSCPD15    {3'b101, 3'b110, 8'h4f, 48'b1xxx101}
#define S_LD_ILL_HSCPD16    {3'b101, 3'b110, 8'h4f, 48'b1xxx110}
#define S_LD_ILL_HSCPD17    {3'b101, 3'b110, 8'h4f, 48'b1xxx111}
#define S_LD_ILL_HSCPD20    {3'b101, 3'b110, 8'h4f, 48'h1xxxxxxxxxx0}
#define S_LD_ILL_HSCPD21    {3'b101, 3'b110, 8'h4f, 48'h1xxxxxxxxxx8}
  // Hypervisor writting to Q-ASI illegal VA
#define H_ST_ILL_QPTR01     {3'b11x, 3'b101, 8'h25, 48'bxxxxxxx001}
#define H_ST_ILL_QPTR02     {3'b11x, 3'b101, 8'h25, 48'bxxxxxxx010}
#define H_ST_ILL_QPTR03     {3'b11x, 3'b101, 8'h25, 48'bxxxxxxx011}
#define H_ST_ILL_QPTR04     {3'b11x, 3'b101, 8'h25, 48'bxxxxxxx100}
#define H_ST_ILL_QPTR05     {3'b11x, 3'b101, 8'h25, 48'bxxxxxxx101}
#define H_ST_ILL_QPTR06     {3'b11x, 3'b101, 8'h25, 48'bxxxxxxx110}
#define H_ST_ILL_QPTR07     {3'b11x, 3'b101, 8'h25, 48'bxxxxxxx111}
#define H_ST_ILL_QPTR10     {3'b11x, 3'b101, 8'h25, 48'b1xxxxxxx000}
#define H_ST_ILL_QPTR11     {3'b11x, 3'b101, 8'h25, 48'b1xxxxxxx001}
#define H_ST_ILL_QPTR12     {3'b11x, 3'b101, 8'h25, 48'b1xxxxxxx010}
#define H_ST_ILL_QPTR13     {3'b11x, 3'b101, 8'h25, 48'b1xxxxxxx011}
#define H_ST_ILL_QPTR14     {3'b11x, 3'b101, 8'h25, 48'b1xxxxxxx100}
#define H_ST_ILL_QPTR15     {3'b11x, 3'b101, 8'h25, 48'b1xxxxxxx101}
#define H_ST_ILL_QPTR16     {3'b11x, 3'b101, 8'h25, 48'b1xxxxxxx110}
#define H_ST_ILL_QPTR17     {3'b11x, 3'b101, 8'h25, 48'b1xxxxxxx111}
#define H_ST_ILL_QPTR20     {3'b11x, 3'b101, 8'h25, 48'h1xxxxxxxxxx0}
#define H_ST_ILL_QPTR21     {3'b11x, 3'b101, 8'h25, 48'h1xxxxxxxxxx8}
  // Hypervisor writting to SCPAD-ASI illegal VA
#define H_ST_ILL_SCPD01     {3'b11x, 3'b101, 8'h20, 48'bxxx001}
#define H_ST_ILL_SCPD02     {3'b11x, 3'b101, 8'h20, 48'bxxx010}
#define H_ST_ILL_SCPD03     {3'b11x, 3'b101, 8'h20, 48'bxxx011}
#define H_ST_ILL_SCPD04     {3'b11x, 3'b101, 8'h20, 48'bxxx100}
#define H_ST_ILL_SCPD05     {3'b11x, 3'b101, 8'h20, 48'bxxx101}
#define H_ST_ILL_SCPD06     {3'b11x, 3'b101, 8'h20, 48'bxxx110}
#define H_ST_ILL_SCPD07     {3'b11x, 3'b101, 8'h20, 48'bxxx111}
#define H_ST_ILL_SCPD10     {3'b11x, 3'b101, 8'h20, 48'b1xxx000}
#define H_ST_ILL_SCPD11     {3'b11x, 3'b101, 8'h20, 48'b1xxx001}
#define H_ST_ILL_SCPD12     {3'b11x, 3'b101, 8'h20, 48'b1xxx010}
#define H_ST_ILL_SCPD13     {3'b11x, 3'b101, 8'h20, 48'b1xxx011}
#define H_ST_ILL_SCPD14     {3'b11x, 3'b101, 8'h20, 48'b1xxx100}
#define H_ST_ILL_SCPD15     {3'b11x, 3'b101, 8'h20, 48'b1xxx101}
#define H_ST_ILL_SCPD16     {3'b11x, 3'b101, 8'h20, 48'b1xxx110}
#define H_ST_ILL_SCPD17     {3'b11x, 3'b101, 8'h20, 48'b1xxx111}
#define H_ST_ILL_SCPD20     {3'b11x, 3'b101, 8'h20, 48'h1xxxxxxxxxx0}
#define H_ST_ILL_SCPD21     {3'b11x, 3'b101, 8'h20, 48'h1xxxxxxxxxx8}
  // Hypervisor writting to HSCPAD-ASI illegal VA
#define H_ST_ILL_HSCPD01    {3'b11x, 3'b101, 8'h4f, 48'bxxx001}
#define H_ST_ILL_HSCPD02    {3'b11x, 3'b101, 8'h4f, 48'bxxx010}
#define H_ST_ILL_HSCPD03    {3'b11x, 3'b101, 8'h4f, 48'bxxx011}
#define H_ST_ILL_HSCPD04    {3'b11x, 3'b101, 8'h4f, 48'bxxx100}
#define H_ST_ILL_HSCPD05    {3'b11x, 3'b101, 8'h4f, 48'bxxx101}
#define H_ST_ILL_HSCPD06    {3'b11x, 3'b101, 8'h4f, 48'bxxx110}
#define H_ST_ILL_HSCPD07    {3'b11x, 3'b101, 8'h4f, 48'bxxx111}
#define H_ST_ILL_HSCPD10    {3'b11x, 3'b101, 8'h4f, 48'b1xxx000}
#define H_ST_ILL_HSCPD11    {3'b11x, 3'b101, 8'h4f, 48'b1xxx001}
#define H_ST_ILL_HSCPD12    {3'b11x, 3'b101, 8'h4f, 48'b1xxx010}
#define H_ST_ILL_HSCPD13    {3'b11x, 3'b101, 8'h4f, 48'b1xxx011}
#define H_ST_ILL_HSCPD14    {3'b11x, 3'b101, 8'h4f, 48'b1xxx100}
#define H_ST_ILL_HSCPD15    {3'b11x, 3'b101, 8'h4f, 48'b1xxx101}
#define H_ST_ILL_HSCPD16    {3'b11x, 3'b101, 8'h4f, 48'b1xxx110}
#define H_ST_ILL_HSCPD17    {3'b11x, 3'b101, 8'h4f, 48'b1xxx111}
#define H_ST_ILL_HSCPD20    {3'b11x, 3'b101, 8'h4f, 48'h1xxxxxxxxxx0}
#define H_ST_ILL_HSCPD21    {3'b11x, 3'b101, 8'h4f, 48'h1xxxxxxxxxx8}
  // Hypervisor reading from Q-ASI illegal VA
#define H_LD_ILL_QPTR01     {3'b11x, 3'b110, 8'h25, 48'bxxxxxxx001}
#define H_LD_ILL_QPTR02     {3'b11x, 3'b110, 8'h25, 48'bxxxxxxx010}
#define H_LD_ILL_QPTR03     {3'b11x, 3'b110, 8'h25, 48'bxxxxxxx011}
#define H_LD_ILL_QPTR04     {3'b11x, 3'b110, 8'h25, 48'bxxxxxxx100}
#define H_LD_ILL_QPTR05     {3'b11x, 3'b110, 8'h25, 48'bxxxxxxx101}
#define H_LD_ILL_QPTR06     {3'b11x, 3'b110, 8'h25, 48'bxxxxxxx110}
#define H_LD_ILL_QPTR07     {3'b11x, 3'b110, 8'h25, 48'bxxxxxxx111}
#define H_LD_ILL_QPTR10     {3'b11x, 3'b110, 8'h25, 48'b1xxxxxxx000}
#define H_LD_ILL_QPTR11     {3'b11x, 3'b110, 8'h25, 48'b1xxxxxxx001}
#define H_LD_ILL_QPTR12     {3'b11x, 3'b110, 8'h25, 48'b1xxxxxxx010}
#define H_LD_ILL_QPTR13     {3'b11x, 3'b110, 8'h25, 48'b1xxxxxxx011}
#define H_LD_ILL_QPTR14     {3'b11x, 3'b110, 8'h25, 48'b1xxxxxxx100}
#define H_LD_ILL_QPTR15     {3'b11x, 3'b110, 8'h25, 48'b1xxxxxxx101}
#define H_LD_ILL_QPTR16     {3'b11x, 3'b110, 8'h25, 48'b1xxxxxxx110}
#define H_LD_ILL_QPTR17     {3'b11x, 3'b110, 8'h25, 48'b1xxxxxxx111}
#define H_LD_ILL_QPTR20     {3'b11x, 3'b110, 8'h25, 48'h1xxxxxxxxxx0}
#define H_LD_ILL_QPTR21     {3'b11x, 3'b110, 8'h25, 48'h1xxxxxxxxxx8}
  // Hypervisor reading from SCPAD-ASI illegal VA
#define H_LD_ILL_SCPD01     {3'b11x, 3'b110, 8'h20, 48'bxxx001}
#define H_LD_ILL_SCPD02     {3'b11x, 3'b110, 8'h20, 48'bxxx010}
#define H_LD_ILL_SCPD03     {3'b11x, 3'b110, 8'h20, 48'bxxx011}
#define H_LD_ILL_SCPD04     {3'b11x, 3'b110, 8'h20, 48'bxxx100}
#define H_LD_ILL_SCPD05     {3'b11x, 3'b110, 8'h20, 48'bxxx101}
#define H_LD_ILL_SCPD06     {3'b11x, 3'b110, 8'h20, 48'bxxx110}
#define H_LD_ILL_SCPD07     {3'b11x, 3'b110, 8'h20, 48'bxxx111}
#define H_LD_ILL_SCPD10     {3'b11x, 3'b110, 8'h20, 48'b1xxx000}
#define H_LD_ILL_SCPD11     {3'b11x, 3'b110, 8'h20, 48'b1xxx001}
#define H_LD_ILL_SCPD12     {3'b11x, 3'b110, 8'h20, 48'b1xxx010}
#define H_LD_ILL_SCPD13     {3'b11x, 3'b110, 8'h20, 48'b1xxx011}
#define H_LD_ILL_SCPD14     {3'b11x, 3'b110, 8'h20, 48'b1xxx100}
#define H_LD_ILL_SCPD15     {3'b11x, 3'b110, 8'h20, 48'b1xxx101}
#define H_LD_ILL_SCPD16     {3'b11x, 3'b110, 8'h20, 48'b1xxx110}
#define H_LD_ILL_SCPD17     {3'b11x, 3'b110, 8'h20, 48'b1xxx111}
#define H_LD_ILL_SCPD20     {3'b11x, 3'b110, 8'h20, 48'h1xxxxxxxxxx0}
#define H_LD_ILL_SCPD21     {3'b11x, 3'b110, 8'h20, 48'h1xxxxxxxxxx8}
  // Hypervisor reading from HSCPAD-ASI illegal VA
#define H_LD_ILL_HSCPD01    {3'b11x, 3'b110, 8'h4f, 48'bxxx001}
#define H_LD_ILL_HSCPD02    {3'b11x, 3'b110, 8'h4f, 48'bxxx010}
#define H_LD_ILL_HSCPD03    {3'b11x, 3'b110, 8'h4f, 48'bxxx011}
#define H_LD_ILL_HSCPD04    {3'b11x, 3'b110, 8'h4f, 48'bxxx100}
#define H_LD_ILL_HSCPD05    {3'b11x, 3'b110, 8'h4f, 48'bxxx101}
#define H_LD_ILL_HSCPD06    {3'b11x, 3'b110, 8'h4f, 48'bxxx110}
#define H_LD_ILL_HSCPD07    {3'b11x, 3'b110, 8'h4f, 48'bxxx111}
#define H_LD_ILL_HSCPD10    {3'b11x, 3'b110, 8'h4f, 48'b1xxx000}
#define H_LD_ILL_HSCPD11    {3'b11x, 3'b110, 8'h4f, 48'b1xxx001}
#define H_LD_ILL_HSCPD12    {3'b11x, 3'b110, 8'h4f, 48'b1xxx010}
#define H_LD_ILL_HSCPD13    {3'b11x, 3'b110, 8'h4f, 48'b1xxx011}
#define H_LD_ILL_HSCPD14    {3'b11x, 3'b110, 8'h4f, 48'b1xxx100}
#define H_LD_ILL_HSCPD15    {3'b11x, 3'b110, 8'h4f, 48'b1xxx101}
#define H_LD_ILL_HSCPD16    {3'b11x, 3'b110, 8'h4f, 48'b1xxx110}
#define H_LD_ILL_HSCPD17    {3'b11x, 3'b110, 8'h4f, 48'b1xxx111}
#define H_LD_ILL_HSCPD20    {3'b11x, 3'b110, 8'h4f, 48'h1xxxxxxxxxx0}
#define H_LD_ILL_HSCPD21    {3'b11x, 3'b110, 8'h4f, 48'h1xxxxxxxxxx8}

////////////////////////////////////////////////////////////////
// defines for tlu_asiacc_trap
// {hpstate.enb_e, hpstate.priv_e, pstate.priv_e}
// {alt_space, ld_inst, st_inst}, asi, va
/////////////////////
// Privileged Action
#define U_LD_INTR_RECEIVE_REG	{3'bx00, 3'b110, 8'h72, 48'hx}
#define U_LD_INTR_VEC_DISPATCH	{3'bx00, 3'b110, 8'h73, 48'hx}
#define U_LD_INTR_INCOMING_VEC	{3'bx00, 3'b110, 8'h74, 48'hx}
#define U_ST_INTR_RECEIVE_REG	{3'bx00, 3'b101, 8'h72, 48'hx}
#define U_ST_INTR_VEC_DISPATCH	{3'bx00, 3'b101, 8'h73, 48'hx}
#define U_ST_INTR_INCOMING_VEC	{3'bx00, 3'b101, 8'h74, 48'hx}
#define U_ST_CPU_MONDO_HEAD	{3'bx00, 3'b101, 8'h25, 48'h3c0}
#define U_ST_DEV_MONDO_HEAD	{3'bx00, 3'b101, 8'h25, 48'h3d0}
#define U_ST_RES_ERR_HEAD	{3'bx00, 3'b101, 8'h25, 48'h3e0}
#define U_ST_NONRES_ERR_HEAD	{3'bx00, 3'b101, 8'h25, 48'h3f0}
#define U_ST_CPU_MONDO_TAIL	{3'bx00, 3'b101, 8'h25, 48'h3c8}
#define U_ST_DEV_MONDO_TAIL	{3'bx00, 3'b101, 8'h25, 48'h3d8}
#define U_ST_RES_ERR_TAIL	{3'bx00, 3'b101, 8'h25, 48'h3e8}
#define U_ST_NONRES_ERR_TAIL	{3'bx00, 3'b101, 8'h25, 48'h3f8}
#define U_LD_CPU_MONDO_HEAD	{3'bx00, 3'b110, 8'h25, 48'h3c0}
#define U_LD_DEV_MONDO_HEAD	{3'bx00, 3'b110, 8'h25, 48'h3d0}
#define U_LD_RES_ERR_HEAD	{3'bx00, 3'b110, 8'h25, 48'h3e0}
#define U_LD_NONRES_ERR_HEAD	{3'bx00, 3'b110, 8'h25, 48'h3f0}
#define U_LD_CPU_MONDO_TAIL	{3'bx00, 3'b110, 8'h25, 48'h3c8}
#define U_LD_DEV_MONDO_TAIL	{3'bx00, 3'b110, 8'h25, 48'h3d8}
#define U_LD_RES_ERR_TAIL	{3'bx00, 3'b110, 8'h25, 48'h3e8}
#define U_LD_NONRES_ERR_TAIL	{3'bx00, 3'b110, 8'h25, 48'h3f8}
#define U_ST_SCRATCH_PAD0	{3'bx00, 3'b101, 8'h20, 48'h00}
#define U_ST_SCRATCH_PAD1	{3'bx00, 3'b101, 8'h20, 48'h08}
#define U_ST_SCRATCH_PAD2	{3'bx00, 3'b101, 8'h20, 48'h10}
#define U_ST_SCRATCH_PAD3	{3'bx00, 3'b101, 8'h20, 48'h18}
#define U_ST_SCRATCH_PAD4	{3'bx00, 3'b101, 8'h20, 48'h20}
#define U_ST_SCRATCH_PAD5	{3'bx00, 3'b101, 8'h20, 48'h28}
#define U_ST_SCRATCH_PAD6	{3'bx00, 3'b101, 8'h20, 48'h30}
#define U_ST_SCRATCH_PAD7	{3'bx00, 3'b101, 8'h20, 48'h38}
#define U_LD_SCRATCH_PAD0	{3'bx00, 3'b110, 8'h20, 48'h00}
#define U_LD_SCRATCH_PAD1	{3'bx00, 3'b110, 8'h20, 48'h08}
#define U_LD_SCRATCH_PAD2	{3'bx00, 3'b110, 8'h20, 48'h10}
#define U_LD_SCRATCH_PAD3	{3'bx00, 3'b110, 8'h20, 48'h18}
#define U_LD_SCRATCH_PAD4	{3'bx00, 3'b110, 8'h20, 48'h20}
#define U_LD_SCRATCH_PAD5	{3'bx00, 3'b110, 8'h20, 48'h28}
#define U_LD_SCRATCH_PAD6	{3'bx00, 3'b110, 8'h20, 48'h30}
#define U_LD_SCRATCH_PAD7	{3'bx00, 3'b110, 8'h20, 48'h38}
#define U_ST_HSCRATCH_PAD0	{3'bx00, 3'b101, 8'h4f, 48'h00}
#define U_ST_HSCRATCH_PAD1	{3'bx00, 3'b101, 8'h4f, 48'h08}
#define U_ST_HSCRATCH_PAD2	{3'bx00, 3'b101, 8'h4f, 48'h10}
#define U_ST_HSCRATCH_PAD3	{3'bx00, 3'b101, 8'h4f, 48'h18}
#define U_ST_HSCRATCH_PAD4	{3'bx00, 3'b101, 8'h4f, 48'h20}
#define U_ST_HSCRATCH_PAD5	{3'bx00, 3'b101, 8'h4f, 48'h28}
#define U_ST_HSCRATCH_PAD6	{3'bx00, 3'b101, 8'h4f, 48'h30}
#define U_ST_HSCRATCH_PAD7	{3'bx00, 3'b101, 8'h4f, 48'h38}
#define U_LD_HSCRATCH_PAD0	{3'bx00, 3'b110, 8'h4f, 48'h00}
#define U_LD_HSCRATCH_PAD1	{3'bx00, 3'b110, 8'h4f, 48'h08}
#define U_LD_HSCRATCH_PAD2	{3'bx00, 3'b110, 8'h4f, 48'h10}
#define U_LD_HSCRATCH_PAD3	{3'bx00, 3'b110, 8'h4f, 48'h18}
#define U_LD_HSCRATCH_PAD4	{3'bx00, 3'b110, 8'h4f, 48'h20}
#define U_LD_HSCRATCH_PAD5	{3'bx00, 3'b110, 8'h4f, 48'h28}
#define U_LD_HSCRATCH_PAD6	{3'bx00, 3'b110, 8'h4f, 48'h30}
#define U_LD_HSCRATCH_PAD7	{3'bx00, 3'b110, 8'h4f, 48'h38}
////////////////////////
// Data Access Exception
#define S_LD_INTR_RECEIVE_REG	{3'b101, 3'b110, 8'h72, 48'hx}
#define S_LD_INTR_VEC_DISPATCH	{3'b101, 3'b110, 8'h73, 48'hx}
#define S_LD_INTR_INCOMING_VEC	{3'b101, 3'b110, 8'h74, 48'hx}
#define S_ST_INTR_RECEIVE_REG	{3'b101, 3'b101, 8'h72, 48'hx}
#define S_ST_INTR_VEC_DISPATCH	{3'b101, 3'b101, 8'h73, 48'hx}
#define S_ST_INTR_INCOMING_VEC	{3'b101, 3'b101, 8'h74, 48'hx}
#define S_ST_CPU_MONDO_TAIL	{3'b101, 3'b101, 8'h25, 48'h3c8}
#define S_ST_DEV_MONDO_TAIL	{3'b101, 3'b101, 8'h25, 48'h3d8}
#define S_ST_RES_ERR_TAIL	{3'b101, 3'b101, 8'h25, 48'h3e8}
#define S_ST_NONRES_ERR_TAIL	{3'b101, 3'b101, 8'h25, 48'h3f8}
#define S_ST_SCRATCH_PAD4	{3'b101, 3'b101, 8'h20, 48'h20}
#define S_ST_SCRATCH_PAD5	{3'b101, 3'b101, 8'h20, 48'h28}
#define S_LD_SCRATCH_PAD4	{3'b101, 3'b110, 8'h20, 48'h20}
#define S_LD_SCRATCH_PAD5	{3'b101, 3'b110, 8'h20, 48'h28}
#define S_ST_HSCRATCH_PAD0	{3'b101, 3'b101, 8'h4f, 48'h00}
#define S_ST_HSCRATCH_PAD1	{3'b101, 3'b101, 8'h4f, 48'h08}
#define S_ST_HSCRATCH_PAD2	{3'b101, 3'b101, 8'h4f, 48'h10}
#define S_ST_HSCRATCH_PAD3	{3'b101, 3'b101, 8'h4f, 48'h18}
#define S_ST_HSCRATCH_PAD4	{3'b101, 3'b101, 8'h4f, 48'h20}
#define S_ST_HSCRATCH_PAD5	{3'b101, 3'b101, 8'h4f, 48'h28}
#define S_ST_HSCRATCH_PAD6	{3'b101, 3'b101, 8'h4f, 48'h30}
#define S_ST_HSCRATCH_PAD7	{3'b101, 3'b101, 8'h4f, 48'h38}
#define S_LD_HSCRATCH_PAD0	{3'b101, 3'b110, 8'h4f, 48'h00}
#define S_LD_HSCRATCH_PAD1	{3'b101, 3'b110, 8'h4f, 48'h08}
#define S_LD_HSCRATCH_PAD2	{3'b101, 3'b110, 8'h4f, 48'h10}
#define S_LD_HSCRATCH_PAD3	{3'b101, 3'b110, 8'h4f, 48'h18}
#define S_LD_HSCRATCH_PAD4	{3'b101, 3'b110, 8'h4f, 48'h20}
#define S_LD_HSCRATCH_PAD5	{3'b101, 3'b110, 8'h4f, 48'h28}
#define S_LD_HSCRATCH_PAD6	{3'b101, 3'b110, 8'h4f, 48'h30}
#define S_LD_HSCRATCH_PAD7	{3'b101, 3'b110, 8'h4f, 48'h38}
#define H_LD_INTR_VEC_DISPATCH	{3'b11x, 3'b110, 8'h73, 48'hx}
#define H_ST_INTR_INCOMING_VEC	{3'b11x, 3'b101, 8'h74, 48'hx}
//////////////////////
// Illegal Instruction
/////////////////////
// Privileged opcode

/////////////////////////////////////////////////////////////
// defines for tlu_asr_access
// {hpstate.enb, hpriv, priv, privileged}, {wsr, rsr}, sraddr
////////////
// User mode
#define U_ST_HPSTATE		{4'b1000, 2'b10, 7'h40}
#define U_ST_HTSTATE		{4'b1000, 2'b10, 7'h41}
#define U_ST_HINTP		{4'b1000, 2'b10, 7'h43}
#define U_ST_HTBA		{4'b1000, 2'b10, 7'h45}
#define U_ST_HSTICK_CMPR	{4'b1000, 2'b10, 7'h5f}
#define U_ST_TPC		{4'b1000, 2'b10, 7'h20}
#define U_ST_TNPC		{4'b1000, 2'b10, 7'h21}
#define U_ST_TSTATE		{4'b1000, 2'b10, 7'h22}
#define U_ST_TT			{4'b1000, 2'b10, 7'h23}
#define U_ST_TICK		{4'b1000, 2'b10, 7'h24}
#define U_ST_TBA		{4'b1000, 2'b10, 7'h25}
#define U_ST_PSTATE		{4'b1000, 2'b10, 7'h26}
#define U_ST_TL			{4'b1000, 2'b10, 7'h27}
#define U_ST_PIL		{4'b1000, 2'b10, 7'h28}
#define U_ST_GL			{4'b1000, 2'b10, 7'h30}
#define U_ST_TICK_REG		{4'b1000, 2'b10, 7'h04}
#define U_ST_PIB_PCR		{4'b1000, 2'b10, 7'h10}
#define U_ST_PIB_PIC		{4'b1000, 2'b10, 7'h11}
#define U_ST_SET_SOFTINT	{4'b1000, 2'b10, 7'h14}
#define U_ST_CLEAR_SOFTINT	{4'b1000, 2'b10, 7'h15}
#define U_ST_SOFTINT_REG	{4'b1000, 2'b10, 7'h16}
#define U_ST_TICK_CMPR_REG	{4'b1000, 2'b10, 7'h17}
#define U_ST_STICK_REG		{4'b1000, 2'b10, 7'h18}
#define U_ST_STICK_CMPR_REG	{4'b1000, 2'b10, 7'h19}
#define U_LD_HPSTATE		{4'b1000, 2'b01, 7'h40}
#define U_LD_HTSTATE		{4'b1000, 2'b01, 7'h41}
#define U_LD_HINTP		{4'b1000, 2'b01, 7'h43}
#define U_LD_HTBA		{4'b1000, 2'b01, 7'h45}
#define U_LD_HSTICK_CMPR	{4'b1000, 2'b01, 7'h5f}
#define U_LD_TPC		{4'b1000, 2'b01, 7'h20}
#define U_LD_TNPC		{4'b1000, 2'b01, 7'h21}
#define U_LD_TSTATE		{4'b1000, 2'b01, 7'h22}
#define U_LD_TT			{4'b1000, 2'b01, 7'h23}
#define U_LD_TICK		{4'b1000, 2'b01, 7'h24}
#define U_LD_TBA		{4'b1000, 2'b01, 7'h25}
#define U_LD_PSTATE		{4'b1000, 2'b01, 7'h26}
#define U_LD_TL			{4'b1000, 2'b01, 7'h27}
#define U_LD_PIL		{4'b1000, 2'b01, 7'h28}
#define U_LD_GL			{4'b1000, 2'b01, 7'h30}
#define U_LD_TICK_REG		{4'b1000, 2'b01, 7'h04}
#define U_LD_PIB_PCR		{4'b1000, 2'b01, 7'h10}
#define U_LD_PIB_PIC		{4'b1000, 2'b01, 7'h11}
#define U_LD_SET_SOFTINT	{4'b1000, 2'b01, 7'h14}
#define U_LD_CLEAR_SOFTINT	{4'b1000, 2'b01, 7'h15}
#define U_LD_SOFTINT_REG	{4'b1000, 2'b01, 7'h16}
#define U_LD_TICK_CMPR_REG	{4'b1000, 2'b01, 7'h17}
#define U_LD_STICK_REG		{4'b1000, 2'b01, 7'h18}
#define U_LD_STICK_CMPR_REG	{4'b1000, 2'b01, 7'h19}
//////////////////
// Supervisor mode
#define S_ST_HPSTATE		{4'b1011, 2'b10, 7'h40}
#define S_ST_HTSTATE		{4'b1011, 2'b10, 7'h41}
#define S_ST_HINTP		{4'b1011, 2'b10, 7'h43}
#define S_ST_HTBA		{4'b1011, 2'b10, 7'h45}
#define S_ST_HSTICK_CMPR	{4'b1011, 2'b10, 7'h5f}
#define S_ST_TPC		{4'b1011, 2'b10, 7'h20}
#define S_ST_TNPC		{4'b1011, 2'b10, 7'h21}
#define S_ST_TSTATE		{4'b1011, 2'b10, 7'h22}
#define S_ST_TT			{4'b1011, 2'b10, 7'h23}
#define S_ST_TICK		{4'b1011, 2'b10, 7'h24}
#define S_ST_TBA		{4'b1011, 2'b10, 7'h25}
#define S_ST_PSTATE		{4'b1011, 2'b10, 7'h26}
#define S_ST_TL			{4'b1011, 2'b10, 7'h27}
#define S_ST_PIL		{4'b1011, 2'b10, 7'h28}
#define S_ST_GL			{4'b1011, 2'b10, 7'h30}
#define S_ST_TICK_REG		{4'b1011, 2'b10, 7'h04}
#define S_ST_PIB_PCR		{4'b1011, 2'b10, 7'h10}
#define S_ST_PIB_PIC		{4'b1011, 2'b10, 7'h11}
#define S_ST_SET_SOFTINT	{4'b1011, 2'b10, 7'h14}
#define S_ST_CLEAR_SOFTINT	{4'b1011, 2'b10, 7'h15}
#define S_ST_SOFTINT_REG	{4'b1011, 2'b10, 7'h16}
#define S_ST_TICK_CMPR_REG	{4'b1011, 2'b10, 7'h17}
#define S_ST_STICK_REG		{4'b1011, 2'b10, 7'h18}
#define S_ST_STICK_CMPR_REG	{4'b1011, 2'b10, 7'h19}
#define S_LD_HPSTATE		{4'b1011, 2'b01, 7'h40}
#define S_LD_HTSTATE		{4'b1011, 2'b01, 7'h41}
#define S_LD_HINTP		{4'b1011, 2'b01, 7'h43}
#define S_LD_HTBA		{4'b1011, 2'b01, 7'h45}
#define S_LD_HSTICK_CMPR	{4'b1011, 2'b01, 7'h5f}
#define S_LD_TPC		{4'b1011, 2'b01, 7'h20}
#define S_LD_TNPC		{4'b1011, 2'b01, 7'h21}
#define S_LD_TSTATE		{4'b1011, 2'b01, 7'h22}
#define S_LD_TT			{4'b1011, 2'b01, 7'h23}
#define S_LD_TICK		{4'b1011, 2'b01, 7'h24}
#define S_LD_TBA		{4'b1011, 2'b01, 7'h25}
#define S_LD_PSTATE		{4'b1011, 2'b01, 7'h26}
#define S_LD_TL			{4'b1011, 2'b01, 7'h27}
#define S_LD_PIL		{4'b1011, 2'b01, 7'h28}
#define S_LD_GL			{4'b1011, 2'b01, 7'h30}
#define S_LD_TICK_REG		{4'b1011, 2'b01, 7'h04}
#define S_LD_PIB_PCR		{4'b1011, 2'b01, 7'h10}
#define S_LD_PIB_PIC		{4'b1011, 2'b01, 7'h11}
#define S_LD_SET_SOFTINT	{4'b1011, 2'b01, 7'h14}
#define S_LD_CLEAR_SOFTINT	{4'b1011, 2'b01, 7'h15}
#define S_LD_SOFTINT_REG	{4'b1011, 2'b01, 7'h16}
#define S_LD_TICK_CMPR_REG	{4'b1011, 2'b01, 7'h17}
#define S_LD_STICK_REG		{4'b1011, 2'b01, 7'h18}
#define S_LD_STICK_CMPR_REG	{4'b1011, 2'b01, 7'h19}
//////////////////
// Hypervisor mode
#define H_ST_HPSTATE		{4'b1101, 2'b10, 7'h40}
#define H_ST_HTSTATE		{4'b1101, 2'b10, 7'h41}
#define H_ST_HINTP		{4'b1101, 2'b10, 7'h43}
#define H_ST_HTBA		{4'b1101, 2'b10, 7'h45}
#define H_ST_HSTICK_CMPR	{4'b1101, 2'b10, 7'h5f}
#define H_ST_TPC		{4'b1101, 2'b10, 7'h20}
#define H_ST_TNPC		{4'b1101, 2'b10, 7'h21}
#define H_ST_TSTATE		{4'b1101, 2'b10, 7'h22}
#define H_ST_TT			{4'b1101, 2'b10, 7'h23}
#define H_ST_TICK		{4'b1101, 2'b10, 7'h24}
#define H_ST_TBA		{4'b1101, 2'b10, 7'h25}
#define H_ST_PSTATE		{4'b1101, 2'b10, 7'h26}
#define H_ST_TL			{4'b1101, 2'b10, 7'h27}
#define H_ST_PIL		{4'b1101, 2'b10, 7'h28}
#define H_ST_GL			{4'b1101, 2'b10, 7'h30}
#define H_ST_TICK_REG		{4'b1101, 2'b10, 7'h04}
#define H_ST_PIB_PCR		{4'b1101, 2'b10, 7'h10}
#define H_ST_PIB_PIC		{4'b1101, 2'b10, 7'h11}
#define H_ST_SET_SOFTINT	{4'b1101, 2'b10, 7'h14}
#define H_ST_CLEAR_SOFTINT	{4'b1101, 2'b10, 7'h15}
#define H_ST_SOFTINT_REG	{4'b1101, 2'b10, 7'h16}
#define H_ST_TICK_CMPR_REG	{4'b1101, 2'b10, 7'h17}
#define H_ST_STICK_REG		{4'b1101, 2'b10, 7'h18}
#define H_ST_STICK_CMPR_REG	{4'b1101, 2'b10, 7'h19}
#define H_LD_HPSTATE		{4'b1101, 2'b01, 7'h40}
#define H_LD_HTSTATE		{4'b1101, 2'b01, 7'h41}
#define H_LD_HINTP		{4'b1101, 2'b01, 7'h43}
#define H_LD_HTBA		{4'b1101, 2'b01, 7'h45}
#define H_LD_HSTICK_CMPR	{4'b1101, 2'b01, 7'h5f}
#define H_LD_TPC		{4'b1101, 2'b01, 7'h20}
#define H_LD_TNPC		{4'b1101, 2'b01, 7'h21}
#define H_LD_TSTATE		{4'b1101, 2'b01, 7'h22}
#define H_LD_TT			{4'b1101, 2'b01, 7'h23}
#define H_LD_TICK		{4'b1101, 2'b01, 7'h24}
#define H_LD_TBA		{4'b1101, 2'b01, 7'h25}
#define H_LD_PSTATE		{4'b1101, 2'b01, 7'h26}
#define H_LD_TL			{4'b1101, 2'b01, 7'h27}
#define H_LD_PIL		{4'b1101, 2'b01, 7'h28}
#define H_LD_GL			{4'b1101, 2'b01, 7'h30}
#define H_LD_TICK_REG		{4'b1101, 2'b01, 7'h04}
#define H_LD_PIB_PCR		{4'b1101, 2'b01, 7'h10}
#define H_LD_PIB_PIC		{4'b1101, 2'b01, 7'h11}
#define H_LD_SET_SOFTINT	{4'b1101, 2'b01, 7'h14}
#define H_LD_CLEAR_SOFTINT	{4'b1101, 2'b01, 7'h15}
#define H_LD_SOFTINT_REG	{4'b1101, 2'b01, 7'h16}
#define H_LD_TICK_CMPR_REG	{4'b1101, 2'b01, 7'h17}
#define H_LD_STICK_REG		{4'b1101, 2'b01, 7'h18}
#define H_LD_STICK_CMPR_REG	{4'b1101, 2'b01, 7'h19}
///////////////////?//////////////
// Non-spilt/Hyper-light User mode
#define HL_U_ST_HPSTATE		{4'b0000, 2'b10, 7'h40}
#define HL_U_ST_HTSTATE		{4'b0000, 2'b10, 7'h41}
#define HL_U_ST_HINTP		{4'b0000, 2'b10, 7'h43}
#define HL_U_ST_HTBA		{4'b0000, 2'b10, 7'h45}
#define HL_U_ST_HSTICK_CMPR	{4'b0000, 2'b10, 7'h5f}
#define HL_U_ST_TPC		{4'b0000, 2'b10, 7'h20}
#define HL_U_ST_TNPC		{4'b0000, 2'b10, 7'h21}
#define HL_U_ST_TSTATE		{4'b0000, 2'b10, 7'h22}
#define HL_U_ST_TT		{4'b0000, 2'b10, 7'h23}
#define HL_U_ST_TICK		{4'b0000, 2'b10, 7'h24}
#define HL_U_ST_TBA		{4'b0000, 2'b10, 7'h25}
#define HL_U_ST_PSTATE		{4'b0000, 2'b10, 7'h26}
#define HL_U_ST_TL		{4'b0000, 2'b10, 7'h27}
#define HL_U_ST_PIL		{4'b0000, 2'b10, 7'h28}
#define HL_U_ST_GL		{4'b0000, 2'b10, 7'h30}
#define HL_U_ST_TICK_REG	{4'b0000, 2'b10, 7'h04}
#define HL_U_ST_PIB_PCR		{4'b0000, 2'b10, 7'h10}
#define HL_U_ST_PIB_PIC		{4'b0000, 2'b10, 7'h11}
#define HL_U_ST_SET_SOFTINT	{4'b0000, 2'b10, 7'h14}
#define HL_U_ST_CLEAR_SOFTINT	{4'b0000, 2'b10, 7'h15}
#define HL_U_ST_SOFTINT_REG	{4'b0000, 2'b10, 7'h16}
#define HL_U_ST_TICK_CMPR_REG	{4'b0000, 2'b10, 7'h17}
#define HL_U_ST_STICK_REG	{4'b0000, 2'b10, 7'h18}
#define HL_U_ST_STICK_CMPR_REG	{4'b0000, 2'b10, 7'h19}
#define HL_U_LD_HPSTATE		{4'b0000, 2'b01, 7'h40}
#define HL_U_LD_HTSTATE		{4'b0000, 2'b01, 7'h41}
#define HL_U_LD_HINTP		{4'b0000, 2'b01, 7'h43}
#define HL_U_LD_HTBA		{4'b0000, 2'b01, 7'h45}
#define HL_U_LD_HSTICK_CMPR	{4'b0000, 2'b01, 7'h5f}
#define HL_U_LD_TPC		{4'b0000, 2'b01, 7'h20}
#define HL_U_LD_TNPC		{4'b0000, 2'b01, 7'h21}
#define HL_U_LD_TSTATE		{4'b0000, 2'b01, 7'h22}
#define HL_U_LD_TT		{4'b0000, 2'b01, 7'h23}
#define HL_U_LD_TICK		{4'b0000, 2'b01, 7'h24}
#define HL_U_LD_TBA		{4'b0000, 2'b01, 7'h25}
#define HL_U_LD_PSTATE		{4'b0000, 2'b01, 7'h26}
#define HL_U_LD_TL		{4'b0000, 2'b01, 7'h27}
#define HL_U_LD_PIL		{4'b0000, 2'b01, 7'h28}
#define HL_U_LD_GL		{4'b0000, 2'b01, 7'h30}
#define HL_U_LD_TICK_REG	{4'b0000, 2'b01, 7'h04}
#define HL_U_LD_PIB_PCR		{4'b0000, 2'b01, 7'h10}
#define HL_U_LD_PIB_PIC		{4'b0000, 2'b01, 7'h11}
#define HL_U_LD_SET_SOFTINT	{4'b0000, 2'b01, 7'h14}
#define HL_U_LD_CLEAR_SOFTINT	{4'b0000, 2'b01, 7'h15}
#define HL_U_LD_SOFTINT_REG	{4'b0000, 2'b01, 7'h16}
#define HL_U_LD_TICK_CMPR_REG	{4'b0000, 2'b01, 7'h17}
#define HL_U_LD_STICK_REG	{4'b0000, 2'b01, 7'h18}
#define HL_U_LD_STICK_CMPR_REG	{4'b0000, 2'b01, 7'h19}
////////////////////////////////////////
// Non-Spilt/Hyper-Light Privileged mode
#define HL_P_ST_HPSTATE		{4'b0xx1, 2'b10, 7'h40}
#define HL_P_ST_HTSTATE		{4'b0xx1, 2'b10, 7'h41}
#define HL_P_ST_HINTP		{4'b0xx1, 2'b10, 7'h43}
#define HL_P_ST_HTBA		{4'b0xx1, 2'b10, 7'h45}
#define HL_P_ST_HSTICK_CMPR	{4'b0xx1, 2'b10, 7'h5f}
#define HL_P_ST_TPC		{4'b0xx1, 2'b10, 7'h20}
#define HL_P_ST_TNPC		{4'b0xx1, 2'b10, 7'h21}
#define HL_P_ST_TSTATE		{4'b0xx1, 2'b10, 7'h22}
#define HL_P_ST_TT		{4'b0xx1, 2'b10, 7'h23}
#define HL_P_ST_TICK		{4'b0xx1, 2'b10, 7'h24}
#define HL_P_ST_TBA		{4'b0xx1, 2'b10, 7'h25}
#define HL_P_ST_PSTATE		{4'b0xx1, 2'b10, 7'h26}
#define HL_P_ST_TL		{4'b0xx1, 2'b10, 7'h27}
#define HL_P_ST_PIL		{4'b0xx1, 2'b10, 7'h28}
#define HL_P_ST_GL		{4'b0xx1, 2'b10, 7'h30}
#define HL_P_ST_TICK_REG	{4'b0xx1, 2'b10, 7'h04}
#define HL_P_ST_PIB_PCR		{4'b0xx1, 2'b10, 7'h10}
#define HL_P_ST_PIB_PIC		{4'b0xx1, 2'b10, 7'h11}
#define HL_P_ST_SET_SOFTINT	{4'b0xx1, 2'b10, 7'h14}
#define HL_P_ST_CLEAR_SOFTINT	{4'b0xx1, 2'b10, 7'h15}
#define HL_P_ST_SOFTINT_REG	{4'b0xx1, 2'b10, 7'h16}
#define HL_P_ST_TICK_CMPR_REG	{4'b0xx1, 2'b10, 7'h17}
#define HL_P_ST_STICK_REG	{4'b0xx1, 2'b10, 7'h18}
#define HL_P_ST_STICK_CMPR_REG	{4'b0xx1, 2'b10, 7'h19}
#define HL_P_LD_HPSTATE		{4'b0xx1, 2'b01, 7'h40}
#define HL_P_LD_HTSTATE		{4'b0xx1, 2'b01, 7'h41}
#define HL_P_LD_HINTP		{4'b0xx1, 2'b01, 7'h43}
#define HL_P_LD_HTBA		{4'b0xx1, 2'b01, 7'h45}
#define HL_P_LD_HSTICK_CMPR	{4'b0xx1, 2'b01, 7'h5f}
#define HL_P_LD_TPC		{4'b0xx1, 2'b01, 7'h20}
#define HL_P_LD_TNPC		{4'b0xx1, 2'b01, 7'h21}
#define HL_P_LD_TSTATE		{4'b0xx1, 2'b01, 7'h22}
#define HL_P_LD_TT		{4'b0xx1, 2'b01, 7'h23}
#define HL_P_LD_TICK		{4'b0xx1, 2'b01, 7'h24}
#define HL_P_LD_TBA		{4'b0xx1, 2'b01, 7'h25}
#define HL_P_LD_PSTATE		{4'b0xx1, 2'b01, 7'h26}
#define HL_P_LD_TL		{4'b0xx1, 2'b01, 7'h27}
#define HL_P_LD_PIL		{4'b0xx1, 2'b01, 7'h28}
#define HL_P_LD_GL		{4'b0xx1, 2'b01, 7'h30}
#define HL_P_LD_TICK_REG	{4'b0xx1, 2'b01, 7'h04}
#define HL_P_LD_PIB_PCR		{4'b0xx1, 2'b01, 7'h10}
#define HL_P_LD_PIB_PIC		{4'b0xx1, 2'b01, 7'h11}
#define HL_P_LD_SET_SOFTINT	{4'b0xx1, 2'b01, 7'h14}
#define HL_P_LD_CLEAR_SOFTINT	{4'b0xx1, 2'b01, 7'h15}
#define HL_P_LD_SOFTINT_REG	{4'b0xx1, 2'b01, 7'h16}
#define HL_P_LD_TICK_CMPR_REG	{4'b0xx1, 2'b01, 7'h17}
#define HL_P_LD_STICK_REG	{4'b0xx1, 2'b01, 7'h18}
#define HL_P_LD_STICK_CMPR_REG	{4'b0xx1, 2'b01, 7'h19}

///////////////////////////////////////////////////////////
// defines for tlu_asracc_trap
// {hpstate.enb_d, hpstate.priv_d, pstate.priv_d}
// {rsr_inst, wsr_inst}, sraddr, {tick/stick.npt, pcr.priv}
/////////////////////
// Privileged Action
#define U_RD_TICK_REG_NPT1	{3'bx00, 2'b10, 7'h04, 2'b1x}
#define U_RD_STICK_REG_NPT1	{3'bx00, 2'b10, 7'h18, 2'b1x}
#define U_RD_PIB_PIC_PRIV1	{3'bx00, 2'b10, 7'h11, 2'bx1}
#define U_WR_PIB_PIC_PRIV1	{3'bx00, 2'b01, 7'h11, 2'bx1}
////////////////////////
// Data Access Exception

//////////////////////
// Illegal Instruction
#define S_WR_TICK_REG		{3'b101, 2'b01, 7'h04, 2'bxx}
#define S_WR_STICK_REG		{3'b101, 2'b01, 7'h18, 2'bxx}
#define U_RD_SET_SOFTINT	{3'bx00, 2'b10, 7'h14, 2'bxx}
#define U_RD_CLEAR_SOFTINT	{3'bx00, 2'b10, 7'h15, 2'bxx}
#define S_RD_SET_SOFTINT	{3'b101, 2'b10, 7'h14, 2'bxx}
#define S_RD_CLEAR_SOFTINT	{3'b101, 2'b10, 7'h15, 2'bxx}
#define H_RD_SET_SOFTINT	{3'b11x, 2'b10, 7'h14, 2'bxx}
#define H_RD_CLEAR_SOFTINT	{3'b11x, 2'b10, 7'h15, 2'bxx}
#define HPL_RD_SET_SOFTINT	{3'b0x1, 2'b10, 7'h14, 2'bxx}
#define HPL_RD_CLEAR_SOFTINT	{3'b0x1, 2'b10, 7'h15, 2'bxx}
/////////////////////
// Privileged opcode
#define U_WR_TICK_REG		{3'bx00, 2'b01, 7'h04, 2'bxx}
#define U_RD_PIB_PCR		{3'bx00, 2'b10, 7'h10, 2'bxx}
#define U_WR_PIB_PCR		{3'bx00, 2'b01, 7'h10, 2'bxx}
#define U_WR_SET_SOFTINT	{3'bx00, 2'b01, 7'h14, 2'bxx}
#define U_WR_CLEAR_SOFTINT	{3'bx00, 2'b01, 7'h15, 2'bxx}
#define U_RD_SOFTINT_REG	{3'bx00, 2'b10, 7'h16, 2'bxx}
#define U_WR_SOFTINT_REG	{3'bx00, 2'b01, 7'h16, 2'bxx}
#define U_RD_TICK_CMPR		{3'bx00, 2'b10, 7'h17, 2'bxx}
#define U_WR_TICK_CMPR		{3'bx00, 2'b01, 7'h17, 2'bxx}
#define U_WR_STICK_REG		{3'bx00, 2'b01, 7'h18, 2'bxx}
#define U_RD_STICK_CMPR		{3'bx00, 2'b10, 7'h19, 2'bxx}
#define U_WR_STICK_CMPR		{3'bx00, 2'b01, 7'h19, 2'bxx}

////////////////////////////////////////////////////////////
// defines for tlu_cmpr_intdis
// {pstate_ie, tick-match, stick-match, hstick-match}, 
// tick.intdis[0:3], stick.intdis[0:3], hstick.intdis[0:3]

#define IE1_ALL_EVT_TICK_DIS		{4'hf, 4'b0xxx, 4'b1xxx, 4'b1xxx}
#define IE1_ALL_EVT_STICK_DIS		{4'hf, 4'b1xxx, 4'b0xxx, 4'b1xxx}
#define IE1_ALL_EVT_HSTICK_DIS		{4'hf, 4'b1xxx, 4'b1xxx, 4'b0xxx}
#define IE1_ALL_EVT_TK_STK_DIS		{4'hf, 4'b0xxx, 4'b0xxx, 4'b1xxx}
#define IE1_ALL_EVT_TK_HSTK_DIS		{4'hf, 4'b0xxx, 4'b1xxx, 4'b0xxx}
#define IE1_ALL_EVT_STK_HSTK_DIS	{4'hf, 4'b1xxx, 4'b0xxx, 4'b0xxx}
#define IE1_ALL_EVT_TH0_TK_DIS		{4'hf, 4'b0111, 4'bxxxx, 4'bxxxx}
#define IE1_ALL_EVT_TH1_TK_DIS		{4'hf, 4'b1011, 4'bxxxx, 4'bxxxx}
#define IE1_ALL_EVT_TH2_TK_DIS		{4'hf, 4'b1101, 4'bxxxx, 4'bxxxx}
#define IE1_ALL_EVT_TH3_TK_DIS		{4'hf, 4'b1110, 4'bxxxx, 4'bxxxx}
#define IE1_ALL_EVT_TH0_STK_DIS		{4'hf, 4'bxxxx, 4'b0111, 4'bxxxx}
#define IE1_ALL_EVT_TH1_STK_DIS		{4'hf, 4'bxxxx, 4'b1011, 4'bxxxx}
#define IE1_ALL_EVT_TH2_STK_DIS		{4'hf, 4'bxxxx, 4'b1101, 4'bxxxx}
#define IE1_ALL_EVT_TH3_STK_DIS		{4'hf, 4'bxxxx, 4'b1110, 4'bxxxx}
#define IE1_ALL_EVT_TH0_HSTK_DIS	{4'hf, 4'bxxxx, 4'bxxxx, 4'b0111}
#define IE1_ALL_EVT_TH1_HSTK_DIS	{4'hf, 4'bxxxx, 4'bxxxx, 4'b1011}
#define IE1_ALL_EVT_TH2_HSTK_DIS	{4'hf, 4'bxxxx, 4'bxxxx, 4'b110x}
#define IE1_ALL_EVT_TH3_HSTK_DIS	{4'hf, 4'bxxxx, 4'bxxxx, 4'b1110}
#define IE1_TK0_STK1_HSTK2			{4'hf, 4'b100x, 4'b010x, 4'b001x}
#define IE1_HSTK0_TK1_STK2			{4'hf, 4'b010x, 4'b001x, 4'b100x}
#define IE1_STK0_HSTK1_TK2			{4'hf, 4'b001x, 4'b100x, 4'b010x}
#define IE0_ALL_EVT_TICK_DIS		{4'h7, 4'b0xxx, 4'b1xxx, 4'b1xxx}
#define IE0_ALL_EVT_STICK_DIS		{4'h7, 4'b1xxx, 4'b0xxx, 4'b1xxx}
#define IE0_ALL_EVT_HSTICK_DIS		{4'h7, 4'b1xxx, 4'b1xxx, 4'b0xxx}
#define IE0_ALL_EVT_TK_STK_DIS		{4'h7, 4'b0xxx, 4'b0xxx, 4'b1xxx}
#define IE0_ALL_EVT_TK_HSTK_DIS		{4'h7, 4'b0xxx, 4'b1xxx, 4'b0xxx}
#define IE0_ALL_EVT_STK_HSTK_DIS	{4'h7, 4'b1xxx, 4'b0xxx, 4'b0xxx}
#define IE0_ALL_EVT_TH0_TK_DIS		{4'h7, 4'b0111, 4'bxxxx, 4'bxxxx}
#define IE0_ALL_EVT_TH1_TK_DIS		{4'h7, 4'b1011, 4'bxxxx, 4'bxxxx}
#define IE0_ALL_EVT_TH2_TK_DIS		{4'h7, 4'b1101, 4'bxxxx, 4'bxxxx}
#define IE0_ALL_EVT_TH3_TK_DIS		{4'h7, 4'b1110, 4'bxxxx, 4'bxxxx}
#define IE0_ALL_EVT_TH0_STK_DIS		{4'h7, 4'bxxxx, 4'b0111, 4'bxxxx}
#define IE0_ALL_EVT_TH1_STK_DIS		{4'h7, 4'bxxxx, 4'b1011, 4'bxxxx}
#define IE0_ALL_EVT_TH2_STK_DIS		{4'h7, 4'bxxxx, 4'b1101, 4'bxxxx}
#define IE0_ALL_EVT_TH3_STK_DIS		{4'h7, 4'bxxxx, 4'b1110, 4'bxxxx}
#define IE0_ALL_EVT_TH0_HSTK_DIS	{4'h7, 4'bxxxx, 4'bxxxx, 4'b0111}
#define IE0_ALL_EVT_TH1_HSTK_DIS	{4'h7, 4'bxxxx, 4'bxxxx, 4'b1011}
#define IE0_ALL_EVT_TH2_HSTK_DIS	{4'h7, 4'bxxxx, 4'bxxxx, 4'b110x}
#define IE0_ALL_EVT_TH3_HSTK_DIS	{4'h7, 4'bxxxx, 4'bxxxx, 4'b1110}
#define IE0_TK0_STK1_HSTK2			{4'h7, 4'b100x, 4'b010x, 4'b001x}
#define IE0_HSTK0_TK1_STK2			{4'h7, 4'b010x, 4'b001x, 4'b100x}
#define IE0_STK0_HSTK1_TK2			{4'h7, 4'b001x, 4'b100x, 4'b010x}

////////////////////////////////////////////////////////////////////////////////
// defines for tlu_st_intl_extl_sync
// {hpstate_priv, pstate_ie, hpstate_tlz}, {ifu, exu, lsu}, 
// {swint_vld, hintp_vld, hwint_vld, nuke_int, pic_wrap, tlz_trap, lsu_defr}
// {tick_priv_act|pib_priv_act|htrap_ill_inst, 
//  hscpd_dacc_excp|qtail_dacc_excp|va_oor_jl_ret }
#define IFU_LCL_ISIDE_TRAPS		{3'bxxx, 3'b1xx, 7'bxxxxxxx, 2'b10}
#define LSU_LCL_DSIDE_TRAPS		{3'bxxx, 3'bxx1, 7'bxxxxxxx, 2'b01}
#define IFU_LCL_DSIDE_TRAPS		{3'bxxx, 3'b1xx, 7'bxxxxxxx, 2'b01}
#define LSU_LCL_ISIDE_TRAPS		{3'bxxx, 3'bxx1, 7'bxxxxxxx, 2'b10}
#define EXU_LCL_ISIDE_TRAPS		{3'bxxx, 3'bx1x, 7'bxxxxxxx, 2'b10}
#define EXU_LCL_DSIDE_TRAPS		{3'bxxx, 3'bx1x, 7'bxxxxxxx, 2'b01}

#define TLZ_LSU_DEFR_TRAP		{3'b0x1, 3'bxxx, 7'bxxxxx11, 2'bxx}
#define PIC_WRAP_LSU_DEFR_TRAP		{3'b01x, 3'bxxx, 7'bxxxx1x1, 2'bxx}
#define SWINT_VLD_IFU_SYNC_TRAP		{3'b01x, 3'b1xx, 7'b1xxxxxx, 2'bxx}
#define HINTP_VLD_IFU_SYNC_TRAP		{3'b01x, 3'b1xx, 7'bx1xxxxx, 2'bxx}
#define HWINT_VLD_IFU_SYNC_TRAP		{3'b01x, 3'b1xx, 7'bxx1xxxx, 2'bxx}
#define NUKE_INT_IFU_SYNC_TRAP		{3'b01x, 3'b1xx, 7'bxxx1xxx, 2'bxx}
#define PIC_WRAP_IFU_SYNC_TRAP		{3'b01x, 3'b1xx, 7'bxxxx1xx, 2'bxx}
#define SWINT_VLD_EXU_SYNC_TRAP		{3'b01x, 3'bx1x, 7'b1xxxxxx, 2'bxx}
#define HINTP_VLD_EXU_SYNC_TRAP		{3'b01x, 3'bx1x, 7'bx1xxxxx, 2'bxx}
#define HWINT_VLD_EXU_SYNC_TRAP		{3'b01x, 3'bx1x, 7'bxx1xxxx, 2'bxx}
#define NUKE_INT_EXU_SYNC_TRAP		{3'b01x, 3'bx1x, 7'bxxx1xxx, 2'bxx}
#define PIC_WRAP_EXU_SYNC_TRAP		{3'b01x, 3'bx1x, 7'bxxxx1xx, 2'bxx}
#define SWINT_VLD_LSU_SYNC_TRAP		{3'b01x, 3'bxx1, 7'b1xxxxxx, 2'bxx}
#define HINTP_VLD_LSU_SYNC_TRAP		{3'b01x, 3'bxx1, 7'bx1xxxxx, 2'bxx}
#define HWINT_VLD_LSU_SYNC_TRAP		{3'b01x, 3'bxx1, 7'bxx1xxxx, 2'bxx}
#define NUKE_INT_LSU_SYNC_TRAP		{3'b01x, 3'bxx1, 7'bxxx1xxx, 2'bxx}
#define PIC_WRAP_LSU_SYNC_TRAP		{3'b01x, 3'bxx1, 7'bxxxx1xx, 2'bxx}

////////////////////////////////////////////////////////////////////////////////
// defines for tlu_st_intl_extl_async_fp
// {hpstate_priv, pstate_ie}, {fp}, {swint, hintp, hwint, nuke_int, pic_wrap}
#define SWINT_VLD_FP_ASYNC_TRAP		{2'b01, 1'b1, 5'b1xxxx}
#define HINTP_VLD_FP_ASYNC_TRAP		{2'bx1, 1'b1, 5'bx1xxx}
#define HWINT_VLD_FP_ASYNC_TRAP		{2'bx1, 1'b1, 5'bxx1xx}
#define NUKE_INT_FP_ASYNC_TRAP 		{2'bx1, 1'b1, 5'bxxx1x}
#define PIC_WRAP_FP_ASYNC_TRAP		{2'b01, 1'b1, 5'bxxxx1}

////////////////////////////////////////////////////////////////////////////////
// defines for tlu_st_intl_extl_async_sp
// {hpstate_priv, pstate_ie}, {spill}, {swint, hintp, hwint, nuke_int, pic_wrap}
#define SWINT_VLD_SPILL_ASYNC_TRAP	{2'b01, 1'b1, 5'b1xxxx}
#define HINTP_VLD_SPILL_ASYNC_TRAP 	{2'bx1, 1'b1, 5'bx1xxx}
#define HWINT_VLD_SPILL_ASYNC_TRAP	{2'bx1, 1'b1, 5'bxx1xx}
#define NUKE_INT_SPILL_ASYNC_TRAP	{2'bx1, 1'b1, 5'bxxx1x}
#define PIC_WRAP_SPILL_ASYNC_TRAP	{2'b01, 1'b1, 5'bxxxx1}

////////////////////////////////////////////////////////////////////////////////
// defines for tlu_st_intl_extl_async_ls
// {hpstate_priv, pstate_ie, hpstate_tlz}, {lsu_async}, 
// {swint, hintp, hwint, nuke_int, pic_wrap}, 
// {qcpu, qdev, qres, tlz_trap}
#define SWINT_VLD_LSU_ASYNC_TRAP	{3'b01x, 1'b1, 5'b1xxxx, 4'bxxxx}
#define HINTP_VLD_LSU_ASYNC_TRAP 	{3'bx1x, 1'b1, 5'bx1xxx, 4'bxxxx}
#define HWINT_VLD_LSU_ASYNC_TRAP	{3'bx1x, 1'b1, 5'bxx1xx, 4'bxxxx}
#define NUKE_INT_LSU_ASYNC_TRAP		{3'bxxx, 1'b1, 5'bxxx1x, 4'bxxxx}
#define PIC_WRAP_LSU_ASYNC_TRAP		{3'b01x, 1'b1, 5'bxxxx1, 4'bxxxx}

#define QCPU_LSU_ASYNC_TRAP  		{3'b01x, 1'b1, 5'bxxxxx, 4'b1xxx}
#define QDEV_LSU_ASYNC_TRAP 		{3'b01x, 1'b1, 5'bxxxxx, 4'bx1xx}
#define QRES_LSU_ASYNC_TRAP 		{3'b01x, 1'b1, 5'bxxxxx, 4'bxx1x}
#define TLZ_LSU_ASYNC_TRAP		{3'b0x1, 1'b1, 5'bxxxxx, 4'bxxx1}

////////////////////////////////////////////////////////////////////////////////
// defines for tlu_mt_intl_extl
// {ifu, exu, lsu, fp, spill, lsu_async}, {qcpu, qdev, qres, tlz_trap}
#define QCPU_FP_ASYNC_TRAP   		{6'bxxx1xx, 4'b1xxx}
#define QDEV_FP_ASYNC_TRAP   		{6'bxxx1xx, 4'bx1xx}
#define QRES_FP_ASYNC_TRAP     		{6'bxxx1xx, 4'bxx1x}
#define QCPU_SPILL_ASYNC_TRAP  		{6'bxxxx1x, 4'b1xxx}
#define QDEV_SPILL_ASYNC_TRAP 		{6'bxxxx1x, 4'bx1xx}
#define QRES_SPILL_ASYNC_TRAP 		{6'bxxxx1x, 4'bxx1x}

#define QCPU_IFU_SYNC_TRAP		{6'b1xxxxx, 4'b1xxx}
#define QDEV_IFU_SYNC_TRAP		{6'b1xxxxx, 4'bx1xx}
#define QRES_IFU_SYNC_TRAP		{6'b1xxxxx, 4'bxx1x}
#define QCPU_EXU_SYNC_TRAP		{6'bx1xxxx, 4'b1xxx}
#define QDEV_EXU_SYNC_TRAP 		{6'bx1xxxx, 4'bx1xx}
#define QRES_EXU_SYNC_TRAP   		{6'bx1xxxx, 4'bxx1x}
#define QCPU_LSU_SYNC_TRAP     		{6'bxx1xxx, 4'b1xxx}
#define QDEV_LSU_SYNC_TRAP    		{6'bxx1xxx, 4'bx1xx}
#define QRES_LSU_SYNC_TRAP   		{6'bxx1xxx, 4'bxx1x}

#define TLZ_FP_ASYNC_TRAP		{6'bxxx1xx, 4'bxxx1}
#define TLZ_SPILL_ASYNC_TRAP		{6'bxxxx1x, 4'bxxx1}
#define TLZ_IFU_SYNC_TRAP		{6'b1xxxxx, 4'bxxx1}
#define TLZ_EXU_SYNC_TRAP		{6'bx1xxxx, 4'bxxx1}
#define TLZ_LSU_SYNC_TRAP		{6'bxx1xxx, 4'bxxx1}

/////////////////////////////////////////////////////////////////////////////////////////
// defines for tlu_intrp_trap
// {vec_intrp_g, hwint_g, swint_g, rstint_g, vec_intrp_w2, hwint_w2, swint_w2, rstint_w2}
// {async_trap, cwp_cmplt}, {sync_trap_only_g, sync_trap_only_w2}, 
// {lsu_defr_trap | lsu_async_trap}

#define LSU_ASYNC_TRAP_HW_INTR		{8'hx4, 2'bxx, 2'bxx, 1'b1}
#define LSU_ASYNC_TRAP_SW_INTR		{8'hx2, 2'bxx, 2'bxx, 1'b1}
#define LSU_ASYNC_TRAP_RST_INTR		{8'hx1, 2'bxx, 2'bxx, 1'b1}

#define B2B_LSU_ASYNC_TRAP_HW_INTR	{8'h4x, 2'bxx, 2'bxx, 1'b1}
#define B2B_LSU_ASYNC_TRAP_SW_INTR	{8'h2x, 2'bxx, 2'bxx, 1'b1}
#define B2B_LSU_ASYNC_TRAP_RST_INTR	{8'h1x, 2'bxx, 2'bxx, 1'b1}

#define ASYNC_TRAP_HW_INTR		{8'h4x, 2'b10, 2'b0x, 1'bx}
#define ASYNC_TRAP_SW_INTR		{8'h2x, 2'b10, 2'b0x, 1'bx}
#define ASYNC_TRAP_RST_INTR		{8'h1x, 2'b10, 2'b0x, 1'bx}

#define ASYNC_CWP_CMPLT_HW_INTR		{8'h4x, 2'b01, 2'b0x, 1'bx}
#define ASYNC_CWP_CMPLT_SW_INTR		{8'h2x, 2'b01, 2'b0x, 1'bx}
#define ASYNC_CWP_CMPLT_RST_INTR	{8'h1x, 2'b01, 2'b0x, 1'bx}

#define B2B_HW_INTR_SYNC_TRAP		{8'h40, 2'bxx, 2'b01, 1'bx}
#define B2B_SW_INTR_SYNC_TRAP		{8'h20, 2'bxx, 2'b01, 1'bx}
#define B2B_RST_INTR_SYNC_TRAP		{8'h10, 2'bxx, 2'b01, 1'bx}
#define B2B_SYNC_TRAP_HW_INTR		{8'h04, 2'bxx, 2'b10, 1'bx}
#define B2B_SYNC_TRAP_SW_INTR		{8'h02, 2'bxx, 2'b10, 1'bx}
#define B2B_SYNC_TRAP_RST_INTR		{8'h01, 2'bxx, 2'b10, 1'bx}

#define B2B_HW_INTR_SW_INTR		{8'h42, 2'bxx, 2'b00, 1'bx}
#define B2B_HW_INTR_RST_INTR		{8'h41, 2'bxx, 2'b00, 1'bx}
#define B2B_SW_INTR_RST_INTR		{8'h21, 2'bxx, 2'b00, 1'bx}
#define B2B_SW_INTR_HW_INTR		{8'h24, 2'bxx, 2'b00, 1'bx}
#define B2B_RST_INTR_HW_INTR		{8'h14, 2'bxx, 2'b00, 1'bx}
#define B2B_RST_INTR_SW_INTR		{8'h12, 2'bxx, 2'b00, 1'bx}

#define VEC_INTR_HW_INTR		{8'hcx, 2'b00, 2'b0x, 1'bx}
#define VEC_INTR_SW_INTR		{8'hax, 2'b00, 2'b0x, 1'bx}
#define VEC_INTR_RST_INTR		{8'h9x, 2'b00, 2'b0x, 1'bx}
#define VEC_INTR_SYNC_TRAP		{8'h8x, 2'b00, 2'b1x, 1'bx}
#define VEC_INTR_ASYNC_TRAP		{8'h8x, 2'b10, 2'b0x, 1'bx}
#define VEC_INTR_ASYNC_CWP_CMPLT	{8'h8x, 2'b01, 2'b0x, 1'bx}

////////////////////////////////////////////////////////
// defines for tlu_intrp_trap_2
// hw_sw_intr_vald (at same time on same thread), 
// cwp_cmplt_new_hw_intr (at same time on same thrd)} 
// async_trap_new_hw_intr (at same time on same thrd)} 

#define HW_SW_INTR_VLD			{3'b100}
#define CWP_CMPLT_VEC_INTR		{3'b010}
#define ASYNC_TRAP_VEC_INTR		{3'b001}

/////////////////////////////////////////////////
// defines for tlu_mtb2b_extl
// {sync: ifu_trap, exu_trp, lsu_trap, ffu, spu} 
// {async: ffu, spill, cwp_cmplt, lsu_async}

#define SYNC_IFU_IFU_TRAP		{2'b11, 2'bxx, 2'bxx, 2'bxx, 2'bxx, 4'bxxxx}
#define SYNC_IFU_EXU_TRAP		{2'b1x, 2'bx1, 2'bxx, 2'bxx, 2'bxx, 4'bxxxx}
#define SYNC_IFU_LSU_TRAP		{2'b1x, 2'bxx, 2'bx1, 2'bxx, 2'bxx, 4'bxxxx}
#define SYNC_IFU_FFU_TRAP		{2'b1x, 2'bxx, 2'bxx, 2'bx1, 2'bxx, 4'bxxxx}
#define SYNC_IFU_SPU_TRAP		{2'b1x, 2'bxx, 2'bxx, 2'bxx, 2'bx1, 4'bxxxx}
#define SYNC_EXU_IFU_TRAP		{2'bx1, 2'b1x, 2'bxx, 2'bxx, 2'bxx, 4'bxxxx}
#define SYNC_EXU_EXU_TRAP		{2'bxx, 2'b11, 2'bxx, 2'bxx, 2'bxx, 4'bxxxx}
#define SYNC_EXU_LSU_TRAP		{2'bxx, 2'b1x, 2'bx1, 2'bxx, 2'bxx, 4'bxxxx}
#define SYNC_EXU_FFU_TRAP		{2'bxx, 2'b1x, 2'bxx, 2'bx1, 2'bxx, 4'bxxxx}
#define SYNC_EXU_SPU_TRAP		{2'bxx, 2'b1x, 2'bxx, 2'bxx, 2'bx1, 4'bxxxx}
#define SYNC_LSU_IFU_TRAP		{2'bx1, 2'bxx, 2'b1x, 2'bxx, 2'bxx, 4'bxxxx}
#define SYNC_LSU_EXU_TRAP		{2'bxx, 2'bx1, 2'b1x, 2'bxx, 2'bxx, 4'bxxxx}
#define SYNC_LSU_LSU_TRAP		{2'bxx, 2'bxx, 2'b11, 2'bxx, 2'bxx, 4'bxxxx}
#define SYNC_LSU_FFU_TRAP		{2'bxx, 2'bxx, 2'b1x, 2'bx1, 2'bxx, 4'bxxxx}
#define SYNC_LSU_SPU_TRAP		{2'bxx, 2'bxx, 2'b1x, 2'bxx, 2'bx1, 4'bxxxx}
#define SYNC_FFU_IFU_TRAP		{2'bx1, 2'bxx, 2'bxx, 2'b1x, 2'bxx, 4'bxxxx}
#define SYNC_FFU_EXU_TRAP		{2'bxx, 2'bx1, 2'bxx, 2'b1x, 2'bxx, 4'bxxxx}
#define SYNC_FFU_LSU_TRAP		{2'bxx, 2'bxx, 2'bx1, 2'b1x, 2'bxx, 4'bxxxx}
#define SYNC_FFU_SPU_TRAP		{2'bxx, 2'bxx, 2'bxx, 2'b1x, 2'bx1, 4'bxxxx}
#define SYNC_SPU_IFU_TRAP		{2'bx1, 2'bxx, 2'bxx, 2'bxx, 2'b1x, 4'bxxxx}
#define SYNC_SPU_EXU_TRAP		{2'bxx, 2'bx1, 2'bxx, 2'bxx, 2'b1x, 4'bxxxx}
#define SYNC_SPU_LSU_TRAP		{2'bxx, 2'bxx, 2'bx1, 2'bxx, 2'b1x, 4'bxxxx}
#define SYNC_SPU_FFU_TRAP		{2'bxx, 2'bxx, 2'bxx, 2'bx1, 2'b1x, 4'bxxxx}
#define ASYNC_FP_SPILL_TRAPS		{2'bxx, 2'bxx, 2'bxx, 2'bxx, 2'bxx, 4'b1100}
#define ASYNC_FP_TRAP_CWP_CMPLT		{2'bxx, 2'bxx, 2'bxx, 2'bxx, 2'bxx, 4'b1010}
#define ASYNC_SPILL_TRAP_CWP_CMPLT	{2'bxx, 2'bxx, 2'bxx, 2'bxx, 2'bxx, 4'b0110}
#define ASYNC_FP_SPILL_TRAPS_CWP_CMPLT	{2'bxx, 2'bxx, 2'bxx, 2'bxx, 2'bxx, 4'b1110}

#define ASYNC_FP_LSU_TRAPS			{2'bxx, 2'bxx, 2'bxx, 2'bxx, 2'bxx, 4'b1001}
#define ASYNC_SPILL_LSU_TRAPS			{2'bxx, 2'bxx, 2'bxx, 2'bxx, 2'bxx, 4'b0101}
#define ASYNC_LSU_TRAP_CWP_CMPLT		{2'bxx, 2'bxx, 2'bxx, 2'bxx, 2'bxx, 4'b0011}
#define ASYNC_FP_SPILL_LSU_TRAPS		{2'bxx, 2'bxx, 2'bxx, 2'bxx, 2'bxx, 4'b1101}
#define ASYNC_FP_LSU_TRAPS_CWP_CMPLT		{2'bxx, 2'bxx, 2'bxx, 2'bxx, 2'bxx, 4'b1011}
#define ASYNC_SPILL_LSU_TRAPS_CWP_CMPLT		{2'bxx, 2'bxx, 2'bxx, 2'bxx, 2'bxx, 4'b0111}
#define ASYNC_FP_SPILL_LSU_TRAPS_CWP_CMPLT	{2'bxx, 2'bxx, 2'bxx, 2'bxx, 2'bxx, 4'b1111}

/////////////////////////////////////////////////
// Defines for tlu_multi_intl_tevt
//
// { hpstate.enb, hpstate.priv, pstate.priv, pstate_ie},
// { tickcmp_int, tickcmp_int, set_hintp, pic_wrap, cpu_mondo, dev_mondo, resum_err}

#define USER_IE1_TICK_MATCH_EVT			{4'b1001, 7'b1000000}
#define USER_IE1_STICK_MATCH_EVT		{4'b1001, 7'b0100000}
#define USER_IE1_HTICK_MATCH_EVT		{4'b1001, 7'b0010000}
#define USER_IE1_PIC_OVFL_EVT			{4'b1001, 7'b0001000}
#define USER_IE1_QCPU_MONDO_EVT			{4'b1001, 7'b0000100}
#define USER_IE1_QDEV_MONDO_EVT			{4'b1001, 7'b0000010}
#define USER_IE1_QRESUM_ERR_EVT			{4'b1001, 7'b0000001}
#define USER_IE0_TICK_MATCH_EVT			{4'b1000, 7'b1000000}
#define USER_IE0_STICK_MATCH_EVT		{4'b1000, 7'b0100000}
#define USER_IE0_HTICK_MATCH_EVT		{4'b1000, 7'b0010000}
#define USER_IE0_PIC_OVFL_EVT			{4'b1000, 7'b0001000}
#define USER_IE0_QCPU_MONDO_EVT			{4'b1000, 7'b0000100}
#define USER_IE0_QDEV_MONDO_EVT			{4'b1000, 7'b0000010}
#define USER_IE0_QRESUM_ERR_EVT			{4'b1000, 7'b0000001}
#define USER_IE1_TICK_STICK_MATCH_EVT		{4'b1001, 7'b1100000}
#define USER_IE1_TICK_HTICK_MATCH_EVT		{4'b1001, 7'b1010000}
#define USER_IE1_TICK_MATCH_QCPU_MONDO_EVT	{4'b1001, 7'b1000100}
#define USER_IE1_TICK_MATCH_QDEV_MONDO_EVT	{4'b1001, 7'b1000010}
#define USER_IE1_TICK_MATCH_QRESUM_ERR_EVT	{4'b1001, 7'b1000001}
#define USER_IE1_STICK_HTICK_MATCH_EVT		{4'b1001, 7'b0110000}
#define USER_IE1_STICK_MATCH_QCPU_MONDO_EVT	{4'b1001, 7'b0100100}
#define USER_IE1_STICK_MATCH_QDEV_MONDO_EVT	{4'b1001, 7'b0100010}
#define USER_IE1_STICK_MATCH_QRESUM_ERR_EVT	{4'b1001, 7'b0100001}
#define USER_IE1_HTICK_MATCH_QCPU_MONDO_EVT	{4'b1001, 7'b0010100}
#define USER_IE1_HTICK_MATCH_QDEV_MONDO_EVT	{4'b1001, 7'b0010010}
#define USER_IE1_HTICK_MATCH_QRESUM_ERR_EVT	{4'b1001, 7'b0010001}
#define USER_IE0_TICK_STICK_MATCH_EVT		{4'b1000, 7'b1100000}
#define USER_IE0_TICK_HTICK_MATCH_EVT		{4'b1000, 7'b1010000}
#define USER_IE0_TICK_MATCH_QCPU_MONDO_EVT	{4'b1000, 7'b1000100}
#define USER_IE0_TICK_MATCH_QDEV_MONDO_EVT	{4'b1000, 7'b1000010}
#define USER_IE0_TICK_MATCH_QRESUM_ERR_EVT	{4'b1000, 7'b1000001}
#define USER_IE0_STICK_HTICK_MATCH_EVT		{4'b1000, 7'b0110000}
#define USER_IE0_STICK_MATCH_QCPU_MONDO_EVT	{4'b1000, 7'b0100100}
#define USER_IE0_STICK_MATCH_QDEV_MONDO_EVT	{4'b1000, 7'b0100010}
#define USER_IE0_STICK_MATCH_QRESUM_ERR_EVT	{4'b1000, 7'b0100001}
#define USER_IE0_HTICK_MATCH_QCPU_MONDO_EVT	{4'b1000, 7'b0010100}
#define USER_IE0_HTICK_MATCH_QDEV_MONDO_EVT	{4'b1000, 7'b0010010}
#define USER_IE0_HTICK_MATCH_QRESUM_ERR_EVT	{4'b1000, 7'b0010001}
#define USER_IE1_TICK_STICK_HTICK_MATCH_EVT	{4'b1001, 7'b1110000}
#define USER_IE0_TICK_STICK_HTICK_MATCH_EVT	{4'b1000, 7'b1110000}

#define SUP_IE1_TICK_MATCH_EVT			{4'b1011, 7'b1000000}
#define SUP_IE1_STICK_MATCH_EVT			{4'b1011, 7'b0100000}
#define SUP_IE1_HTICK_MATCH_EVT			{4'b1011, 7'b0010000}
#define SUP_IE1_PIC_OVFL_EVT			{4'b1011, 7'b0001000}
#define SUP_IE1_QCPU_MONDO_EVT			{4'b1011, 7'b0000100}
#define SUP_IE1_QDEV_MONDO_EVT			{4'b1011, 7'b0000010}
#define SUP_IE1_QRESUM_ERR_EVT			{4'b1011, 7'b0000001}
#define SUP_IE0_TICK_MATCH_EVT			{4'b1010, 7'b1000000}
#define SUP_IE0_STICK_MATCH_EVT			{4'b1010, 7'b0100000}
#define SUP_IE0_HTICK_MATCH_EVT			{4'b1010, 7'b0010000}
#define SUP_IE0_PIC_OVFL_EVT			{4'b1010, 7'b0001000}
#define SUP_IE0_QCPU_MONDO_EVT			{4'b1010, 7'b0000100}
#define SUP_IE0_QDEV_MONDO_EVT			{4'b1010, 7'b0000010}
#define SUP_IE0_QRESUM_ERR_EVT			{4'b1010, 7'b0000001}
#define SUP_IE1_TICK_STICK_MATCH_EVT		{4'b1011, 7'b1100000}
#define SUP_IE1_TICK_HTICK_MATCH_EVT		{4'b1011, 7'b1010000}
#define SUP_IE1_TICK_MATCH_QCPU_MONDO_EVT	{4'b1011, 7'b1000100}
#define SUP_IE1_TICK_MATCH_QDEV_MONDO_EVT	{4'b1011, 7'b1000010}
#define SUP_IE1_TICK_MATCH_QRESUM_ERR_EVT	{4'b1011, 7'b1000001}
#define SUP_IE1_STICK_HTICK_MATCH_EVT		{4'b1011, 7'b0110000}
#define SUP_IE1_STICK_MATCH_QCPU_MONDO_EVT	{4'b1011, 7'b0100100}
#define SUP_IE1_STICK_MATCH_QDEV_MONDO_EVT	{4'b1011, 7'b0100010}
#define SUP_IE1_STICK_MATCH_QRESUM_ERR_EVT	{4'b1011, 7'b0100001}
#define SUP_IE1_HTICK_MATCH_QCPU_MONDO_EVT	{4'b1011, 7'b0010100}
#define SUP_IE1_HTICK_MATCH_QDEV_MONDO_EVT	{4'b1011, 7'b0010010}
#define SUP_IE1_HTICK_MATCH_QRESUM_ERR_EVT	{4'b1011, 7'b0010001}
#define SUP_IE0_TICK_STICK_MATCH_EVT		{4'b1010, 7'b1100000}
#define SUP_IE0_TICK_HTICK_MATCH_EVT		{4'b1010, 7'b1010000}
#define SUP_IE0_TICK_MATCH_QCPU_MONDO_EVT	{4'b1010, 7'b1000100}
#define SUP_IE0_TICK_MATCH_QDEV_MONDO_EVT	{4'b1010, 7'b1000010}
#define SUP_IE0_TICK_MATCH_QRESUM_ERR_EVT	{4'b1010, 7'b1000001}
#define SUP_IE0_STICK_HTICK_MATCH_EVT		{4'b1010, 7'b0110000}
#define SUP_IE0_STICK_MATCH_QCPU_MONDO_EVT	{4'b1010, 7'b0100100}
#define SUP_IE0_STICK_MATCH_QDEV_MONDO_EVT	{4'b1010, 7'b0100010}
#define SUP_IE0_STICK_MATCH_QRESUM_ERR_EVT	{4'b1010, 7'b0100001}
#define SUP_IE0_HTICK_MATCH_QCPU_MONDO_EVT	{4'b1010, 7'b0010100}
#define SUP_IE0_HTICK_MATCH_QDEV_MONDO_EVT	{4'b1010, 7'b0010010}
#define SUP_IE0_HTICK_MATCH_QRESUM_ERR_EVT	{4'b1010, 7'b0010001}
#define SUP_IE1_TICK_STICK_HTICK_MATCH_EVT	{4'b1011, 7'b1110000}
#define SUP_IE0_TICK_STICK_HTICK_MATCH_EVT	{4'b1010, 7'b1110000}

#define HPV_IE1_TICK_MATCH_EVT			{4'b1101, 7'b1000000}
#define HPV_IE1_STICK_MATCH_EVT			{4'b1101, 7'b0100000}
#define HPV_IE1_HTICK_MATCH_EVT			{4'b1101, 7'b0010000}
#define HPV_IE1_PIC_OVFL_EVT			{4'b1101, 7'b0001000}
#define HPV_IE1_QCPU_MONDO_EVT			{4'b1101, 7'b0000100}
#define HPV_IE1_QDEV_MONDO_EVT			{4'b1101, 7'b0000010}
#define HPV_IE1_QRESUM_ERR_EVT			{4'b1101, 7'b0000001}
#define HPV_IE0_TICK_MATCH_EVT			{4'b1100, 7'b1000000}
#define HPV_IE0_STICK_MATCH_EVT			{4'b1100, 7'b0100000}
#define HPV_IE0_HTICK_MATCH_EVT			{4'b1100, 7'b0010000}
#define HPV_IE0_PIC_OVFL_EVT			{4'b1100, 7'b0001000}
#define HPV_IE0_QCPU_MONDO_EVT			{4'b1100, 7'b0000100}
#define HPV_IE0_QDEV_MONDO_EVT			{4'b1100, 7'b0000010}
#define HPV_IE0_QRESUM_ERR_EVT			{4'b1100, 7'b0000001}
#define HPV_IE1_TICK_STICK_MATCH_EVT		{4'b1101, 7'b1100000}
#define HPV_IE1_TICK_HTICK_MATCH_EVT		{4'b1101, 7'b1010000}
#define HPV_IE1_TICK_MATCH_QCPU_MONDO_EVT	{4'b1101, 7'b1000100}
#define HPV_IE1_TICK_MATCH_QDEV_MONDO_EVT	{4'b1101, 7'b1000010}
#define HPV_IE1_TICK_MATCH_QRESUM_ERR_EVT	{4'b1101, 7'b1000001}
#define HPV_IE1_STICK_HTICK_MATCH_EVT		{4'b1101, 7'b0110000}
#define HPV_IE1_STICK_MATCH_QCPU_MONDO_EVT	{4'b1101, 7'b0100100}
#define HPV_IE1_STICK_MATCH_QDEV_MONDO_EVT	{4'b1101, 7'b0100010}
#define HPV_IE1_STICK_MATCH_QRESUM_ERR_EVT	{4'b1101, 7'b0100001}
#define HPV_IE1_HTICK_MATCH_QCPU_MONDO_EVT	{4'b1101, 7'b0010100}
#define HPV_IE1_HTICK_MATCH_QDEV_MONDO_EVT	{4'b1101, 7'b0010010}
#define HPV_IE1_HTICK_MATCH_QRESUM_ERR_EVT	{4'b1101, 7'b0010001}
#define HPV_IE0_TICK_STICK_MATCH_EVT		{4'b1100, 7'b1100000}
#define HPV_IE0_TICK_HTICK_MATCH_EVT		{4'b1100, 7'b1010000}
#define HPV_IE0_TICK_MATCH_QCPU_MONDO_EVT	{4'b1100, 7'b1000100}
#define HPV_IE0_TICK_MATCH_QDEV_MONDO_EVT	{4'b1100, 7'b1000010}
#define HPV_IE0_TICK_MATCH_QRESUM_ERR_EVT	{4'b1100, 7'b1000001}
#define HPV_IE0_STICK_HTICK_MATCH_EVT		{4'b1100, 7'b0110000}
#define HPV_IE0_STICK_MATCH_QCPU_MONDO_EVT	{4'b1100, 7'b0100100}
#define HPV_IE0_STICK_MATCH_QDEV_MONDO_EVT	{4'b1100, 7'b0100010}
#define HPV_IE0_STICK_MATCH_QRESUM_ERR_EVT	{4'b1100, 7'b0100001}
#define HPV_IE0_HTICK_MATCH_QCPU_MONDO_EVT	{4'b1100, 7'b0010100}
#define HPV_IE0_HTICK_MATCH_QDEV_MONDO_EVT	{4'b1100, 7'b0010010}
#define HPV_IE0_HTICK_MATCH_QRESUM_ERR_EVT	{4'b1100, 7'b0010001}
#define HPV_IE1_TICK_STICK_HTICK_MATCH_EVT	{4'b1101, 7'b1110000}
#define HPV_IE0_TICK_STICK_HTICK_MATCH_EVT	{4'b1100, 7'b1110000}
                                                          
#define HPL_IE1_TICK_MATCH_EVT			{4'b0x11, 7'b1000000}
#define HPL_IE1_STICK_MATCH_EVT			{4'b0x11, 7'b0100000}
#define HPL_IE1_HTICK_MATCH_EVT			{4'b0x11, 7'b0010000}
#define HPL_IE1_PIC_OVFL_EVT			{4'b0x11, 7'b0001000}
#define HPL_IE1_QCPU_MONDO_EVT			{4'b0x11, 7'b0000100}
#define HPL_IE1_QDEV_MONDO_EVT			{4'b0x11, 7'b0000010}
#define HPL_IE1_QRESUM_ERR_EVT			{4'b0x11, 7'b0000001}
#define HPL_IE0_TICK_MATCH_EVT			{4'b0x10, 7'b1000000}
#define HPL_IE0_STICK_MATCH_EVT			{4'b0x10, 7'b0100000}
#define HPL_IE0_HTICK_MATCH_EVT			{4'b0x10, 7'b0010000}
#define HPL_IE0_PIC_OVFL_EVT			{4'b0x10, 7'b0001000}
#define HPL_IE0_QCPU_MONDO_EVT			{4'b0x10, 7'b0000100}
#define HPL_IE0_QDEV_MONDO_EVT			{4'b0x10, 7'b0000010}
#define HPL_IE0_QRESUM_ERR_EVT			{4'b0x10, 7'b0000001}
#define HPL_IE1_TICK_STICK_MATCH_EVT		{4'b0x11, 7'b1100000}
#define HPL_IE1_TICK_HTICK_MATCH_EVT		{4'b0x11, 7'b1010000}
#define HPL_IE1_TICK_MATCH_QCPU_MONDO_EVT	{4'b0x11, 7'b1000100}
#define HPL_IE1_TICK_MATCH_QDEV_MONDO_EVT	{4'b0x11, 7'b1000010}
#define HPL_IE1_TICK_MATCH_QRESUM_ERR_EVT	{4'b0x11, 7'b1000001}
#define HPL_IE1_STICK_HTICK_MATCH_EVT		{4'b0x11, 7'b0110000}
#define HPL_IE1_STICK_MATCH_QCPU_MONDO_EVT	{4'b0x11, 7'b0100100}
#define HPL_IE1_STICK_MATCH_QDEV_MONDO_EVT	{4'b0x11, 7'b0100010}
#define HPL_IE1_STICK_MATCH_QRESUM_ERR_EVT	{4'b0x11, 7'b0100001}
#define HPL_IE1_HTICK_MATCH_QCPU_MONDO_EVT	{4'b0x11, 7'b0010100}
#define HPL_IE1_HTICK_MATCH_QDEV_MONDO_EVT	{4'b0x11, 7'b0010010}
#define HPL_IE1_HTICK_MATCH_QRESUM_ERR_EVT	{4'b0x11, 7'b0010001}
#define HPL_IE0_TICK_STICK_MATCH_EVT		{4'b0x10, 7'b1100000}
#define HPL_IE0_TICK_HTICK_MATCH_EVT		{4'b0x10, 7'b1010000}
#define HPL_IE0_TICK_MATCH_QCPU_MONDO_EVT	{4'b0x10, 7'b1000100}
#define HPL_IE0_TICK_MATCH_QDEV_MONDO_EVT	{4'b0x10, 7'b1000010}
#define HPL_IE0_TICK_MATCH_QRESUM_ERR_EVT	{4'b0x10, 7'b1000001}
#define HPL_IE0_STICK_HTICK_MATCH_EVT		{4'b0x10, 7'b0110000}
#define HPL_IE0_STICK_MATCH_QCPU_MONDO_EVT	{4'b0x10, 7'b0100100}
#define HPL_IE0_STICK_MATCH_QDEV_MONDO_EVT	{4'b0x10, 7'b0100010}
#define HPL_IE0_STICK_MATCH_QRESUM_ERR_EVT	{4'b0x10, 7'b0100001}
#define HPL_IE0_HTICK_MATCH_QCPU_MONDO_EVT	{4'b0x10, 7'b0010100}
#define HPL_IE0_HTICK_MATCH_QDEV_MONDO_EVT	{4'b0x10, 7'b0010010}
#define HPL_IE0_HTICK_MATCH_QRESUM_ERR_EVT	{4'b0x10, 7'b0010001}
#define HPL_IE1_TICK_STICK_HTICK_MATCH_EVT	{4'b0x11, 7'b1110000}
#define HPL_IE0_TICK_STICK_HTICK_MATCH_EVT	{4'b0x10, 7'b1110000}
                                                                           
/////////////////////////////////////////////////
// Defines for tlu_multi_intl_pevt
//
// { hpstate.enb, hpstate.priv, pstate.priv, pstate_ie, hpstate.tlz},
// { pic_wrap+cpu_mondo, pic_wrap+dev_mondo, pic_wrap+resum_err, pic-wrap+tlz}

#define USER_PIC_OVFL_TRAP_AND_TLZ_TRAP		{5'b10011, 4'b0001}
#define SUP_PIC_OVFL_TRAP_AND_TLZ_TRAP		{5'b10011, 4'b0001}
#define USER_IE1_PIC_OVFL_QCPU_MONDO_EVT	{5'b1001x, 4'b100x}
#define USER_IE1_PIC_OVFL_QDEV_MONDO_EVT	{5'b1001x, 4'b010x}
#define USER_IE1_PIC_OVFL_QRESUM_ERR_EVT	{5'b1001x, 4'b001x}
#define USER_IE0_PIC_OVFL_QCPU_MONDO_EVT	{5'b1000x, 4'b100x}
#define USER_IE0_PIC_OVFL_QDEV_MONDO_EVT	{5'b1000x, 4'b010x}
#define USER_IE0_PIC_OVFL_QRESUM_ERR_EVT	{5'b1000x, 4'b001x}
#define SUP_IE1_PIC_OVFL_QCPU_MONDO_EVT		{5'b1011x, 4'b100x}
#define SUP_IE1_PIC_OVFL_QDEV_MONDO_EVT		{5'b1011x, 4'b010x}
#define SUP_IE1_PIC_OVFL_QRESUM_ERR_EVT		{5'b1011x, 4'b001x}
#define SUP_IE0_PIC_OVFL_QCPU_MONDO_EVT		{5'b1010x, 4'b100x}
#define SUP_IE0_PIC_OVFL_QDEV_MONDO_EVT		{5'b1010x, 4'b010x}
#define SUP_IE0_PIC_OVFL_QRESUM_ERR_EVT		{5'b1010x, 4'b001x}
#define HPV_IE1_PIC_OVFL_QCPU_MONDO_EVT		{5'b1101x, 4'b100x}
#define HPV_IE1_PIC_OVFL_QDEV_MONDO_EVT		{5'b1101x, 4'b010x}
#define HPV_IE1_PIC_OVFL_QRESUM_ERR_EVT		{5'b1101x, 4'b001x}
#define HPV_IE0_PIC_OVFL_QCPU_MONDO_EVT		{5'b1100x, 4'b100x}
#define HPV_IE0_PIC_OVFL_QDEV_MONDO_EVT		{5'b1100x, 4'b010x}
#define HPV_IE0_PIC_OVFL_QRESUM_ERR_EVT		{5'b1100x, 4'b001x}
#define HPL_IE1_PIC_OVFL_QCPU_MONDO_EVT		{5'b0x11x, 4'b100x}
#define HPL_IE1_PIC_OVFL_QDEV_MONDO_EVT		{5'b0x11x, 4'b010x}
#define HPL_IE1_PIC_OVFL_QRESUM_ERR_EVT		{5'b0x11x, 4'b001x}
#define HPL_IE0_PIC_OVFL_QCPU_MONDO_EVT		{5'b0x10x, 4'b100x}
#define HPL_IE0_PIC_OVFL_QDEV_MONDO_EVT		{5'b0x10x, 4'b010x}
#define HPL_IE0_PIC_OVFL_QRESUM_ERR_EVT		{5'b0x10x, 4'b001x}

//////////////////////////////////////////////////////////////////////////////////////////////
// defines for tlu_multi_intl_trap
// { hpstate.tlz}
// { hpstate.enb, hpstate.priv, pstate.priv, pstate_ie},
// { TLZ, sofint[0],  softint[16], hintp[0],  softint[15], cpu_mondo, dev_mondo, resume_error}
                                                                           
#define USER_IE1_TICK_MATCH_TRAP		{1'bx, 4'b1001, 8'b01000000} 
#define USER_IE1_STICK_MATCH_TRAP		{1'bx, 4'b1001, 8'b00100000} 
#define USER_IE1_HTICK_MATCH_TRAP		{1'bx, 4'b1001, 8'b00010000} 
#define USER_IE1_PIC_OVFL_TRAP			{1'bx, 4'b1001, 8'b00001000}
#define USER_IE1_QCPU_MONDO_TRAP		{1'bx, 4'b1001, 8'b00000100} 
#define USER_IE1_QDEV_MONDO_TRAP		{1'bx, 4'b1001, 8'b00000010} 
#define USER_IE1_QRESUM_ERR_TRAP		{1'bx, 4'b1001, 8'b00000001} 
#define USER_IE0_TICK_MATCH_TRAP		{1'bx, 4'b1000, 8'b01000000} 
#define USER_IE0_STICK_MATCH_TRAP		{1'bx, 4'b1000, 8'b00100000} 
#define USER_IE0_HTICK_MATCH_TRAP		{1'bx, 4'b1000, 8'b00010000} 
#define USER_IE0_PIC_OVFL_TRAP			{1'bx, 4'b1000, 8'b00001000}
#define USER_IE0_QCPU_MONDO_TRAP		{1'bx, 4'b1000, 8'b00000100} 
#define USER_IE0_QDEV_MONDO_TRAP		{1'bx, 4'b1000, 8'b00000010} 
#define USER_IE0_QRESUM_ERR_TRAP		{1'bx, 4'b1000, 8'b00000001} 
#define USER_IE1_TICK_STICK_MATCH_TRAP		{1'bx, 4'b1001, 8'b01100000}
#define USER_IE1_TICK_HTICK_MATCH_TRAP		{1'bx, 4'b1001, 8'b01010000}
#define USER_IE1_TICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1001, 8'b01001000}
#define USER_IE1_TICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1001, 8'b01000100}
#define USER_IE1_TICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1001, 8'b01000010}
#define USER_IE1_TICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1001, 8'b01000001}
#define USER_IE1_STICK_HTICK_MATCH_TRAP		{1'bx, 4'b1001, 8'b00110000}
#define USER_IE1_STICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1001, 8'b00101000}
#define USER_IE1_STICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1001, 8'b00100100}
#define USER_IE1_STICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1001, 8'b00100010}
#define USER_IE1_STICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1001, 8'b00100001}
#define USER_IE1_HTICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1001, 8'b00011000}
#define USER_IE1_HTICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1001, 8'b00010100}
#define USER_IE1_HTICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1001, 8'b00010010}
#define USER_IE1_HTICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1001, 8'b00010001}
#define USER_IE1_PIC_OVFL_QCPU_MONDO_TRAP	{1'bx, 4'b1001, 8'b00001100}
#define USER_IE1_PIC_OVFL_QDEV_MONDO_TRAP	{1'bx, 4'b1001, 8'b00001010}
#define USER_IE1_PIC_OVFL_QRESUM_ERR_TRAP	{1'bx, 4'b1001, 8'b00001001}
#define USER_IE0_TICK_STICK_MATCH_TRAP		{1'bx, 4'b1000, 8'b01100000}
#define USER_IE0_TICK_HTICK_MATCH_TRAP		{1'bx, 4'b1000, 8'b01010000}
#define USER_IE0_TICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1000, 8'b01001000}
#define USER_IE0_TICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1000, 8'b01000100}
#define USER_IE0_TICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1000, 8'b01000010}
#define USER_IE0_TICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1000, 8'b01000001}
#define USER_IE0_STICK_HTICK_MATCH_TRAP		{1'bx, 4'b1000, 8'b00110000}
#define USER_IE0_STICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1000, 8'b00101000}
#define USER_IE0_STICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1000, 8'b00100100}
#define USER_IE0_STICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1000, 8'b00100010}
#define USER_IE0_STICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1000, 8'b00100001}
#define USER_IE0_HTICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1000, 8'b00011000}
#define USER_IE0_HTICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1000, 8'b00010100}
#define USER_IE0_HTICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1000, 8'b00010010}
#define USER_IE0_HTICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1000, 8'b00010001}
#define USER_IE0_PIC_OVFL_QCPU_MONDO_TRAP	{1'bx, 4'b1000, 8'b00001100}
#define USER_IE0_PIC_OVFL_QDEV_MONDO_TRAP	{1'bx, 4'b1000, 8'b00001010}
#define USER_IE0_PIC_OVFL_QRESUM_ERR_TRAP	{1'bx, 4'b1000, 8'b00001001}
#define USER_IE1_TICK_STICK_HTICK_MATCH_TRAP	{1'bx, 4'b1001, 8'b01110000}
#define USER_IE0_TICK_STICK_HTICK_MATCH_TRAP	{1'bx, 4'b1000, 8'b01110000}
                                                                           
#define SUP_IE1_TICK_MATCH_TRAP			{1'bx, 4'b1011, 8'b01000000} 
#define SUP_IE1_STICK_MATCH_TRAP		{1'bx, 4'b1011, 8'b00100000} 
#define SUP_IE1_HTICK_MATCH_TRAP		{1'bx, 4'b1011, 8'b00010000} 
#define SUP_IE1_PIC_OVFL_TRAP			{1'bx, 4'b1011, 8'b00001000}
#define SUP_IE1_QCPU_MONDO_TRAP			{1'bx, 4'b1011, 8'b00000100} 
#define SUP_IE1_QDEV_MONDO_TRAP			{1'bx, 4'b1011, 8'b00000010} 
#define SUP_IE1_QRESUM_ERR_TRAP			{1'bx, 4'b1011, 8'b00000001} 
#define SUP_IE0_TICK_MATCH_TRAP			{1'bx, 4'b1010, 8'b01000000} 
#define SUP_IE0_STICK_MATCH_TRAP		{1'bx, 4'b1010, 8'b00100000} 
#define SUP_IE0_HTICK_MATCH_TRAP		{1'bx, 4'b1010, 8'b00010000} 
#define SUP_IE0_PIC_OVFL_TRAP			{1'bx, 4'b1010, 8'b00001000}
#define SUP_IE0_QCPU_MONDO_TRAP			{1'bx, 4'b1010, 8'b00000100} 
#define SUP_IE0_QDEV_MONDO_TRAP			{1'bx, 4'b1010, 8'b00000010} 
#define SUP_IE0_QRESUM_ERR_TRAP			{1'bx, 4'b1010, 8'b00000001} 
#define SUP_IE1_TICK_STICK_MATCH_TRAP		{1'bx, 4'b1011, 8'b01100000}
#define SUP_IE1_TICK_HTICK_MATCH_TRAP		{1'bx, 4'b1011, 8'b01010000}
#define SUP_IE1_TICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1011, 8'b01001000}
#define SUP_IE1_TICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1011, 8'b01000100}
#define SUP_IE1_TICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1011, 8'b01000010}
#define SUP_IE1_TICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1011, 8'b01000001}
#define SUP_IE1_STICK_HTICK_MATCH_TRAP		{1'bx, 4'b1011, 8'b00110000}
#define SUP_IE1_STICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1011, 8'b00101000}
#define SUP_IE1_STICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1011, 8'b00100100}
#define SUP_IE1_STICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1011, 8'b00100010}
#define SUP_IE1_STICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1011, 8'b00100001}
#define SUP_IE1_HTICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1011, 8'b00011000}
#define SUP_IE1_HTICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1011, 8'b00010100}
#define SUP_IE1_HTICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1011, 8'b00010010}
#define SUP_IE1_HTICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1011, 8'b00010001}
#define SUP_IE1_PIC_OVFL_QCPU_MONDO_TRAP	{1'bx, 4'b1011, 8'b00001100}
#define SUP_IE1_PIC_OVFL_QDEV_MONDO_TRAP	{1'bx, 4'b1011, 8'b00001010}
#define SUP_IE1_PIC_OVFL_QRESUM_ERR_TRAP	{1'bx, 4'b1011, 8'b00001001}
#define SUP_IE0_TICK_STICK_MATCH_TRAP		{1'bx, 4'b1010, 8'b01100000}
#define SUP_IE0_TICK_HTICK_MATCH_TRAP		{1'bx, 4'b1010, 8'b01010000}
#define SUP_IE0_TICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1010, 8'b01001000}
#define SUP_IE0_TICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1010, 8'b01000100}
#define SUP_IE0_TICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1010, 8'b01000010}
#define SUP_IE0_TICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1010, 8'b01000001}
#define SUP_IE0_STICK_HTICK_MATCH_TRAP		{1'bx, 4'b1010, 8'b00110000}
#define SUP_IE0_STICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1010, 8'b00101000}
#define SUP_IE0_STICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1010, 8'b00100100}
#define SUP_IE0_STICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1010, 8'b00100010}
#define SUP_IE0_STICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1010, 8'b00100001}
#define SUP_IE0_HTICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1010, 8'b00011000}
#define SUP_IE0_HTICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1010, 8'b00010100}
#define SUP_IE0_HTICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1010, 8'b00010010}
#define SUP_IE0_HTICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1010, 8'b00010001}
#define SUP_IE0_PIC_OVFL_QCPU_MONDO_TRAP	{1'bx, 4'b1010, 8'b00001100}
#define SUP_IE0_PIC_OVFL_QDEV_MONDO_TRAP	{1'bx, 4'b1010, 8'b00001010}
#define SUP_IE0_PIC_OVFL_QRESUM_ERR_TRAP	{1'bx, 4'b1010, 8'b00001001}
#define SUP_IE1_TICK_STICK_HTICK_MATCH_TRAP	{1'bx, 4'b1011, 8'b01110000}
#define SUP_IE0_TICK_STICK_HTICK_MATCH_TRAP	{1'bx, 4'b1010, 8'b01110000}
                                                                           
#define HPV_IE1_TICK_MATCH_TRAP			{1'bx, 4'b1101, 8'b01000000} 
#define HPV_IE1_STICK_MATCH_TRAP		{1'bx, 4'b1101, 8'b00100000} 
#define HPV_IE1_HTICK_MATCH_TRAP		{1'bx, 4'b1101, 8'b00010000} 
#define HPV_IE1_PIC_OVFL_TRAP			{1'bx, 4'b1101, 8'b00001000}
#define HPV_IE1_QCPU_MONDO_TRAP			{1'bx, 4'b1101, 8'b00000100} 
#define HPV_IE1_QDEV_MONDO_TRAP			{1'bx, 4'b1101, 8'b00000010} 
#define HPV_IE1_QRESUM_ERR_TRAP			{1'bx, 4'b1101, 8'b00000001} 
#define HPV_IE0_TICK_MATCH_TRAP			{1'bx, 4'b1100, 8'b01000000} 
#define HPV_IE0_STICK_MATCH_TRAP		{1'bx, 4'b1100, 8'b00100000} 
#define HPV_IE0_HTICK_MATCH_TRAP		{1'bx, 4'b1100, 8'b00010000} 
#define HPV_IE0_PIC_OVFL_TRAP			{1'bx, 4'b1100, 8'b00001000}
#define HPV_IE0_QCPU_MONDO_TRAP			{1'bx, 4'b1100, 8'b00000100} 
#define HPV_IE0_QDEV_MONDO_TRAP			{1'bx, 4'b1100, 8'b00000010} 
#define HPV_IE0_QRESUM_ERR_TRAP			{1'bx, 4'b1100, 8'b00000001} 
#define HPV_IE1_TICK_STICK_MATCH_TRAP		{1'bx, 4'b1101, 8'b01100000}
#define HPV_IE1_TICK_HTICK_MATCH_TRAP		{1'bx, 4'b1101, 8'b01010000}
#define HPV_IE1_TICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1101, 8'b01001000}
#define HPV_IE1_TICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1101, 8'b01000100}
#define HPV_IE1_TICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1101, 8'b01000010}
#define HPV_IE1_TICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1101, 8'b01000001}
#define HPV_IE1_STICK_HTICK_MATCH_TRAP		{1'bx, 4'b1101, 8'b00110000}
#define HPV_IE1_STICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1101, 8'b00101000}
#define HPV_IE1_STICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1101, 8'b00100100}
#define HPV_IE1_STICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1101, 8'b00100010}
#define HPV_IE1_STICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1101, 8'b00100001}
#define HPV_IE1_HTICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1101, 8'b00011000}
#define HPV_IE1_HTICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1101, 8'b00010100}
#define HPV_IE1_HTICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1101, 8'b00010010}
#define HPV_IE1_HTICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1101, 8'b00010001}
#define HPV_IE1_PIC_OVFL_QCPU_MONDO_TRAP	{1'bx, 4'b1101, 8'b00001100}
#define HPV_IE1_PIC_OVFL_QDEV_MONDO_TRAP	{1'bx, 4'b1101, 8'b00001010}
#define HPV_IE1_PIC_OVFL_QRESUM_ERR_TRAP	{1'bx, 4'b1101, 8'b00001001}
#define HPV_IE0_TICK_STICK_MATCH_TRAP		{1'bx, 4'b1100, 8'b01100000}
#define HPV_IE0_TICK_HTICK_MATCH_TRAP		{1'bx, 4'b1100, 8'b01010000}
#define HPV_IE0_TICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1100, 8'b01001000}
#define HPV_IE0_TICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1100, 8'b01000100}
#define HPV_IE0_TICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1100, 8'b01000010}
#define HPV_IE0_TICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1100, 8'b01000001}
#define HPV_IE0_STICK_HTICK_MATCH_TRAP		{1'bx, 4'b1100, 8'b00110000}
#define HPV_IE0_STICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1100, 8'b00101000}
#define HPV_IE0_STICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1100, 8'b00100100}
#define HPV_IE0_STICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1100, 8'b00100010}
#define HPV_IE0_STICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1100, 8'b00100001}
#define HPV_IE0_HTICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b1100, 8'b00011000}
#define HPV_IE0_HTICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b1100, 8'b00010100}
#define HPV_IE0_HTICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b1100, 8'b00010010}
#define HPV_IE0_HTICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b1100, 8'b00010001}
#define HPV_IE0_PIC_OVFL_QCPU_MONDO_TRAP	{1'bx, 4'b1100, 8'b00001100}
#define HPV_IE0_PIC_OVFL_QDEV_MONDO_TRAP	{1'bx, 4'b1100, 8'b00001010}
#define HPV_IE0_PIC_OVFL_QRESUM_ERR_TRAP	{1'bx, 4'b1100, 8'b00001001}
#define HPV_IE1_TICK_STICK_HTICK_MATCH_TRAP	{1'bx, 4'b1101, 8'b01110000}
#define HPV_IE0_TICK_STICK_HTICK_MATCH_TRAP	{1'bx, 4'b1100, 8'b01110000}
                                                                           
#define HPL_IE1_TICK_MATCH_TRAP			{1'bx, 4'b0x11, 8'b01000000} 
#define HPL_IE1_STICK_MATCH_TRAP		{1'bx, 4'b0x11, 8'b00100000} 
#define HPL_IE1_HTICK_MATCH_TRAP		{1'bx, 4'b0x11, 8'b00010000} 
#define HPL_IE1_PIC_OVFL_TRAP			{1'bx, 4'b0x11, 8'b00001000}
#define HPL_IE1_QCPU_MONDO_TRAP			{1'bx, 4'b0x11, 8'b00000100} 
#define HPL_IE1_QDEV_MONDO_TRAP			{1'bx, 4'b0x11, 8'b00000010} 
#define HPL_IE1_QRESUM_ERR_TRAP			{1'bx, 4'b0x11, 8'b00000001} 
#define HPL_IE0_TICK_MATCH_TRAP			{1'bx, 4'b0x10, 8'b01000000} 
#define HPL_IE0_STICK_MATCH_TRAP		{1'bx, 4'b0x10, 8'b00100000} 
#define HPL_IE0_HTICK_MATCH_TRAP		{1'bx, 4'b0x10, 8'b00010000} 
#define HPL_IE0_PIC_OVFL_TRAP			{1'bx, 4'b0x10, 8'b00001000}
#define HPL_IE0_QCPU_MONDO_TRAP			{1'bx, 4'b0x10, 8'b00000100} 
#define HPL_IE0_QDEV_MONDO_TRAP			{1'bx, 4'b0x10, 8'b00000010} 
#define HPL_IE0_QRESUM_ERR_TRAP			{1'bx, 4'b0x10, 8'b00000001} 
#define HPL_IE1_TICK_STICK_MATCH_TRAP		{1'bx, 4'b0x11, 8'b01100000}
#define HPL_IE1_TICK_HTICK_MATCH_TRAP		{1'bx, 4'b0x11, 8'b01010000}
#define HPL_IE1_TICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b0x11, 8'b01001000}
#define HPL_IE1_TICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b0x11, 8'b01000100}
#define HPL_IE1_TICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b0x11, 8'b01000010}
#define HPL_IE1_TICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b0x11, 8'b01000001}
#define HPL_IE1_STICK_HTICK_MATCH_TRAP		{1'bx, 4'b0x11, 8'b00110000}
#define HPL_IE1_STICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b0x11, 8'b00101000}
#define HPL_IE1_STICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b0x11, 8'b00100100}
#define HPL_IE1_STICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b0x11, 8'b00100010}
#define HPL_IE1_STICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b0x11, 8'b00100001}
#define HPL_IE1_HTICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b0x11, 8'b00011000}
#define HPL_IE1_HTICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b0x11, 8'b00010100}
#define HPL_IE1_HTICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b0x11, 8'b00010010}
#define HPL_IE1_HTICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b0x11, 8'b00010001}
#define HPL_IE1_PIC_OVFL_QCPU_MONDO_TRAP	{1'bx, 4'b0x11, 8'b00001100}
#define HPL_IE1_PIC_OVFL_QDEV_MONDO_TRAP	{1'bx, 4'b0x11, 8'b00001010}
#define HPL_IE1_PIC_OVFL_QRESUM_ERR_TRAP	{1'bx, 4'b0x11, 8'b00001001}
#define HPL_IE0_TICK_STICK_MATCH_TRAP		{1'bx, 4'b0x10, 8'b01100000}
#define HPL_IE0_TICK_HTICK_MATCH_TRAP		{1'bx, 4'b0x10, 8'b01010000}
#define HPL_IE0_TICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b0x10, 8'b01001000}
#define HPL_IE0_TICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b0x10, 8'b01000100}
#define HPL_IE0_TICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b0x10, 8'b01000010}
#define HPL_IE0_TICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b0x10, 8'b01000001}
#define HPL_IE0_STICK_HTICK_MATCH_TRAP		{1'bx, 4'b0x10, 8'b00110000}
#define HPL_IE0_STICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b0x10, 8'b00101000}
#define HPL_IE0_STICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b0x10, 8'b00100100}
#define HPL_IE0_STICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b0x10, 8'b00100010}
#define HPL_IE0_STICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b0x10, 8'b00100001}
#define HPL_IE0_HTICK_MATCH_PIC_OVFL_TRAP	{1'bx, 4'b0x10, 8'b00011000}
#define HPL_IE0_HTICK_MATCH_QCPU_MONDO_TRAP	{1'bx, 4'b0x10, 8'b00010100}
#define HPL_IE0_HTICK_MATCH_QDEV_MONDO_TRAP	{1'bx, 4'b0x10, 8'b00010010}
#define HPL_IE0_HTICK_MATCH_QRESUM_ERR_TRAP	{1'bx, 4'b0x10, 8'b00010001}
#define HPL_IE0_PIC_OVFL_QCPU_MONDO_TRAP	{1'bx, 4'b0x10, 8'b00001100}
#define HPL_IE0_PIC_OVFL_QDEV_MONDO_TRAP	{1'bx, 4'b0x10, 8'b00001010}
#define HPL_IE0_PIC_OVFL_QRESUM_ERR_TRAP	{1'bx, 4'b0x10, 8'b00001001}
#define HPL_IE1_TICK_STICK_HTICK_MATCH_TRAP	{1'bx, 4'b0x11, 8'b01110000}
#define HPL_IE0_TICK_STICK_HTICK_MATCH_TRAP	{1'bx, 4'b0x10, 8'b01110000}
                                                                           
#define TLZ_TICK_MATCH_TRAP_AT_NON_NPV		{1'b1, 4'b10x1, 8'b11000000}
#define TLZ_STICK_MATCH_TRAP_AT_NON_NPV		{1'b1, 4'b10x1, 8'b10100000}
#define TLZ_HTICK_MATCH_TRAP_AT_NON_NPV		{1'b1, 4'b10x1, 8'b10010000}
#define TLZ_PIC_OVFL_TRAP_AT_NON_NPV		{1'b1, 4'b10x1, 8'b10001000}
#define TLZ_QCPU_MONDO_TRAP_AT_NON_NPV		{1'b1, 4'b10x1, 8'b10000100}
#define TLZ_QDEV_MONDO_TRAP_AT_NON_NPV		{1'b1, 4'b10x1, 8'b10000010}
#define TLZ_QRESUM_ERR_TRAP_AT_NON_NPV		{1'b1, 4'b10x1, 8'b10000001}
#define TLZ_TICK_MATCH_TRAP_AT_HPV		{1'b1, 4'b11x1, 8'b11000000}
#define TLZ_STICK_MATCH_TRAP_AT_HPV		{1'b1, 4'b11x1, 8'b10100000}
#define TLZ_HTICK_MATCH_TRAP_AT_HPV		{1'b1, 4'b11x1, 8'b10010000}
#define TLZ_PIC_OVFL_TRAP_AT_HPV		{1'b1, 4'b11x1, 8'b10001000}
#define TLZ_QCPU_MONDO_TRAP_AT_HPV		{1'b1, 4'b11x1, 8'b10000100}
#define TLZ_QDEV_MONDO_TRAP_AT_HPV		{1'b1, 4'b11x1, 8'b10000010}
#define TLZ_QRESUM_ERR_TRAP_AT_HPV		{1'b1, 4'b11x1, 8'b10000001}
#define TLZ_TICK_MATCH_TRAP_AT_HPL		{1'b1, 4'b0x11, 8'b11000000}
#define TLZ_STICK_MATCH_TRAP_AT_HPL		{1'b1, 4'b0x11, 8'b10100000}
#define TLZ_HTICK_MATCH_TRAP_AT_HPL		{1'b1, 4'b0x11, 8'b10010000}
#define TLZ_PIC_OVFL_TRAP_AT_HPL		{1'b1, 4'b0x11, 8'b10001000}
#define TLZ_QCPU_MONDO_TRAP_AT_HPL		{1'b1, 4'b0x11, 8'b10000100}
#define TLZ_QDEV_MONDO_TRAP_AT_HPL		{1'b1, 4'b0x11, 8'b10000010}
#define TLZ_QRESUM_ERR_TRAP_AT_HPL		{1'b1, 4'b0x11, 8'b10000001}



///////////////////////////////////////////////////////////
// defines for tlu_multi_tsasr
// {privileged, hpsate.enb, hpstate.priv, pstate.priv}
// {async_trap, cwp_cmplt}, {wsr_inst, rsr_inst}, saddr

#define ASYNC_TRAP_WSR_TPC			{4'b1xxx, 2'b1x, 2'b1x, 7'h20}
#define ASYNC_TRAP_WSR_TNPC			{4'b1xxx, 2'b1x, 2'b1x, 7'h21}
#define ASYNC_TRAP_WSR_TSTATE			{4'b1xxx, 2'b1x, 2'b1x, 7'h22}
#define ASYNC_TRAP_WSR_TT			{4'b1xxx, 2'b1x, 2'b1x, 7'h23}
#define ASYNC_TRAP_WSR_HTSTATE			{4'b1x1x, 2'b1x, 2'b1x, 7'h41}
#define ASYNC_TRAP_WSR_PSTATE			{4'b1xxx, 2'b1x, 2'b1x, 7'h26}
#define ASYNC_TRAP_WSR_HPSTATE			{4'b1x1x, 2'b1x, 2'b1x, 7'h40}

#define ASYNC_CWP_CMPLT_RSR_TPC			{4'b1xxx, 2'bx1, 2'bx1, 7'h20}
#define ASYNC_CWP_CMPLT_RSR_TNPC		{4'b1xxx, 2'bx1, 2'bx1, 7'h21}
#define ASYNC_CWP_CMPLT_RSR_TSTATE		{4'b1xxx, 2'bx1, 2'bx1, 7'h22}
#define ASYNC_CWP_CMPLT_RSR_TT			{4'b1xxx, 2'bx1, 2'bx1, 7'h23}
#define ASYNC_CWP_CMPLT_RSR_HTSTATE		{4'b1x1x, 2'bx1, 2'bx1, 7'h41}
#define ASYNC_CWP_CMPLT_RSR_PSTATE		{4'b1xxx, 2'bx1, 2'bx1, 7'h26}
#define ASYNC_CWP_CMPLT_RSR_HPSTATE		{4'b1x1x, 2'bx1, 2'bx1, 7'h40}

#define ASYNC_TRAP_CWP_CMPLT_WSR_TPC		{4'b1xxx, 2'b11, 2'b1x, 7'h20}
#define ASYNC_TRAP_CWP_CMPLT_WSR_TNPC		{4'b1xxx, 2'b11, 2'b1x, 7'h21}
#define ASYNC_TRAP_CWP_CMPLT_WSR_TSTATE		{4'b1xxx, 2'b11, 2'b1x, 7'h22}
#define ASYNC_TRAP_CWP_CMPLT_WSR_TT		{4'b1xxx, 2'b11, 2'b1x, 7'h23}
#define ASYNC_TRAP_CWP_CMPLT_WSR_HTSTATE	{4'b1x1x, 2'b11, 2'b1x, 7'h41}
#define ASYNC_TRAP_CWP_CMPLT_WSR_PSTATE		{4'b1xxx, 2'b11, 2'b1x, 7'h26}
#define ASYNC_TRAP_CWP_CMPLT_WSR_HPSTATE	{4'b1x1x, 2'b11, 2'b1x, 7'h40}

#define ASYNC_TRAP_CWP_CMPLT_RSR_TPC		{4'b1xxx, 2'b11, 2'bx1, 7'h20}
#define ASYNC_TRAP_CWP_CMPLT_RSR_TNPC		{4'b1xxx, 2'b11, 2'bx1, 7'h21}
#define ASYNC_TRAP_CWP_CMPLT_RSR_TSTATE		{4'b1xxx, 2'b11, 2'bx1, 7'h22}
#define ASYNC_TRAP_CWP_CMPLT_RSR_TT		{4'b1xxx, 2'b11, 2'bx1, 7'h23}
#define ASYNC_TRAP_CWP_CMPLT_RSR_HTSTATE	{4'b1xxx, 2'b11, 2'bx1, 7'h41}
#define ASYNC_TRAP_CWP_CMPLT_RSR_PSTATE		{4'b1xxx, 2'b11, 2'bx1, 7'h26}
#define ASYNC_TRAP_CWP_CMPLT_RSR_HPSTATE	{4'b1xxx, 2'b11, 2'bx1, 7'h40}
// Note: Following defines are NOT States, there are just for transitions
#define TSA_ASR_NOP				{4'bxxxx, 2'bxx, 2'b00, 7'hxx}

#define TSA_READ_TPC				{4'b1xxx, 2'bxx, 2'bx1, 7'h20}
#define TSA_READ_TNPC				{4'b1xxx, 2'bxx, 2'bx1, 7'h21}
#define TSA_READ_TSTATE				{4'b1xxx, 2'bxx, 2'bx1, 7'h22}
#define TSA_READ_TT				{4'b1xxx, 2'bxx, 2'bx1, 7'h23}
#define TSA_READ_HTSTATE			{4'b1x1x, 2'bxx, 2'bx1, 7'h41}
#define ASR_READ_PSTATE				{4'b1xxx, 2'bxx, 2'bx1, 7'h26}
#define ASR_READ_HPSTATE			{4'b1x1x, 2'bxx, 2'bx1, 7'h40}

/////////////////////////////////////////////////////////////////////////
// defines for tlu_mtb2b_tsasr
// {same g-stae & m-stage thrid}
// g: {privileged, hpsate.enb, hpstate.priv, pstate.priv},
// g: {sync_trap, done/retry, cwp_fastcmplt}, {wsr_inst, rsr_inst}, saddr
// m: {privileged, hpsate.enb, hpstate.priv, pstate.priv},
// m: {sync_trap, done/retry, cwp_fastcmplt}, {wsr_inst, rsr_inst}, saddr
#define B2B_SYNC_TRAP_WSR_TPC			{1'bx, 4'b1xxx, 3'b1xx, 2'bxx, 7'hxx, 4'b1xxx, 3'bxxx, 2'b1x, 7'h20}
#define B2B_SYNC_TRAP_WSR_TNPC			{1'bx, 4'b1xxx, 3'b1xx, 2'bxx, 7'hxx, 4'b1xxx, 3'bxxx, 2'b1x, 7'h21}
#define B2B_SYNC_TRAP_WSR_TSTATE		{1'bx, 4'b1xxx, 3'b1xx, 2'bxx, 7'hxx, 4'b1xxx, 3'bxxx, 2'b1x, 7'h22}
#define B2B_SYNC_TRAP_WSR_TT			{1'bx, 4'b1xxx, 3'b1xx, 2'bxx, 7'hxx, 4'b1xxx, 3'bxxx, 2'b1x, 7'h23}
#define B2B_SYNC_TRAP_WSR_HTSTATE		{1'bx, 4'b1x1x, 3'b1xx, 2'bxx, 7'hxx, 4'b1x1x, 3'bxxx, 2'b1x, 7'h41}
#define B2B_SYNC_TRAP_WSR_PSTATE		{1'bx, 4'b1xxx, 3'b1xx, 2'bxx, 7'hxx, 4'b1xxx, 3'bxxx, 2'b1x, 7'h26}
#define B2B_SYNC_TRAP_WSR_HPSTATE		{1'bx, 4'b1x1x, 3'b1xx, 2'bxx, 7'hxx, 4'b1x1x, 3'bxxx, 2'b1x, 7'h40}

#define B2B_SYNC_FASTCMPLT_RSR_TPC		{1'bx, 4'b1xxx, 3'bx11, 2'bxx, 7'hxx, 4'b1xxx, 3'bxxx, 2'bx1, 7'h20}
#define B2B_SYNC_FASTCMPLT_RSR_TNPC		{1'bx, 4'b1xxx, 3'bx11, 2'bxx, 7'hxx, 4'b1xxx, 3'bxxx, 2'bx1, 7'h21}
#define B2B_SYNC_FASTCMPLT_RSR_TSTATE		{1'bx, 4'b1xxx, 3'bx11, 2'bxx, 7'hxx, 4'b1xxx, 3'bxxx, 2'bx1, 7'h22}
#define B2B_SYNC_FASTCMPLT_RSR_TT		{1'bx, 4'b1xxx, 3'bx11, 2'bxx, 7'hxx, 4'b1xxx, 3'bxxx, 2'bx1, 7'h23}
#define B2B_SYNC_FASTCMPLT_RSR_HTSTATE		{1'bx, 4'b1x1x, 3'bx11, 2'bxx, 7'hxx, 4'b1x1x, 3'bxxx, 2'bx1, 7'h41}
#define B2B_SYNC_FASTCMPLT_RSR_PSTATE		{1'bx, 4'b1xxx, 3'bx11, 2'bxx, 7'hxx, 4'b1xxx, 3'bxxx, 2'bx1, 7'h26}
#define B2B_SYNC_FASTCMPLT_RSR_HPSTATE		{1'bx, 4'b1x1x, 3'bx11, 2'bxx, 7'hxx, 4'b1x1x, 3'bxxx, 2'bx1, 7'h40}

#define B2B_WSR_TPC_SYNC_TRAP			{1'bx, 4'b1xxx, 3'bxxx, 2'b1x, 7'h20, 4'b1xxx, 3'b1xx, 2'bxx, 7'hxx}
#define B2B_WSR_TNPC_SYNC_TRAP			{1'bx, 4'b1xxx, 3'bxxx, 2'b1x, 7'h21, 4'b1xxx, 3'b1xx, 2'bxx, 7'hxx}
#define B2B_WSR_TSTATE_SYNC_TRAP		{1'bx, 4'b1xxx, 3'bxxx, 2'b1x, 7'h22, 4'b1xxx, 3'b1xx, 2'bxx, 7'hxx}
#define B2B_WSR_TT_SYNC_TRAP			{1'bx, 4'b1xxx, 3'bxxx, 2'b1x, 7'h23, 4'b1xxx, 3'b1xx, 2'bxx, 7'hxx}
#define B2B_WSR_HTSTATE_SYNC_TRAP		{1'bx, 4'b1x1x, 3'bxxx, 2'b1x, 7'h41, 4'b1x1x, 3'b1xx, 2'bxx, 7'hxx}
#define B2B_WSR_PSTATE_SYNC_TRAP		{1'bx, 4'b1xxx, 3'bxxx, 2'b1x, 7'h26, 4'b1xxx, 3'b1xx, 2'bxx, 7'hxx}
#define B2B_WSR_HPSTATE_SYNC_TRAP		{1'bx, 4'b1x1x, 3'bxxx, 2'b1x, 7'h40, 4'b1x1x, 3'b1xx, 2'bxx, 7'hxx}

#define B2B_RSR_TPC_SYNC_FASTCMPLT		{1'bx, 4'b1xxx, 3'bxxx, 2'bx1, 7'h20, 4'b1xxx, 3'bx11, 2'bxx, 7'hxx}
#define B2B_RSR_TNPC_SYNC_FASTCMPLT		{1'bx, 4'b1xxx, 3'bxxx, 2'bx1, 7'h21, 4'b1xxx, 3'bx11, 2'bxx, 7'hxx}
#define B2B_RSR_TSTATE_SYNC_FASTCMPLT		{1'bx, 4'b1xxx, 3'bxxx, 2'bx1, 7'h22, 4'b1xxx, 3'bx11, 2'bxx, 7'hxx}
#define B2B_RSR_TT_SYNC_FASTCMPLT		{1'bx, 4'b1xxx, 3'bxxx, 2'bx1, 7'h23, 4'b1xxx, 3'bx11, 2'bxx, 7'hxx}
#define B2B_RSR_HTSTATE_SYNC_FASTCMPLT		{1'bx, 4'b1x1x, 3'bxxx, 2'bx1, 7'h41, 4'b1x1x, 3'bx11, 2'bxx, 7'hxx}
#define B2B_RSR_PSTATE_SYNC_FASTCMPLT		{1'bx, 4'b1xxx, 3'bxxx, 2'bx1, 7'h26, 4'b1xxx, 3'bx11, 2'bxx, 7'hxx}
#define B2B_RSR_HPSTATE_SYNC_FASTCMPLT		{1'bx, 4'b1x1x, 3'bxxx, 2'bx1, 7'h40, 4'b1x1x, 3'bx11, 2'bxx, 7'hxx}

#define STB2B_SYNC_TRAP_WSR_TPC			{1'b1, 4'b1xxx, 3'b1xx, 2'bxx, 7'hxx, 4'b1xxx, 3'bxxx, 2'b1x, 7'h20}
#define STB2B_SYNC_TRAP_WSR_TNPC		{1'b1, 4'b1xxx, 3'b1xx, 2'bxx, 7'hxx, 4'b1xxx, 3'bxxx, 2'b1x, 7'h21}
#define STB2B_SYNC_TRAP_WSR_TSTATE		{1'b1, 4'b1xxx, 3'b1xx, 2'bxx, 7'hxx, 4'b1xxx, 3'bxxx, 2'b1x, 7'h22}
#define STB2B_SYNC_TRAP_WSR_TT			{1'b1, 4'b1xxx, 3'b1xx, 2'bxx, 7'hxx, 4'b1xxx, 3'bxxx, 2'b1x, 7'h23}
#define STB2B_SYNC_TRAP_WSR_HTSTATE		{1'b1, 4'b1x1x, 3'b1xx, 2'bxx, 7'hxx, 4'b1x1x, 3'bxxx, 2'b1x, 7'h41}
#define STB2B_SYNC_TRAP_WSR_PSTATE		{1'b1, 4'b1xxx, 3'b1xx, 2'bxx, 7'hxx, 4'b1xxx, 3'bxxx, 2'b1x, 7'h26}
#define STB2B_SYNC_TRAP_WSR_HPSTATE		{1'b1, 4'b1x1x, 3'b1xx, 2'bxx, 7'hxx, 4'b1x1x, 3'bxxx, 2'b1x, 7'h40}

// Note: Following defines are NOT States, there are just for transitions
#define B2B_TSA_READ_TPC			{1'bx, 4'b1xxx, 3'bxxx, 2'bx1, 7'h20, 4'bxxxx, 3'bxxx, 2'bxx, 7'hxx}
#define B2B_TSA_READ_TNPC			{1'bx, 4'b1xxx, 3'bxxx, 2'bx1, 7'h21, 4'bxxxx, 3'bxxx, 2'bxx, 7'hxx}
#define B2B_TSA_READ_TSTATE			{1'bx, 4'b1xxx, 3'bxxx, 2'bx1, 7'h22, 4'bxxxx, 3'bxxx, 2'bxx, 7'hxx}
#define B2B_TSA_READ_TT				{1'bx, 4'b1xxx, 3'bxxx, 2'bx1, 7'h23, 4'bxxxx, 3'bxxx, 2'bxx, 7'hxx}
#define B2B_TSA_READ_HTSTATE			{1'bx, 4'b1x1x, 3'bxxx, 2'bx1, 7'h41, 4'bxxxx, 3'bxxx, 2'bxx, 7'hxx}
#define B2B_ASR_READ_PSTATE			{1'bx, 4'b1xxx, 3'bxxx, 2'bx1, 7'h26, 4'bxxxx, 3'bxxx, 2'bxx, 7'hxx}
#define B2B_ASR_READ_HPSTATE			{1'bx, 4'b1x1x, 3'bxxx, 2'bx1, 7'h40, 4'bxxxx, 3'bxxx, 2'bxx, 7'hxx}

//////////////////////////////////////////////////////////////////////////////////
// defines for tlu_async_starv
// {async_trap, sync_trap}, 
// {asynchronous: fp_trap, spill_trap, async_lsu_trap, cwp_cmplt}
// {synchronous: iside-trap, dside-trap, exu-trap}, {done/retry, cwp_fast_cmplt}
// {async_lsu_trap_tid == tid_g}
#define ASYNC_FP_TRAP_SYNC_ISIDE_TRAP		{2'b11, 4'b1xxx, 3'b1xx, 2'bxx, 1'bx}
#define ASYNC_FP_TRAP_SYNC_DSIDE_TRAP		{2'b11, 4'b1xxx, 3'bx1x, 2'bxx, 1'bx}
#define ASYNC_FP_TRAP_SYNC_ESIDE_TRAP		{2'b11, 4'b1xxx, 3'bxx1, 2'bxx, 1'bx}
#define ASYNC_FP_TRAP_SYNC_FASTCMPLT		{2'b1x, 4'b1xxx, 3'bxxx, 2'b11, 1'bx}
#define ASYNC_FP_TRAP_ASYNC_CWP_CMPLT		{2'b1x, 4'b1xx1, 3'bxxx, 2'bxx, 1'bx}
#define ASYNC_SPILL_TRAP_SYNC_ISIDE_TRAP	{2'b11, 4'bx1xx, 3'b1xx, 2'bxx, 1'bx}
#define ASYNC_SPILL_TRAP_SYNC_DSIDE_TRAP	{2'b11, 4'bx1xx, 3'bx1x, 2'bxx, 1'bx}
#define ASYNC_SPILL_TRAP_SYNC_ESIDE_TRAP	{2'b11, 4'bx1xx, 3'bxx1, 2'bxx, 1'bx}
#define ASYNC_SPILL_TRAP_SYNC_FASTCMPLT		{2'b1x, 4'bx1xx, 3'bxxx, 2'b11, 1'bx}
#define ASYNC_SPILL_TRAP_ASYNC_CWP_CMPLT	{2'b1x, 4'bx1x1, 3'bxxx, 2'bxx, 1'bx}
#define ASYNC_LSU_TRAP_SYNC_ISIDE_TRAP		{2'b11, 4'bxx1x, 3'b1xx, 2'bxx, 1'bx}
#define ASYNC_LSU_TRAP_SYNC_DSIDE_TRAP		{2'b11, 4'bxx1x, 3'bx1x, 2'bxx, 1'bx}
#define ASYNC_LSU_TRAP_SYNC_ESIDE_TRAP		{2'b11, 4'bxx1x, 3'bxx1, 2'bxx, 1'bx}
#define ASYNC_LSU_TRAP_SYNC_FASTCMPLT		{2'b1x, 4'bxx1x, 3'bxxx, 2'b11, 1'bx}
#define ASYNC_LSU_TRAP_ASYNC_CWP_CMPLT		{2'b1x, 4'bxx11, 3'bxxx, 2'bxx, 1'bx}

#define ASYNC_CWP_CMPLT_SYNC_ISIDE_TRAP		{2'bx1, 4'bxxx1, 3'b1xx, 2'bxx, 1'bx}
#define ASYNC_CWP_CMPLT_SYNC_DSIDE_TRAP		{2'bx1, 4'bxxx1, 3'bx1x, 2'bxx, 1'bx}
#define ASYNC_CWP_CMPLT_SYNC_ESIDE_TRAP		{2'bx1, 4'bxxx1, 3'bxx1, 2'bxx, 1'bx}
#define ASYNC_CWP_CMPLT_SYNC_FASTCMPLT		{2'bxx, 4'bxxx1, 3'bxxx, 2'b11, 1'bx}

#define ASYNC_TRAP_CWP_CMPLT_SYNC_TRAPS		{2'b11, 4'bxxx1, 3'bxxx, 2'bxx, 1'bx}
#define ASYNC_TRAP_CWP_CMPLT_SYNC_FASTCMPLT	{2'b1x, 4'bxxx1, 3'bxxx, 2'b11, 1'bx}

#define ST_ASYNC_LSU_TRAP_SYNC_ISIDE_TRAP	{2'b11, 4'bxx1x, 3'b1xx, 2'bxx, 1'b1}
#define ST_ASYNC_LSU_TRAP_SYNC_DSIDE_TRAP	{2'b11, 4'bxx1x, 3'bx1x, 2'bxx, 1'b1}
#define ST_ASYNC_LSU_TRAP_SYNC_ESIDE_TRAP	{2'b11, 4'bxx1x, 3'bxx1, 2'bxx, 1'b1}
#define ST_ASYNC_LSU_TRAP_SYNC_FASTCMPLT	{2'b1x, 4'bxx1x, 3'bxxx, 2'b11, 1'b1}


///////////////////////////////////////////////////////////////
// defines for tlu_sftint_update
// {pstate_ie, hpriv, privileged, wsr_inst}, sraddr, wsr_data, 
// {hintp, tickcmp_int, stickcmp_int, pic_wrap }
#define WR_CLEAR_SFTINT0	{4'b1x11, 7'h15, 17'bxxxxxxxxxxxxxxxx1, 4'b1xxx}
#define CLR_SFTINT0			{4'b1x11, 7'h16, 17'bxxxxxxxxxxxxxxxx0, 4'b1xxx}
#define WR_CLEAR_SFTINT16	{4'b1x11, 7'h15, 17'b1xxxxxxxxxxxxxxxx, 4'bx1xx}
#define CLR_SFTINT16		{4'b1x11, 7'h16, 17'b0xxxxxxxxxxxxxxxx, 4'bx1xx}
#define WR_CLEAR_SFTINT15	{4'b1x11, 7'h15, 17'bx1xxxxxxxxxxxxxxx, 4'bxx1x}
#define CLR_SFTINT15		{4'b1x11, 7'h16, 17'bx0xxxxxxxxxxxxxxx, 4'bxx1x}
#define CLR_HINTP0			{4'b1111, 7'h43, 17'bxxxxxxxxxxxxxxxx0, 4'bxxx1}

#define WR_SET_SFTINT_N0	{4'b1x11, 7'h14, 17'b11111111111111110, 4'b1xxx}
#define SET_SFTINT_N0		{4'b1x11, 7'h16, 17'b11111111111111110, 4'b1xxx}
#define WR_SET_SFTINT_N16	{4'b1x11, 7'h14, 17'b01111111111111111, 4'bx1xx}
#define SET_SFTINT_N16		{4'b1x11, 7'h16, 17'b01111111111111111, 4'bx1xx}

#define WR_SET_SFTINT_16_N0	{4'b1x11, 7'h14, 17'b1xxxxxxxxxxxxxxx0, 4'b1xxx}
#define SET_SFTINT_16_N0	{4'b1x11, 7'h16, 17'b1xxxxxxxxxxxxxxx0, 4'b1xxx}
#define WR_SET_SFTINT_00_N16	{4'b1x11, 7'h14, 17'b0xxxxxxxxxxxxxxx1, 4'bx1xx}
#define SET_SFTINT_00_N16		{4'b1x11, 7'h16, 17'b0xxxxxxxxxxxxxxx1, 4'bx1xx}

#define WR_SET_SFTINT_15_N0	{4'b1x11, 7'h14, 17'bx1xxxxxxxxxxxxxx0, 4'b1xxx}
#define SET_SFTINT_15_N0	{4'b1x11, 7'h16, 17'bx1xxxxxxxxxxxxxx0, 4'b1xxx}
#define WR_SET_SFTINT_01_N16	{4'b1x11, 7'h14, 17'b0xxxxxxxxxxxxxx1x, 4'bx1xx}
#define SET_SFTINT_01_N16		{4'b1x11, 7'h16, 17'b0xxxxxxxxxxxxxx1x, 4'bx1xx}

#define WR_SET_SFTINT_14_N0	{4'b1x11, 7'h14, 17'bxx1xxxxxxxxxxxxx0, 4'b1xxx}
#define SET_SFTINT_14_N0	{4'b1x11, 7'h16, 17'bxx1xxxxxxxxxxxxx0, 4'b1xxx}
#define WR_SET_SFTINT_02_N16	{4'b1x11, 7'h14, 17'b0xxxxxxxxxxxxx1xx, 4'bx1xx}
#define SET_SFTINT_02_N16		{4'b1x11, 7'h16, 17'b0xxxxxxxxxxxxx1xx, 4'bx1xx}

#define WR_SET_SFTINT_13_N0	{4'b1x11, 7'h14, 17'bxxx1xxxxxxxxxxxx0, 4'b1xxx}
#define SET_SFTINT_13_N0	{4'b1x11, 7'h16, 17'bxxx1xxxxxxxxxxxx0, 4'b1xxx}
#define WR_SET_SFTINT_03_N16	{4'b1x11, 7'h14, 17'b0xxxxxxxxxxxx1xxx, 4'bx1xx}
#define SET_SFTINT_03_N16		{4'b1x11, 7'h16, 17'b0xxxxxxxxxxxx1xxx, 4'bx1xx}

#define WR_SET_SFTINT_12_N0	{4'b1x11, 7'h14, 17'bxxxx1xxxxxxxxxxx0, 4'b1xxx}
#define SET_SFTINT_12_N0	{4'b1x11, 7'h16, 17'bxxxx1xxxxxxxxxxx0, 4'b1xxx}
#define WR_SET_SFTINT_04_N16	{4'b1x11, 7'h14, 17'b0xxxxxxxxxxx1xxxx, 4'bx1xx}
#define SET_SFTINT_04_N16		{4'b1x11, 7'h16, 17'b0xxxxxxxxxxx1xxxx, 4'bx1xx}

#define WR_SET_SFTINT_11_N0	{4'b1x11, 7'h14, 17'bxxxxx1xxxxxxxxxx0, 4'b1xxx}
#define SET_SFTINT_11_N0	{4'b1x11, 7'h16, 17'bxxxxx1xxxxxxxxxx0, 4'b1xxx}
#define WR_SET_SFTINT_05_N16	{4'b1x11, 7'h14, 17'b0xxxxxxxxxx1xxxxx, 4'bx1xx}
#define SET_SFTINT_05_N16		{4'b1x11, 7'h16, 17'b0xxxxxxxxxx1xxxxx, 4'bx1xx}

#define WR_SET_SFTINT_10_N0	{4'b1x11, 7'h14, 17'bxxxxxx1xxxxxxxxx0, 4'b1xxx}
#define SET_SFTINT_10_N0	{4'b1x11, 7'h16, 17'bxxxxxx1xxxxxxxxx0, 4'b1xxx}
#define WR_SET_SFTINT_06_N16	{4'b1x11, 7'h14, 17'b0xxxxxxxxx1xxxxxx, 4'bx1xx}
#define SET_SFTINT_06_N16		{4'b1x11, 7'h16, 17'b0xxxxxxxxx1xxxxxx, 4'bx1xx}

#define WR_SET_SFTINT_09_N0	{4'b1x11, 7'h14, 17'bxxxxxxx1xxxxxxxx0, 4'b1xxx}
#define SET_SFTINT_09_N0	{4'b1x11, 7'h16, 17'bxxxxxxx1xxxxxxxx0, 4'b1xxx}
#define WR_SET_SFTINT_07_N16	{4'b1x11, 7'h14, 17'b0xxxxxxxx1xxxxxxx, 4'bx1xx}
#define SET_SFTINT_07_N16		{4'b1x11, 7'h16, 17'b0xxxxxxxx1xxxxxxx, 4'bx1xx}

#define WR_SET_SFTINT_08_N0	{4'b1x11, 7'h14, 17'bxxxxxxxx1xxxxxxx0, 4'b1xxx}
#define SET_SFTINT_08_N0	{4'b1x11, 7'h16, 17'bxxxxxxxx1xxxxxxx0, 4'b1xxx}
#define WR_SET_SFTINT_08_N16	{4'b1x11, 7'h14, 17'b0xxxxxxx1xxxxxxxx, 4'bx1xx}
#define SET_SFTINT_08_N16		{4'b1x11, 7'h16, 17'b0xxxxxxx1xxxxxxxx, 4'bx1xx}

#define WR_SET_SFTINT_07_N0	{4'b1x11, 7'h14, 17'bxxxxxxxxx1xxxxxx0, 4'b1xxx}
#define SET_SFTINT_07_N0	{4'b1x11, 7'h16, 17'bxxxxxxxxx1xxxxxx0, 4'b1xxx}
#define WR_SET_SFTINT_09_N16	{4'b1x11, 7'h14, 17'b0xxxxxx1xxxxxxxxx, 4'bx1xx}
#define SET_SFTINT_09_N16		{4'b1x11, 7'h16, 17'b0xxxxxx1xxxxxxxxx, 4'bx1xx}

#define WR_SET_SFTINT_06_N0	{4'b1x11, 7'h14, 17'bxxxxxxxxxx1xxxxx0, 4'b1xxx}
#define SET_SFTINT_06_N0	{4'b1x11, 7'h16, 17'bxxxxxxxxxx1xxxxx0, 4'b1xxx}
#define WR_SET_SFTINT_10_N16	{4'b1x11, 7'h14, 17'b0xxxxx1xxxxxxxxxx, 4'bx1xx}
#define SET_SFTINT_10_N16		{4'b1x11, 7'h16, 17'b0xxxxx1xxxxxxxxxx, 4'bx1xx}

#define WR_SET_SFTINT_05_N0	{4'b1x11, 7'h14, 17'bxxxxxxxxxxx1xxxx0, 4'b1xxx}
#define SET_SFTINT_05_N0	{4'b1x11, 7'h16, 17'bxxxxxxxxxxx1xxxx0, 4'b1xxx}
#define WR_SET_SFTINT_11_N16	{4'b1x11, 7'h14, 17'b0xxxx1xxxxxxxxxxx, 4'bx1xx}
#define SET_SFTINT_11_N16		{4'b1x11, 7'h16, 17'b0xxxx1xxxxxxxxxxx, 4'bx1xx}

#define WR_SET_SFTINT_04_N0	{4'b1x11, 7'h14, 17'bxxxxxxxxxxxx1xxx0, 4'b1xxx}
#define SET_SFTINT_04_N0	{4'b1x11, 7'h16, 17'bxxxxxxxxxxxx1xxx0, 4'b1xxx}
#define WR_SET_SFTINT_12_N16	{4'b1x11, 7'h14, 17'b0xxx1xxxxxxxxxxxx, 4'bx1xx}
#define SET_SFTINT_12_N16		{4'b1x11, 7'h16, 17'b0xxx1xxxxxxxxxxxx, 4'bx1xx}

#define WR_SET_SFTINT_03_N0	{4'b1x11, 7'h14, 17'bxxxxxxxxxxxxx1xx0, 4'b1xxx}
#define SET_SFTINT_03_N0	{4'b1x11, 7'h16, 17'bxxxxxxxxxxxxx1xx0, 4'b1xxx}
#define WR_SET_SFTINT_13_N16	{4'b1x11, 7'h14, 17'b0xx1xxxxxxxxxxxxx, 4'bx1xx}
#define SET_SFTINT_13_N16		{4'b1x11, 7'h16, 17'b0xx1xxxxxxxxxxxxx, 4'bx1xx}

#define WR_SET_SFTINT_02_N0	{4'b1x11, 7'h14, 17'bxxxxxxxxxxxxxx1x0, 4'b1xxx}
#define SET_SFTINT_02_N0	{4'b1x11, 7'h16, 17'bxxxxxxxxxxxxxx1x0, 4'b1xxx}
#define WR_SET_SFTINT_14_N16	{4'b1x11, 7'h14, 17'b0x1xxxxxxxxxxxxxx, 4'bx1xx}
#define SET_SFTINT_14_N16		{4'b1x11, 7'h16, 17'b0x1xxxxxxxxxxxxxx, 4'bx1xx}

#define WR_SET_SFTINT_01_N0	{4'b1x11, 7'h14, 17'bxxxxxxxxxxxxxxx10, 4'b1xxx}
#define SET_SFTINT_01_N0	{4'b1x11, 7'h16, 17'bxxxxxxxxxxxxxxx10, 4'b1xxx}
#define WR_SET_SFTINT_15_N16	{4'b1x11, 7'h14, 17'b01xxxxxxxxxxxxxxx, 4'bx1xx}
#define SET_SFTINT_15_N16		{4'b1x11, 7'h16, 17'b01xxxxxxxxxxxxxxx, 4'bx1xx}

#define WR_SET_SFTINT_N15	{4'b1x11, 7'h14, 17'b10111111111111111, 4'bxx1x}
#define SET_SFTINT_N15		{4'b1x11, 7'h16, 17'b10111111111111111, 4'bxx1x}

///////////////////////////////////////////////////////////////////////////////////////////////
// defines for tlu_softint
// {pstate_ie_g}, {privileged_g, wsr_g, set_sftint_g, sftint_rg_rw_g}, data_g[16:0], pil_g[3:0]
// set_multi_bits(bits < PIL > bits)_g
#define IE1_EQ_SET_SOFINT_BIT00_PIL14	{1'b1, 4'he, 17'h1, 4'he, 1'b0}
#define IE1_EQ_SET_SOFINT_BIT01_PIL01	{1'b1, 4'he, 17'h2, 4'h1, 1'b0}
#define IE1_EQ_SET_SOFINT_BIT02_PIL02	{1'b1, 4'he, 17'h4, 4'h2, 1'b0}
#define IE1_EQ_SET_SOFINT_BIT03_PIL03	{1'b1, 4'he, 17'h8, 4'h3, 1'b0}
#define IE1_EQ_SET_SOFINT_BIT04_PIL04	{1'b1, 4'he, 17'h10, 4'h4, 1'b0}
#define IE1_EQ_SET_SOFINT_BIT05_PIL05	{1'b1, 4'he, 17'h20, 4'h5, 1'b0}
#define IE1_EQ_SET_SOFINT_BIT06_PIL06	{1'b1, 4'he, 17'h40, 4'h6, 1'b0}
#define IE1_EQ_SET_SOFINT_BIT07_PIL07	{1'b1, 4'he, 17'h80, 4'h7, 1'b0}
#define IE1_EQ_SET_SOFINT_BIT08_PIL08	{1'b1, 4'he, 17'h10, 4'h8, 1'b0}
#define IE1_EQ_SET_SOFINT_BIT09_PIL09	{1'b1, 4'he, 17'h200, 4'h9, 1'b0}
#define IE1_EQ_SET_SOFINT_BIT10_PIL10	{1'b1, 4'he, 17'h400, 4'ha, 1'b0}
#define IE1_EQ_SET_SOFINT_BIT11_PIL11	{1'b1, 4'he, 17'h800, 4'hb, 1'b0}
#define IE1_EQ_SET_SOFINT_BIT12_PIL12	{1'b1, 4'he, 17'h1000, 4'hc, 1'b0}
#define IE1_EQ_SET_SOFINT_BIT13_PIL13	{1'b1, 4'he, 17'h2000, 4'hd, 1'b0}
#define IE1_EQ_SET_SOFINT_BIT14_PIL14	{1'b1, 4'he, 17'h4000, 4'he, 1'b0}
#define IE1_EQ_SET_SOFINT_BIT15_PIL15	{1'b1, 4'he, 17'h8000, 4'hf, 1'b0}
#define IE1_EQ_SET_SOFINT_BIT16_PIL14	{1'b1, 4'he, 17'h10000, 4'he, 1'b0}
#define IE1_LT_SET_SOFINT_BIT00_PIL13	{1'b1, 4'he, 17'h1, 4'hd, 1'b0}
#define IE1_LT_SET_SOFINT_BIT01_PIL00	{1'b1, 4'he, 17'h2, 4'h0, 1'b0}
#define IE1_LT_SET_SOFINT_BIT02_PIL01	{1'b1, 4'he, 17'h4, 4'h1, 1'b0}
#define IE1_LT_SET_SOFINT_BIT03_PIL02	{1'b1, 4'he, 17'h8, 4'h2, 1'b0}
#define IE1_LT_SET_SOFINT_BIT04_PIL03	{1'b1, 4'he, 17'h10, 4'h3, 1'b0}
#define IE1_LT_SET_SOFINT_BIT05_PIL04	{1'b1, 4'he, 17'h20, 4'h4, 1'b0}
#define IE1_LT_SET_SOFINT_BIT06_PIL05	{1'b1, 4'he, 17'h40, 4'h5, 1'b0}
#define IE1_LT_SET_SOFINT_BIT07_PIL06	{1'b1, 4'he, 17'h80, 4'h6, 1'b0}
#define IE1_LT_SET_SOFINT_BIT08_PIL07	{1'b1, 4'he, 17'h100, 4'h7, 1'b0}
#define IE1_LT_SET_SOFINT_BIT09_PIL08	{1'b1, 4'he, 17'h200, 4'h8, 1'b0}
#define IE1_LT_SET_SOFINT_BIT10_PIL09	{1'b1, 4'he, 17'h400, 4'h9, 1'b0}
#define IE1_LT_SET_SOFINT_BIT11_PIL10	{1'b1, 4'he, 17'h800, 4'ha, 1'b0}
#define IE1_LT_SET_SOFINT_BIT12_PIL11	{1'b1, 4'he, 17'h1000, 4'hb, 1'b0}
#define IE1_LT_SET_SOFINT_BIT13_PIL12	{1'b1, 4'he, 17'h2000, 4'hc, 1'b0}
#define IE1_LT_SET_SOFINT_BIT14_PIL13	{1'b1, 4'he, 17'h4000, 4'hd, 1'b0}
#define IE1_LT_SET_SOFINT_BIT15_PIL14	{1'b1, 4'he, 17'h8000, 4'he, 1'b0}
#define IE1_LT_SET_SOFINT_BIT16_PIL13	{1'b1, 4'he, 17'h10000, 4'hd, 1'b0}
#define IE1_GT_SET_SOFINT_BIT00_PIL15	{1'b1, 4'he, 17'h1, 4'hf, 1'b0}
#define IE1_GT_SET_SOFINT_BIT01_PIL02	{1'b1, 4'he, 17'h2, 4'h2, 1'b0}
#define IE1_GT_SET_SOFINT_BIT02_PIL03	{1'b1, 4'he, 17'h4, 4'h3, 1'b0}
#define IE1_GT_SET_SOFINT_BIT03_PIL04	{1'b1, 4'he, 17'h8, 4'h4, 1'b0}
#define IE1_GT_SET_SOFINT_BIT04_PIL05	{1'b1, 4'he, 17'h10, 4'h5, 1'b0}
#define IE1_GT_SET_SOFINT_BIT05_PIL06	{1'b1, 4'he, 17'h20, 4'h6, 1'b0}
#define IE1_GT_SET_SOFINT_BIT06_PIL07	{1'b1, 4'he, 17'h40, 4'h7, 1'b0}
#define IE1_GT_SET_SOFINT_BIT07_PIL08	{1'b1, 4'he, 17'h80, 4'h8, 1'b0}
#define IE1_GT_SET_SOFINT_BIT08_PIL09	{1'b1, 4'he, 17'h100, 4'h9, 1'b0}
#define IE1_GT_SET_SOFINT_BIT09_PIL10	{1'b1, 4'he, 17'h200, 4'ha, 1'b0}
#define IE1_GT_SET_SOFINT_BIT10_PIL11	{1'b1, 4'he, 17'h400, 4'hb, 1'b0}
#define IE1_GT_SET_SOFINT_BIT11_PIL12	{1'b1, 4'he, 17'h800, 4'hc, 1'b0}
#define IE1_GT_SET_SOFINT_BIT12_PIL13	{1'b1, 4'he, 17'h1000, 4'hd, 1'b0}
#define IE1_GT_SET_SOFINT_BIT13_PIL14	{1'b1, 4'he, 17'h2000, 4'he, 1'b0}
#define IE1_GT_SET_SOFINT_BIT14_PIL15	{1'b1, 4'he, 17'h4000, 4'hf, 1'b0}
#define IE1_GT_SET_SOFINT_BIT15_PIL16	{1'b1, 4'he, 17'h8000, 4'hf, 1'b0}
#define IE1_GT_SET_SOFINT_BIT16_PIL15	{1'b1, 4'he, 17'h10000, 4'hf, 1'b0}
#define IE1_WR_MULTI_SOFINT_BITS_PIL00	{1'b1, 4'he, 17'hx, 4'h0, 1'b1}
#define IE1_WR_MULTI_SOFINT_BITS_PIL01	{1'b1, 4'he, 17'hx, 4'h1, 1'b1}
#define IE1_WR_MULTI_SOFINT_BITS_PIL02	{1'b1, 4'he, 17'hx, 4'h2, 1'b1}
#define IE1_WR_MULTI_SOFINT_BITS_PIL03	{1'b1, 4'he, 17'hx, 4'h3, 1'b1}
#define IE1_WR_MULTI_SOFINT_BITS_PIL04	{1'b1, 4'he, 17'hx, 4'h4, 1'b1}
#define IE1_WR_MULTI_SOFINT_BITS_PIL05	{1'b1, 4'he, 17'hx, 4'h5, 1'b1}
#define IE1_WR_MULTI_SOFINT_BITS_PIL06	{1'b1, 4'he, 17'hx, 4'h6, 1'b1}
#define IE1_WR_MULTI_SOFINT_BITS_PIL07	{1'b1, 4'he, 17'hx, 4'h7, 1'b1}
#define IE1_WR_MULTI_SOFINT_BITS_PIL08	{1'b1, 4'he, 17'hx, 4'h8, 1'b1}
#define IE1_WR_MULTI_SOFINT_BITS_PIL09	{1'b1, 4'he, 17'hx, 4'h9, 1'b1}
#define IE1_WR_MULTI_SOFINT_BITS_PIL10	{1'b1, 4'he, 17'hx, 4'ha, 1'b1}
#define IE1_WR_MULTI_SOFINT_BITS_PIL11	{1'b1, 4'he, 17'hx, 4'hb, 1'b1}
#define IE1_WR_MULTI_SOFINT_BITS_PIL12	{1'b1, 4'he, 17'hx, 4'hc, 1'b1}
#define IE1_WR_MULTI_SOFINT_BITS_PIL13	{1'b1, 4'he, 17'hx, 4'hd, 1'b1}
#define IE1_WR_MULTI_SOFINT_BITS_PIL14	{1'b1, 4'he, 17'hx, 4'he, 1'b1}
#define IE1_WR_MULTI_SOFINT_BITS_PIL15	{1'b1, 4'he, 17'hx, 4'hf, 1'b1}
#define IE0_EQ_SET_SOFINT_BIT00_PIL14	{1'b0, 4'he, 17'h1, 4'he, 1'b0}
#define IE0_EQ_SET_SOFINT_BIT01_PIL01	{1'b0, 4'he, 17'h2, 4'h1, 1'b0}
#define IE0_EQ_SET_SOFINT_BIT02_PIL02	{1'b0, 4'he, 17'h4, 4'h2, 1'b0}
#define IE0_EQ_SET_SOFINT_BIT03_PIL03	{1'b0, 4'he, 17'h8, 4'h3, 1'b0}
#define IE0_EQ_SET_SOFINT_BIT04_PIL04	{1'b0, 4'he, 17'h10, 4'h4, 1'b0}
#define IE0_EQ_SET_SOFINT_BIT05_PIL05	{1'b0, 4'he, 17'h20, 4'h5, 1'b0}
#define IE0_EQ_SET_SOFINT_BIT06_PIL06	{1'b0, 4'he, 17'h40, 4'h6, 1'b0}
#define IE0_EQ_SET_SOFINT_BIT07_PIL07	{1'b0, 4'he, 17'h80, 4'h7, 1'b0}
#define IE0_EQ_SET_SOFINT_BIT08_PIL08	{1'b0, 4'he, 17'h10, 4'h8, 1'b0}
#define IE0_EQ_SET_SOFINT_BIT09_PIL09	{1'b0, 4'he, 17'h200, 4'h9, 1'b0}
#define IE0_EQ_SET_SOFINT_BIT10_PIL10	{1'b0, 4'he, 17'h400, 4'ha, 1'b0}
#define IE0_EQ_SET_SOFINT_BIT11_PIL11	{1'b0, 4'he, 17'h800, 4'hb, 1'b0}
#define IE0_EQ_SET_SOFINT_BIT12_PIL12	{1'b0, 4'he, 17'h1000, 4'hc, 1'b0}
#define IE0_EQ_SET_SOFINT_BIT13_PIL13	{1'b0, 4'he, 17'h2000, 4'hd, 1'b0}
#define IE0_EQ_SET_SOFINT_BIT14_PIL14	{1'b0, 4'he, 17'h4000, 4'he, 1'b0}
#define IE0_EQ_SET_SOFINT_BIT15_PIL15	{1'b0, 4'he, 17'h8000, 4'hf, 1'b0}
#define IE0_EQ_SET_SOFINT_BIT16_PIL14	{1'b0, 4'he, 17'h10000, 4'he, 1'b0}
#define IE0_LT_SET_SOFINT_BIT00_PIL13	{1'b0, 4'he, 17'h1, 4'hd, 1'b0}
#define IE0_LT_SET_SOFINT_BIT01_PIL00	{1'b0, 4'he, 17'h2, 4'h0, 1'b0}
#define IE0_LT_SET_SOFINT_BIT02_PIL01	{1'b0, 4'he, 17'h4, 4'h1, 1'b0}
#define IE0_LT_SET_SOFINT_BIT03_PIL02	{1'b0, 4'he, 17'h8, 4'h2, 1'b0}
#define IE0_LT_SET_SOFINT_BIT04_PIL03	{1'b0, 4'he, 17'h10, 4'h3, 1'b0}
#define IE0_LT_SET_SOFINT_BIT05_PIL04	{1'b0, 4'he, 17'h20, 4'h4, 1'b0}
#define IE0_LT_SET_SOFINT_BIT06_PIL05	{1'b0, 4'he, 17'h40, 4'h5, 1'b0}
#define IE0_LT_SET_SOFINT_BIT07_PIL06	{1'b0, 4'he, 17'h80, 4'h6, 1'b0}
#define IE0_LT_SET_SOFINT_BIT08_PIL07	{1'b0, 4'he, 17'h100, 4'h7, 1'b0}
#define IE0_LT_SET_SOFINT_BIT09_PIL08	{1'b0, 4'he, 17'h200, 4'h8, 1'b0}
#define IE0_LT_SET_SOFINT_BIT10_PIL09	{1'b0, 4'he, 17'h400, 4'h9, 1'b0}
#define IE0_LT_SET_SOFINT_BIT11_PIL10	{1'b0, 4'he, 17'h800, 4'ha, 1'b0}
#define IE0_LT_SET_SOFINT_BIT12_PIL11	{1'b0, 4'he, 17'h1000, 4'hb, 1'b0}
#define IE0_LT_SET_SOFINT_BIT13_PIL12	{1'b0, 4'he, 17'h2000, 4'hc, 1'b0}
#define IE0_LT_SET_SOFINT_BIT14_PIL13	{1'b0, 4'he, 17'h4000, 4'hd, 1'b0}
#define IE0_LT_SET_SOFINT_BIT15_PIL14	{1'b0, 4'he, 17'h8000, 4'he, 1'b0}
#define IE0_LT_SET_SOFINT_BIT16_PIL13	{1'b0, 4'he, 17'h10000, 4'hd, 1'b0}
#define IE0_GT_SET_SOFINT_BIT00_PIL15	{1'b0, 4'he, 17'h1, 4'hf, 1'b0}
#define IE0_GT_SET_SOFINT_BIT01_PIL02	{1'b0, 4'he, 17'h2, 4'h2, 1'b0}
#define IE0_GT_SET_SOFINT_BIT02_PIL03	{1'b0, 4'he, 17'h4, 4'h3, 1'b0}
#define IE0_GT_SET_SOFINT_BIT03_PIL04	{1'b0, 4'he, 17'h8, 4'h4, 1'b0}
#define IE0_GT_SET_SOFINT_BIT04_PIL05	{1'b0, 4'he, 17'h10, 4'h5, 1'b0}
#define IE0_GT_SET_SOFINT_BIT05_PIL06	{1'b0, 4'he, 17'h20, 4'h6, 1'b0}
#define IE0_GT_SET_SOFINT_BIT06_PIL07	{1'b0, 4'he, 17'h40, 4'h7, 1'b0}
#define IE0_GT_SET_SOFINT_BIT07_PIL08	{1'b0, 4'he, 17'h80, 4'h8, 1'b0}
#define IE0_GT_SET_SOFINT_BIT08_PIL09	{1'b0, 4'he, 17'h100, 4'h9, 1'b0}
#define IE0_GT_SET_SOFINT_BIT09_PIL10	{1'b0, 4'he, 17'h200, 4'ha, 1'b0}
#define IE0_GT_SET_SOFINT_BIT10_PIL11	{1'b0, 4'he, 17'h400, 4'hb, 1'b0}
#define IE0_GT_SET_SOFINT_BIT11_PIL12	{1'b0, 4'he, 17'h800, 4'hc, 1'b0}
#define IE0_GT_SET_SOFINT_BIT12_PIL13	{1'b0, 4'he, 17'h1000, 4'hd, 1'b0}
#define IE0_GT_SET_SOFINT_BIT13_PIL14	{1'b0, 4'he, 17'h2000, 4'he, 1'b0}
#define IE0_GT_SET_SOFINT_BIT14_PIL15	{1'b0, 4'he, 17'h4000, 4'hf, 1'b0}
#define IE0_GT_SET_SOFINT_BIT15_PIL16	{1'b0, 4'he, 17'h8000, 4'hf, 1'b0}
#define IE0_GT_SET_SOFINT_BIT16_PIL15	{1'b0, 4'he, 17'h10000, 4'hf, 1'b0}
#define IE0_WR_MULTI_SOFINT_BITS_PIL00	{1'b0, 4'he, 17'hx, 4'h0, 1'b1}
#define IE0_WR_MULTI_SOFINT_BITS_PIL01	{1'b0, 4'he, 17'hx, 4'h1, 1'b1}
#define IE0_WR_MULTI_SOFINT_BITS_PIL02	{1'b0, 4'he, 17'hx, 4'h2, 1'b1}
#define IE0_WR_MULTI_SOFINT_BITS_PIL03	{1'b0, 4'he, 17'hx, 4'h3, 1'b1}
#define IE0_WR_MULTI_SOFINT_BITS_PIL04	{1'b0, 4'he, 17'hx, 4'h4, 1'b1}
#define IE0_WR_MULTI_SOFINT_BITS_PIL05	{1'b0, 4'he, 17'hx, 4'h5, 1'b1}
#define IE0_WR_MULTI_SOFINT_BITS_PIL06	{1'b0, 4'he, 17'hx, 4'h6, 1'b1}
#define IE0_WR_MULTI_SOFINT_BITS_PIL07	{1'b0, 4'he, 17'hx, 4'h7, 1'b1}
#define IE0_WR_MULTI_SOFINT_BITS_PIL08	{1'b0, 4'he, 17'hx, 4'h8, 1'b1}
#define IE0_WR_MULTI_SOFINT_BITS_PIL09	{1'b0, 4'he, 17'hx, 4'h9, 1'b1}
#define IE0_WR_MULTI_SOFINT_BITS_PIL10	{1'b0, 4'he, 17'hx, 4'ha, 1'b1}
#define IE0_WR_MULTI_SOFINT_BITS_PIL11	{1'b0, 4'he, 17'hx, 4'hb, 1'b1}
#define IE0_WR_MULTI_SOFINT_BITS_PIL12	{1'b0, 4'he, 17'hx, 4'hc, 1'b1}
#define IE0_WR_MULTI_SOFINT_BITS_PIL13	{1'b0, 4'he, 17'hx, 4'hd, 1'b1}
#define IE0_WR_MULTI_SOFINT_BITS_PIL14	{1'b0, 4'he, 17'hx, 4'he, 1'b1}
#define IE0_WR_MULTI_SOFINT_BITS_PIL15	{1'b0, 4'he, 17'hx, 4'hf, 1'b1}

//////////////////////////////////////////////////////////////
// defines for tlu_stb2b_trap
// {sync_trap_g, sync_trap_m}, sync_tid_g, sync_tid_m

#define B2B_SYNC_TRAPS_TH0		{2'b11, 2'b00, 2'b00}
#define B2B_SYNC_TRAPS_TH1		{2'b11, 2'b01, 2'b01}
#define B2B_SYNC_TRAPS_TH2		{2'b11, 2'b10, 2'b10}
#define B2B_SYNC_TRAPS_TH3		{2'b11, 2'b11, 2'b11}

/////////////////////////////////////////////////////////
// defines for tlu_suspend_resume
// halt_inst, {nuke/idle, resume, rstint}, rstthr, hwint
#define HALT_INST0	{4'bxxx1, 3'bxxx, 4'bxxx0, 4'bxxx0}
#define HALT_INST1	{4'bxx1x, 3'bxxx, 4'bxx0x, 4'bxx0x}
#define HALT_INST2	{4'bx1xx, 3'bxxx, 4'bx0xx, 4'bx0xx}
#define HALT_INST3	{4'b1xxx, 3'bxxx, 4'b0xxx, 4'b0xxx}

#define RESUM_INT0	{4'bxxx0, 3'b010, 4'bxxx1, 4'bxxxx}
#define RESUM_INT1	{4'bxx0x, 3'b010, 4'bxx1x, 4'bxxxx}
#define RESUM_INT2	{4'bx0xx, 3'b010, 4'bx1xx, 4'bxxxx}
#define RESUM_INT3	{4'b0xxx, 3'b010, 4'b1xxx, 4'bxxxx}

#define NUKE_INT0	{4'bxxx0, 3'b100, 4'bxxx1, 4'bxxx0}
#define NUKE_INT1	{4'bxx0x, 3'b100, 4'bxx1x, 4'bxx0x}
#define NUKE_INT2	{4'bx0xx, 3'b100, 4'bx1xx, 4'bx0xx}
#define NUKE_INT3	{4'b0xxx, 3'b100, 4'b1xxx, 4'b0xxx}

#define RST_INT0	{4'bxxx0, 3'b001, 4'bxxx1, 4'bxxx0}
#define RST_INT1	{4'bxx0x, 3'b001, 4'bxx1x, 4'bxx0x}
#define RST_INT2	{4'bx0xx, 3'b001, 4'bx1xx, 4'bx0xx}
#define RST_INT3	{4'b0xxx, 3'b001, 4'b1xxx, 4'b0xxx}

#define HW_INT0		{4'bxxx0, 3'b000, 4'bxxx0, 4'bxxx1}
#define HW_INT1		{4'bxx0x, 3'b000, 4'bxx0x, 4'bxx1x}
#define HW_INT2		{4'bx0xx, 3'b000, 4'bx0xx, 4'bx1xx}
#define HW_INT3		{4'b0xxx, 3'b000, 4'b0xxx, 4'b1xxx}

#define NOP_INST0	{4'bxxx0, 3'bxxx, 4'bxxx0, 4'bxxx0}
#define NOP_INST1	{4'bxx0x, 3'bxxx, 4'bxx0x, 4'bxx0x}
#define NOP_INST2	{4'bx0xx, 3'bxxx, 4'bx0xx, 4'bx0xx}
#define NOP_INST3	{4'b0xxx, 3'bxxx, 4'b0xxx, 4'b0xxx}

/////////////////////////////////////////////////////////////////////
// defines for tlu_thrd_intrp
// hpstate_priv,
// cur IRR, new_hw/thrd_interrupt, new_hw/thrd_intr_vector_id
// {rd_IVR, wr_IRR}, wsr data

#define INTR_ARR_AT_IRR_ALL	{1'bx, 64'hffffffffffffffff, 1'b1, 6'hxx, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N63	{1'bx, 64'h7fffffffffffffff, 1'b1, 6'h3f, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N62	{1'bx, 64'h3fffffffffffffff, 1'b1, 6'h3e, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N61	{1'bx, 64'h1fffffffffffffff, 1'b1, 6'h3d, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N60	{1'bx, 64'h0fffffffffffffff, 1'b1, 6'h3c, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N59	{1'bx, 64'h07ffffffffffffff, 1'b1, 6'h3b, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N58	{1'bx, 64'h03ffffffffffffff, 1'b1, 6'h3a, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N57	{1'bx, 64'h01ffffffffffffff, 1'b1, 6'h39, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N56	{1'bx, 64'h00ffffffffffffff, 1'b1, 6'h38, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N55	{1'bx, 64'h007fffffffffffff, 1'b1, 6'h37, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N54	{1'bx, 64'h003fffffffffffff, 1'b1, 6'h36, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N53	{1'bx, 64'h001fffffffffffff, 1'b1, 6'h35, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N52	{1'bx, 64'h000fffffffffffff, 1'b1, 6'h34, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N51	{1'bx, 64'h0007ffffffffffff, 1'b1, 6'h33, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N50	{1'bx, 64'h0003ffffffffffff, 1'b1, 6'h32, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N49	{1'bx, 64'h0001ffffffffffff, 1'b1, 6'h31, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N48	{1'bx, 64'h0000ffffffffffff, 1'b1, 6'h30, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N47	{1'bx, 64'h00007fffffffffff, 1'b1, 6'h2f, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N46	{1'bx, 64'h00003fffffffffff, 1'b1, 6'h2e, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N45	{1'bx, 64'h00001fffffffffff, 1'b1, 6'h2d, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N44	{1'bx, 64'h00000fffffffffff, 1'b1, 6'h2c, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N43	{1'bx, 64'h000007ffffffffff, 1'b1, 6'h2b, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N42	{1'bx, 64'h000003ffffffffff, 1'b1, 6'h2a, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N41	{1'bx, 64'h000001ffffffffff, 1'b1, 6'h29, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N40	{1'bx, 64'h000000ffffffffff, 1'b1, 6'h28, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N39	{1'bx, 64'h0000007fffffffff, 1'b1, 6'h27, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N38	{1'bx, 64'h0000003fffffffff, 1'b1, 6'h26, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N37	{1'bx, 64'h0000001fffffffff, 1'b1, 6'h25, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N36	{1'bx, 64'h0000000fffffffff, 1'b1, 6'h24, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N35	{1'bx, 64'h00000007ffffffff, 1'b1, 6'h23, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N34	{1'bx, 64'h00000003ffffffff, 1'b1, 6'h22, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N33	{1'bx, 64'h00000001ffffffff, 1'b1, 6'h21, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N32	{1'bx, 64'h00000000ffffffff, 1'b1, 6'h20, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N31	{1'bx, 64'h000000007fffffff, 1'b1, 6'h1f, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N30	{1'bx, 64'h000000003fffffff, 1'b1, 6'h1e, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N29	{1'bx, 64'h000000001fffffff, 1'b1, 6'h1d, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N28	{1'bx, 64'h000000000fffffff, 1'b1, 6'h1c, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N27	{1'bx, 64'h0000000007ffffff, 1'b1, 6'h1b, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N26	{1'bx, 64'h0000000003ffffff, 1'b1, 6'h1a, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N25	{1'bx, 64'h0000000001ffffff, 1'b1, 6'h19, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N24	{1'bx, 64'h0000000000ffffff, 1'b1, 6'h18, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N23	{1'bx, 64'h00000000007fffff, 1'b1, 6'h17, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N22	{1'bx, 64'h00000000003fffff, 1'b1, 6'h16, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N21	{1'bx, 64'h00000000001fffff, 1'b1, 6'h15, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N20	{1'bx, 64'h00000000000fffff, 1'b1, 6'h14, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N19	{1'bx, 64'h000000000007ffff, 1'b1, 6'h13, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N18	{1'bx, 64'h000000000003ffff, 1'b1, 6'h12, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N17	{1'bx, 64'h000000000001ffff, 1'b1, 6'h11, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N16	{1'bx, 64'h000000000000ffff, 1'b1, 6'h10, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N15	{1'bx, 64'h0000000000007fff, 1'b1, 6'h0f, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N14	{1'bx, 64'h0000000000003fff, 1'b1, 6'h0e, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N13	{1'bx, 64'h0000000000001fff, 1'b1, 6'h0d, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N12	{1'bx, 64'h0000000000000fff, 1'b1, 6'h0c, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N11	{1'bx, 64'h00000000000007ff, 1'b1, 6'h0b, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N10	{1'bx, 64'h00000000000003ff, 1'b1, 6'h0a, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N09	{1'bx, 64'h00000000000001ff, 1'b1, 6'h09, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N08	{1'bx, 64'h00000000000000ff, 1'b1, 6'h08, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N07	{1'bx, 64'h000000000000007f, 1'b1, 6'h07, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N06	{1'bx, 64'h000000000000003f, 1'b1, 6'h06, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N05	{1'bx, 64'h000000000000001f, 1'b1, 6'h05, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N04	{1'bx, 64'h000000000000000f, 1'b1, 6'h04, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N03	{1'bx, 64'h0000000000000007, 1'b1, 6'h03, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N02	{1'bx, 64'h0000000000000003, 1'b1, 6'h02, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N01	{1'bx, 64'h0000000000000001, 1'b1, 6'h01, 2'b00, 64'hxxxxxxxxxxxxxxxx}
#define INTR_ARR_AT_IRR_N00	{1'bx, 64'h0000000000000000, 1'b1, 6'h00, 2'b00, 64'hxxxxxxxxxxxxxxxx}
// hpstate_priv, cur IRR, new_thrd_interrupt, hwint_id, {rd_IVR, wr_IRR}, wsr data
#define RD_IVR_AT_IRR_ALL	{1'b1, 64'hffffffffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N63	{1'b1, 64'h7fffffffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N62	{1'b1, 64'h3fffffffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N61	{1'b1, 64'h1fffffffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N60	{1'b1, 64'h0fffffffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N59	{1'b1, 64'h07ffffffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N58	{1'b1, 64'h03ffffffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N57	{1'b1, 64'h01ffffffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N56	{1'b1, 64'h00ffffffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N55	{1'b1, 64'h007fffffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N54	{1'b1, 64'h003fffffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N53	{1'b1, 64'h001fffffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N52	{1'b1, 64'h000fffffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N51	{1'b1, 64'h0007ffffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N50	{1'b1, 64'h0003ffffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N49	{1'b1, 64'h0001ffffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N48	{1'b1, 64'h0000ffffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N47	{1'b1, 64'h00007fffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N46	{1'b1, 64'h00003fffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N45	{1'b1, 64'h00001fffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N44	{1'b1, 64'h00000fffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N43	{1'b1, 64'h000007ffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N42	{1'b1, 64'h000003ffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N41	{1'b1, 64'h000001ffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N40	{1'b1, 64'h000000ffffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N39	{1'b1, 64'h0000007fffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N38	{1'b1, 64'h0000003fffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N37	{1'b1, 64'h0000001fffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N36	{1'b1, 64'h0000000fffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N35	{1'b1, 64'h00000007ffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N34	{1'b1, 64'h00000003ffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N33	{1'b1, 64'h00000001ffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N32	{1'b1, 64'h00000000ffffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N31	{1'b1, 64'h000000007fffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N30	{1'b1, 64'h000000003fffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N29	{1'b1, 64'h000000001fffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N28	{1'b1, 64'h000000000fffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N27	{1'b1, 64'h0000000007ffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N26	{1'b1, 64'h0000000003ffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N25	{1'b1, 64'h0000000001ffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N24	{1'b1, 64'h0000000000ffffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N23	{1'b1, 64'h00000000007fffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N22	{1'b1, 64'h00000000003fffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N21	{1'b1, 64'h00000000001fffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N20	{1'b1, 64'h00000000000fffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N19	{1'b1, 64'h000000000007ffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N18	{1'b1, 64'h000000000003ffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N17	{1'b1, 64'h000000000001ffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N16	{1'b1, 64'h000000000000ffff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N15	{1'b1, 64'h0000000000007fff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N14	{1'b1, 64'h0000000000003fff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N13	{1'b1, 64'h0000000000001fff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N12	{1'b1, 64'h0000000000000fff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N11	{1'b1, 64'h00000000000007ff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N10	{1'b1, 64'h00000000000003ff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N09	{1'b1, 64'h00000000000001ff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N08	{1'b1, 64'h00000000000000ff, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N07	{1'b1, 64'h000000000000007f, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N06	{1'b1, 64'h000000000000003f, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N05	{1'b1, 64'h000000000000001f, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N04	{1'b1, 64'h000000000000000f, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N03	{1'b1, 64'h0000000000000007, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N02	{1'b1, 64'h0000000000000003, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_AT_IRR_N01	{1'b1, 64'h0000000000000001, 1'b0, 6'hxx, 2'b10, 64'hxxxxxxxxxxxxxxxx}
// hpstate_priv, cur IRR, new_thrd_interrupt, hwint_id, {rd_IVR, wr_IRR}, wsr data
#define RD_IVR_NEW_TRAP_63	{1'b1,  1'b1,       63'hxxxxxxxxxxxxxxxx, 1'b1, 6'h3f, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_62	{1'b1,  1'b0, 1'b1, 62'hxxxxxxxxxxxxxxxx, 1'b1, 6'h3e, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_61	{1'b1,  2'h0, 1'b1, 61'hxxxxxxxxxxxxxxxx, 1'b1, 6'h3d, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_60	{1'b1,  3'h0, 1'b1, 60'hxxxxxxxxxxxxxxx,  1'b1, 6'h3c, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_59	{1'b1,  4'h0, 1'b1, 59'hxxxxxxxxxxxxxxx,  1'b1, 6'h3b, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_58	{1'b1,  5'h00, 1'b1, 58'hxxxxxxxxxxxxxxx, 1'b1, 6'h3a, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_57	{1'b1,  6'h00, 1'b1, 57'hxxxxxxxxxxxxxxx, 1'b1, 6'h39, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_56	{1'b1,  7'h00, 1'b1, 56'hxxxxxxxxxxxxxx,  1'b1, 6'h38, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_55	{1'b1,  8'h00, 1'b1, 55'hxxxxxxxxxxxxxx,  1'b1, 6'h37, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_54	{1'b1,  9'h000, 1'b1, 54'hxxxxxxxxxxxxxx, 1'b1, 6'h36, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_53	{1'b1, 10'h000, 1'b1, 53'hxxxxxxxxxxxxxx, 1'b1, 6'h35, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_52	{1'b1, 11'h000, 1'b1, 52'hxxxxxxxxxxxxx,  1'b1, 6'h34, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_51	{1'b1, 12'h000, 1'b1, 51'hxxxxxxxxxxxxx,  1'b1, 6'h33, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_50	{1'b1, 13'h0000, 1'b1, 50'hxxxxxxxxxxxxx, 1'b1, 6'h32, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_49	{1'b1, 14'h0000, 1'b1, 49'hxxxxxxxxxxxxx, 1'b1, 6'h31, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_48	{1'b1, 15'h0000, 1'b1, 48'hxxxxxxxxxxxx,  1'b1, 6'h30, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_47	{1'b1, 16'h0000, 1'b1, 47'hxxxxxxxxxxxx,  1'b1, 6'h2f, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_46	{1'b1, 17'h00000, 1'b1, 46'hxxxxxxxxxxxx, 1'b1, 6'h2e, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_45	{1'b1, 18'h00000, 1'b1, 45'hxxxxxxxxxxxx, 1'b1, 6'h2d, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_44	{1'b1, 19'h00000, 1'b1, 44'hxxxxxxxxxxx,  1'b1, 6'h2c, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_43	{1'b1, 20'h00000, 1'b1, 43'hxxxxxxxxxxx,  1'b1, 6'h2b, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_42	{1'b1, 21'h000000, 1'b1, 42'hxxxxxxxxxxx, 1'b1, 6'h2a, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_41	{1'b1, 22'h000000, 1'b1, 41'hxxxxxxxxxxx, 1'b1, 6'h29, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_40	{1'b1, 23'h000000, 1'b1, 40'hxxxxxxxxxx,  1'b1, 6'h28, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_39	{1'b1, 24'h000000, 1'b1, 39'hxxxxxxxxxx,  1'b1, 6'h27, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_38	{1'b1, 25'h0000000, 1'b1, 38'hxxxxxxxxxx, 1'b1, 6'h26, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_37	{1'b1, 26'h0000000, 1'b1, 37'hxxxxxxxxxx, 1'b1, 6'h25, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_36	{1'b1, 27'h0000000, 1'b1, 36'hxxxxxxxxx,  1'b1, 6'h24, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_35	{1'b1, 28'h0000000, 1'b1, 35'hxxxxxxxxx,  1'b1, 6'h23, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_34	{1'b1, 29'h00000000, 1'b1, 34'hxxxxxxxxx, 1'b1, 6'h22, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_33	{1'b1, 30'h00000000, 1'b1, 33'hxxxxxxxxx, 1'b1, 6'h21, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_32	{1'b1, 31'h00000000, 1'b1, 32'hxxxxxxxx,  1'b1, 6'h20, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_31	{1'b1, 32'h00000000, 1'b1, 31'hxxxxxxxx,  1'b1, 6'h1f, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_30	{1'b1, 33'h000000000, 1'b1, 30'hxxxxxxxx, 1'b1, 6'h1e, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_29	{1'b1, 34'h000000000, 1'b1, 29'hxxxxxxxx, 1'b1, 6'h1d, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_28	{1'b1, 35'h000000000, 1'b1, 28'hxxxxxxx,  1'b1, 6'h1c, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_27	{1'b1, 36'h000000000, 1'b1, 27'hxxxxxxx,  1'b1, 6'h1b, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_26	{1'b1, 37'h0000000000, 1'b1, 26'hxxxxxxx, 1'b1, 6'h1a, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_25	{1'b1, 38'h0000000000, 1'b1, 25'hxxxxxxx, 1'b1, 6'h19, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_24	{1'b1, 39'h0000000000, 1'b1, 24'hxxxxxx,  1'b1, 6'h18, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_23	{1'b1, 40'h0000000000, 1'b1, 23'hxxxxxx,  1'b1, 6'h17, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_22	{1'b1, 41'h00000000000, 1'b1, 22'hxxxxxx, 1'b1, 6'h16, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_21	{1'b1, 42'h00000000000, 1'b1, 21'hxxxxxx, 1'b1, 6'h15, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_20	{1'b1, 43'h00000000000, 1'b1, 20'hxxxxx,  1'b1, 6'h14, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_19	{1'b1, 44'h00000000000, 1'b1, 19'hxxxxx,  1'b1, 6'h13, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_18	{1'b1, 45'h000000000000, 1'b1, 18'hxxxxx, 1'b1, 6'h12, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_17	{1'b1, 46'h000000000000, 1'b1, 17'hxxxxx, 1'b1, 6'h11, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_16	{1'b1, 47'h000000000000, 1'b1, 16'hxxxx,  1'b1, 6'h10, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_15	{1'b1, 48'h000000000000, 1'b1, 15'hxxxx,  1'b1, 6'h0f, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_14	{1'b1, 49'h0000000000000, 1'b1, 14'hxxxx, 1'b1, 6'h0e, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_13	{1'b1, 50'h0000000000000, 1'b1, 13'hxxxx, 1'b1, 6'h0d, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_12	{1'b1, 51'h0000000000000, 1'b1, 12'hxxx,  1'b1, 6'h0c, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_11	{1'b1, 52'h0000000000000, 1'b1, 11'hxxx,  1'b1, 6'h0b, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_10	{1'b1, 53'h00000000000000, 1'b1, 10'hxxx, 1'b1, 6'h0a, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_09	{1'b1, 54'h00000000000000, 1'b1, 9'hxxx,  1'b1, 6'h09, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_08	{1'b1, 55'h00000000000000, 1'b1, 8'hxx ,  1'b1, 6'h08, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_07	{1'b1, 56'h00000000000000, 1'b1, 7'hxx ,  1'b1, 6'h07, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_06	{1'b1, 57'h000000000000000, 1'b1, 6'hxx,  1'b1, 6'h06, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_05	{1'b1, 58'h000000000000000, 1'b1, 5'hxx,  1'b1, 6'h05, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_04	{1'b1, 59'h000000000000000, 1'b1, 4'hx ,  1'b1, 6'h04, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_03	{1'b1, 60'h000000000000000, 1'b1, 3'hx ,  1'b1, 6'h03, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_02	{1'b1, 61'h0000000000000000, 1'b1, 2'hx,  1'b1, 6'h02, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_01	{1'b1, 62'h0000000000000000, 1'b1, 1'bx,  1'b1, 6'h01, 2'b10, 64'hxxxxxxxxxxxxxxxx}
#define RD_IVR_NEW_TRAP_00	{1'b1, 63'h0000000000000000, 1'b1,        1'b1, 6'h00, 2'b10, 64'hxxxxxxxxxxxxxxxx}
// hpstate_priv, cur IRR, new_thrd_interrupt, hwint_id, {rd_IVR, wr_IRR}, wsr data
#define WR_IRR_NEW_TRAP_63	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h3f, 2'b01,  1'b0,       63'hxxxxxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_62	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h3e, 2'b01,  1'bx, 1'b0, 62'hxxxxxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_61	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h3d, 2'b01,  2'hx, 1'b0, 61'hxxxxxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_60	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h3c, 2'b01,  3'hx, 1'b0, 60'hxxxxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_59	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h3b, 2'b01,  4'hx, 1'b0, 59'hxxxxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_58	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h3a, 2'b01,  5'hxx, 1'b0, 58'hxxxxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_57	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h39, 2'b01,  6'hxx, 1'b0, 57'hxxxxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_56	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h38, 2'b01,  7'hxx, 1'b0, 56'hxxxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_55	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h37, 2'b01,  8'hxx, 1'b0, 55'hxxxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_54	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h36, 2'b01,  9'hxxx, 1'b0, 54'hxxxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_53	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h35, 2'b01, 10'hxxx, 1'b0, 53'hxxxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_52	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h34, 2'b01, 11'hxxx, 1'b0, 52'hxxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_51	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h33, 2'b01, 12'hxxx, 1'b0, 51'hxxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_50	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h32, 2'b01, 13'hxxxx, 1'b0, 50'hxxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_49	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h31, 2'b01, 14'hxxxx, 1'b0, 49'hxxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_48	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h30, 2'b01, 15'hxxxx, 1'b0, 48'hxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_47	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h2f, 2'b01, 16'hxxxx, 1'b0, 47'hxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_46	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h2e, 2'b01, 17'hxxxxx, 1'b0, 46'hxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_45	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h2d, 2'b01, 18'hxxxxx, 1'b0, 45'hxxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_44	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h2c, 2'b01, 19'hxxxxx, 1'b0, 44'hxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_43	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h2b, 2'b01, 20'hxxxxx, 1'b0, 43'hxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_42	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h2a, 2'b01, 21'hxxxxxx, 1'b0, 42'hxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_41	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h29, 2'b01, 22'hxxxxxx, 1'b0, 41'hxxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_40	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h28, 2'b01, 23'hxxxxxx, 1'b0, 40'hxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_39	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h27, 2'b01, 24'hxxxxxx, 1'b0, 39'hxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_38	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h26, 2'b01, 25'hxxxxxxx, 1'b0, 38'hxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_37	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h25, 2'b01, 26'hxxxxxxx, 1'b0, 37'hxxxxxxxxxx}
#define WR_IRR_NEW_TRAP_36	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h24, 2'b01, 27'hxxxxxxx, 1'b0, 36'hxxxxxxxxx}
#define WR_IRR_NEW_TRAP_35	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h23, 2'b01, 28'hxxxxxxx, 1'b0, 35'hxxxxxxxxx}
#define WR_IRR_NEW_TRAP_34	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h22, 2'b01, 29'hxxxxxxxx, 1'b0, 34'hxxxxxxxxx}
#define WR_IRR_NEW_TRAP_33	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h21, 2'b01, 30'hxxxxxxxx, 1'b0, 33'hxxxxxxxxx}
#define WR_IRR_NEW_TRAP_32	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h20, 2'b01, 31'hxxxxxxxx, 1'b0, 32'hxxxxxxxx}
#define WR_IRR_NEW_TRAP_31	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h1f, 2'b01, 32'hxxxxxxxx, 1'b0, 31'hxxxxxxxx}
#define WR_IRR_NEW_TRAP_30	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h1e, 2'b01, 33'hxxxxxxxxx, 1'b0, 30'hxxxxxxxx}
#define WR_IRR_NEW_TRAP_29	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h1d, 2'b01, 34'hxxxxxxxxx, 1'b0, 29'hxxxxxxxx}
#define WR_IRR_NEW_TRAP_28	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h1c, 2'b01, 35'hxxxxxxxxx, 1'b0, 28'hxxxxxxx}
#define WR_IRR_NEW_TRAP_27	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h1b, 2'b01, 36'hxxxxxxxxx, 1'b0, 27'hxxxxxxx}
#define WR_IRR_NEW_TRAP_26	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h1a, 2'b01, 37'hxxxxxxxxxx, 1'b0, 26'hxxxxxxx}
#define WR_IRR_NEW_TRAP_25	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h19, 2'b01, 38'hxxxxxxxxxx, 1'b0, 25'hxxxxxxx}
#define WR_IRR_NEW_TRAP_24	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h18, 2'b01, 39'hxxxxxxxxxx, 1'b0, 24'hxxxxxx}
#define WR_IRR_NEW_TRAP_23	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h17, 2'b01, 40'hxxxxxxxxxx, 1'b0, 23'hxxxxxx}
#define WR_IRR_NEW_TRAP_22	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h16, 2'b01, 41'hxxxxxxxxxxx, 1'b0, 22'hxxxxxx}
#define WR_IRR_NEW_TRAP_21	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h15, 2'b01, 42'hxxxxxxxxxxx, 1'b0, 21'hxxxxxx}
#define WR_IRR_NEW_TRAP_20	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h14, 2'b01, 43'hxxxxxxxxxxx, 1'b0, 20'hxxxxx}
#define WR_IRR_NEW_TRAP_19	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h13, 2'b01, 44'hxxxxxxxxxxx, 1'b0, 19'hxxxxx}
#define WR_IRR_NEW_TRAP_18	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h12, 2'b01, 45'hxxxxxxxxxxxx, 1'b0, 18'hxxxxx}
#define WR_IRR_NEW_TRAP_17	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h11, 2'b01, 46'hxxxxxxxxxxxx, 1'b0, 17'hxxxxx}
#define WR_IRR_NEW_TRAP_16	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h10, 2'b01, 47'hxxxxxxxxxxxx, 1'b0, 16'hxxxx}
#define WR_IRR_NEW_TRAP_15	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h0f, 2'b01, 48'hxxxxxxxxxxxx, 1'b0, 15'hxxxx}
#define WR_IRR_NEW_TRAP_14	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h0e, 2'b01, 49'hxxxxxxxxxxxxx, 1'b0, 14'hxxxx}
#define WR_IRR_NEW_TRAP_13	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h0d, 2'b01, 50'hxxxxxxxxxxxxx, 1'b0, 13'hxxxx}
#define WR_IRR_NEW_TRAP_12	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h0c, 2'b01, 51'hxxxxxxxxxxxxx, 1'b0, 12'hxxx}
#define WR_IRR_NEW_TRAP_11	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h0b, 2'b01, 52'hxxxxxxxxxxxxx, 1'b0, 11'hxxx}
#define WR_IRR_NEW_TRAP_10	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h0a, 2'b01, 53'hxxxxxxxxxxxxxx, 1'b0, 10'hxxx}
#define WR_IRR_NEW_TRAP_09	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h09, 2'b01, 54'hxxxxxxxxxxxxxx, 1'b0, 9'hxxx}
#define WR_IRR_NEW_TRAP_08	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h08, 2'b01, 55'hxxxxxxxxxxxxxx, 1'b0, 8'hxx}
#define WR_IRR_NEW_TRAP_07	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h07, 2'b01, 56'hxxxxxxxxxxxxxx, 1'b0, 7'hxx}
#define WR_IRR_NEW_TRAP_06	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h06, 2'b01, 57'hxxxxxxxxxxxxxxx, 1'b0, 6'hxx}
#define WR_IRR_NEW_TRAP_05	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h05, 2'b01, 58'hxxxxxxxxxxxxxxx, 1'b0, 5'hxx}
#define WR_IRR_NEW_TRAP_04	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h04, 2'b01, 59'hxxxxxxxxxxxxxxx, 1'b0, 4'hx}
#define WR_IRR_NEW_TRAP_03	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h03, 2'b01, 60'hxxxxxxxxxxxxxxx, 1'b0, 3'hx}
#define WR_IRR_NEW_TRAP_02	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h02, 2'b01, 61'hxxxxxxxxxxxxxxxx, 1'b0, 2'hx}
#define WR_IRR_NEW_TRAP_01	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h01, 2'b01, 62'hxxxxxxxxxxxxxxxx, 1'b0, 1'bx}
#define WR_IRR_NEW_TRAP_00	{1'b1, 64'hxxxxxxxxxxxxxxxx, 1'b1, 6'h00, 2'b01, 63'hxxxxxxxxxxxxxxxx, 1'b0}

//////////////////////////////////////////////////////////////////////////////////
// defines for tlu_tl_gl_lvl
//                   hpv_enb|hpriv|priv,wsr_insr rw_gl   trap    done/    wsr_data GL_LVL
//                     	                 g2|g1|g G2|g1|g g2|g1|g retry,   [3:0]   

#define S_WR_GL_MAXST		{3'b101, 3'bxx1, 3'bxx1, 3'bxx0, 3'bxx0, 4'bxx11, 2'bxx}
#define H_WR_GL_MAXGL		{3'b11x, 3'bxx1, 3'bxx1, 3'bxx0, 3'bxx0, 4'bx1xx, 2'bxx}
#define HPL_WR_GL_MAXGL		{3'b0x1, 3'bxx1, 3'bxx1, 3'bxx0, 3'bxx0, 4'bx1xx, 2'bxx}
#define H_TRAP_GL_MAXGL		{3'b11x, 3'bxx0, 3'bxx0, 3'bxx1, 3'bxx0, 4'bxxxx, 2'b11}

#define WR_GL_TRAP			{3'bxxx, 3'bxx1, 3'bxx1, 3'bxx1, 3'bxxx, 4'bxxxx, 2'bxx}
#define WR_GL_TRAP_DNRTRY	{3'bxxx, 3'b1xx, 3'b1xx, 3'bx1x, 3'bxx1, 4'bxxxx, 2'bxx}
#define DNRTRY_WR_GL_TRAP	{3'bxxx, 3'bx1x, 3'bx1x, 3'bxx1, 3'b1xx, 4'bxxxx, 2'bxx}
#define TRAP_DNRTRY_GL		{3'bxxx, 3'bxxx, 3'bxxx, 3'bxx1, 3'bxx1, 4'bxxxx, 2'bxx}
#define TRAP_DNRTRY_WR_GL	{3'bxxx, 3'bxx1, 3'bxx1, 3'b1xx, 3'bx1x, 4'bxxxx, 2'bxx}

//////////////////////////////////////////////////////////////////////////////////
// defines for tlu_tl_lvl
//                  hpv_enb|hpriv|priv, wsr_inst rw_tl   trap    done/   wsr_data TL_LVL
//                    	                 g2|g1|g g2|g1|g g2|g1|g  retry   [3:0]   old|new

#define S_WR_TL_MAXST		{3'b101, 3'bxx1, 3'bxx1, 3'bxx0, 3'bxx0, 4'bxx11, 6'bxxx010}
#define H_WR_TL_MAXTL		{3'b11x, 3'bxx1, 3'bxx1, 3'bxx0, 3'bxx0, 4'bx111, 6'bxxx110}
#define HPL_WR_TL_MAXTL		{3'b0x1, 3'bxx1, 3'bxx1, 3'bxx0, 3'bxx0, 4'bx111, 6'bxxx110}
#define H_TRAP_TL_MAXTL		{3'b11x, 3'bxx0, 3'bxx0, 3'bxx1, 3'bxx0, 4'bxxxx, 6'b110110}

#define WR_TL_TRAP			{3'bxxx, 3'bxx1, 3'bxx1, 3'bxx1, 3'bxxx, 4'bxxxx, 6'bxxxxxx}
#define TRAP_DNRTRY_TL		{3'bxxx, 3'bxxx, 3'bxxx, 3'bxx1, 3'bxx1, 4'bxxxx, 6'bxxxxxx}
#define WR_TL_TRAP_DNRTRY	{3'bxxx, 3'b1xx, 3'b1xx, 3'bx1x, 3'bxx1, 4'bxxxx, 6'bxxxxxx}
#define DNRTRY_WR_TL_TRAP	{3'bxxx, 3'bx1x, 3'bx1x, 3'bxx1, 3'b1xx, 4'bxxxx, 6'bxxxxxx}
#define TRAP_DNRTRY_WR_TL	{3'bxxx, 3'bxx1, 3'bxx1, 3'b1xx, 3'bx1x, 4'bxxxx, 6'bxxxxxx}

//////////////////////////////////////////////////////////////////////////////
// defines for tlu_tlz_trap
// tid, tlz[3:0], {enb, hpriv, priv}, {done/retry, wrpr} {saddr}, {tl_gt_0, new_tl_gt_0} 
// Note: single thread cases
#define N_TLZ_SUPER_DNRTRY	{2'bxx, 4'b0000, 3'b101, 2'b10, 7'hxx, 2'b10}
#define N_TLZ_HYPER_DNRTRY	{2'bxx, 4'b0000, 3'b110, 2'b10, 7'hxx, 2'b10}
#define N_TLZ_SUPER_WRPR	{2'bxx, 4'b0000, 3'b101, 2'b01, 7'h27, 2'b10}
#define N_TLZ_HYPER_WRPR	{2'bxx, 4'b0000, 3'b110, 2'b01, 7'h27, 2'b10}
#define TLZ0_SUPER_DNRTRY0	{2'b00, 4'b0001, 3'b101, 2'b10, 7'hxx, 2'b10}
#define TLZ0_HYPER_DNRTRY0	{2'b00, 4'b0001, 3'b110, 2'b10, 7'hxx, 2'b10}
#define TLZ0_SUPER_WRPR0	{2'b00, 4'b0001, 3'b101, 2'b01, 7'h27, 2'b10}
#define TLZ0_HYPER_WRPR0	{2'b00, 4'b0001, 3'b110, 2'b01, 7'h27, 2'b10}
#define TLZ1_SUPER_DNRTRY1	{2'b01, 4'b0010, 3'b101, 2'b10, 7'hxx, 2'b10}
#define TLZ1_HYPER_DNRTRY1	{2'b01, 4'b0010, 3'b110, 2'b10, 7'hxx, 2'b10}
#define TLZ1_SUPER_WRPR1	{2'b01, 4'b0010, 3'b101, 2'b01, 7'h27, 2'b10}
#define TLZ1_HYPER_WRPR1	{2'b01, 4'b0010, 3'b110, 2'b01, 7'h27, 2'b10}
#define TLZ2_SUPER_DNRTRY2	{2'b10, 4'b0100, 3'b101, 2'b10, 7'hxx, 2'b10}
#define TLZ2_HYPER_DNRTRY2	{2'b10, 4'b0100, 3'b110, 2'b10, 7'hxx, 2'b10}
#define TLZ2_SUPER_WRPR2	{2'b10, 4'b0100, 3'b101, 2'b01, 7'h27, 2'b10}
#define TLZ2_HYPER_WRPR2	{2'b10, 4'b0100, 3'b110, 2'b01, 7'h27, 2'b10}
#define TLZ3_SUPER_DNRTRY3	{2'b11, 4'b1000, 3'b101, 2'b10, 7'hxx, 2'b10}
#define TLZ3_HYPER_DNRTRY3	{2'b11, 4'b1000, 3'b110, 2'b10, 7'hxx, 2'b10}
#define TLZ3_SUPER_WRPR3	{2'b11, 4'b1000, 3'b101, 2'b01, 7'h27, 2'b10}
#define TLZ3_HYPER_WRPR3	{2'b11, 4'b1000, 3'b110, 2'b01, 7'h27, 2'b10}
// Note: multi thread cases
#define TLZ2_SUPER_DNRTRY01	{2'b10, 4'b0011, 3'b101, 2'b10, 7'hxx, 2'b10}
#define TLZ2_HYPER_DNRTRY01	{2'b10, 4'b0011, 3'b110, 2'b10, 7'hxx, 2'b10}
#define TLZ2_SUPER_WRPR01	{2'b10, 4'b0011, 3'b101, 2'b01, 7'h27, 2'b10}
#define TLZ2_HYPER_WRPR01	{2'b10, 4'b0011, 3'b110, 2'b01, 7'h27, 2'b10}
#define TLZ3_SUPER_DNRTRY01	{2'b11, 4'b0011, 3'b101, 2'b10, 7'hxx, 2'b10}
#define TLZ3_HYPER_DNRTRY01	{2'b11, 4'b0011, 3'b110, 2'b10, 7'hxx, 2'b10}
#define TLZ3_SUPER_WRPR01	{2'b11, 4'b0011, 3'b101, 2'b01, 7'h27, 2'b10}
#define TLZ3_HYPER_WRPR01	{2'b11, 4'b0011, 3'b110, 2'b01, 7'h27, 2'b10}
#define TLZ1_SUPER_DNRTRY02	{2'b01, 4'b0101, 3'b101, 2'b10, 7'hxx, 2'b10}
#define TLZ1_HYPER_DNRTRY02	{2'b01, 4'b0101, 3'b110, 2'b10, 7'hxx, 2'b10}
#define TLZ1_SUPER_WRPR02	{2'b01, 4'b0101, 3'b101, 2'b01, 7'h27, 2'b10}
#define TLZ1_HYPER_WRPR02	{2'b01, 4'b0101, 3'b110, 2'b01, 7'h27, 2'b10}
#define TLZ3_SUPER_DNRTRY02	{2'b11, 4'b0101, 3'b101, 2'b10, 7'hxx, 2'b10}
#define TLZ3_HYPER_DNRTRY02	{2'b11, 4'b0101, 3'b110, 2'b10, 7'hxx, 2'b10}
#define TLZ3_SUPER_WRPR02	{2'b11, 4'b0101, 3'b101, 2'b01, 7'h27, 2'b10}
#define TLZ3_HYPER_WRPR02	{2'b11, 4'b0101, 3'b110, 2'b01, 7'h27, 2'b10}
#define TLZ1_SUPER_DNRTRY03	{2'b01, 4'b1001, 3'b101, 2'b10, 7'hxx, 2'b10}
#define TLZ1_HYPER_DNRTRY03	{2'b01, 4'b1001, 3'b110, 2'b10, 7'hxx, 2'b10}
#define TLZ1_SUPER_WRPR03	{2'b01, 4'b1001, 3'b101, 2'b01, 7'h27, 2'b10}
#define TLZ1_HYPER_WRPR03	{2'b01, 4'b1001, 3'b110, 2'b01, 7'h27, 2'b10}
#define TLZ2_SUPER_DNRTRY03	{2'b10, 4'b1001, 3'b101, 2'b10, 7'hxx, 2'b10}
#define TLZ2_HYPER_DNRTRY03	{2'b10, 4'b1001, 3'b110, 2'b10, 7'hxx, 2'b10}
#define TLZ2_SUPER_WRPR03	{2'b10, 4'b1001, 3'b101, 2'b01, 7'h27, 2'b10}
#define TLZ2_HYPER_WRPR03	{2'b10, 4'b1001, 3'b110, 2'b01, 7'h27, 2'b10}
#define TLZ0_SUPER_DNRTRY12	{2'b00, 4'b0110, 3'b101, 2'b10, 7'hxx, 2'b10}
#define TLZ0_HYPER_DNRTRY12	{2'b00, 4'b0110, 3'b110, 2'b10, 7'hxx, 2'b10}
#define TLZ0_SUPER_WRPR12	{2'b00, 4'b0110, 3'b101, 2'b01, 7'h27, 2'b10}
#define TLZ0_HYPER_WRPR12	{2'b00, 4'b0110, 3'b110, 2'b01, 7'h27, 2'b10}
#define TLZ3_SUPER_DNRTRY12	{2'b11, 4'b0110, 3'b101, 2'b10, 7'hxx, 2'b10}
#define TLZ3_HYPER_DNRTRY12	{2'b11, 4'b0110, 3'b110, 2'b10, 7'hxx, 2'b10}
#define TLZ3_SUPER_WRPR12	{2'b11, 4'b0110, 3'b101, 2'b01, 7'h27, 2'b10}
#define TLZ3_HYPER_WRPR12	{2'b11, 4'b0110, 3'b110, 2'b01, 7'h27, 2'b10}
#define TLZ0_SUPER_DNRTRY13	{2'b00, 4'b1010, 3'b101, 2'b10, 7'hxx, 2'b10}
#define TLZ0_HYPER_DNRTRY13	{2'b00, 4'b1010, 3'b110, 2'b10, 7'hxx, 2'b10}
#define TLZ0_SUPER_WRPR13	{2'b00, 4'b1010, 3'b101, 2'b01, 7'h27, 2'b10}
#define TLZ0_HYPER_WRPR13	{2'b00, 4'b1010, 3'b110, 2'b01, 7'h27, 2'b10}
#define TLZ2_SUPER_DNRTRY13	{2'b10, 4'b1010, 3'b101, 2'b10, 7'hxx, 2'b10}
#define TLZ2_HYPER_DNRTRY13	{2'b10, 4'b1010, 3'b110, 2'b10, 7'hxx, 2'b10}
#define TLZ2_SUPER_WRPR13	{2'b10, 4'b1010, 3'b101, 2'b01, 7'h27, 2'b10}
#define TLZ2_HYPER_WRPR13	{2'b10, 4'b1010, 3'b110, 2'b01, 7'h27, 2'b10}
#define TLZ0_SUPER_DNRTRY23	{2'b00, 4'b1100, 3'b101, 2'b10, 7'hxx, 2'b10}
#define TLZ0_HYPER_DNRTRY23	{2'b00, 4'b1100, 3'b110, 2'b10, 7'hxx, 2'b10}
#define TLZ0_SUPER_WRPR23	{2'b00, 4'b1100, 3'b101, 2'b01, 7'h27, 2'b10}
#define TLZ0_HYPER_WRPR23	{2'b00, 4'b1100, 3'b110, 2'b01, 7'h27, 2'b10}
#define TLZ1_SUPER_DNRTRY23	{2'b01, 4'b1100, 3'b101, 2'b10, 7'hxx, 2'b10}
#define TLZ1_HYPER_DNRTRY23	{2'b01, 4'b1100, 3'b110, 2'b10, 7'hxx, 2'b10}
#define TLZ1_SUPER_WRPR23	{2'b01, 4'b1100, 3'b101, 2'b01, 7'h27, 2'b10}
#define TLZ1_HYPER_WRPR23	{2'b01, 4'b1100, 3'b110, 2'b01, 7'h27, 2'b10}

//////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// defines for tlu_wd_rst
//                               HPSTATE,        PSTATE, maxtl, TL,             {PTRAP|WDTRAP|WDR|SIR|WRM|XIR},TPC
//                               cur     next    c|n            cur     next
#define WDG_TRAP_TO_HPERV	{3'b100, 3'b101, 2'bx0, 1'b0,   3'b010, 3'b011, 6'b110000, 9'h140}
#define WDG_RST_TRAP_AT_MAXTL	{3'bxx1, 3'b011, 2'bx1, 1'b1,   3'b110, 3'b110, 6'bxx1xxx, 9'h140}
#define SIR_RST_TRAP_AT_MAXTL	{3'bxx1, 3'b011, 2'bx1, 1'b1,   3'b110, 3'b110, 6'bxxx1xx, 9'h140}
#define WRM_RST_TRAP_AT_MAXTL	{3'bxx1, 3'b011, 2'bx1, 1'b1,   3'b110, 3'b110, 6'bxxxx1x, 9'h120}
#define XIR_RST_TRAP_AT_MAXTL	{3'bxx1, 3'b011, 2'bx1, 1'b1,   3'b110, 3'b110, 6'bxxxxx1, 9'h160}
#define HSIR_RST_TRAP_AT_NMAXTL	{3'bx01, 3'b011, 2'bx1, 1'b0,   3'bxxx, 3'bxxx, 6'bxxx1xx, 9'h180}
#define SSIR_RST_TRAP_AT_NMAXTL	{3'bx00, 3'b011, 2'b11, 1'b0,   3'bxxx, 3'bxxx, 6'bxxx1xx, 9'h180}
#define WRM_RST_TRAP_AT_NMAXTL	{3'bx0x, 3'b011, 2'bx1, 1'b0,   3'bxxx, 3'bxxx, 6'bxxxx1x, 9'h120}
#define XIR_RST_TRAP_AT_NMAXTL	{3'bx0x, 3'b011, 2'bx1, 1'b0,   3'bxxx, 3'bxxx, 6'bxxxxx1, 9'h160}

///////////////////////////////////////
// defines for tlu_sync_ifu_ttype
//
//                         [ttype_vld, ttype]
#define	IFU_TT_SIR		{1'b1, 9'h004}
#define	IFU_TT_INST_ACC_EXC	{1'b1, 9'h008}
#define	IFU_TT_INST_ACC_ERR	{1'b1, 9'h00a}
#define	IFU_TT_ILL_INST		{1'b1, 9'h010}
#define	IFU_TT_PRIV_OPC		{1'b1, 9'h011}
#define	IFU_TT_FP_DISABLED	{1'b1, 9'h020}
#define	IFU_TT_REAL_TRANS_IMISS	{1'b1, 9'h03e}
#define	IFU_TT_HSTICK_MATCH	{1'b1, 9'h05e}
#define	IFU_TT_CORR_ECC_ERR	{1'b1, 9'h063}
#define	IFU_TT_FAST_IMMU_MISS	{1'b1, 9'h064}
#define	IFU_TT_SPU_ENCINT	{1'b1, 9'h070}
#define	IFU_TT_SPU_MAINT	{1'b1, 9'h074}
#define	IFU_TT_INST_BRK_PT	{1'b1, 9'h076}
#define	IFU_TT_DATA_ERR		{1'b1, 9'h078}
#define	IFU_TT_RESUMABLE_ERR	{1'b1, 9'h07e}

///////////////////////////////////////
// defines for tlu_sync_exu_ttype
//
// [ttype_vld, ttype] [misalign_addr_jmpl_rtn, ue_trap, va_oor_jl_ret, va_oor]
#define	EXU_TT_TAG_OVERFLOW	{1'b1, 9'h023, 4'bxxxx}
#define	EXU_TT_DIV_BY_ZERO	{1'b1, 9'h028, 4'bxxxx}
#define	EXU_TT_UNCORR_ECC_ERR	{1'b1, 9'h029, 4'bxxxx}
#define	EXU_TT_ADDR_NOT_ALIGN	{1'b1, 9'h034, 4'bxxxx}
#define	EXU_TT_CLEAN_WIN	{1'b1, 9'b0001001xx, 4'bxxxx}
#define	EXU_TT_FILL_N_NORMAL	{1'b1, 9'b0110xxxxx, 4'bxxxx}
#define	EXU_TT_FILL_N_OTHER	{1'b1, 9'b0111xxxxx, 4'bxxxx}
#define	EXU_TT_TRAP_INST	{1'b1, 9'b10xxxxxxx, 4'bxxxx}
#define	EXU_TT_HTRAP_INST	{1'b1, 9'b11xxxxxxx, 4'bxxxx}
#define EXU_MISALIGN_JMPL_RET	{1'bx, 9'hxxx, 4'b1xxx}
#define EXU_UE_TRAP		{1'bx, 9'hxxx, 4'bx1xx}
#define EXU_VA_OOR_JL_RET	{1'bx, 9'hxxx, 4'bxx1x}
#define EXU_VA_OOR		{1'bx, 9'hxxx, 4'bxxx1}


///////////////////////////////////////
// defines for tlu_sync_lsu_ttype
//
//                         [ttype_vld, ttype]
#define	LSU_TT_DATA_ACC_EXC		{1'b1, 9'h030}
#define	LSU_TT_DATA_ACC_ERR		{1'b1, 9'h032}
#define	LSU_TT_MEM_ADDR_NOT_ALIGN	{1'b1, 9'h034}
#define	LSU_TT_LDDF_MEM_ADDR_NOT_ALIGN	{1'b1, 9'h035}
#define	LSU_TT_STDF_MEM_ADDR_NOT_ALIGN	{1'b1, 9'h036}
#define	LSU_TT_PRIV_ACTION		{1'b1, 9'h037}
#define	LSU_TT_REAL_TRANS_DMISS		{1'b1, 9'h03f}
#define	LSU_TT_VA_WATCHPT		{1'b1, 9'h062}
#define	LSU_TT_FAST_DMMU_MISS		{1'b1, 9'h068}
#define	LSU_TT_DATA_ACC_PROT		{1'b1, 9'h06c}


///////////////////////////////////////
// defines for tlu_async_ttype
//
// [ttype_vld, ttype, exu_spill, exu_spill_other fpu_ill_inst, fp_trap_ieee754, 
//  fp_trap_other, fp_trap_ue]
#define	LSU_TT_ASYNC_DATA_ACC_ERR	{1'b1, 7'h32, 2'bxx, 4'bxxxx}
#define EXU_SPILL_NORMAL		{1'bx, 7'hxx, 2'b10, 4'bxxxx}
#define EXU_SPILL_OTHER			{1'bx, 7'hxx, 2'b11, 4'bxxxx}
#define FFU_IILEGAL_INST		{1'bx, 7'hxx, 2'bxx, 4'b1xxx}
#define FFU_FP_TRAP_IEEE754		{1'bx, 7'hxx, 2'bxx, 4'bx1xx}
#define FFU_FP_TRAP_OTHER		{1'bx, 7'hxx, 2'bxx, 4'bxx1x}
#define FFU_FP_TRAP_UE			{1'bx, 7'hxx, 2'bxx, 4'bxxx1}


//////////////////////////////////
// defines for tlu_lsu_trap_stat
//
//[lsu_misalign_ldst_atm_m, lsu_squash_va_oor_m, lsu_priv_action_g,
// lsu_daccess_excptn_g, lsu_daccess_prot_g, lsu_wtchpt_trp_g, 
// lsu_defr_trp_taken_g, lsu_early_flush2_w, lsu_early_flush_w]		
#define LSU_MISALIGN_LDST_ATM	{9'b1xxxxxxxx}
#define LSU_SQUASH_VA_OOR	{9'bx1xxxxxxx}
#define LSU_PRIV_ACTION		{9'bxx1xxxxxx}
#define LSU_DACCESS_EXCPTN	{9'bxxx1xxxxx}
#define LSU_DACCESS_PROT	{9'bxxxx1xxxx}
#define LSU_WATCHPT_TRP		{9'bxxxxx1xxx}
#define LSU_DEFR_TRP_TAKEN	{9'bxxxxxx1xx}
#define LSU_EARLY_FLUSH2	{9'bxxxxxxx1x}
#define LSU_EARLY_FLUSH		{9'bxxxxxxxx1}


///////////////////////////////////////
// defines for tlu_ttype
//
// {restore_pc_sel_w1, trappc_vld, trappc[13:5]}
#define	TLU_TTYPE_0	{1'b0, 1'b1, 9'h000}
#define	TLU_TTYPE_1	{1'b0, 1'b1, 9'h001}
#define	TLU_TTYPE_2	{1'b0, 1'b1, 9'h002}
#define	TLU_TTYPE_3	{1'b0, 1'b1, 9'h003}
#define	TLU_TTYPE_4	{1'b0, 1'b1, 9'h004}
#define	TLU_TTYPE_5	{1'b0, 1'b1, 9'h005}
#define	TLU_TTYPE_6	{1'b0, 1'b1, 9'h006}
#define	TLU_TTYPE_7	{1'b0, 1'b1, 9'h007}
#define	TLU_TTYPE_8	{1'b0, 1'b1, 9'h008}
#define	TLU_TTYPE_9	{1'b0, 1'b1, 9'h009}
#define	TLU_TTYPE_a	{1'b0, 1'b1, 9'h00a}
#define	TLU_TTYPE_b	{1'b0, 1'b1, 9'h00b}
#define	TLU_TTYPE_c	{1'b0, 1'b1, 9'h00c}
#define	TLU_TTYPE_d	{1'b0, 1'b1, 9'h00d}
#define	TLU_TTYPE_e	{1'b0, 1'b1, 9'h00e}
#define	TLU_TTYPE_f	{1'b0, 1'b1, 9'h00f}
#define	TLU_TTYPE_10	{1'b0, 1'b1, 9'h010}
#define	TLU_TTYPE_11	{1'b0, 1'b1, 9'h011}
#define	TLU_TTYPE_12	{1'b0, 1'b1, 9'h012}
#define	TLU_TTYPE_13	{1'b0, 1'b1, 9'h013}
#define	TLU_TTYPE_14	{1'b0, 1'b1, 9'h014}
#define	TLU_TTYPE_15	{1'b0, 1'b1, 9'h015}
#define	TLU_TTYPE_16	{1'b0, 1'b1, 9'h016}
#define	TLU_TTYPE_17	{1'b0, 1'b1, 9'h017}
#define	TLU_TTYPE_18	{1'b0, 1'b1, 9'h018}
#define	TLU_TTYPE_19	{1'b0, 1'b1, 9'h019}
#define	TLU_TTYPE_1a	{1'b0, 1'b1, 9'h01a}
#define	TLU_TTYPE_1b	{1'b0, 1'b1, 9'h01b}
#define	TLU_TTYPE_1c	{1'b0, 1'b1, 9'h01c}
#define	TLU_TTYPE_1d	{1'b0, 1'b1, 9'h01d}
#define	TLU_TTYPE_1e	{1'b0, 1'b1, 9'h01e}
#define	TLU_TTYPE_1f	{1'b0, 1'b1, 9'h01f}
#define	TLU_TTYPE_20	{1'b0, 1'b1, 9'h020}
#define	TLU_TTYPE_21	{1'b0, 1'b1, 9'h021}
#define	TLU_TTYPE_22	{1'b0, 1'b1, 9'h022}
#define	TLU_TTYPE_23	{1'b0, 1'b1, 9'h023}
#define	TLU_TTYPE_24	{1'b0, 1'b1, 9'h024}
#define	TLU_TTYPE_25	{1'b0, 1'b1, 9'h025}
#define	TLU_TTYPE_26	{1'b0, 1'b1, 9'h026}
#define	TLU_TTYPE_27	{1'b0, 1'b1, 9'h027}
#define	TLU_TTYPE_28	{1'b0, 1'b1, 9'h028}
#define	TLU_TTYPE_29	{1'b0, 1'b1, 9'h029}
#define	TLU_TTYPE_2a	{1'b0, 1'b1, 9'h02a}
#define	TLU_TTYPE_2b	{1'b0, 1'b1, 9'h02b}
#define	TLU_TTYPE_2c	{1'b0, 1'b1, 9'h02c}
#define	TLU_TTYPE_2d	{1'b0, 1'b1, 9'h02d}
#define	TLU_TTYPE_2e	{1'b0, 1'b1, 9'h02e}
#define	TLU_TTYPE_2f	{1'b0, 1'b1, 9'h02f}
#define	TLU_TTYPE_30	{1'b0, 1'b1, 9'h030}
#define	TLU_TTYPE_31	{1'b0, 1'b1, 9'h031}
#define	TLU_TTYPE_32	{1'b0, 1'b1, 9'h032}
#define	TLU_TTYPE_33	{1'b0, 1'b1, 9'h033}
#define	TLU_TTYPE_34	{1'b0, 1'b1, 9'h034}
#define	TLU_TTYPE_35	{1'b0, 1'b1, 9'h035}
#define	TLU_TTYPE_36	{1'b0, 1'b1, 9'h036}
#define	TLU_TTYPE_37	{1'b0, 1'b1, 9'h037}
#define	TLU_TTYPE_38	{1'b0, 1'b1, 9'h038}
#define	TLU_TTYPE_39	{1'b0, 1'b1, 9'h039}
#define	TLU_TTYPE_3a	{1'b0, 1'b1, 9'h03a}
#define	TLU_TTYPE_3b	{1'b0, 1'b1, 9'h03b}
#define	TLU_TTYPE_3c	{1'b0, 1'b1, 9'h03c}
#define	TLU_TTYPE_3d	{1'b0, 1'b1, 9'h03d}
#define	TLU_TTYPE_3e	{1'b0, 1'b1, 9'h03e}
#define	TLU_TTYPE_3f	{1'b0, 1'b1, 9'h03f}
#define	TLU_TTYPE_40	{1'b0, 1'b1, 9'h040}
#define	TLU_TTYPE_41	{1'b0, 1'b1, 9'h041}
#define	TLU_TTYPE_42	{1'b0, 1'b1, 9'h042}
#define	TLU_TTYPE_43	{1'b0, 1'b1, 9'h043}
#define	TLU_TTYPE_44	{1'b0, 1'b1, 9'h044}
#define	TLU_TTYPE_45	{1'b0, 1'b1, 9'h045}
#define	TLU_TTYPE_46	{1'b0, 1'b1, 9'h046}
#define	TLU_TTYPE_47	{1'b0, 1'b1, 9'h047}
#define	TLU_TTYPE_48	{1'b0, 1'b1, 9'h048}
#define	TLU_TTYPE_49	{1'b0, 1'b1, 9'h049}
#define	TLU_TTYPE_4a	{1'b0, 1'b1, 9'h04a}
#define	TLU_TTYPE_4b	{1'b0, 1'b1, 9'h04b}
#define	TLU_TTYPE_4c	{1'b0, 1'b1, 9'h04c}
#define	TLU_TTYPE_4d	{1'b0, 1'b1, 9'h04d}
#define	TLU_TTYPE_4e	{1'b0, 1'b1, 9'h04e}
#define	TLU_TTYPE_4f	{1'b0, 1'b1, 9'h04f}
#define	TLU_TTYPE_50	{1'b0, 1'b1, 9'h050}
#define	TLU_TTYPE_51	{1'b0, 1'b1, 9'h051}
#define	TLU_TTYPE_52	{1'b0, 1'b1, 9'h052}
#define	TLU_TTYPE_53	{1'b0, 1'b1, 9'h053}
#define	TLU_TTYPE_54	{1'b0, 1'b1, 9'h054}
#define	TLU_TTYPE_55	{1'b0, 1'b1, 9'h055}
#define	TLU_TTYPE_56	{1'b0, 1'b1, 9'h056}
#define	TLU_TTYPE_57	{1'b0, 1'b1, 9'h057}
#define	TLU_TTYPE_58	{1'b0, 1'b1, 9'h058}
#define	TLU_TTYPE_59	{1'b0, 1'b1, 9'h059}
#define	TLU_TTYPE_5a	{1'b0, 1'b1, 9'h05a}
#define	TLU_TTYPE_5b	{1'b0, 1'b1, 9'h05b}
#define	TLU_TTYPE_5c	{1'b0, 1'b1, 9'h05c}
#define	TLU_TTYPE_5d	{1'b0, 1'b1, 9'h05d}
#define	TLU_TTYPE_5e	{1'b0, 1'b1, 9'h05e}
#define	TLU_TTYPE_5f	{1'b0, 1'b1, 9'h05f}
#define	TLU_TTYPE_60	{1'b0, 1'b1, 9'h060}
#define	TLU_TTYPE_61	{1'b0, 1'b1, 9'h061}
#define	TLU_TTYPE_62	{1'b0, 1'b1, 9'h062}
#define	TLU_TTYPE_63	{1'b0, 1'b1, 9'h063}
#define	TLU_TTYPE_64	{1'b0, 1'b1, 9'h064}
#define	TLU_TTYPE_65	{1'b0, 1'b1, 9'h065}
#define	TLU_TTYPE_66	{1'b0, 1'b1, 9'h066}
#define	TLU_TTYPE_67	{1'b0, 1'b1, 9'h067}
#define	TLU_TTYPE_68	{1'b0, 1'b1, 9'h068}
#define	TLU_TTYPE_69	{1'b0, 1'b1, 9'h069}
#define	TLU_TTYPE_6a	{1'b0, 1'b1, 9'h06a}
#define	TLU_TTYPE_6b	{1'b0, 1'b1, 9'h06b}
#define	TLU_TTYPE_6c	{1'b0, 1'b1, 9'h06c}
#define	TLU_TTYPE_6d	{1'b0, 1'b1, 9'h06d}
#define	TLU_TTYPE_6e	{1'b0, 1'b1, 9'h06e}
#define	TLU_TTYPE_6f	{1'b0, 1'b1, 9'h06f}
#define	TLU_TTYPE_70	{1'b0, 1'b1, 9'h070}
#define	TLU_TTYPE_71	{1'b0, 1'b1, 9'h071}
#define	TLU_TTYPE_72	{1'b0, 1'b1, 9'h072}
#define	TLU_TTYPE_73	{1'b0, 1'b1, 9'h073}
#define	TLU_TTYPE_74	{1'b0, 1'b1, 9'h074}
#define	TLU_TTYPE_75	{1'b0, 1'b1, 9'h075}
#define	TLU_TTYPE_76	{1'b0, 1'b1, 9'h076}
#define	TLU_TTYPE_77	{1'b0, 1'b1, 9'h077}
#define	TLU_TTYPE_78	{1'b0, 1'b1, 9'h078}
#define	TLU_TTYPE_79	{1'b0, 1'b1, 9'h079}
#define	TLU_TTYPE_7a	{1'b0, 1'b1, 9'h07a}
#define	TLU_TTYPE_7b	{1'b0, 1'b1, 9'h07b}
#define	TLU_TTYPE_7c	{1'b0, 1'b1, 9'h07c}
#define	TLU_TTYPE_7d	{1'b0, 1'b1, 9'h07d}
#define	TLU_TTYPE_7e	{1'b0, 1'b1, 9'h07e}
#define	TLU_TTYPE_7f	{1'b0, 1'b1, 9'h07f}
#define	TLU_TTYPE_80	{1'b0, 1'b1, 9'h080}
#define	TLU_TTYPE_81	{1'b0, 1'b1, 9'h081}
#define	TLU_TTYPE_82	{1'b0, 1'b1, 9'h082}
#define	TLU_TTYPE_83	{1'b0, 1'b1, 9'h083}
#define	TLU_TTYPE_84	{1'b0, 1'b1, 9'h084}
#define	TLU_TTYPE_85	{1'b0, 1'b1, 9'h085}
#define	TLU_TTYPE_86	{1'b0, 1'b1, 9'h086}
#define	TLU_TTYPE_87	{1'b0, 1'b1, 9'h087}
#define	TLU_TTYPE_88	{1'b0, 1'b1, 9'h088}
#define	TLU_TTYPE_89	{1'b0, 1'b1, 9'h089}
#define	TLU_TTYPE_8a	{1'b0, 1'b1, 9'h08a}
#define	TLU_TTYPE_8b	{1'b0, 1'b1, 9'h08b}
#define	TLU_TTYPE_8c	{1'b0, 1'b1, 9'h08c}
#define	TLU_TTYPE_8d	{1'b0, 1'b1, 9'h08d}
#define	TLU_TTYPE_8e	{1'b0, 1'b1, 9'h08e}
#define	TLU_TTYPE_8f	{1'b0, 1'b1, 9'h08f}
#define	TLU_TTYPE_90	{1'b0, 1'b1, 9'h090}
#define	TLU_TTYPE_91	{1'b0, 1'b1, 9'h091}
#define	TLU_TTYPE_92	{1'b0, 1'b1, 9'h092}
#define	TLU_TTYPE_93	{1'b0, 1'b1, 9'h093}
#define	TLU_TTYPE_94	{1'b0, 1'b1, 9'h094}
#define	TLU_TTYPE_95	{1'b0, 1'b1, 9'h095}
#define	TLU_TTYPE_96	{1'b0, 1'b1, 9'h096}
#define	TLU_TTYPE_97	{1'b0, 1'b1, 9'h097}
#define	TLU_TTYPE_98	{1'b0, 1'b1, 9'h098}
#define	TLU_TTYPE_99	{1'b0, 1'b1, 9'h099}
#define	TLU_TTYPE_9a	{1'b0, 1'b1, 9'h09a}
#define	TLU_TTYPE_9b	{1'b0, 1'b1, 9'h09b}
#define	TLU_TTYPE_9c	{1'b0, 1'b1, 9'h09c}
#define	TLU_TTYPE_9d	{1'b0, 1'b1, 9'h09d}
#define	TLU_TTYPE_9e	{1'b0, 1'b1, 9'h09e}
#define	TLU_TTYPE_9f	{1'b0, 1'b1, 9'h09f}
#define	TLU_TTYPE_a0	{1'b0, 1'b1, 9'h0a0}
#define	TLU_TTYPE_a1	{1'b0, 1'b1, 9'h0a1}
#define	TLU_TTYPE_a2	{1'b0, 1'b1, 9'h0a2}
#define	TLU_TTYPE_a3	{1'b0, 1'b1, 9'h0a3}
#define	TLU_TTYPE_a4	{1'b0, 1'b1, 9'h0a4}
#define	TLU_TTYPE_a5	{1'b0, 1'b1, 9'h0a5}
#define	TLU_TTYPE_a6	{1'b0, 1'b1, 9'h0a6}
#define	TLU_TTYPE_a7	{1'b0, 1'b1, 9'h0a7}
#define	TLU_TTYPE_a8	{1'b0, 1'b1, 9'h0a8}
#define	TLU_TTYPE_a9	{1'b0, 1'b1, 9'h0a9}
#define	TLU_TTYPE_aa	{1'b0, 1'b1, 9'h0aa}
#define	TLU_TTYPE_ab	{1'b0, 1'b1, 9'h0ab}
#define	TLU_TTYPE_ac	{1'b0, 1'b1, 9'h0ac}
#define	TLU_TTYPE_ad	{1'b0, 1'b1, 9'h0ad}
#define	TLU_TTYPE_ae	{1'b0, 1'b1, 9'h0ae}
#define	TLU_TTYPE_af	{1'b0, 1'b1, 9'h0af}
#define	TLU_TTYPE_b0	{1'b0, 1'b1, 9'h0b0}
#define	TLU_TTYPE_b1	{1'b0, 1'b1, 9'h0b1}
#define	TLU_TTYPE_b2	{1'b0, 1'b1, 9'h0b2}
#define	TLU_TTYPE_b3	{1'b0, 1'b1, 9'h0b3}
#define	TLU_TTYPE_b4	{1'b0, 1'b1, 9'h0b4}
#define	TLU_TTYPE_b5	{1'b0, 1'b1, 9'h0b5}
#define	TLU_TTYPE_b6	{1'b0, 1'b1, 9'h0b6}
#define	TLU_TTYPE_b7	{1'b0, 1'b1, 9'h0b7}
#define	TLU_TTYPE_b8	{1'b0, 1'b1, 9'h0b8}
#define	TLU_TTYPE_b9	{1'b0, 1'b1, 9'h0b9}
#define	TLU_TTYPE_ba	{1'b0, 1'b1, 9'h0ba}
#define	TLU_TTYPE_bb	{1'b0, 1'b1, 9'h0bb}
#define	TLU_TTYPE_bc	{1'b0, 1'b1, 9'h0bc}
#define	TLU_TTYPE_bd	{1'b0, 1'b1, 9'h0bd}
#define	TLU_TTYPE_be	{1'b0, 1'b1, 9'h0be}
#define	TLU_TTYPE_bf	{1'b0, 1'b1, 9'h0bf}
#define	TLU_TTYPE_c0	{1'b0, 1'b1, 9'h0c0}
#define	TLU_TTYPE_c1	{1'b0, 1'b1, 9'h0c1}
#define	TLU_TTYPE_c2	{1'b0, 1'b1, 9'h0c2}
#define	TLU_TTYPE_c3	{1'b0, 1'b1, 9'h0c3}
#define	TLU_TTYPE_c4	{1'b0, 1'b1, 9'h0c4}
#define	TLU_TTYPE_c5	{1'b0, 1'b1, 9'h0c5}
#define	TLU_TTYPE_c6	{1'b0, 1'b1, 9'h0c6}
#define	TLU_TTYPE_c7	{1'b0, 1'b1, 9'h0c7}
#define	TLU_TTYPE_c8	{1'b0, 1'b1, 9'h0c8}
#define	TLU_TTYPE_c9	{1'b0, 1'b1, 9'h0c9}
#define	TLU_TTYPE_ca	{1'b0, 1'b1, 9'h0ca}
#define	TLU_TTYPE_cb	{1'b0, 1'b1, 9'h0cb}
#define	TLU_TTYPE_cc	{1'b0, 1'b1, 9'h0cc}
#define	TLU_TTYPE_cd	{1'b0, 1'b1, 9'h0cd}
#define	TLU_TTYPE_ce	{1'b0, 1'b1, 9'h0ce}
#define	TLU_TTYPE_cf	{1'b0, 1'b1, 9'h0cf}
#define	TLU_TTYPE_d0	{1'b0, 1'b1, 9'h0d0}
#define	TLU_TTYPE_d1	{1'b0, 1'b1, 9'h0d1}
#define	TLU_TTYPE_d2	{1'b0, 1'b1, 9'h0d2}
#define	TLU_TTYPE_d3	{1'b0, 1'b1, 9'h0d3}
#define	TLU_TTYPE_d4	{1'b0, 1'b1, 9'h0d4}
#define	TLU_TTYPE_d5	{1'b0, 1'b1, 9'h0d5}
#define	TLU_TTYPE_d6	{1'b0, 1'b1, 9'h0d6}
#define	TLU_TTYPE_d7	{1'b0, 1'b1, 9'h0d7}
#define	TLU_TTYPE_d8	{1'b0, 1'b1, 9'h0d8}
#define	TLU_TTYPE_d9	{1'b0, 1'b1, 9'h0d9}
#define	TLU_TTYPE_da	{1'b0, 1'b1, 9'h0da}
#define	TLU_TTYPE_db	{1'b0, 1'b1, 9'h0db}
#define	TLU_TTYPE_dc	{1'b0, 1'b1, 9'h0dc}
#define	TLU_TTYPE_dd	{1'b0, 1'b1, 9'h0dd}
#define	TLU_TTYPE_de	{1'b0, 1'b1, 9'h0de}
#define	TLU_TTYPE_df	{1'b0, 1'b1, 9'h0df}
#define	TLU_TTYPE_e0	{1'b0, 1'b1, 9'h0e0}
#define	TLU_TTYPE_e1	{1'b0, 1'b1, 9'h0e1}
#define	TLU_TTYPE_e2	{1'b0, 1'b1, 9'h0e2}
#define	TLU_TTYPE_e3	{1'b0, 1'b1, 9'h0e3}
#define	TLU_TTYPE_e4	{1'b0, 1'b1, 9'h0e4}
#define	TLU_TTYPE_e5	{1'b0, 1'b1, 9'h0e5}
#define	TLU_TTYPE_e6	{1'b0, 1'b1, 9'h0e6}
#define	TLU_TTYPE_e7	{1'b0, 1'b1, 9'h0e7}
#define	TLU_TTYPE_e8	{1'b0, 1'b1, 9'h0e8}
#define	TLU_TTYPE_e9	{1'b0, 1'b1, 9'h0e9}
#define	TLU_TTYPE_ea	{1'b0, 1'b1, 9'h0ea}
#define	TLU_TTYPE_eb	{1'b0, 1'b1, 9'h0eb}
#define	TLU_TTYPE_ec	{1'b0, 1'b1, 9'h0ec}
#define	TLU_TTYPE_ed	{1'b0, 1'b1, 9'h0ed}
#define	TLU_TTYPE_ee	{1'b0, 1'b1, 9'h0ee}
#define	TLU_TTYPE_ef	{1'b0, 1'b1, 9'h0ef}
#define	TLU_TTYPE_f0	{1'b0, 1'b1, 9'h0f0}
#define	TLU_TTYPE_f1	{1'b0, 1'b1, 9'h0f1}
#define	TLU_TTYPE_f2	{1'b0, 1'b1, 9'h0f2}
#define	TLU_TTYPE_f3	{1'b0, 1'b1, 9'h0f3}
#define	TLU_TTYPE_f4	{1'b0, 1'b1, 9'h0f4}
#define	TLU_TTYPE_f5	{1'b0, 1'b1, 9'h0f5}
#define	TLU_TTYPE_f6	{1'b0, 1'b1, 9'h0f6}
#define	TLU_TTYPE_f7	{1'b0, 1'b1, 9'h0f7}
#define	TLU_TTYPE_f8	{1'b0, 1'b1, 9'h0f8}
#define	TLU_TTYPE_f9	{1'b0, 1'b1, 9'h0f9}
#define	TLU_TTYPE_fa	{1'b0, 1'b1, 9'h0fa}
#define	TLU_TTYPE_fb	{1'b0, 1'b1, 9'h0fb}
#define	TLU_TTYPE_fc	{1'b0, 1'b1, 9'h0fc}
#define	TLU_TTYPE_fd	{1'b0, 1'b1, 9'h0fd}
#define	TLU_TTYPE_fe	{1'b0, 1'b1, 9'h0fe}
#define	TLU_TTYPE_ff	{1'b0, 1'b1, 9'h0ff}
#define	TLU_TTYPE_100_17f	{1'b0, 1'b1, 9'b10xxxxxxx}
#define	TLU_TTYPE_180_1ff	{1'b0, 1'b1, 9'b11xxxxxxx}

////////////////////////////////////////////////////////
// defines for flushed_intrp
//
// {ifu_tlu_flush_fd_w, ifu_tlu_flush_m} 
// {ifu_tlu_hwint_m, ifu_tlu_swint_m, ifu_tlu_rstint_m, ifu_tlu_sir_m}

#define IFU_FLUSH_FD_W_IFU_HWINT	{2'b1x, 4'b1xxx}
#define IFU_FLUSH_FD_W_IFU_SWINT	{2'b1x, 4'bx1xx}
#define IFU_FLUSH_FD_W_IFU_RSTINT	{2'b1x, 4'bxx1x}
#define IFU_FLUSH_FD_W_IFU_SIRINT	{2'b1x, 4'bxxx1}
#define IFU_FLUSH_M_IFU_HWINT		{2'bx1, 4'b1xxx}
#define IFU_FLUSH_M_IFU_SWINT		{2'bx1, 4'bx1xx}
#define IFU_FLUSH_M_IFU_RSTINT		{2'bx1, 4'bxx1x}
#define IFU_FLUSH_M_IFU_SIRINT		{2'bx1, 4'bxxx1}


////////////////////////////////////////////////////////
// defines for multi_extl_traps
//
// IFU:
// {ifu_tt_vld_m} {ifu_tlu_ttype_m} {ifu_tlu_flush_fd_w, ifu_tlu_flush_m, ifu_tlu_priv_violtn_m} 

// EXU:
// {exu_tlu_vld_m} {exu_tlu_ttype_m}
// {exu_misalign_addr_jmpl_rtn_m, exu_ue_trap_m, exu_va_oor_jl_ret_m, exu_va_oor_m}

// LSU:
// {lsu_tlu_ttype_vld_m2} {lsu_tlu_ttype_m2}:
// {lsu_misalign_ldst_atm_m, lsu_squash_va_oor_m, lsu_priv_action_g, lsu_daccess_excptn_g,
//  lsu_daccess_prot_g, lsu_wtchpt_trp_g, lsu_defr_trp_taken_g, lsu_early_flush_w}

// TLU:
// { tlz_thread }

#define IFU_TRAP_EXU_TRAP			{1'b1, 9'hxxx, 3'bxxx, 1'b1, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define IFU_TRAP_LSU_TRAP			{1'b1, 9'hxxx, 3'bxxx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'hxxx, 8'hxx, 1'bx}
#define IFU_TRAP_LSU_DEFR			{1'b1, 9'hxxx, 3'bxxx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxxxxxx1x, 1'bx}
#define IFU_TRAP_TLU_TLZ			{1'b1, 9'hxxx, 3'bxxx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'hxx, 1'b1}

#define EXU_TRAP_IFU_TRAP			{1'b1, 9'hxxx, 3'bxxx, 1'b1, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_TRAP_LSU_TRAP                       {1'bx, 9'hxxx, 3'bxxx, 1'b1, 9'hxxx, 4'hx, 1'b1, 9'hxxx, 8'hxx, 1'bx}
#define EXU_TRAP_LSU_DEFR                       {1'bx, 9'hxxx, 3'bxxx, 1'b1, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxxxxxx1x, 1'bx}
#define EXU_TRAP_TLU_TLZ			{1'bx, 9'hxxx, 3'bxxx, 1'b1, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'hxx, 1'b1}

#define LSU_TRAP_IFU_TRAP			{1'b1, 9'hxxx, 3'bxxx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'hxxx, 8'hxx, 1'bx}
#define LSU_TRAP_EXU_TRAP                       {1'bx, 9'hxxx, 3'bxxx, 1'b1, 9'hxxx, 4'hx, 1'b1, 9'hxxx, 8'hxx, 1'bx}
#define LSU_TRAP_LSU_DEFR                       {1'bx, 9'hxxx, 3'bxxx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'hxxx, 8'bxxxxxx1x, 1'bx}
#define LSU_TRAP_TLU_TLZ			{1'bx, 9'hxxx, 3'bxxx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'hxxx, 8'hxx, 1'b1}

#define IFU_FLUSH_FD_W_IFU_TT			{1'b1, 9'hxxx, 3'b1xx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define IFU_FLUSH_FD_W_EXU_TT			{1'bx, 9'hxxx, 3'b1xx, 1'b1, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define IFU_FLUSH_FD_W_LSU_TT			{1'bx, 9'hxxx, 3'b1xx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'hxxx, 8'hxx, 1'bx}
#define IFU_FLUSH_FD_W_TLU_TLZ			{1'bx, 9'hxxx, 3'b1xx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'hxx, 1'b1}
                                                                                                         
#define IFU_FLUSH_M_IFU_TT			{1'b1, 9'hxxx, 3'bx1x, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define IFU_FLUSH_M_EXU_TT			{1'bx, 9'hxxx, 3'bx1x, 1'b1, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define IFU_FLUSH_M_LSU_TT			{1'bx, 9'hxxx, 3'bx1x, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'hxxx, 8'hxx, 1'bx}
#define IFU_FLUSH_M_TLU_TLZ			{1'bx, 9'hxxx, 3'bx1x, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'hxx, 1'b1}
                                                                                                         
#define IFU_PRIV_VIOLTN_M_IFU_TT		{1'b1, 9'hxxx, 3'bxx1, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define IFU_PRIV_VIOLTN_M_EXU_TT		{1'bx, 9'hxxx, 3'bxx1, 1'b1, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define IFU_PRIV_VIOLTN_M_LSU_TT		{1'bx, 9'hxxx, 3'bxx1, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'hxxx, 8'hxx, 1'bx}
#define IFU_PRIV_VIOLTN_M_TLU_TLZ		{1'bx, 9'hxxx, 3'bxx1, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'hxx, 1'b1}

#define EXU_MISALIGN_ADDR_JMPL_RTN_M_IFU_TT		{1'b1, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'b1xxx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_MISALIGN_ADDR_JMPL_RTN_M_EXU_TT		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'hxxx, 4'b1xxx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_MISALIGN_ADDR_JMPL_RTN_M_LSU_SYNC_TT	{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'b1xxx, 1'b1, 9'hxxx, 8'hxx, 1'bx}
#define EXU_MISALIGN_ADDR_JMPL_RTN_M_TLU_TLZ		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'b1xxx, 1'bx, 9'hxxx, 8'hxx, 1'b1}

#define EXU_UE_TRAP_M_IFU_TT			{1'b1, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'bx1xx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_UE_TRAP_M_EXU_TT_23			{1'bx, 9'hxxx, 3'hx, 1'b1, 9'h023, 4'bx1xx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_UE_TRAP_M_EXU_TT_28			{1'bx, 9'hxxx, 3'hx, 1'b1, 9'h028, 4'bx1xx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_UE_TRAP_M_EXU_TT_29			{1'bx, 9'hxxx, 3'hx, 1'b1, 9'h029, 4'bx1xx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_UE_TRAP_M_EXU_TT_34			{1'bx, 9'hxxx, 3'hx, 1'b1, 9'h034, 4'bx1xx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_UE_TRAP_M_EXU_TT_TRAP_INST		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'h1xx, 4'bx1xx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_UE_TRAP_M_LSU_TT			{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'bx1xx, 1'b1, 9'hxxx, 8'hxx, 1'bx}
#define EXU_UE_TRAP_M_TLU_TLZ			{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'bx1xx, 1'bx, 9'hxxx, 8'hxx, 1'b1}
#define EXU_UE_TRAP_M_EXU_TT_CLWIN		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'b0001001xx, 4'bx1xx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_UE_TRAP_M_EXU_TT_FILL_N_NOR		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'b0110xxxxx, 4'bx1xx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_UE_TRAP_M_EXU_TT_FILL_N_OTH		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'b0111xxxxx, 4'bx1xx, 1'bx, 9'hxxx, 8'hxx, 1'bx}
                                                                                   
#define EXU_VA_OOR_JL_RET_M_IFU_TT		{1'b1, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'bxx1x, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_JL_RET_M_EXU_TT_23		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'h023, 4'bxx1x, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_JL_RET_M_EXU_TT_28		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'h028, 4'bxx1x, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_JL_RET_M_EXU_TT_29		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'h029, 4'bxx1x, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_JL_RET_M_EXU_TT_34		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'h034, 4'bxx1x, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_JL_RET_M_EXU_TT_TRAP_INST	{1'bx, 9'hxxx, 3'hx, 1'b1, 9'h1xx, 4'bxx1x, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_JL_RET_M_LSU_TT		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'bxx1x, 1'b1, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_JL_RET_M_TLU_TLZ		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'bxx1x, 1'bx, 9'hxxx, 8'hxx, 1'b1}
#define EXU_VA_OOR_JL_RET_M_EXU_TT_CLWIN	{1'bx, 9'hxxx, 3'hx, 1'b1, 9'b0001001xx, 4'bxx1x, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_JL_RET_M_EXU_TT_FILL_N_NOR	{1'bx, 9'hxxx, 3'hx, 1'b1, 9'b0110xxxxx, 4'bxx1x, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_JL_RET_M_EXU_TT_FILL_N_OTH	{1'bx, 9'hxxx, 3'hx, 1'b1, 9'b0111xxxxx, 4'bxx1x, 1'bx, 9'hxxx, 8'hxx, 1'bx}
                                                                                   
#define EXU_VA_OOR_M_IFU_TT			{1'b1, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'bxxx1, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_M_EXU_TT_23			{1'bx, 9'hxxx, 3'hx, 1'b1, 9'h023, 4'bxxx1, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_M_EXU_TT_28			{1'bx, 9'hxxx, 3'hx, 1'b1, 9'h028, 4'bxxx1, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_M_EXU_TT_29			{1'bx, 9'hxxx, 3'hx, 1'b1, 9'h029, 4'bxxx1, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_M_EXU_TT_34			{1'bx, 9'hxxx, 3'hx, 1'b1, 9'h034, 4'bxxx1, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_M_EXU_TT_TRAP_INST		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'h1xx, 4'bxxx1, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_M_LSU_TT			{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'bxxx1, 1'b1, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_M_TLU_TLZ			{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'bxxx1, 1'bx, 9'hxxx, 8'hxx, 1'b1}
#define EXU_VA_OOR_M_EXU_TT_CLWIN		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'b0001001xx, 4'bxxx1, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_M_EXU_TT_FILL_N_NOR		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'b0110xxxxx, 4'bxxx1, 1'bx, 9'hxxx, 8'hxx, 1'bx}
#define EXU_VA_OOR_M_EXU_TT_FILL_N_OTH		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'b0111xxxxx, 4'bxxx1, 1'bx, 9'hxxx, 8'hxx, 1'bx}
                                                               
#define LSU_MISALIGN_LDST_ATM_M_IFU_TT		{1'b1, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'b1xxxxxxx, 1'bx}
#define LSU_MISALIGN_LDST_ATM_M_EXU_TT		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'b1xxxxxxx, 1'bx}
#define LSU_MISALIGN_LDST_ATM_M_LSU_TT_30	{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h030, 8'b1xxxxxxx, 1'bx}
#define LSU_MISALIGN_LDST_ATM_M_LSU_TT_32	{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h032, 8'b1xxxxxxx, 1'bx}
#define LSU_MISALIGN_LDST_ATM_M_LSU_TT_34	{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h034, 8'b1xxxxxxx, 1'bx}
#define LSU_MISALIGN_LDST_ATM_M_LSU_TT_35	{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h035, 8'b1xxxxxxx, 1'bx}
#define LSU_MISALIGN_LDST_ATM_M_LSU_TT_36	{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h036, 8'b1xxxxxxx, 1'bx}
#define LSU_MISALIGN_LDST_ATM_M_LSU_TT_37	{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h037, 8'b1xxxxxxx, 1'bx}
#define LSU_MISALIGN_LDST_ATM_M_LSU_TT_3f	{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h03f, 8'b1xxxxxxx, 1'bx}
#define LSU_MISALIGN_LDST_ATM_M_LSU_TT_62	{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h062, 8'b1xxxxxxx, 1'bx}
#define LSU_MISALIGN_LDST_ATM_M_LSU_TT_68	{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h068, 8'b1xxxxxxx, 1'bx}
#define LSU_MISALIGN_LDST_ATM_M_LSU_TT_6c	{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h06c, 8'b1xxxxxxx, 1'bx}
#define LSU_MISALIGN_LDST_ATM_M_TLU_TLZ		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'b1xxxxxxx, 1'b1}
                                                                                                       
#define LSU_SQUASH_VA_OOR_M_IFU_TT		{1'b1, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bx1xxxxxx, 1'bx}
#define LSU_SQUASH_VA_OOR_M_EXU_TT		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bx1xxxxxx, 1'bx}
#define LSU_SQUASH_VA_OOR_M_LSU_TT_30		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h030, 8'bx1xxxxxx, 1'bx}
#define LSU_SQUASH_VA_OOR_M_LSU_TT_32		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h032, 8'bx1xxxxxx, 1'bx}
#define LSU_SQUASH_VA_OOR_M_LSU_TT_34		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h034, 8'bx1xxxxxx, 1'bx}
#define LSU_SQUASH_VA_OOR_M_LSU_TT_35		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h035, 8'bx1xxxxxx, 1'bx}
#define LSU_SQUASH_VA_OOR_M_LSU_TT_36		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h036, 8'bx1xxxxxx, 1'bx}
#define LSU_SQUASH_VA_OOR_M_LSU_TT_37		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h037, 8'bx1xxxxxx, 1'bx}
#define LSU_SQUASH_VA_OOR_M_LSU_TT_3f		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h03f, 8'bx1xxxxxx, 1'bx}
#define LSU_SQUASH_VA_OOR_M_LSU_TT_62		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h062, 8'bx1xxxxxx, 1'bx}
#define LSU_SQUASH_VA_OOR_M_LSU_TT_68		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h068, 8'bx1xxxxxx, 1'bx}
#define LSU_SQUASH_VA_OOR_M_LSU_TT_6c		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h06c, 8'bx1xxxxxx, 1'bx}
#define LSU_SQUASH_VA_OOR_M_TLU_TLZ		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bx1xxxxxx, 1'b1}
                                                                                                       
#define LSU_PRIV_ACTION_M_IFU_TT		{1'b1, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxx1xxxxx, 1'bx}
#define LSU_PRIV_ACTION_M_EXU_TT		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxx1xxxxx, 1'bx}
#define LSU_PRIV_ACTION_M_LSU_TT_30		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h030, 8'bxx1xxxxx, 1'bx}
#define LSU_PRIV_ACTION_M_LSU_TT_32		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h032, 8'bxx1xxxxx, 1'bx}
#define LSU_PRIV_ACTION_M_LSU_TT_34		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h034, 8'bxx1xxxxx, 1'bx}
#define LSU_PRIV_ACTION_M_LSU_TT_35		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h035, 8'bxx1xxxxx, 1'bx}
#define LSU_PRIV_ACTION_M_LSU_TT_36		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h036, 8'bxx1xxxxx, 1'bx}
#define LSU_PRIV_ACTION_M_LSU_TT_37		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h037, 8'bxx1xxxxx, 1'bx}
#define LSU_PRIV_ACTION_M_LSU_TT_3f		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h03f, 8'bxx1xxxxx, 1'bx}
#define LSU_PRIV_ACTION_M_LSU_TT_62		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h062, 8'bxx1xxxxx, 1'bx}
#define LSU_PRIV_ACTION_M_LSU_TT_68		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h068, 8'bxx1xxxxx, 1'bx}
#define LSU_PRIV_ACTION_M_LSU_TT_6c		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h06c, 8'bxx1xxxxx, 1'bx}
#define LSU_PRIV_ACTION_M_TLU_TLZ		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxx1xxxxx, 1'b1}
                                                                                                       
#define LSU_DACCESS_EXCPTN_G_IFU_TT		{1'b1, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxxx1xxxx, 1'bx}
#define LSU_DACCESS_EXCPTN_G_EXU_TT		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxxx1xxxx, 1'bx}
#define LSU_DACCESS_EXCPTN_G_LSU_TT_30		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h030, 8'bxxx1xxxx, 1'bx}
#define LSU_DACCESS_EXCPTN_G_LSU_TT_32		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h032, 8'bxxx1xxxx, 1'bx}
#define LSU_DACCESS_EXCPTN_G_LSU_TT_34		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h034, 8'bxxx1xxxx, 1'bx}
#define LSU_DACCESS_EXCPTN_G_LSU_TT_35		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h035, 8'bxxx1xxxx, 1'bx}
#define LSU_DACCESS_EXCPTN_G_LSU_TT_36		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h036, 8'bxxx1xxxx, 1'bx}
#define LSU_DACCESS_EXCPTN_G_LSU_TT_37		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h037, 8'bxxx1xxxx, 1'bx}
#define LSU_DACCESS_EXCPTN_G_LSU_TT_3f		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h03f, 8'bxxx1xxxx, 1'bx}
#define LSU_DACCESS_EXCPTN_G_LSU_TT_62		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h062, 8'bxxx1xxxx, 1'bx}
#define LSU_DACCESS_EXCPTN_G_LSU_TT_68		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h068, 8'bxxx1xxxx, 1'bx}
#define LSU_DACCESS_EXCPTN_G_LSU_TT_6c		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h06c, 8'bxxx1xxxx, 1'bx}
#define LSU_DACCESS_EXCPTN_G_TLU_TLZ		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxxx1xxxx, 1'b1}
                                                                                                       
#define LSU_DACCESS_PROT_G_IFU_TT		{1'b1, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxxxx1xxx, 1'bx}
#define LSU_DACCESS_PROT_G_EXU_TT		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxxxx1xxx, 1'bx}
#define LSU_DACCESS_PROT_G_LSU_TT_30		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h030, 8'bxxxx1xxx, 1'bx}
#define LSU_DACCESS_PROT_G_LSU_TT_32		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h032, 8'bxxxx1xxx, 1'bx}
#define LSU_DACCESS_PROT_G_LSU_TT_34		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h034, 8'bxxxx1xxx, 1'bx}
#define LSU_DACCESS_PROT_G_LSU_TT_35		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h035, 8'bxxxx1xxx, 1'bx}
#define LSU_DACCESS_PROT_G_LSU_TT_36		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h036, 8'bxxxx1xxx, 1'bx}
#define LSU_DACCESS_PROT_G_LSU_TT_37		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h037, 8'bxxxx1xxx, 1'bx}
#define LSU_DACCESS_PROT_G_LSU_TT_3f		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h03f, 8'bxxxx1xxx, 1'bx}
#define LSU_DACCESS_PROT_G_LSU_TT_62		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h062, 8'bxxxx1xxx, 1'bx}
#define LSU_DACCESS_PROT_G_LSU_TT_68		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h068, 8'bxxxx1xxx, 1'bx}
#define LSU_DACCESS_PROT_G_LSU_TT_6c		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h06c, 8'bxxxx1xxx, 1'bx}
#define LSU_DACCESS_PROT_G_TLU_TLZ		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxxxx1xxx, 1'b1}
                                                                                                       
#define LSU_WTCH_TRAP_G_IFU_TT			{1'b1, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxxxxx1xx, 1'bx}
#define LSU_WTCH_TRAP_G_EXU_TT			{1'bx, 9'hxxx, 3'hx, 1'b1, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxxxxx1xx, 1'bx}
#define LSU_WTCH_TRAP_G_LSU_TT_30		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h030, 8'bxxxxx1xx, 1'bx}
#define LSU_WTCH_TRAP_G_LSU_TT_32		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h032, 8'bxxxxx1xx, 1'bx}
#define LSU_WTCH_TRAP_G_LSU_TT_34		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h034, 8'bxxxxx1xx, 1'bx}
#define LSU_WTCH_TRAP_G_LSU_TT_35		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h035, 8'bxxxxx1xx, 1'bx}
#define LSU_WTCH_TRAP_G_LSU_TT_36		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h036, 8'bxxxxx1xx, 1'bx}
#define LSU_WTCH_TRAP_G_LSU_TT_37		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h037, 8'bxxxxx1xx, 1'bx}
#define LSU_WTCH_TRAP_G_LSU_TT_3f		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h03f, 8'bxxxxx1xx, 1'bx}
#define LSU_WTCH_TRAP_G_LSU_TT_62		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h062, 8'bxxxxx1xx, 1'bx}
#define LSU_WTCH_TRAP_G_LSU_TT_68		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h068, 8'bxxxxx1xx, 1'bx}
#define LSU_WTCH_TRAP_G_LSU_TT_6c		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h06c, 8'bxxxxx1xx, 1'bx}
#define LSU_WTCH_TRAP_G_TLU_TLZ			{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxxxxx1xx, 1'b1}
                                                                                                       
#define LSU_DEFR_TRAP_G_IFU_TT			{1'b1, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxxxxxx1x, 1'bx}
#define LSU_DEFR_TRAP_G_EXU_TT			{1'bx, 9'hxxx, 3'hx, 1'b1, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxxxxxx1x, 1'bx}
#define LSU_DEFR_TRAP_G_LSU_TT_30		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h030, 8'bxxxxxx1x, 1'bx}
#define LSU_DEFR_TRAP_G_LSU_TT_32		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h032, 8'bxxxxxx1x, 1'bx}
#define LSU_DEFR_TRAP_G_LSU_TT_34		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h034, 8'bxxxxxx1x, 1'bx}
#define LSU_DEFR_TRAP_G_LSU_TT_35		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h035, 8'bxxxxxx1x, 1'bx}
#define LSU_DEFR_TRAP_G_LSU_TT_36		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h036, 8'bxxxxxx1x, 1'bx}
#define LSU_DEFR_TRAP_G_LSU_TT_37		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h037, 8'bxxxxxx1x, 1'bx}
#define LSU_DEFR_TRAP_G_LSU_TT_3f		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h03f, 8'bxxxxxx1x, 1'bx}
#define LSU_DEFR_TRAP_G_LSU_TT_62		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h062, 8'bxxxxxx1x, 1'bx}
#define LSU_DEFR_TRAP_G_LSU_TT_68		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h068, 8'bxxxxxx1x, 1'bx}
#define LSU_DEFR_TRAP_G_LSU_TT_6c		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'h06c, 8'bxxxxxx1x, 1'bx}
#define LSU_DEFR_TRAP_G_TLU_TLZ			{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxxxxxx1x, 1'b1}
                                                                                                       
#define LSU_EARLY_FLUSH_W_IFU_TT		{1'b1, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxxxxxxx1, 1'bx}
#define LSU_EARLY_FLUSH_W_EXU_TT		{1'bx, 9'hxxx, 3'hx, 1'b1, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxxxxxxx1, 1'bx}
#define LSU_EARLY_FLUSH_W_LSU_TT		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'b1, 9'hxxx, 8'bxxxxxxx1, 1'bx}
#define LSU_EARLY_FLUSH_W_TLU_TLZ		{1'bx, 9'hxxx, 3'hx, 1'bx, 9'hxxx, 4'hx, 1'bx, 9'hxxx, 8'bxxxxxxx1, 1'b1}

////////////////////////////////////////////////////////////////////////////////
// defines for tlu_specinst_async_trpevt
//
// {done/retry, hwint, swint, rstint, sir_inst}
// {spill, fp_trap, pic-ovfl, tlz-trap}

#define DONE_INST_SPILL_TRAP	{6'b1xxxxx, 4'b1xxx}
#define DONE_INST_FPU_TRAP	{6'b1xxxxx, 4'bx1xx}
#define DONE_INST_PIC_OVFL	{6'b1xxxxx, 4'bxx1x}
#define DONE_INST_TLZ_TRAP	{6'b1xxxxx, 4'bxxx1}
#define RETRY_INST_SPILL_TRAP	{6'bx1xxxx, 4'b1xxx}
#define RETRY_INST_FPU_TRAP	{6'bx1xxxx, 4'bx1xx}
#define RETRY_INST_PIC_OVFL	{6'bx1xxxx, 4'bxx1x}
#define RETRY_INST_TLZ_TRAP	{6'bx1xxxx, 4'bxxx1}
#define HWINT_INST_SPILL_TRAP	{6'bxx1xxx, 4'b1xxx}
#define HWINT_INST_FPU_TRAP	{6'bxx1xxx, 4'bx1xx}
#define HWINT_INST_PIC_OVFL	{6'bxx1xxx, 4'bxx1x}
#define HWINT_INST_TLZ_TRAP	{6'bxx1xxx, 4'bxxx1}
#define SWINT_INST_SPILL_TRAP	{6'bxxx1xx, 4'b1xxx}
#define SWINT_INST_FPU_TRAP	{6'bxxx1xx, 4'bx1xx}
#define SWINT_INST_PIC_OVFL	{6'bxxx1xx, 4'bxx1x}
#define SWINT_INST_TLZ_TRAP	{6'bxxx1xx, 4'bxxx1}
#define RSTINT_INST_SPILL_TRAP	{6'bxxxx1x, 4'b1xxx}
#define RSTINT_INST_FPU_TRAP	{6'bxxxx1x, 4'bx1xx}
#define RSTINT_INST_PIC_OVFL	{6'bxxxx1x, 4'bxx1x}
#define RSTINT_INST_TLZ_TRAP	{6'bxxxx1x, 4'bxxx1}
#define SIRINST_INST_SPILL_TRAP	{6'bxxxxx1, 4'b1xxx}
#define SIRINST_INST_FPU_TRAP	{6'bxxxxx1, 4'bx1xx}
#define SIRINST_INST_PIC_OVFL	{6'bxxxxx1, 4'bxx1x}
#define SIRINST_INST_TLZ_TRAP	{6'bxxxxx1, 4'bxxx1}


////////////////////////////////////////////////////////////////////////////////
// defines for tlu_pib_pich
//
// { curr_priv_st, curr_priv_ut}, {pcr_st, pcr_ut}, {inst_vld}

#define HT_PCR_NONE_PCIH	{ 2'b00, 2'b00, 1'b1}
#define ST_PCR_NONE_PCIH	{ 2'b10, 2'b00, 1'b1}
#define UT_PCR_NONE_PCIH	{ 2'b01, 2'b00, 1'b1}
#define HT_PCR_STUT_PCIH	{ 2'b00, 2'b11, 1'b1}
#define ST_PCR_STUT_PCIH	{ 2'b10, 2'b11, 1'b1}
#define UT_PCR_STUT_PCIH	{ 2'b01, 2'b11, 1'b1}
#define HT_PCR_ST_PCIH		{ 2'b00, 2'b10, 1'b1}
#define ST_PCR_ST_PCIH		{ 2'b10, 2'b10, 1'b1}
#define UT_PCR_ST_PCIH		{ 2'b01, 2'b10, 1'b1}
#define HT_PCR_UT_PCIH		{ 2'b00, 2'b01, 1'b1}
#define ST_PCR_UT_PCIH		{ 2'b10, 2'b01, 1'b1}
#define UT_PCR_UT_PCIH		{ 2'b01, 2'b01, 1'b1}

////////////////////////////////////////////////////////////////////////////////
// defines for tlu_pib_picl
//
// { curr_priv_st, curr_priv_ut}, {pcr_st, pcr_ut},
// { pcr_sb_full, pcr_fp_inst, pcr_ic_miss, pcr_dc_miss, pcr_itlb_miss, pcr_dtlb_miss, 
//   pcr_l2_imiss, pcr_l2_dmiss}

#define HT_PCR_NONE_STB_FULL	{ 2'b00, 2'b00, 8'b1xxxxxxx }
#define HT_PCR_NONE_FPU_INST	{ 2'b00, 2'b00, 8'bx1xxxxxx }
#define HT_PCR_NONE_ICA_MISS	{ 2'b00, 2'b00, 8'bxx1xxxxx }
#define HT_PCR_NONE_DCA_MISS	{ 2'b00, 2'b00, 8'bxxx1xxxx }
#define HT_PCR_NONE_IDLB_MIS	{ 2'b00, 2'b00, 8'bxxxx1xxx }
#define HT_PCR_NONE_DTLB_MIS	{ 2'b00, 2'b00, 8'bxxxxx1xx }
#define HT_PCR_NONE_L2_IMISS	{ 2'b00, 2'b00, 8'bxxxxxx1x }
#define HT_PCR_NONE_L2_DMISS	{ 2'b00, 2'b00, 8'bxxxxxxx1 }

#define ST_PCR_NONE_STB_FULL	{ 2'b10, 2'b00, 8'b1xxxxxxx }
#define ST_PCR_NONE_FPU_INST	{ 2'b10, 2'b00, 8'bx1xxxxxx }
#define ST_PCR_NONE_ICA_MISS	{ 2'b10, 2'b00, 8'bxx1xxxxx }
#define ST_PCR_NONE_DCA_MISS	{ 2'b10, 2'b00, 8'bxxx1xxxx }
#define ST_PCR_NONE_IDLB_MIS	{ 2'b10, 2'b00, 8'bxxxx1xxx }
#define ST_PCR_NONE_DTLB_MIS	{ 2'b10, 2'b00, 8'bxxxxx1xx }
#define ST_PCR_NONE_L2_IMISS	{ 2'b10, 2'b00, 8'bxxxxxx1x }
#define ST_PCR_NONE_L2_DMISS	{ 2'b10, 2'b00, 8'bxxxxxxx1 }

#define UT_PCR_NONE_STB_FULL	{ 2'b01, 2'b00, 8'b1xxxxxxx }
#define UT_PCR_NONE_FPU_INST	{ 2'b01, 2'b00, 8'bx1xxxxxx }
#define UT_PCR_NONE_ICA_MISS	{ 2'b01, 2'b00, 8'bxx1xxxxx }
#define UT_PCR_NONE_DCA_MISS	{ 2'b01, 2'b00, 8'bxxx1xxxx }
#define UT_PCR_NONE_IDLB_MIS	{ 2'b01, 2'b00, 8'bxxxx1xxx }
#define UT_PCR_NONE_DTLB_MIS	{ 2'b01, 2'b00, 8'bxxxxx1xx }
#define UT_PCR_NONE_L2_IMISS	{ 2'b01, 2'b00, 8'bxxxxxx1x }
#define UT_PCR_NONE_L2_DMISS	{ 2'b01, 2'b00, 8'bxxxxxxx1 }

#define HT_PCR_STUT_STB_FULL	{ 2'b00, 2'b11, 8'b1xxxxxxx }
#define HT_PCR_STUT_FPU_INST	{ 2'b00, 2'b11, 8'bx1xxxxxx }
#define HT_PCR_STUT_ICA_MISS	{ 2'b00, 2'b11, 8'bxx1xxxxx }
#define HT_PCR_STUT_DCA_MISS	{ 2'b00, 2'b11, 8'bxxx1xxxx }
#define HT_PCR_STUT_IDLB_MIS	{ 2'b00, 2'b11, 8'bxxxx1xxx }
#define HT_PCR_STUT_DTLB_MIS	{ 2'b00, 2'b11, 8'bxxxxx1xx }
#define HT_PCR_STUT_L2_IMISS	{ 2'b00, 2'b11, 8'bxxxxxx1x }
#define HT_PCR_STUT_L2_DMISS	{ 2'b00, 2'b11, 8'bxxxxxxx1 }

#define ST_PCR_STUT_STB_FULL	{ 2'b10, 2'b11, 8'b1xxxxxxx }
#define ST_PCR_STUT_FPU_INST	{ 2'b10, 2'b11, 8'bx1xxxxxx }
#define ST_PCR_STUT_ICA_MISS	{ 2'b10, 2'b11, 8'bxx1xxxxx }
#define ST_PCR_STUT_DCA_MISS	{ 2'b10, 2'b11, 8'bxxx1xxxx }
#define ST_PCR_STUT_IDLB_MIS	{ 2'b10, 2'b11, 8'bxxxx1xxx }
#define ST_PCR_STUT_DTLB_MIS	{ 2'b10, 2'b11, 8'bxxxxx1xx }
#define ST_PCR_STUT_L2_IMISS	{ 2'b10, 2'b11, 8'bxxxxxx1x }
#define ST_PCR_STUT_L2_DMISS	{ 2'b10, 2'b11, 8'bxxxxxxx1 }

#define UT_PCR_STUT_STB_FULL	{ 2'b01, 2'b11, 8'b1xxxxxxx }
#define UT_PCR_STUT_FPU_INST	{ 2'b01, 2'b11, 8'bx1xxxxxx }
#define UT_PCR_STUT_ICA_MISS	{ 2'b01, 2'b11, 8'bxx1xxxxx }
#define UT_PCR_STUT_DCA_MISS	{ 2'b01, 2'b11, 8'bxxx1xxxx }
#define UT_PCR_STUT_IDLB_MIS	{ 2'b01, 2'b11, 8'bxxxx1xxx }
#define UT_PCR_STUT_DTLB_MIS	{ 2'b01, 2'b11, 8'bxxxxx1xx }
#define UT_PCR_STUT_L2_IMISS	{ 2'b01, 2'b11, 8'bxxxxxx1x }
#define UT_PCR_STUT_L2_DMISS	{ 2'b01, 2'b11, 8'bxxxxxxx1 }

#define HT_PCR_ST_STB_FULL	{ 2'b00, 2'b10, 8'b1xxxxxxx }
#define HT_PCR_ST_FPU_INST	{ 2'b00, 2'b10, 8'bx1xxxxxx }
#define HT_PCR_ST_ICA_MISS	{ 2'b00, 2'b10, 8'bxx1xxxxx }
#define HT_PCR_ST_DCA_MISS	{ 2'b00, 2'b10, 8'bxxx1xxxx }
#define HT_PCR_ST_IDLB_MIS	{ 2'b00, 2'b10, 8'bxxxx1xxx }
#define HT_PCR_ST_DTLB_MIS	{ 2'b00, 2'b10, 8'bxxxxx1xx }
#define HT_PCR_ST_L2_IMISS	{ 2'b00, 2'b10, 8'bxxxxxx1x }
#define HT_PCR_ST_L2_DMISS	{ 2'b00, 2'b10, 8'bxxxxxxx1 }

#define ST_PCR_ST_STB_FULL	{ 2'b10, 2'b10, 8'b1xxxxxxx }
#define ST_PCR_ST_FPU_INST	{ 2'b10, 2'b10, 8'bx1xxxxxx }
#define ST_PCR_ST_ICA_MISS	{ 2'b10, 2'b10, 8'bxx1xxxxx }
#define ST_PCR_ST_DCA_MISS	{ 2'b10, 2'b10, 8'bxxx1xxxx }
#define ST_PCR_ST_IDLB_MIS	{ 2'b10, 2'b10, 8'bxxxx1xxx }
#define ST_PCR_ST_DTLB_MIS	{ 2'b10, 2'b10, 8'bxxxxx1xx }
#define ST_PCR_ST_L2_IMISS	{ 2'b10, 2'b10, 8'bxxxxxx1x }
#define ST_PCR_ST_L2_DMISS	{ 2'b10, 2'b10, 8'bxxxxxxx1 }

#define UT_PCR_ST_STB_FULL	{ 2'b01, 2'b10, 8'b1xxxxxxx }
#define UT_PCR_ST_FPU_INST	{ 2'b01, 2'b10, 8'bx1xxxxxx }
#define UT_PCR_ST_ICA_MISS	{ 2'b01, 2'b10, 8'bxx1xxxxx }
#define UT_PCR_ST_DCA_MISS	{ 2'b01, 2'b10, 8'bxxx1xxxx }
#define UT_PCR_ST_IDLB_MIS	{ 2'b01, 2'b10, 8'bxxxx1xxx }
#define UT_PCR_ST_DTLB_MIS	{ 2'b01, 2'b10, 8'bxxxxx1xx }
#define UT_PCR_ST_L2_IMISS	{ 2'b01, 2'b10, 8'bxxxxxx1x }
#define UT_PCR_ST_L2_DMISS	{ 2'b01, 2'b10, 8'bxxxxxxx1 }

#define HT_PCR_UT_STB_FULL	{ 2'b00, 2'b01, 8'b1xxxxxxx }
#define HT_PCR_UT_FPU_INST	{ 2'b00, 2'b01, 8'bx1xxxxxx }
#define HT_PCR_UT_ICA_MISS	{ 2'b00, 2'b01, 8'bxx1xxxxx }
#define HT_PCR_UT_DCA_MISS	{ 2'b00, 2'b01, 8'bxxx1xxxx }
#define HT_PCR_UT_IDLB_MIS	{ 2'b00, 2'b01, 8'bxxxx1xxx }
#define HT_PCR_UT_DTLB_MIS	{ 2'b00, 2'b01, 8'bxxxxx1xx }
#define HT_PCR_UT_L2_IMISS	{ 2'b00, 2'b01, 8'bxxxxxx1x }
#define HT_PCR_UT_L2_DMISS	{ 2'b00, 2'b01, 8'bxxxxxxx1 }

#define ST_PCR_UT_STB_FULL	{ 2'b10, 2'b01, 8'b1xxxxxxx }
#define ST_PCR_UT_FPU_INST	{ 2'b10, 2'b01, 8'bx1xxxxxx }
#define ST_PCR_UT_ICA_MISS	{ 2'b10, 2'b01, 8'bxx1xxxxx }
#define ST_PCR_UT_DCA_MISS	{ 2'b10, 2'b01, 8'bxxx1xxxx }
#define ST_PCR_UT_IDLB_MIS	{ 2'b10, 2'b01, 8'bxxxx1xxx }
#define ST_PCR_UT_DTLB_MIS	{ 2'b10, 2'b01, 8'bxxxxx1xx }
#define ST_PCR_UT_L2_IMISS	{ 2'b10, 2'b01, 8'bxxxxxx1x }
#define ST_PCR_UT_L2_DMISS	{ 2'b10, 2'b01, 8'bxxxxxxx1 }

#define UT_PCR_UT_STB_FULL	{ 2'b01, 2'b01, 8'b1xxxxxxx }
#define UT_PCR_UT_FPU_INST	{ 2'b01, 2'b01, 8'bx1xxxxxx }
#define UT_PCR_UT_ICA_MISS	{ 2'b01, 2'b01, 8'bxx1xxxxx }
#define UT_PCR_UT_DCA_MISS	{ 2'b01, 2'b01, 8'bxxx1xxxx }
#define UT_PCR_UT_IDLB_MIS	{ 2'b01, 2'b01, 8'bxxxx1xxx }
#define UT_PCR_UT_DTLB_MIS	{ 2'b01, 2'b01, 8'bxxxxx1xx }
#define UT_PCR_UT_L2_IMISS	{ 2'b01, 2'b01, 8'bxxxxxx1x }
#define UT_PCR_UT_L2_DMISS	{ 2'b01, 2'b01, 8'bxxxxxxx1 }

// ******* The following is not used anymore ****
/////////////////////////////////////////////////////////////////////////////////
// defines for tlu_pib
// HPSTATE.enb[3:0], HPSTATE.priv[3:0], PSTATE.priv[3:0], PCR3, PCR2, PCR1, PCR0
// int_vld[3:0], 
// SL0:stb_full[3:0], SL1:fp_cmplt[3:0], SL2:L1_imiss[3:0], SL3:l1_dmiss[3:0], 
// SL4:itlb_miss[3:0], SL5:dtlb_miss[3:0], SL6:L2_imiss[3:0], SL7:L2_dmiss[3:0]  
/*
#define ST_HPV_PICH_USER_INST		{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'bxxx10, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICH_SUPER_INST		{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'bxxx01, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICH_ALL_INST_U		{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'bxxx11, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICH_ALL_INST_S		{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'bxxx11, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_USER_STB_FULL	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b00010, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_USER_FP_CMPLT	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b00110, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_USER_L1_IMISS	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b01010, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_USER_L1_DMISS	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b01110, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_USER_ITLB_MISS	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b10010, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_USER_DTLB_MISS	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b10110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx}	
#define ST_HPV_PICL_USER_L2_IMISS	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b11010, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx}
#define ST_HPV_PICL_USER_L2_DMISS	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b11110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define ST_HPV_PICL_SUPER_STB_FULL	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b00001, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_SUPER_FP_CMPLT	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b00101, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_SUPER_L1_IMISS	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b01001, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_SUPER_L1_DMISS	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b01101, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_SUPER_ITLB_MISS	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b10001, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_SUPER_DTLB_MISS	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b10101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx}
#define ST_HPV_PICL_SUPER_L2_IMISS	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b11001, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx}
#define ST_HPV_PICL_SUPER_L2_DMISS	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b11101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define ST_HPV_PICL_ALL_STB_FULL_U	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b00011, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_ALL_FP_CMPLT_U	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b00111, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_ALL_L1_IMISS_U	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b01011, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_ALL_L1_DMISS_U	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_ALL_ITLB_MISS_U	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b10011, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_ALL_DTLB_MISS_U	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b10111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx}
#define ST_HPV_PICL_ALL_L2_IMISS_U	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b11011, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx}
#define ST_HPV_PICL_ALL_L2_DMISS_U	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define ST_HPV_PICL_ALL_STB_FULL_S	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b00011, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_ALL_FP_CMPLT_S	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b00111, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_ALL_L1_IMISS_S	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b01011, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_ALL_L1_DMISS_S	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_ALL_ITLB_MISS_S	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b10011, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx}
#define ST_HPV_PICL_ALL_DTLB_MISS_S	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b10111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx}
#define ST_HPV_PICL_ALL_L2_IMISS_S	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b11011, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx}
#define ST_HPV_PICL_ALL_L2_DMISS_S	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define ST_HPL_PICH_USER_INST		{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'bxxx10, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICH_SUPER_INST		{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'bxxx01, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICH_ALL_INST_U		{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'bxxx11, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICH_ALL_INST_S		{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'bxxx11, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_USER_STB_FULL	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b00010, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_USER_FP_CMPLT	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b00110, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_USER_L1_IMISS	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b01010, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_USER_L1_DMISS	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b01110, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_USER_ITLB_MISS	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b10010, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_USER_DTLB_MISS	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b10110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx}	
#define ST_HPL_PICL_USER_L2_IMISS	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b11010, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx}
#define ST_HPL_PICL_USER_L2_DMISS	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b11110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define ST_HPL_PICL_SUPER_STB_FULL	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b00001, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_SUPER_FP_CMPLT	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b00101, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_SUPER_L1_IMISS	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b01001, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_SUPER_L1_DMISS	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b01101, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_SUPER_ITLB_MISS	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b10001, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_SUPER_DTLB_MISS	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b10101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx}
#define ST_HPL_PICL_SUPER_L2_IMISS	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b11001, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx}
#define ST_HPL_PICL_SUPER_L2_DMISS	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b11101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define ST_HPL_PICL_ALL_STB_FULL_U	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b00011, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_ALL_FP_CMPLT_U	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b00111, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_ALL_L1_IMISS_U	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b01011, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_ALL_L1_DMISS_U	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_ALL_ITLB_MISS_U	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b10011, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_ALL_DTLB_MISS_U	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b10111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx}
#define ST_HPL_PICL_ALL_L2_IMISS_U	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b11011, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx}
#define ST_HPL_PICL_ALL_L2_DMISS_U	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define ST_HPL_PICL_ALL_STB_FULL_S	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b00011, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_ALL_FP_CMPLT_S	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b00111, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_ALL_L1_IMISS_S	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b01011, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_ALL_L1_DMISS_S	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_ALL_ITLB_MISS_S	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b10011, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx}
#define ST_HPL_PICL_ALL_DTLB_MISS_S	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b10111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx}
#define ST_HPL_PICL_ALL_L2_IMISS_S	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b11011, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx}
#define ST_HPL_PICL_ALL_L2_DMISS_S	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'bxxxxx, 5'bxxxxx, 5'bxxxxx, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_HPV_PICH_T3U_T2S_T1A_UEVT_T3			{4'b1xxx, 4'b0xxx, 4'b0xxx, 5'bxxx10, 5'bxxx01, 5'bxxx11, 5'bxxxxx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICH_T3U_T2S_T1A_SEVT_T2			{4'bx1xx, 4'bx0xx, 4'bx1xx, 5'bxxx10, 5'bxxx01, 5'bxxx11, 5'bxxxxx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICH_T3U_T2S_T1A_UEVT_T1			{4'bxx1x, 4'bxx0x, 4'bxx0x, 5'bxxx10, 5'bxxx01, 5'bxxx11, 5'bxxxxx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICH_T3U_T2S_T1A_SEVT_T1			{4'bxx1x, 4'bxx0x, 4'bxx1x, 5'bxxx10, 5'bxxx01, 5'bxxx11, 5'bxxxxx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICH_T3A_T2U_T1S_UEVT_T3			{4'b1xxx, 4'b0xxx, 4'b0xxx, 5'bxxx11, 5'bxxx10, 5'bxxx01, 5'bxxxxx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICH_T3A_T2U_T1S_SEVT_T3			{4'b1xxx, 4'b0xxx, 4'b1xxx, 5'bxxx11, 5'bxxx10, 5'bxxx01, 5'bxxxxx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICH_T3A_T2U_T1S_UEVT_T2			{4'bx1xx, 4'bx0xx, 4'bx0xx, 5'bxxx11, 5'bxxx10, 5'bxxx01, 5'bxxxxx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICH_T3A_T2U_T1S_SEVT_T1			{4'bxx1x, 4'bxx0x, 4'bxx1x, 5'bxxx11, 5'bxxx10, 5'bxxx01, 5'bxxxxx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICH_T3S_T2A_T1U_SEVT_T3			{4'b1xxx, 4'b0xxx, 4'b1xxx, 5'bxxx01, 5'bxxx11, 5'bxxx10, 5'bxxxxx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICH_T3S_T2A_T1U_UEVT_T2			{4'bx1xx, 4'bx0xx, 4'bx0xx, 5'bxxx01, 5'bxxx11, 5'bxxx10, 5'bxxxxx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICH_T3S_T2A_T1U_SEVT_T2			{4'bx1xx, 4'bx0xx, 4'bx1xx, 5'bxxx01, 5'bxxx11, 5'bxxx10, 5'bxxxxx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICH_T3S_T2A_T1U_UEVT_T1			{4'bxx1x, 4'bxx0x, 4'bxx0x, 5'bxxx01, 5'bxxx11, 5'bxxx10, 5'bxxxxx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICH_T3U_T2S_T1A_UEVT_T3			{4'b0xxx, 4'bxxxx, 4'b0xxx, 5'bxxx10, 5'bxxx01, 5'bxxx11, 5'bxxxxx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICH_T3U_T2S_T1A_SEVT_T2			{4'bx0xx, 4'bxxxx, 4'bx1xx, 5'bxxx10, 5'bxxx01, 5'bxxx11, 5'bxxxxx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICH_T3U_T2S_T1A_UEVT_T1			{4'bxx0x, 4'bxxxx, 4'bxx0x, 5'bxxx10, 5'bxxx01, 5'bxxx11, 5'bxxxxx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICH_T3U_T2S_T1A_SEVT_T1			{4'bxx0x, 4'bxxxx, 4'bxx1x, 5'bxxx10, 5'bxxx01, 5'bxxx11, 5'bxxxxx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICH_T3A_T2U_T1S_UEVT_T3			{4'b0xxx, 4'bxxxx, 4'b0xxx, 5'bxxx11, 5'bxxx10, 5'bxxx01, 5'bxxxxx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICH_T3A_T2U_T1S_SEVT_T3			{4'b0xxx, 4'bxxxx, 4'b1xxx, 5'bxxx11, 5'bxxx10, 5'bxxx01, 5'bxxxxx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICH_T3A_T2U_T1S_UEVT_T2			{4'bx0xx, 4'bxxxx, 4'bx0xx, 5'bxxx11, 5'bxxx10, 5'bxxx01, 5'bxxxxx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICH_T3A_T2U_T1S_SEVT_T1			{4'bxx0x, 4'bxxxx, 4'bxx1x, 5'bxxx11, 5'bxxx10, 5'bxxx01, 5'bxxxxx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICH_T3S_T2A_T1U_SEVT_T3			{4'b0xxx, 4'bxxxx, 4'b1xxx, 5'bxxx01, 5'bxxx11, 5'bxxx10, 5'bxxxxx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICH_T3S_T2A_T1U_UEVT_T2			{4'bx0xx, 4'bxxxx, 4'bx0xx, 5'bxxx01, 5'bxxx11, 5'bxxx10, 5'bxxxxx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICH_T3S_T2A_T1U_SEVT_T2			{4'bx0xx, 4'bxxxx, 4'bx1xx, 5'bxxx01, 5'bxxx11, 5'bxxx10, 5'bxxxxx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICH_T3S_T2A_T1U_UEVT_T1			{4'bxx0x, 4'bxxxx, 4'bxx0x, 5'bxxx01, 5'bxxx11, 5'bxxx10, 5'bxxxxx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_USER_T3SL0_T2SL1_T1SL2_T0SL3_E0	{4'b1xxx, 4'b0xxx, 4'b0xxx, 5'b00010, 5'b00110, 5'b01010, 5'b01110, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_USER_T3SL0_T2SL1_T1SL2_T0SL3_E1	{4'bx1xx, 4'bx0xx, 4'bx0xx, 5'b00010, 5'b00110, 5'b01010, 5'b01110, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_USER_T3SL0_T2SL1_T1SL2_T0SL3_E2	{4'bxx1x, 4'bxx0x, 4'bxx0x, 5'b00010, 5'b00110, 5'b01010, 5'b01110, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_USER_T3SL0_T2SL1_T1SL2_T0SL3_E3	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'b00010, 5'b00110, 5'b01010, 5'b01110, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_USER_T3SL4_T2SL5_T1SL6_T0SL7_E4	{4'b1xxx, 4'b0xxx, 4'b0xxx, 5'b10010, 5'b10110, 5'b11010, 5'b11110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_USER_T3SL4_T2SL5_T1SL6_T0SL7_E5	{4'bx1xx, 4'bx0xx, 4'bx0xx, 5'b10010, 5'b10110, 5'b11010, 5'b11110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx}
#define MT_HPV_PICL_USER_T3SL4_T2SL5_T1SL6_T0SL7_E6	{4'bxx1x, 4'bxx0x, 4'bxx0x, 5'b10010, 5'b10110, 5'b11010, 5'b11110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_HPV_PICL_USER_T3SL4_T2SL5_T1SL6_T0SL7_E7	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'b10010, 5'b10110, 5'b11010, 5'b11110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_HPV_PICL_SUPER_T3SL0_T2SL1_T1SL2_T0SL3_E0	{4'b1xxx, 4'b0xxx, 4'b1111, 5'b00001, 5'b00101, 5'b01001, 5'b01101, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_SUPER_T3SL0_T2SL1_T1SL2_T0SL3_E1	{4'bx1xx, 4'bx0xx, 4'b1111, 5'b00001, 5'b00101, 5'b01001, 5'b01101, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_SUPER_T3SL0_T2SL1_T1SL2_T0SL3_E2	{4'bxx1x, 4'bxx0x, 4'b1111, 5'b00001, 5'b00101, 5'b01001, 5'b01101, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_SUPER_T3SL0_T2SL1_T1SL2_T0SL3_E3	{4'bxxx1, 4'bxxx0, 4'b1111, 5'b00001, 5'b00101, 5'b01001, 5'b01101, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_SUPER_T3SL4_T2SL5_T1SL6_T0SL7_E4	{4'b1xxx, 4'b0xxx, 4'b1111, 5'b10001, 5'b10101, 5'b11001, 5'b11101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_SUPER_T3SL4_T2SL5_T1SL6_T0SL7_E5	{4'bx1xx, 4'bx0xx, 4'b1111, 5'b10001, 5'b10101, 5'b11001, 5'b11101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx}
#define MT_HPV_PICL_SUPER_T3SL4_T2SL5_T1SL6_T0SL7_E6	{4'bxx1x, 4'bxx0x, 4'b1111, 5'b10001, 5'b10101, 5'b11001, 5'b11101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_HPV_PICL_SUPER_T3SL4_T2SL5_T1SL6_T0SL7_E7	{4'bxxx1, 4'bxxx0, 4'b1111, 5'b10001, 5'b10101, 5'b11001, 5'b11101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_HPV_PICL_ALL_T3SL0_T2SL1_T1SL2_T0SL3_UE0	{4'b1xxx, 4'b0xxx, 4'b0xxx, 5'b00011, 5'b00111, 5'b01011, 5'b01111, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_ALL_T3SL0_T2SL1_T1SL2_T0SL3_UE1	{4'bx1xx, 4'bx0xx, 4'bx0xx, 5'b00011, 5'b00111, 5'b01011, 5'b01111, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_ALL_T3SL0_T2SL1_T1SL2_T0SL3_UE2	{4'bxx1x, 4'bxx0x, 4'bxx0x, 5'b00011, 5'b00111, 5'b01011, 5'b01111, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_ALL_T3SL0_T2SL1_T1SL2_T0SL3_UE3	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'b00011, 5'b00111, 5'b01011, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_ALL_T3SL4_T2SL5_T1SL6_T0SL7_UE4	{4'b1xxx, 4'b0xxx, 4'b0xxx, 5'b10011, 5'b10111, 5'b11011, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_ALL_T3SL4_T2SL5_T1SL6_T0SL7_UE5	{4'bx1xx, 4'bx0xx, 4'bx0xx, 5'b10011, 5'b10111, 5'b11011, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx}
#define MT_HPV_PICL_ALL_T3SL4_T2SL5_T1SL6_T0SL7_UE6	{4'bxx1x, 4'bxx0x, 4'bxx0x, 5'b10011, 5'b10111, 5'b11011, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_HPV_PICL_ALL_T3SL4_T2SL5_T1SL6_T0SL7_UE7	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'b10011, 5'b10111, 5'b11011, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_HPV_PICL_ALL_T3SL0_T2SL1_T1SL2_T0SL3_SE0	{4'b1xxx, 4'b0xxx, 4'b1xxx, 5'b00011, 5'b00111, 5'b01011, 5'b01111, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_ALL_T3SL0_T2SL1_T1SL2_T0SL3_SE1	{4'bx1xx, 4'bx0xx, 4'bx1xx, 5'b00011, 5'b00111, 5'b01011, 5'b01111, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_ALL_T3SL0_T2SL1_T1SL2_T0SL3_SE2	{4'bxx1x, 4'bxx0x, 4'bxx1x, 5'b00011, 5'b00111, 5'b01011, 5'b01111, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_ALL_T3SL0_T2SL1_T1SL2_T0SL3_SE3	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'b00011, 5'b00111, 5'b01011, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_ALL_T3SL4_T2SL5_T1SL6_T0SL7_SE4	{4'b1xxx, 4'b0xxx, 4'b1xxx, 5'b10011, 5'b10111, 5'b11011, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_ALL_T3SL4_T2SL5_T1SL6_T0SL7_SE5	{4'bx1xx, 4'bx0xx, 4'bx1xx, 5'b10011, 5'b10111, 5'b11011, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx}
#define MT_HPV_PICL_ALL_T3SL4_T2SL5_T1SL6_T0SL7_SE6	{4'bxx1x, 4'bxx0x, 4'bxx1x, 5'b10011, 5'b10111, 5'b11011, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_HPV_PICL_ALL_T3SL4_T2SL5_T1SL6_T0SL7_SE7	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'b10011, 5'b10111, 5'b11011, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_HPV_PICL_T3USL0_T2SSL1_T1ASL2_T0USL3_UE0	{4'b1xxx, 4'b0xxx, 4'b0xxx, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3USL0_T2SSL1_T1ASL2_T0USL3_SE1	{4'bx1xx, 4'bx0xx, 4'bx1xx, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3USL0_T2SSL1_T1ASL2_T0USL3_UE2	{4'bxx1x, 4'bxx0x, 4'bxx0x, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3USL0_T2SSL1_T1ASL2_T0USL3_SE2	{4'bxx1x, 4'bxx0x, 4'bxx1x, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3USL0_T2SSL1_T1ASL2_T0USL3_UE3	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3SSL0_T2ASL1_T1USL2_T0SSL3_SE0	{4'b1xxx, 4'b0xxx, 4'b1xxx, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3SSL0_T2ASL1_T1USL2_T0SSL3_UE1	{4'bx1xx, 4'bx0xx, 4'bx0xx, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3SSL0_T2ASL1_T1USL2_T0SSL3_SE1	{4'bx1xx, 4'bx0xx, 4'bx1xx, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3SSL0_T2ASL1_T1USL2_T0SSL3_UE2	{4'bxx1x, 4'bxx0x, 4'bxx0x, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3SSL0_T2ASL1_T1USL2_T0SSL3_SE3	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3ASL0_T2USL1_T1SSL2_T0ASL3_UE0	{4'b1xxx, 4'b0xxx, 4'b0xxx, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3ASL0_T2USL1_T1SSL2_T0ASL3_SE0	{4'b1xxx, 4'b0xxx, 4'b1xxx, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3ASL0_T2USL1_T1SSL2_T0ASL3_UE1	{4'bx1xx, 4'bx0xx, 4'bx0xx, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3ASL0_T2USL1_T1SSL2_T0ASL3_SE2	{4'bxx1x, 4'bxx0x, 4'bxx1x, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3ASL0_T2USL1_T1SSL2_T0ASL3_UE3	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3ASL0_T2USL1_T1SSL2_T0ASL3_SE3	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3USL4_T2SSL5_T1ASL6_T0USL7_UE4	{4'b1xxx, 4'b0xxx, 4'b0xxx, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3USL4_T2SSL5_T1ASL6_T0USL7_SE5	{4'bx1xx, 4'bx0xx, 4'bx1xx, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx}
#define MT_HPV_PICL_T3USL4_T2SSL5_T1ASL6_T0USL7_UE6	{4'bxx1x, 4'bxx0x, 4'bxx0x, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_HPV_PICL_T3USL4_T2SSL5_T1ASL6_T0USL7_SE6	{4'bxx1x, 4'bxx0x, 4'bxx1x, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_HPV_PICL_T3USL4_T2SSL5_T1ASL6_T0USL7_UE7	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_HPV_PICL_T3SSL4_T2ASL5_T1USL6_T0SSL7_SE4	{4'b1xxx, 4'b0xxx, 4'b1xxx, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3SSL4_T2ASL5_T1USL6_T0SSL7_UE5	{4'bx1xx, 4'bx0xx, 4'bx0xx, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx}
#define MT_HPV_PICL_T3SSL4_T2ASL5_T1USL6_T0SSL7_SE5	{4'bx1xx, 4'bx0xx, 4'bx1xx, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx}
#define MT_HPV_PICL_T3SSL4_T2ASL5_T1USL6_T0SSL7_UE6	{4'bxx1x, 4'bxx0x, 4'bxx0x, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_HPV_PICL_T3SSL4_T2ASL5_T1USL6_T0SSL7_SE7	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_HPV_PICL_T3ASL4_T2USL5_T1SSL6_T0ASL7_UE4	{4'b1xxx, 4'b0xxx, 4'b0xxx, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3ASL4_T2USL5_T1SSL6_T0ASL7_SE4	{4'b1xxx, 4'b0xxx, 4'b1xxx, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx}
#define MT_HPV_PICL_T3ASL4_T2USL5_T1SSL6_T0ASL7_UE5	{4'bx1xx, 4'bx0xx, 4'bx0xx, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx}
#define MT_HPV_PICL_T3ASL4_T2USL5_T1SSL6_T0ASL7_SE6	{4'bxx1x, 4'bxx0x, 4'bxx1x, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_HPV_PICL_T3ASL4_T2USL5_T1SSL6_T0ASL7_UE7	{4'bxxx1, 4'bxxx0, 4'bxxx0, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_HPV_PICL_T3ASL4_T2USL5_T1SSL6_T0ASL7_SE7	{4'bxxx1, 4'bxxx0, 4'bxxx1, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_HPL_PICL_USER_T3SL0_T2SL1_T1SL2_T0SL3_E0	{4'b0xxx, 4'bxxxx, 4'b0xxx, 5'b00010, 5'b00110, 5'b01010, 5'b01110, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_USER_T3SL0_T2SL1_T1SL2_T0SL3_E1	{4'bx0xx, 4'bxxxx, 4'bx0xx, 5'b00010, 5'b00110, 5'b01010, 5'b01110, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_USER_T3SL0_T2SL1_T1SL2_T0SL3_E2	{4'bxx0x, 4'bxxxx, 4'bxx0x, 5'b00010, 5'b00110, 5'b01010, 5'b01110, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_USER_T3SL0_T2SL1_T1SL2_T0SL3_E3	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'b00010, 5'b00110, 5'b01010, 5'b01110, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_USER_T3SL4_T2SL5_T1SL6_T0SL7_E4	{4'b0xxx, 4'bxxxx, 4'b0xxx, 5'b10010, 5'b10110, 5'b11010, 5'b11110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_USER_T3SL4_T2SL5_T1SL6_T0SL7_E5	{4'bx0xx, 4'bxxxx, 4'bx0xx, 5'b10010, 5'b10110, 5'b11010, 5'b11110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx}
#define MT_HPL_PICL_USER_T3SL4_T2SL5_T1SL6_T0SL7_E6	{4'bxx0x, 4'bxxxx, 4'bxx0x, 5'b10010, 5'b10110, 5'b11010, 5'b11110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_HPL_PICL_USER_T3SL4_T2SL5_T1SL6_T0SL7_E7	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'b10010, 5'b10110, 5'b11010, 5'b11110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_HPL_PICL_SUPER_T3SL0_T2SL1_T1SL2_T0SL3_E0	{4'b0xxx, 4'bxxxx, 4'b1111, 5'b00001, 5'b00101, 5'b01001, 5'b01101, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_SUPER_T3SL0_T2SL1_T1SL2_T0SL3_E1	{4'bx0xx, 4'bxxxx, 4'b1111, 5'b00001, 5'b00101, 5'b01001, 5'b01101, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_SUPER_T3SL0_T2SL1_T1SL2_T0SL3_E2	{4'bxx0x, 4'bxxxx, 4'b1111, 5'b00001, 5'b00101, 5'b01001, 5'b01101, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_SUPER_T3SL0_T2SL1_T1SL2_T0SL3_E3	{4'bxxx0, 4'bxxxx, 4'b1111, 5'b00001, 5'b00101, 5'b01001, 5'b01101, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_SUPER_T3SL4_T2SL5_T1SL6_T0SL7_E4	{4'b0xxx, 4'bxxxx, 4'b1111, 5'b10001, 5'b10101, 5'b11001, 5'b11101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_SUPER_T3SL4_T2SL5_T1SL6_T0SL7_E5	{4'bx0xx, 4'bxxxx, 4'b1111, 5'b10001, 5'b10101, 5'b11001, 5'b11101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx}
#define MT_HPL_PICL_SUPER_T3SL4_T2SL5_T1SL6_T0SL7_E6	{4'bxx0x, 4'bxxxx, 4'b1111, 5'b10001, 5'b10101, 5'b11001, 5'b11101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_HPL_PICL_SUPER_T3SL4_T2SL5_T1SL6_T0SL7_E7	{4'bxxx0, 4'bxxxx, 4'b1111, 5'b10001, 5'b10101, 5'b11001, 5'b11101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_HPL_PICL_ALL_T3SL0_T2SL1_T1SL2_T0SL3_UE0	{4'b0xxx, 4'bxxxx, 4'b0xxx, 5'b00011, 5'b00111, 5'b01011, 5'b01111, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_ALL_T3SL0_T2SL1_T1SL2_T0SL3_UE1	{4'bx0xx, 4'bxxxx, 4'bx0xx, 5'b00011, 5'b00111, 5'b01011, 5'b01111, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_ALL_T3SL0_T2SL1_T1SL2_T0SL3_UE2	{4'bxx0x, 4'bxxxx, 4'bxx0x, 5'b00011, 5'b00111, 5'b01011, 5'b01111, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_ALL_T3SL0_T2SL1_T1SL2_T0SL3_UE3	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'b00011, 5'b00111, 5'b01011, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_ALL_T3SL4_T2SL5_T1SL6_T0SL7_UE4	{4'b0xxx, 4'bxxxx, 4'b0xxx, 5'b10011, 5'b10111, 5'b11011, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_ALL_T3SL4_T2SL5_T1SL6_T0SL7_UE5	{4'bx0xx, 4'bxxxx, 4'bx0xx, 5'b10011, 5'b10111, 5'b11011, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx}
#define MT_HPL_PICL_ALL_T3SL4_T2SL5_T1SL6_T0SL7_UE6	{4'bxx0x, 4'bxxxx, 4'bxx0x, 5'b10011, 5'b10111, 5'b11011, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_HPL_PICL_ALL_T3SL4_T2SL5_T1SL6_T0SL7_UE7	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'b10011, 5'b10111, 5'b11011, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_HPL_PICL_ALL_T3SL0_T2SL1_T1SL2_T0SL3_SE0	{4'b0xxx, 4'bxxxx, 4'b1xxx, 5'b00011, 5'b00111, 5'b01011, 5'b01111, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_ALL_T3SL0_T2SL1_T1SL2_T0SL3_SE1	{4'bx0xx, 4'bxxxx, 4'bx1xx, 5'b00011, 5'b00111, 5'b01011, 5'b01111, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_ALL_T3SL0_T2SL1_T1SL2_T0SL3_SE2	{4'bxx0x, 4'bxxxx, 4'bxx1x, 5'b00011, 5'b00111, 5'b01011, 5'b01111, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_ALL_T3SL0_T2SL1_T1SL2_T0SL3_SE3	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'b00011, 5'b00111, 5'b01011, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_ALL_T3SL4_T2SL5_T1SL6_T0SL7_SE4	{4'b0xxx, 4'bxxxx, 4'b1xxx, 5'b10011, 5'b10111, 5'b11011, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_ALL_T3SL4_T2SL5_T1SL6_T0SL7_SE5	{4'bx0xx, 4'bxxxx, 4'bx1xx, 5'b10011, 5'b10111, 5'b11011, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx}
#define MT_HPL_PICL_ALL_T3SL4_T2SL5_T1SL6_T0SL7_SE6	{4'bxx0x, 4'bxxxx, 4'bxx1x, 5'b10011, 5'b10111, 5'b11011, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_HPL_PICL_ALL_T3SL4_T2SL5_T1SL6_T0SL7_SE7	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'b10011, 5'b10111, 5'b11011, 5'b11111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_HPL_PICL_T3USL0_T2SSL1_T1ASL2_T0USL3_UE0	{4'b0xxx, 4'bxxxx, 4'b0xxx, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3USL0_T2SSL1_T1ASL2_T0USL3_SE1	{4'bx0xx, 4'bxxxx, 4'bx1xx, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3USL0_T2SSL1_T1ASL2_T0USL3_UE2	{4'bxx0x, 4'bxxxx, 4'bxx0x, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3USL0_T2SSL1_T1ASL2_T0USL3_SE2	{4'bxx0x, 4'bxxxx, 4'bxx1x, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3USL0_T2SSL1_T1ASL2_T0USL3_UE3	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3SSL0_T2ASL1_T1USL2_T0SSL3_SE0	{4'b0xxx, 4'bxxxx, 4'b1xxx, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3SSL0_T2ASL1_T1USL2_T0SSL3_UE1	{4'bx0xx, 4'bxxxx, 4'bx0xx, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3SSL0_T2ASL1_T1USL2_T0SSL3_SE1	{4'bx0xx, 4'bxxxx, 4'bx1xx, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3SSL0_T2ASL1_T1USL2_T0SSL3_UE2	{4'bxx0x, 4'bxxxx, 4'bxx0x, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3SSL0_T2ASL1_T1USL2_T0SSL3_SE3	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3ASL0_T2USL1_T1SSL2_T0ASL3_UE0	{4'b0xxx, 4'bxxxx, 4'b0xxx, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3ASL0_T2USL1_T1SSL2_T0ASL3_SE0	{4'b0xxx, 4'bxxxx, 4'b1xxx, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3ASL0_T2USL1_T1SSL2_T0ASL3_UE1	{4'bx0xx, 4'bxxxx, 4'bx0xx, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3ASL0_T2USL1_T1SSL2_T0ASL3_SE2	{4'bxx0x, 4'bxxxx, 4'bxx1x, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3ASL0_T2USL1_T1SSL2_T0ASL3_UE3	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3ASL0_T2USL1_T1SSL2_T0ASL3_SE3	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3USL4_T2SSL5_T1ASL6_T0USL7_UE4	{4'b0xxx, 4'bxxxx, 4'b0xxx, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3USL4_T2SSL5_T1ASL6_T0USL7_SE5	{4'bx0xx, 4'bxxxx, 4'bx1xx, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx}
#define MT_HPL_PICL_T3USL4_T2SSL5_T1ASL6_T0USL7_UE6	{4'bxx0x, 4'bxxxx, 4'bxx0x, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_HPL_PICL_T3USL4_T2SSL5_T1ASL6_T0USL7_SE6	{4'bxx0x, 4'bxxxx, 4'bxx1x, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_HPL_PICL_T3USL4_T2SSL5_T1ASL6_T0USL7_UE7	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'b00010, 5'b00101, 5'b01011, 5'b01110, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_HPL_PICL_T3SSL4_T2ASL5_T1USL6_T0SSL7_SE4	{4'b0xxx, 4'bxxxx, 4'b1xxx, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3SSL4_T2ASL5_T1USL6_T0SSL7_UE5	{4'bx0xx, 4'bxxxx, 4'bx0xx, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx}
#define MT_HPL_PICL_T3SSL4_T2ASL5_T1USL6_T0SSL7_SE5	{4'bx0xx, 4'bxxxx, 4'bx1xx, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx}
#define MT_HPL_PICL_T3SSL4_T2ASL5_T1USL6_T0SSL7_UE6	{4'bxx0x, 4'bxxxx, 4'bxx0x, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_HPL_PICL_T3SSL4_T2ASL5_T1USL6_T0SSL7_SE7	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'b00001, 5'b00111, 5'b01010, 5'b01101, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_HPL_PICL_T3ASL4_T2USL5_T1SSL6_T0ASL7_UE4	{4'b0xxx, 4'bxxxx, 4'b0xxx, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3ASL4_T2USL5_T1SSL6_T0ASL7_SE4	{4'b0xxx, 4'bxxxx, 4'b1xxx, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h8, 4'hx, 4'hx, 4'hx}
#define MT_HPL_PICL_T3ASL4_T2USL5_T1SSL6_T0ASL7_UE5	{4'bx0xx, 4'bxxxx, 4'bx0xx, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx}
#define MT_HPL_PICL_T3ASL4_T2USL5_T1SSL6_T0ASL7_SE6	{4'bxx0x, 4'bxxxx, 4'bxx1x, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_HPL_PICL_T3ASL4_T2USL5_T1SSL6_T0ASL7_UE7	{4'bxxx0, 4'bxxxx, 4'bxxx0, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_HPL_PICL_T3ASL4_T2USL5_T1SSL6_T0ASL7_SE7	{4'bxxx0, 4'bxxxx, 4'bxxx1, 5'b00011, 5'b00110, 5'b01001, 5'b01111, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_MPICL_T1USL0_T0USL1				{4'bxxxx, 4'bxxxx, 4'bxx00, 5'bxxxxx, 5'bxxxxx, 5'b00010, 5'b00110, 4'hx, 4'h2, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}	
#define MT_MPICL_T1USL0_T0USL6				{4'bxxxx, 4'bxxxx, 4'bxx00, 5'bxxxxx, 5'bxxxxx, 5'b00010, 5'b11010, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx}
#define MT_MPICL_T1USL0_T0USL7				{4'bxxxx, 4'bxxxx, 4'bxx00, 5'bxxxxx, 5'bxxxxx, 5'b00010, 5'b11110, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_MPICL_T1USL1_T0USL6				{4'bxxxx, 4'bxxxx, 4'bxx00, 5'bxxxxx, 5'bxxxxx, 5'b00110, 5'b11010, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx}
#define MT_MPICL_T1USL1_T0USL7				{4'bxxxx, 4'bxxxx, 4'bxx00, 5'bxxxxx, 5'bxxxxx, 5'b00110, 5'b11110, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_MPICL_T2USL0_T1USL1_T0USL2			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b00010, 5'b00110, 5'b01010, 4'hx, 4'h4, 4'h2, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_MPICL_T2USL0_T1USL6_T0USL2			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b00010, 5'b11010, 5'b01010, 4'hx, 4'h4, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_MPICL_T2USL0_T1USL7_T0USL2			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b00010, 5'b11110, 5'b01010, 4'hx, 4'h4, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2}
#define MT_MPICL_T2USL1_T1USL6_T0USL2			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b00110, 5'b11010, 5'b01010, 4'hx, 4'hx, 4'h4, 4'h1, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_MPICL_T2USL1_T1USL7_T0USL2			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b00110, 5'b11110, 5'b01010, 4'hx, 4'hx, 4'h4, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2}
#define MT_MPICL_T2USL3_T1USL0_T0USL1			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b01110, 5'b00010, 5'b00110, 4'hx, 4'h2, 4'h1, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_MPICL_T2USL3_T1USL0_T0USL6			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b01110, 5'b00010, 5'b11010, 4'hx, 4'h2, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'h1, 4'hx}
#define MT_MPICL_T2USL3_T1USL0_T0USL7			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b01110, 5'b00010, 5'b11110, 4'hx, 4'h2, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_MPICL_T2USL3_T1USL1_T0USL6			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b01110, 5'b00110, 5'b11010, 4'hx, 4'hx, 4'h2, 4'hx, 4'h4, 4'hx, 4'hx, 4'h1, 4'hx}
#define MT_MPICL_T2USL3_T1USL1_T0USL7			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b01110, 5'b00110, 5'b11110, 4'hx, 4'hx, 4'h2, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_MPICL_T2USL1_T1USL4_T0USL0			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b00110, 5'b10010, 5'b00010, 4'hx, 4'h1, 4'h4, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx}
#define MT_MPICL_T2USL6_T1USL4_T0USL0			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b11010, 5'b10010, 5'b00010, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'h4, 4'hx}
#define MT_MPICL_T2USL7_T1USL4_T0USL0			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b11110, 5'b10010, 5'b00010, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'h4}
#define MT_MPICL_T2USL6_T1USL4_T0USL1			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b11010, 5'b10010, 5'b00110, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'h2, 4'hx, 4'h4, 4'hx}
#define MT_MPICL_T2USL7_T1USL4_T0USL1			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b11110, 5'b10010, 5'b00110, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'h4}
#define MT_MPICL_T2USL0_T1USL1_T0USL5			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b00010, 5'b00110, 5'b10110, 4'hx, 4'h4, 4'h2, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx}
#define MT_MPICL_T2USL0_T1USL6_T0USL5			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b00010, 5'b11010, 5'b10110, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'h2, 4'hx}
#define MT_MPICL_T2USL0_T1USL7_T0USL5			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b00010, 5'b11110, 5'b10110, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'h2}
#define MT_MPICL_T2USL1_T1USL6_T0USL5			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b00110, 5'b11010, 5'b10110, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'h1, 4'h2, 4'hx}
#define MT_MPICL_T2USL1_T1USL7_T0USL5			{4'bxxxx, 4'bxxxx, 4'bx000, 5'bxxxxx, 5'b00110, 5'b11110, 5'b10110, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'h2}
#define MT_MPICL_T1SSL0_T0SSL1				{4'bxxxx, 4'bxxxx, 4'bxx11, 5'bxxxxx, 5'bxxxxx, 5'b00010, 5'b00110, 4'hx, 4'h2, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}	
#define MT_MPICL_T1SSL0_T0SSL6				{4'bxxxx, 4'bxxxx, 4'bxx11, 5'bxxxxx, 5'bxxxxx, 5'b00010, 5'b11010, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx}
#define MT_MPICL_T1SSL0_T0SSL7				{4'bxxxx, 4'bxxxx, 4'bxx11, 5'bxxxxx, 5'bxxxxx, 5'b00010, 5'b11110, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_MPICL_T1SSL1_T0SSL6				{4'bxxxx, 4'bxxxx, 4'bxx11, 5'bxxxxx, 5'bxxxxx, 5'b00110, 5'b11010, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx}
#define MT_MPICL_T1SSL1_T0SSL7				{4'bxxxx, 4'bxxxx, 4'bxx11, 5'bxxxxx, 5'bxxxxx, 5'b00110, 5'b11110, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_MPICL_T2SSL0_T1SSL1_T0SSL2			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00010, 5'b00110, 5'b01010, 4'hx, 4'h4, 4'h2, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_MPICL_T2SSL0_T1SSL6_T0SSL2			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00010, 5'b11010, 5'b01010, 4'hx, 4'h4, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_MPICL_T2SSL0_T1SSL7_T0SSL2			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00010, 5'b11110, 5'b01010, 4'hx, 4'h4, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2}
#define MT_MPICL_T2SSL1_T1SSL6_T0SSL2			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00110, 5'b11010, 5'b01010, 4'hx, 4'hx, 4'h4, 4'h1, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_MPICL_T2SSL1_T1SSL7_T0SSL2			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00110, 5'b11110, 5'b01010, 4'hx, 4'hx, 4'h4, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2}
#define MT_MPICL_T2SSL3_T1SSL0_T0SSL1			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b01110, 5'b00010, 5'b00110, 4'hx, 4'h2, 4'h1, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_MPICL_T2SSL3_T1SSL0_T0SSL6			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b01110, 5'b00010, 5'b11010, 4'hx, 4'h2, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'h1, 4'hx}
#define MT_MPICL_T2SSL3_T1SSL0_T0SSL7			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b01110, 5'b00010, 5'b11110, 4'hx, 4'h2, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_MPICL_T2SSL3_T1SSL1_T0SSL6			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b01110, 5'b00110, 5'b11010, 4'hx, 4'hx, 4'h2, 4'hx, 4'h4, 4'hx, 4'hx, 4'h1, 4'hx}
#define MT_MPICL_T2SSL3_T1SSL1_T0SSL7			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b01110, 5'b00110, 5'b11110, 4'hx, 4'hx, 4'h2, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_MPICL_T2SSL1_T1SSL4_T0SSL0			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00110, 5'b10010, 5'b00010, 4'hx, 4'h1, 4'h4, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx}
#define MT_MPICL_T2SSL6_T1SSL4_T0SSL0			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b11010, 5'b10010, 5'b00010, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'h4, 4'hx}
#define MT_MPICL_T2SSL7_T1SSL4_T0SSL0			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b11110, 5'b10010, 5'b00010, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'h4}
#define MT_MPICL_T2SSL6_T1SSL4_T0SSL1			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b11010, 5'b10010, 5'b00110, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'h2, 4'hx, 4'h4, 4'hx}
#define MT_MPICL_T2SSL7_T1SSL4_T0SSL1			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b11110, 5'b10010, 5'b00110, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'h4}
#define MT_MPICL_T2SSL0_T1SSL1_T0SSL5			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00010, 5'b00110, 5'b10110, 4'hx, 4'h4, 4'h2, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx}
#define MT_MPICL_T2SSL0_T1SSL6_T0SSL5			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00010, 5'b11010, 5'b10110, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'h2, 4'hx}
#define MT_MPICL_T2SSL0_T1SSL7_T0SSL5			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00010, 5'b11110, 5'b10110, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'h2}
#define MT_MPICL_T2SSL1_T1SSL6_T0SSL5			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00110, 5'b11010, 5'b10110, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'h1, 4'h2, 4'hx}
#define MT_MPICL_T2SSL1_T1SSL7_T0SSL5			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00110, 5'b11110, 5'b10110, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'h2}
#define MT_MPICL_T1ASL0_T0ASL1_UE0_SE1			{4'bxxxx, 4'bxxxx, 4'bxx11, 5'bxxxxx, 5'bxxxxx, 5'b00010, 5'b00110, 4'hx, 4'h2, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}	
#define MT_MPICL_T1ASL0_T0ASL1_SE0_UE1			{4'bxxxx, 4'bxxxx, 4'bxx11, 5'bxxxxx, 5'bxxxxx, 5'b00010, 5'b00110, 4'hx, 4'h2, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}	
#define MT_MPICL_T1ASL0_T0ASL6_UE0_SE6			{4'bxxxx, 4'bxxxx, 4'bxx11, 5'bxxxxx, 5'bxxxxx, 5'b00010, 5'b11010, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx}
#define MT_MPICL_T1ASL0_T0ASL7_SE0_UE7			{4'bxxxx, 4'bxxxx, 4'bxx11, 5'bxxxxx, 5'bxxxxx, 5'b00010, 5'b11110, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_MPICL_T1ASL1_T0ASL6_UE1_SE6			{4'bxxxx, 4'bxxxx, 4'bxx11, 5'bxxxxx, 5'bxxxxx, 5'b00110, 5'b11010, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx}
#define MT_MPICL_T1ASL1_T0ASL7_SE1_UE7			{4'bxxxx, 4'bxxxx, 4'bxx11, 5'bxxxxx, 5'bxxxxx, 5'b00110, 5'b11110, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_MPICL_T2ASL0_T1ASL1_T0ASL2_UE0_SE1_UE2	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00010, 5'b00110, 5'b01010, 4'hx, 4'h4, 4'h2, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_MPICL_T2ASL0_T1ASL6_T0ASL2_UE0_UE6_SE2	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00010, 5'b11010, 5'b01010, 4'hx, 4'h4, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_MPICL_T2ASL0_T1ASL7_T0ASL2_SE0_UE7_UE2	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00010, 5'b11110, 5'b01010, 4'hx, 4'h4, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2}
#define MT_MPICL_T2ASL1_T1ASL6_T0ASL2_UE1_SE6_UE2	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00110, 5'b11010, 5'b01010, 4'hx, 4'hx, 4'h4, 4'h1, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_MPICL_T2ASL1_T1ASL7_T0ASL2_UE1_UE7_SE2	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00110, 5'b11110, 5'b01010, 4'hx, 4'hx, 4'h4, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2}
#define MT_MPICL_T2ASL3_T1ASL0_T0ASL1_UE3_SE0_UE1	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b01110, 5'b00010, 5'b00110, 4'hx, 4'h2, 4'h1, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_MPICL_T2ASL3_T1ASL0_T0ASL6_UE3_UE0_SE6	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b01110, 5'b00010, 5'b11010, 4'hx, 4'h2, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'h1, 4'hx}
#define MT_MPICL_T2ASL3_T1ASL0_T0ASL7_SE3_UE0_UE7	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b01110, 5'b00010, 5'b11110, 4'hx, 4'h2, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_MPICL_T2ASL3_T1ASL1_T0ASL6_UE3_SE1_UE6	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b01110, 5'b00110, 5'b11010, 4'hx, 4'hx, 4'h2, 4'hx, 4'h4, 4'hx, 4'hx, 4'h1, 4'hx}
#define MT_MPICL_T2ASL3_T1ASL1_T0ASL7_UE3_UE1_SE7	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b01110, 5'b00110, 5'b11110, 4'hx, 4'hx, 4'h2, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_MPICL_T2ASL1_T1ASL4_T0ASL0_UE1_SE4_UE0	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00110, 5'b10010, 5'b00010, 4'hx, 4'h1, 4'h4, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx}
#define MT_MPICL_T2ASL6_T1ASL4_T0ASL0_UE6_UE4_SE0	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b11010, 5'b10010, 5'b00010, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'h4, 4'hx}
#define MT_MPICL_T2ASL7_T1ASL4_T0ASL0_SE7_UE4_UE0	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b11110, 5'b10010, 5'b00010, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'h4}
#define MT_MPICL_T2ASL6_T1ASL4_T0ASL1_UE6_SE4_UE1	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b11010, 5'b10010, 5'b00110, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'h2, 4'hx, 4'h4, 4'hx}
#define MT_MPICL_T2ASL7_T1ASL4_T0ASL1_UE7_UE4_SE1	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b11110, 5'b10010, 5'b00110, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'h4}
#define MT_MPICL_T2ASL0_T1ASL1_T0ASL5_UE0_SE1_UE5	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00010, 5'b00110, 5'b10110, 4'hx, 4'h4, 4'h2, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx}
#define MT_MPICL_T2ASL0_T1ASL6_T0ASL5_UE0_UE6_SE5	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00010, 5'b11010, 5'b10110, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'h2, 4'hx}
#define MT_MPICL_T2ASL0_T1ASL7_T0ASL5_SE0_UE7_UE5	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00010, 5'b11110, 5'b10110, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'h2}
#define MT_MPICL_T2ASL1_T1ASL6_T0ASL5_UE1_SE6_UE5	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00110, 5'b11010, 5'b10110, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'h1, 4'h2, 4'hx}
#define MT_MPICL_T2ASL1_T1ASL7_T0ASL5_UE1_UE7_SE5	{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00110, 5'b11110, 5'b10110, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'h2}
#define MT_MPICL_T1USL0_T0SSL1				{4'bxxxx, 4'bxxxx, 4'bxx11, 5'bxxxxx, 5'bxxxxx, 5'b00010, 5'b00101, 4'hx, 4'h2, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}	
#define MT_MPICL_T1SSL0_T0USL6				{4'bxxxx, 4'bxxxx, 4'bxx11, 5'bxxxxx, 5'bxxxxx, 5'b00001, 5'b11010, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx}
#define MT_MPICL_T1USL0_T0SSL7				{4'bxxxx, 4'bxxxx, 4'bxx11, 5'bxxxxx, 5'bxxxxx, 5'b00010, 5'b11101, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_MPICL_T1SSL1_T0USL6				{4'bxxxx, 4'bxxxx, 4'bxx11, 5'bxxxxx, 5'bxxxxx, 5'b00101, 5'b11010, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx}
#define MT_MPICL_T1USL1_T0SSL7				{4'bxxxx, 4'bxxxx, 4'bxx11, 5'bxxxxx, 5'bxxxxx, 5'b00110, 5'b11101, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_MPICL_T2USL0_T1SSL1_T0USL2			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00010, 5'b00101, 5'b01010, 4'hx, 4'h4, 4'h2, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_MPICL_T2USL0_T1USL6_T0SSL2			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00010, 5'b11010, 5'b01001, 4'hx, 4'h4, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_MPICL_T2SSL0_T1USL7_T0USL2			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00001, 5'b11110, 5'b01010, 4'hx, 4'h4, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2}
#define MT_MPICL_T2USL1_T1SSL6_T0USL2			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00110, 5'b11001, 5'b01010, 4'hx, 4'hx, 4'h4, 4'h1, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx}
#define MT_MPICL_T2USL1_T1USL7_T0SSL2			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00110, 5'b11110, 5'b01001, 4'hx, 4'hx, 4'h4, 4'h1, 4'hx, 4'hx, 4'hx, 4'hx, 4'h2}
#define MT_MPICL_T2USL3_T1SSL0_T0USL1			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b01110, 5'b00001, 5'b00110, 4'hx, 4'h2, 4'h1, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx}
#define MT_MPICL_T2USL3_T1USL0_T0SSL6			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b01110, 5'b00010, 5'b11001, 4'hx, 4'h2, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'h1, 4'hx}
#define MT_MPICL_T2SSL3_T1USL0_T0USL7			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b01101, 5'b00010, 5'b11110, 4'hx, 4'h2, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_MPICL_T2USL3_T1SSL1_T0USL6			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b01110, 5'b00101, 5'b11010, 4'hx, 4'hx, 4'h2, 4'hx, 4'h4, 4'hx, 4'hx, 4'h1, 4'hx}
#define MT_MPICL_T2USL3_T1USL1_T0SSL7			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b01110, 5'b00110, 5'b11101, 4'hx, 4'hx, 4'h2, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'h1}
#define MT_MPICL_T2USL1_T1SSL4_T0USL0			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00110, 5'b10001, 5'b00010, 4'hx, 4'h1, 4'h4, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'hx}
#define MT_MPICL_T2USL6_T1USL4_T0SSL0			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b11010, 5'b10010, 5'b00001, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'h4, 4'hx}
#define MT_MPICL_T2SSL7_T1USL4_T0USL0			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b11101, 5'b10010, 5'b00010, 4'hx, 4'h1, 4'hx, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'h4}
#define MT_MPICL_T2USL6_T1SSL4_T0USL1			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b11010, 5'b10001, 5'b00110, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'h2, 4'hx, 4'h4, 4'hx}
#define MT_MPICL_T2USL7_T1USL4_T0SSL1			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b11110, 5'b10010, 5'b00101, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx, 4'h2, 4'hx, 4'hx, 4'h4}
#define MT_MPICL_T2USL0_T1SSL1_T0USL5			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00010, 5'b00101, 5'b10110, 4'hx, 4'h4, 4'h2, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'hx}
#define MT_MPICL_T2USL0_T1USL6_T0SSL5			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00010, 5'b11010, 5'b10101, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'h2, 4'hx}
#define MT_MPICL_T2SSL0_T1USL7_T0USL5			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00001, 5'b11110, 5'b10110, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'h2}
#define MT_MPICL_T2USL1_T1SSL6_T0USL5			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00110, 5'b11001, 5'b10110, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'h1, 4'h2, 4'hx}
#define MT_MPICL_T2USL1_T1USL7_T0SSL5			{4'bxxxx, 4'bxxxx, 4'bx111, 5'bxxxxx, 5'b00110, 5'b11110, 5'b10101, 4'hx, 4'hx, 4'h4, 4'hx, 4'hx, 4'hx, 4'h1, 4'hx, 4'h2}
*/

/////////////////////// T H E    E N D ///////////////////////////////
