{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1451837549502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1451837549502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 04 01:12:29 2016 " "Processing started: Mon Jan 04 01:12:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1451837549502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837549502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prj_niosii_sdram -c niosii_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off prj_niosii_sdram -c niosii_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837549502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1451837549899 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "niosii.qsys " "Elaborating Qsys system entity \"niosii.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837558000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:41 Progress: Loading prj_niosii_sdram/niosii.qsys " "2016.01.04.01:12:41 Progress: Loading prj_niosii_sdram/niosii.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837561542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:41 Progress: Reading input file " "2016.01.04.01:12:41 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837561916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:41 Progress: Adding altpll_0 \[altpll 15.1\] " "2016.01.04.01:12:41 Progress: Adding altpll_0 \[altpll 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837561992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:43 Progress: Parameterizing module altpll_0 " "2016.01.04.01:12:43 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837563054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:43 Progress: Adding clk_0 \[clock_source 15.1\] " "2016.01.04.01:12:43 Progress: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837563059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:43 Progress: Parameterizing module clk_0 " "2016.01.04.01:12:43 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837563175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:43 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\] " "2016.01.04.01:12:43 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837563176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:43 Progress: Parameterizing module jtag_uart_0 " "2016.01.04.01:12:43 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837563201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:43 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.1\] " "2016.01.04.01:12:43 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837563202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:43 Progress: Parameterizing module nios2_gen2_0 " "2016.01.04.01:12:43 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837563338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:43 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\] " "2016.01.04.01:12:43 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837563341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:43 Progress: Parameterizing module onchip_memory2_0 " "2016.01.04.01:12:43 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837563359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:43 Progress: Adding pio_0 \[altera_avalon_pio 15.1\] " "2016.01.04.01:12:43 Progress: Adding pio_0 \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837563359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:43 Progress: Parameterizing module pio_0 " "2016.01.04.01:12:43 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837563380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:43 Progress: Building connections " "2016.01.04.01:12:43 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837563380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:43 Progress: Parameterizing connections " "2016.01.04.01:12:43 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837563419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:43 Progress: Validating " "2016.01.04.01:12:43 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837563424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.01:12:43 Progress: Done reading input file " "2016.01.04.01:12:43 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837563981 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Niosii.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "Niosii.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837564585 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Niosii.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "Niosii.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837564585 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Niosii.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit. " "Niosii.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837564585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Niosii: Generating niosii \"niosii\" for QUARTUS_SYNTH " "Niosii: Generating niosii \"niosii\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837567899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837569362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0 " "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837569374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0 " "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837569383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837569384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837569389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837569394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837569398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0 " "Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837569404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837569407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837569414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837569419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837569424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"niosii\" instantiated altpll \"altpll_0\" " "Altpll_0: \"niosii\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837574932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'niosii_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'niosii_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837574947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_jtag_uart_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_5942334350980748603.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_5942334350980748603.dir/0003_jtag_uart_0_gen//niosii_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_jtag_uart_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_5942334350980748603.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_5942334350980748603.dir/0003_jtag_uart_0_gen//niosii_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837574947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'niosii_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'niosii_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837575217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"niosii\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"niosii\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837575223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"niosii\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"niosii\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837575433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'niosii_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'niosii_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837575443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_onchip_memory2_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_5942334350980748603.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_5942334350980748603.dir/0004_onchip_memory2_0_gen//niosii_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_onchip_memory2_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_5942334350980748603.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_5942334350980748603.dir/0004_onchip_memory2_0_gen//niosii_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837575443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'niosii_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'niosii_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837575761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"niosii\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"niosii\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837575766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'niosii_pio_0' " "Pio_0: Starting RTL generation for module 'niosii_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837575775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_pio_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_5942334350980748603.dir/0005_pio_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_5942334350980748603.dir/0005_pio_0_gen//niosii_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_pio_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_5942334350980748603.dir/0005_pio_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_5942334350980748603.dir/0005_pio_0_gen//niosii_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837575775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'niosii_pio_0' " "Pio_0: Done RTL generation for module 'niosii_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837575971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"niosii\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"niosii\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837575973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837577168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837577316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837577447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837577566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837577695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"niosii\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"niosii\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837578530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"niosii\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"niosii\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837578541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_synchronizer: \"niosii\" instantiated altera_irq_clock_crosser \"irq_synchronizer\" " "Irq_synchronizer: \"niosii\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837578542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"niosii\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"niosii\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837578544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'niosii_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'niosii_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837578554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosii_nios2_gen2_0_cpu --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_5942334350980748603.dir/0009_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_5942334350980748603.dir/0009_cpu_gen//niosii_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosii_nios2_gen2_0_cpu --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_5942334350980748603.dir/0009_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_5942334350980748603.dir/0009_cpu_gen//niosii_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837578554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:12:59 (*) Starting Nios II generation " "Cpu: # 2016.01.04 01:12:59 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:12:59 (*)   Checking for plaintext license. " "Cpu: # 2016.01.04 01:12:59 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:02 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/ " "Cpu: # 2016.01.04 01:13:02 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2016.01.04 01:13:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:02 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2016.01.04 01:13:02 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:02 (*)   Plaintext license not found. " "Cpu: # 2016.01.04 01:13:02 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:02 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2016.01.04 01:13:02 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:05 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/ " "Cpu: # 2016.01.04 01:13:05 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2016.01.04 01:13:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:05 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2016.01.04 01:13:05 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:05 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2016.01.04 01:13:05 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:05 (*)   Elaborating CPU configuration settings " "Cpu: # 2016.01.04 01:13:05 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:05 (*)   Creating all objects for CPU " "Cpu: # 2016.01.04 01:13:05 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:05 (*)     Testbench " "Cpu: # 2016.01.04 01:13:05 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:05 (*)     Instruction decoding " "Cpu: # 2016.01.04 01:13:05 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:05 (*)       Instruction fields " "Cpu: # 2016.01.04 01:13:05 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:06 (*)       Instruction decodes " "Cpu: # 2016.01.04 01:13:06 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:06 (*)       Signals for RTL simulation waveforms " "Cpu: # 2016.01.04 01:13:06 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:06 (*)       Instruction controls " "Cpu: # 2016.01.04 01:13:06 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:06 (*)     Pipeline frontend " "Cpu: # 2016.01.04 01:13:06 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:06 (*)     Pipeline backend " "Cpu: # 2016.01.04 01:13:06 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:08 (*)   Generating RTL from CPU objects " "Cpu: # 2016.01.04 01:13:08 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:10 (*)   Creating encrypted RTL " "Cpu: # 2016.01.04 01:13:10 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 01:13:11 (*) Done Nios II generation " "Cpu: # 2016.01.04 01:13:11 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'niosii_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'niosii_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Niosii: Done \"niosii\" with 27 modules, 50 files " "Niosii: Done \"niosii\" with 27 modules, 50 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837591486 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "niosii.qsys " "Finished elaborating Qsys system entity \"niosii.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837592416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosii_top-Behavioral " "Found design unit 1: niosii_top-Behavioral" {  } { { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/niosii_top.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592904 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosii_top " "Found entity 1: niosii_top" {  } { { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/niosii_top.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii " "Found entity 1: niosii" {  } { { "db/ip/niosii/niosii.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/niosii.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/niosii/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592921 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/niosii/submodules/altera_merlin_master_agent.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/niosii/submodules/altera_merlin_master_translator.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/niosii/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592931 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/niosii/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/niosii/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/niosii/submodules/niosii_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_altpll_0_dffpipe_l2c " "Found entity 1: niosii_altpll_0_dffpipe_l2c" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592951 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_altpll_0_stdsync_sv6 " "Found entity 2: niosii_altpll_0_stdsync_sv6" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592951 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosii_altpll_0_altpll_mka2 " "Found entity 3: niosii_altpll_0_altpll_mka2" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592951 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosii_altpll_0 " "Found entity 4: niosii_altpll_0" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_irq_mapper " "Found entity 1: niosii_irq_mapper" {  } { { "db/ip/niosii/submodules/niosii_irq_mapper.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/niosii_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_jtag_uart_0_sim_scfifo_w " "Found entity 1: niosii_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592956 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_jtag_uart_0_scfifo_w " "Found entity 2: niosii_jtag_uart_0_scfifo_w" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592956 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosii_jtag_uart_0_sim_scfifo_r " "Found entity 3: niosii_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592956 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosii_jtag_uart_0_scfifo_r " "Found entity 4: niosii_jtag_uart_0_scfifo_r" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592956 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosii_jtag_uart_0 " "Found entity 5: niosii_jtag_uart_0" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0 " "Found entity 1: niosii_mm_interconnect_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosii_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_cmd_demux " "Found entity 1: niosii_mm_interconnect_0_cmd_demux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_cmd_mux " "Found entity 1: niosii_mm_interconnect_0_cmd_mux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451837592974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451837592975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_router_default_decode " "Found entity 1: niosii_mm_interconnect_0_router_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592976 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_mm_interconnect_0_router " "Found entity 2: niosii_mm_interconnect_0_router" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451837592977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451837592977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosii_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592978 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_mm_interconnect_0_router_002 " "Found entity 2: niosii_mm_interconnect_0_router_002" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_rsp_demux " "Found entity 1: niosii_mm_interconnect_0_rsp_demux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_rsp_demux_001 " "Found entity 1: niosii_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_rsp_mux " "Found entity 1: niosii_mm_interconnect_0_rsp_mux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0 " "Found entity 1: niosii_nios2_gen2_0" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837592989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837592989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: niosii_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: niosii_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosii_nios2_gen2_0_cpu_bht_module " "Found entity 3: niosii_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosii_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: niosii_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosii_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: niosii_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosii_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: niosii_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosii_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: niosii_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosii_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: niosii_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosii_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: niosii_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosii_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: niosii_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosii_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: niosii_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosii_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: niosii_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosii_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: niosii_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosii_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: niosii_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosii_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: niosii_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosii_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: niosii_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosii_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: niosii_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosii_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: niosii_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "22 niosii_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: niosii_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "23 niosii_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: niosii_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "24 niosii_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: niosii_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "25 niosii_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: niosii_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "26 niosii_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: niosii_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""} { "Info" "ISGN_ENTITY_NAME" "27 niosii_nios2_gen2_0_cpu " "Found entity 27: niosii_nios2_gen2_0_cpu" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837593638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: niosii_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837593642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: niosii_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837593644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: niosii_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837593647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0_cpu_mult_cell " "Found entity 1: niosii_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837593649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0_cpu_test_bench " "Found entity 1: niosii_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837593652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_onchip_memory2_0 " "Found entity 1: niosii_onchip_memory2_0" {  } { { "db/ip/niosii/submodules/niosii_onchip_memory2_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837593654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_pio_0 " "Found entity 1: niosii_pio_0" {  } { { "db/ip/niosii/submodules/niosii_pio_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837593657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837593657 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "niosii_top " "Elaborating entity \"niosii_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1451837593731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii niosii:u0 " "Elaborating entity \"niosii\" for hierarchy \"niosii:u0\"" {  } { { "niosii_top.vhd" "u0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/niosii_top.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837593746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_altpll_0 niosii:u0\|niosii_altpll_0:altpll_0 " "Elaborating entity \"niosii_altpll_0\" for hierarchy \"niosii:u0\|niosii_altpll_0:altpll_0\"" {  } { { "db/ip/niosii/niosii.v" "altpll_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/niosii.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837593767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_altpll_0_stdsync_sv6 niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"niosii_altpll_0_stdsync_sv6\" for hierarchy \"niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "stdsync2" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_altpll_0.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837593773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_altpll_0_dffpipe_l2c niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_stdsync_sv6:stdsync2\|niosii_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"niosii_altpll_0_dffpipe_l2c\" for hierarchy \"niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_stdsync_sv6:stdsync2\|niosii_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "dffpipe3" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837593777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_altpll_0_altpll_mka2 niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_mka2:sd1 " "Elaborating entity \"niosii_altpll_0_altpll_mka2\" for hierarchy \"niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_mka2:sd1\"" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "sd1" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_altpll_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837593783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_jtag_uart_0 niosii:u0\|niosii_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"niosii_jtag_uart_0\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/niosii/niosii.v" "jtag_uart_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/niosii.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837593797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_jtag_uart_0_scfifo_w niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w " "Elaborating entity \"niosii_jtag_uart_0_scfifo_w\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "the_niosii_jtag_uart_0_scfifo_w" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837593805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "wfifo" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837594062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837594062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837594062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837594062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837594062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837594062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837594062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837594062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837594062 ""}  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451837594062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837594106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837594106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837594122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837594122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837594140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837594140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837594189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837594189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837594241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837594241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837594293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837594293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_jtag_uart_0_scfifo_r niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r " "Elaborating entity \"niosii_jtag_uart_0_scfifo_r\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "the_niosii_jtag_uart_0_scfifo_r" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "niosii_jtag_uart_0_alt_jtag_atlantic" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837594535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837594535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837594535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837594535 ""}  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451837594535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594563 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594588 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0 niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"niosii_nios2_gen2_0\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/niosii/niosii.v" "nios2_gen2_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/niosii.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu " "Elaborating entity \"niosii_nios2_gen2_0_cpu\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0.v" "cpu" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_test_bench niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_test_bench:the_niosii_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"niosii_nios2_gen2_0_cpu_test_bench\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_test_bench:the_niosii_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_test_bench" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 6123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_ic_data_module niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_ic_data_module:niosii_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"niosii_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_ic_data_module:niosii_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_ic_data" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 7125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837594978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_ic_data_module:niosii_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_ic_data_module:niosii_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837595105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837595105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_ic_data_module:niosii_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_ic_data_module:niosii_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_ic_tag_module niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_ic_tag_module:niosii_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"niosii_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_ic_tag_module:niosii_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_ic_tag" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 7191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_ic_tag_module:niosii_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_ic_tag_module:niosii_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ad1 " "Found entity 1: altsyncram_9ad1" {  } { { "db/altsyncram_9ad1.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/altsyncram_9ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837595210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837595210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ad1 niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_ic_tag_module:niosii_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated " "Elaborating entity \"altsyncram_9ad1\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_ic_tag_module:niosii_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_bht_module niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_bht_module:niosii_nios2_gen2_0_cpu_bht " "Elaborating entity \"niosii_nios2_gen2_0_cpu_bht_module\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_bht_module:niosii_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_bht" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 7389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_bht_module:niosii_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_bht_module:niosii_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837595297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837595297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_bht_module:niosii_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_bht_module:niosii_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_register_bank_a_module niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"niosii_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_register_bank_a" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 8328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837595398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837595398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_register_bank_b_module niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"niosii_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_register_bank_b" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 8346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_mult_cell niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"niosii_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_mult_cell" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 8931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837595539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837595539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837595990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837596004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837596023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837596041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_dc_tag_module niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_tag_module:niosii_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"niosii_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_tag_module:niosii_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_dc_tag" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 9353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837596636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_tag_module:niosii_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_tag_module:niosii_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837596654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3gc1 " "Found entity 1: altsyncram_3gc1" {  } { { "db/altsyncram_3gc1.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/altsyncram_3gc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837596707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837596707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3gc1 niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_tag_module:niosii_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3gc1:auto_generated " "Elaborating entity \"altsyncram_3gc1\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_tag_module:niosii_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3gc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837596708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_dc_data_module niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_data_module:niosii_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"niosii_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_data_module:niosii_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_dc_data" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 9419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837596726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_data_module:niosii_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_data_module:niosii_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837596755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837596812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837596812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_data_module:niosii_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_data_module:niosii_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837596813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_dc_victim_module niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_victim_module:niosii_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"niosii_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_victim_module:niosii_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_dc_victim" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 9531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837596838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_victim_module:niosii_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_victim_module:niosii_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837596867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837596925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837596925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_victim_module:niosii_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_dc_victim_module:niosii_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837596926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 10284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837596949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_debug niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837596982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_break niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_xbrk niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_dbrk niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_itrace niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_dtrace niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_td_mode niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosii_nios2_gen2_0_cpu_nios2_oci_td_mode:niosii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosii_nios2_gen2_0_cpu_nios2_oci_td_mode:niosii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_fifo niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_pib niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_pib:the_niosii_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_pib:the_niosii_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_im niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_im:the_niosii_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_im:the_niosii_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_avalon_reg niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_ocimem niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_ociram_sp_ram_module niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"niosii_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837597386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837597386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_debug_slave_wrapper niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"niosii_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_debug_slave_tck niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"niosii_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosii_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_debug_slave_sysclk niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"niosii_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "niosii_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_onchip_memory2_0 niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"niosii_onchip_memory2_0\" for hierarchy \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/niosii/niosii.v" "onchip_memory2_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/niosii.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_onchip_memory2_0.v" "the_altsyncram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_onchip_memory2_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837597676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosii_onchip_memory2_0.hex " "Parameter \"init_file\" = \"niosii_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837597676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837597676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 12000 " "Parameter \"maximum_depth\" = \"12000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837597676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12000 " "Parameter \"numwords_a\" = \"12000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837597676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837597676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837597676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837597676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837597676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837597676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837597676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837597676 ""}  } { { "db/ip/niosii/submodules/niosii_onchip_memory2_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451837597676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72d1 " "Found entity 1: altsyncram_72d1" {  } { { "db/altsyncram_72d1.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/altsyncram_72d1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837597725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837597725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72d1 niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated " "Elaborating entity \"altsyncram_72d1\" for hierarchy \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837597726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837598117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837598117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_72d1.tdf" "decode3" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/altsyncram_72d1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837598165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837598165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_72d1.tdf" "mux2" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/altsyncram_72d1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_pio_0 niosii:u0\|niosii_pio_0:pio_0 " "Elaborating entity \"niosii_pio_0\" for hierarchy \"niosii:u0\|niosii_pio_0:pio_0\"" {  } { { "db/ip/niosii/niosii.v" "pio_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/niosii.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0 niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosii_mm_interconnect_0\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/niosii/niosii.v" "mm_interconnect_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/niosii.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_router niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router:router " "Elaborating entity \"niosii_mm_interconnect_0_router\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router:router\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_router_default_decode niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router:router\|niosii_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosii_mm_interconnect_0_router_default_decode\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router:router\|niosii_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_router_002 niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosii_mm_interconnect_0_router_002\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_002" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_router_002_default_decode niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router_002:router_002\|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosii_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router_002:router_002\|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_cmd_demux niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosii_mm_interconnect_0_cmd_demux\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_demux" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_cmd_mux niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosii_mm_interconnect_0_cmd_mux\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_mux" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_rsp_demux niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosii_mm_interconnect_0_rsp_demux\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_demux" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_rsp_demux_001 niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"niosii_mm_interconnect_0_rsp_demux_001\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_rsp_mux niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosii_mm_interconnect_0_rsp_mux\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_mux" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "crosser" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_avalon_st_adapter niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosii_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_irq_mapper niosii:u0\|niosii_irq_mapper:irq_mapper " "Elaborating entity \"niosii_irq_mapper\" for hierarchy \"niosii:u0\|niosii_irq_mapper:irq_mapper\"" {  } { { "db/ip/niosii/niosii.v" "irq_mapper" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/niosii.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser niosii:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "db/ip/niosii/niosii.v" "irq_synchronizer" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/niosii.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837598959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837598959 ""}  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451837598959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598961 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosii:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosii:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/niosii/niosii.v" "rst_controller" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/niosii.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosii:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosii:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/niosii/niosii.v" "rst_controller_001" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/niosii.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837598984 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3370 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1451837600094 "|niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1451837600635 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.01.04.01:13:24 Progress: Loading sld79e73f92/alt_sld_fab_wrapper_hw.tcl " "2016.01.04.01:13:24 Progress: Loading sld79e73f92/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837604020 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837605832 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837605990 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837607070 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837607102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837607140 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837607197 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837607202 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837607203 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1451837607874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79e73f92/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld79e73f92/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld79e73f92/alt_sld_fab.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/sld79e73f92/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837608032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837608032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837608086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837608086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837608088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837608088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837608108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837608108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837608151 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837608151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837608151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/sld79e73f92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837608178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837608178 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1451837612292 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1451837612292 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1451837612292 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1451837612292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837612358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612358 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451837612358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837612401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837612401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837612426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_mult_cell:the_niosii_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451837612426 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451837612426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451837612469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837612469 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1451837613383 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1451837613383 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1451837613437 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1451837613437 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1451837613437 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1451837613437 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1451837613438 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1451837613455 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/niosii/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 393 -1 0 } } { "db/ip/niosii/submodules/altera_merlin_master_agent.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 7786 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 348 -1 0 } } { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2777 -1 0 } } { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 6047 -1 0 } } { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 7795 -1 0 } } { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 4197 -1 0 } } { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 5966 -1 0 } } { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/db/ip/niosii/submodules/niosii_altpll_0.v" 249 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1451837613618 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1451837613618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837615674 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1451837618356 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837618623 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1451837619019 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1451837619019 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837619168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/output_files/niosii_top.map.smsg " "Generated suppressed messages file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/output_files/niosii_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837619821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1451837620951 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451837620951 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_button\[1\] " "No output dependent on input pin \"p_button\[1\]\"" {  } { { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_sdram/niosii_top.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451837621403 "|niosii_top|p_button[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1451837621403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4764 " "Implemented 4764 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1451837621406 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1451837621406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4444 " "Implemented 4444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1451837621406 ""} { "Info" "ICUT_CUT_TM_RAMS" "297 " "Implemented 297 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1451837621406 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1451837621406 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1451837621406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1451837621406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "967 " "Peak virtual memory: 967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1451837621484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 04 01:13:41 2016 " "Processing ended: Mon Jan 04 01:13:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1451837621484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1451837621484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1451837621484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1451837621484 ""}
