build_CH32x035_Sample/core_riscv.o: sources/device/core/core_riscv.c \
 /home/giahuy/tools/MRS_Toolchain_Linux_x64_V1.92.1/RISC-V_Embedded_GCC/riscv-none-embed/include/stdint.h \
 /home/giahuy/tools/MRS_Toolchain_Linux_x64_V1.92.1/RISC-V_Embedded_GCC/riscv-none-embed/include/machine/_default_types.h \
 /home/giahuy/tools/MRS_Toolchain_Linux_x64_V1.92.1/RISC-V_Embedded_GCC/riscv-none-embed/include/sys/features.h \
 /home/giahuy/tools/MRS_Toolchain_Linux_x64_V1.92.1/RISC-V_Embedded_GCC/riscv-none-embed/include/_newlib_version.h \
 /home/giahuy/tools/MRS_Toolchain_Linux_x64_V1.92.1/RISC-V_Embedded_GCC/riscv-none-embed/include/sys/_intsup.h \
 /home/giahuy/tools/MRS_Toolchain_Linux_x64_V1.92.1/RISC-V_Embedded_GCC/riscv-none-embed/include/sys/_stdint.h
