{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667343267203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667343267203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 02:54:27 2022 " "Processing started: Wed Nov 02 02:54:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667343267203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1667343267203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw2 -c hw2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw2 -c hw2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1667343267204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1667343267926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1667343267927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/TPNS/Documents/SDSU/Course 4/Semester I/COMPE 475/HW/HW2/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667343279606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667343279606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_y.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_y.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_y " "Found entity 1: mux_y" {  } { { "mux_y.sv" "" { Text "C:/Users/TPNS/Documents/SDSU/Course 4/Semester I/COMPE 475/HW/HW2/mux_y.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667343279608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667343279608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_x " "Found entity 1: mux_x" {  } { { "mux_x.sv" "" { Text "C:/Users/TPNS/Documents/SDSU/Course 4/Semester I/COMPE 475/HW/HW2/mux_x.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667343279610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667343279610 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "mux_src1.sv(12) " "Verilog HDL Event Control warning at mux_src1.sv(12): event expression contains \"\|\" or \"\|\|\"" {  } { { "mux_src1.sv" "" { Text "C:/Users/TPNS/Documents/SDSU/Course 4/Semester I/COMPE 475/HW/HW2/mux_src1.sv" 12 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Design Software" 0 -1 1667343279611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_src1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_src1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_src1 " "Found entity 1: mux_src1" {  } { { "mux_src1.sv" "" { Text "C:/Users/TPNS/Documents/SDSU/Course 4/Semester I/COMPE 475/HW/HW2/mux_src1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667343279611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667343279611 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "testbench.sv(15) " "Verilog HDL Instantiation warning at testbench.sv(15): instance has no name" {  } { { "testbench.sv" "" { Text "C:/Users/TPNS/Documents/SDSU/Course 4/Semester I/COMPE 475/HW/HW2/testbench.sv" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1667343279613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1667343279656 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "a testbench.sv(9) " "Verilog HDL warning at testbench.sv(9): assignments to a create a combinational loop" {  } { { "testbench.sv" "" { Text "C:/Users/TPNS/Documents/SDSU/Course 4/Semester I/COMPE 475/HW/HW2/testbench.sv" 9 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1667343279658 "|testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "b testbench.sv(10) " "Verilog HDL warning at testbench.sv(10): assignments to b create a combinational loop" {  } { { "testbench.sv" "" { Text "C:/Users/TPNS/Documents/SDSU/Course 4/Semester I/COMPE 475/HW/HW2/testbench.sv" 10 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1667343279658 "|testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "c testbench.sv(11) " "Verilog HDL warning at testbench.sv(11): assignments to c create a combinational loop" {  } { { "testbench.sv" "" { Text "C:/Users/TPNS/Documents/SDSU/Course 4/Semester I/COMPE 475/HW/HW2/testbench.sv" 11 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1667343279658 "|testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "s\[0\] testbench.sv(12) " "Verilog HDL warning at testbench.sv(12): assignments to s\[0\] create a combinational loop" {  } { { "testbench.sv" "" { Text "C:/Users/TPNS/Documents/SDSU/Course 4/Semester I/COMPE 475/HW/HW2/testbench.sv" 12 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1667343279660 "|testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "s\[1\] testbench.sv(13) " "Verilog HDL warning at testbench.sv(13): assignments to s\[1\] create a combinational loop" {  } { { "testbench.sv" "" { Text "C:/Users/TPNS/Documents/SDSU/Course 4/Semester I/COMPE 475/HW/HW2/testbench.sv" 13 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1667343279660 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_src1 mux_src1:comb_8 " "Elaborating entity \"mux_src1\" for hierarchy \"mux_src1:comb_8\"" {  } { { "testbench.sv" "comb_8" { Text "C:/Users/TPNS/Documents/SDSU/Course 4/Semester I/COMPE 475/HW/HW2/testbench.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667343279670 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux_src1.sv(15) " "Verilog HDL Case Statement warning at mux_src1.sv(15): incomplete case statement has no default case item" {  } { { "mux_src1.sv" "" { Text "C:/Users/TPNS/Documents/SDSU/Course 4/Semester I/COMPE 475/HW/HW2/mux_src1.sv" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1667343279671 "|mux_src1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "src1 mux_src1.sv(12) " "Verilog HDL Always Construct warning at mux_src1.sv(12): inferring latch(es) for variable \"src1\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_src1.sv" "" { Text "C:/Users/TPNS/Documents/SDSU/Course 4/Semester I/COMPE 475/HW/HW2/mux_src1.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1667343279671 "|mux_src1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1 mux_src1.sv(12) " "Inferred latch for \"src1\" at mux_src1.sv(12)" {  } { { "mux_src1.sv" "" { Text "C:/Users/TPNS/Documents/SDSU/Course 4/Semester I/COMPE 475/HW/HW2/mux_src1.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667343279671 "|mux_src1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667343279763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 02:54:39 2022 " "Processing ended: Wed Nov 02 02:54:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667343279763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667343279763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667343279763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1667343279763 ""}
