

================================================================
== Synthesis Summary Report of 'jacobi_1d'
================================================================
+ General Information: 
    * Date:           Mon May  5 03:23:13 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        jacobi_1d
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                 Modules                | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |                 & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ jacobi_1d                             |     -|  0.32|    20401|  1.020e+05|         -|    20402|     -|        no|     -|  11 (~0%)|  1760 (~0%)|  1514 (~0%)|    -|
    | o VITIS_LOOP_9_1                       |     -|  3.65|    20400|  1.020e+05|       510|        -|    40|        no|     -|         -|           -|           -|    -|
    |  + jacobi_1d_Pipeline_VITIS_LOOP_11_2  |     -|  0.32|      253|  1.265e+03|         -|      253|     -|        no|     -|         -|   489 (~0%)|   234 (~0%)|    -|
    |   o VITIS_LOOP_11_2                    |    II|  3.65|      251|  1.255e+03|        18|        2|   118|       yes|     -|         -|           -|           -|    -|
    |  + jacobi_1d_Pipeline_VITIS_LOOP_15_3  |     -|  0.32|      253|  1.265e+03|         -|      253|     -|        no|     -|         -|   489 (~0%)|   234 (~0%)|    -|
    |   o VITIS_LOOP_15_3                    |    II|  3.65|      251|  1.255e+03|        18|        2|   118|       yes|     -|         -|           -|           -|    -|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 7        |
| A_address1 | 7        |
| A_d0       | 64       |
| A_q0       | 64       |
| A_q1       | 64       |
| B_address0 | 7        |
| B_address1 | 7        |
| B_d0       | 64       |
| B_q0       | 64       |
| B_q1       | 64       |
+------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| n         | ap_none | 32       |
| tsteps    | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| tsteps   | in        | int      |
| n        | in        | int      |
| A        | inout     | double*  |
| B        | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| tsteps   | tsteps       | port    |          |
| n        | n            | port    |          |
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_we0        | port    |          |
| A        | A_d0         | port    |          |
| A        | A_q0         | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_q1         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_we0        | port    |          |
| B        | B_d0         | port    |          |
| B        | B_q0         | port    |          |
| B        | B_address1   | port    | offset   |
| B        | B_ce1        | port    |          |
| B        | B_q1         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                  | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+---------------------------------------+-----+--------+------------+-----+--------+---------+
| + jacobi_1d                           | 11  |        |            |     |        |         |
|   t_2_fu_80_p2                        | -   |        | t_2        | add | fabric | 0       |
|  + jacobi_1d_Pipeline_VITIS_LOOP_11_2 | 0   |        |            |     |        |         |
|    add_ln12_fu_141_p2                 | -   |        | add_ln12   | add | fabric | 0       |
|    add_ln12_1_fu_162_p2               | -   |        | add_ln12_1 | add | fabric | 0       |
|    add_ln12_2_fu_168_p2               | -   |        | add_ln12_2 | add | fabric | 0       |
|  + jacobi_1d_Pipeline_VITIS_LOOP_15_3 | 0   |        |            |     |        |         |
|    add_ln16_fu_141_p2                 | -   |        | add_ln16   | add | fabric | 0       |
|    add_ln16_1_fu_162_p2               | -   |        | add_ln16_1 | add | fabric | 0       |
|    add_ln16_2_fu_168_p2               | -   |        | add_ln16_2 | add | fabric | 0       |
+---------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

