// Seed: 2920459811
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  supply0 id_9;
  assign id_9 = 1;
endmodule
module module_1 (
    input wor id_0
    , id_6,
    input tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wire id_4
);
  assign id_6 = (id_6);
  supply0 id_7 = 1;
  module_0(
      id_7, id_6, id_7, id_6, id_6, id_6, id_6
  ); id_8(
      .id_0(id_9), .id_1(1), .id_2(1), .id_3(id_2), .id_4(1)
  );
  wire id_10;
endmodule
