

================================================================
== Vivado HLS Report for 'dut_conv1'
================================================================
* Date:           Fri Dec  9 19:43:12 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_base.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2797153|  2797153|  2797153|  2797153|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_N           |  2797152|  2797152|    174822|          -|          -|    16|    no    |
        | + LOOP_X          |   174820|   174820|     17482|          -|          -|    10|    no    |
        |  ++ LOOP_Y        |    17480|    17480|      1748|          -|          -|    10|    no    |
        |   +++ LOOP_M      |     1746|     1746|       291|          -|          -|     6|    no    |
        |    ++++ LOOP_C    |      285|      285|        57|          -|          -|     5|    no    |
        |     +++++ LOOP_R  |       55|       55|        11|          -|          -|     5|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8)
3 --> 
	4  / (!exitcond9)
	2  / (exitcond9)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond3)
	4  / (exitcond3)
6 --> 
	18  / (exitcond1)
	7  / (!exitcond1)
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	7  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	5  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_22 [1/1] 1.57ns
:0  br label %1


 <State 2>: 1.91ns
ST_2: n [1/1] 0.00ns
:0  %n = phi i5 [ 0, %0 ], [ %n_2, %17 ]

ST_2: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_2: exitcond8 [1/1] 1.91ns
:2  %exitcond8 = icmp eq i5 %n, -16

ST_2: n_2 [1/1] 1.72ns
:3  %n_2 = add i5 %n, 1

ST_2: stg_27 [1/1] 0.00ns
:4  br i1 %exitcond8, label %18, label %2

ST_2: stg_28 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str11) nounwind

ST_2: tmp_27 [1/1] 0.00ns
:1  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str11)

ST_2: tmp_34 [1/1] 0.00ns
:2  %tmp_34 = trunc i5 %n to i4

ST_2: p_shl3 [1/1] 0.00ns
:3  %p_shl3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_34, i3 0)

ST_2: p_shl3_cast [1/1] 0.00ns
:4  %p_shl3_cast = zext i7 %p_shl3 to i8

ST_2: tmp_35 [1/1] 0.00ns
:5  %tmp_35 = shl i5 %n, 1

ST_2: p_shl4_cast1 [1/1] 0.00ns
:6  %p_shl4_cast1 = zext i5 %tmp_35 to i6

ST_2: p_shl4_cast [1/1] 0.00ns
:7  %p_shl4_cast = zext i5 %tmp_35 to i8

ST_2: tmp_20 [1/1] 1.72ns
:8  %tmp_20 = sub i8 %p_shl3_cast, %p_shl4_cast

ST_2: stg_37 [1/1] 1.57ns
:9  br label %3

ST_2: stg_38 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.44ns
ST_3: x [1/1] 0.00ns
:0  %x = phi i4 [ 0, %2 ], [ %x_3, %16 ]

ST_3: x_cast [1/1] 0.00ns
:1  %x_cast = zext i4 %x to i6

ST_3: empty_42 [1/1] 0.00ns
:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_3: exitcond9 [1/1] 1.88ns
:3  %exitcond9 = icmp eq i4 %x, -6

ST_3: x_3 [1/1] 0.80ns
:4  %x_3 = add i4 %x, 1

ST_3: stg_44 [1/1] 0.00ns
:5  br i1 %exitcond9, label %17, label %4

ST_3: stg_45 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str12) nounwind

ST_3: tmp_28 [1/1] 0.00ns
:1  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str12)

ST_3: tmp1 [1/1] 1.72ns
:2  %tmp1 = add i6 %x_cast, %p_shl4_cast1

ST_3: tmp1_cast [1/1] 0.00ns
:3  %tmp1_cast = zext i6 %tmp1 to i8

ST_3: tmp [1/1] 1.72ns
:4  %tmp = add i8 %p_shl3_cast, %tmp1_cast

ST_3: p_shl5 [1/1] 0.00ns
:5  %p_shl5 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp, i3 0)

ST_3: p_shl6 [1/1] 0.00ns
:6  %p_shl6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp, i1 false)

ST_3: stg_52 [1/1] 1.57ns
:7  br label %5

ST_3: empty_51 [1/1] 0.00ns
:0  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str11, i32 %tmp_27)

ST_3: stg_54 [1/1] 0.00ns
:1  br label %1


 <State 4>: 3.68ns
ST_4: y [1/1] 0.00ns
:0  %y = phi i4 [ 0, %4 ], [ %y_3, %15 ]

ST_4: y_cast [1/1] 0.00ns
:1  %y_cast = zext i4 %y to i12

ST_4: y_cast1 [1/1] 0.00ns
:2  %y_cast1 = zext i4 %y to i9

ST_4: exitcond2 [1/1] 1.88ns
:3  %exitcond2 = icmp eq i4 %y, -6

ST_4: empty_43 [1/1] 0.00ns
:4  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_4: y_3 [1/1] 0.80ns
:5  %y_3 = add i4 %y, 1

ST_4: stg_61 [1/1] 0.00ns
:6  br i1 %exitcond2, label %16, label %6

ST_4: stg_62 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind

ST_4: tmp_29 [1/1] 0.00ns
:1  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13)

ST_4: tmp2 [1/1] 1.84ns
:2  %tmp2 = add i9 %p_shl6, %y_cast1

ST_4: tmp2_cast [1/1] 0.00ns
:3  %tmp2_cast = zext i9 %tmp2 to i11

ST_4: o_index [1/1] 1.84ns
:4  %o_index = add i11 %tmp2_cast, %p_shl5

ST_4: stg_67 [1/1] 1.57ns
:5  br label %7

ST_4: empty_50 [1/1] 0.00ns
:0  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str12, i32 %tmp_28)

ST_4: stg_69 [1/1] 0.00ns
:1  br label %3


 <State 5>: 8.10ns
ST_5: sum [1/1] 0.00ns
:0  %sum = phi float [ 0.000000e+00, %6 ], [ %sum_2, %14 ]

ST_5: m [1/1] 0.00ns
:1  %m = phi i3 [ 0, %6 ], [ %m_3, %14 ]

ST_5: m_cast1 [1/1] 0.00ns
:2  %m_cast1 = zext i3 %m to i8

ST_5: empty_44 [1/1] 0.00ns
:3  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_5: exitcond3 [1/1] 1.62ns
:4  %exitcond3 = icmp eq i3 %m, -2

ST_5: m_3 [1/1] 0.80ns
:5  %m_3 = add i3 %m, 1

ST_5: stg_76 [1/1] 0.00ns
:6  br i1 %exitcond3, label %15, label %8

ST_5: stg_77 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str14) nounwind

ST_5: tmp_30 [1/1] 0.00ns
:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str14)

ST_5: p_shl7 [1/1] 0.00ns
:2  %p_shl7 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %m, i4 0)

ST_5: p_shl7_cast [1/1] 0.00ns
:3  %p_shl7_cast = zext i7 %p_shl7 to i8

ST_5: p_shl8 [1/1] 0.00ns
:4  %p_shl8 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %m, i1 false)

ST_5: p_shl8_cast [1/1] 0.00ns
:5  %p_shl8_cast = zext i4 %p_shl8 to i8

ST_5: tmp_23 [1/1] 1.72ns
:6  %tmp_23 = sub i8 %p_shl7_cast, %p_shl8_cast

ST_5: tmp_24 [1/1] 1.72ns
:7  %tmp_24 = add i8 %m_cast1, %tmp_20

ST_5: tmp_24_cast_cast [1/1] 0.00ns
:8  %tmp_24_cast_cast = sext i8 %tmp_24 to i13

ST_5: tmp_25 [1/1] 6.38ns
:9  %tmp_25 = mul i13 %tmp_24_cast_cast, 25

ST_5: stg_87 [1/1] 1.57ns
:10  br label %9

ST_5: tmp_26 [1/1] 0.00ns
:0  %tmp_26 = zext i11 %o_index to i64

ST_5: output_addr [1/1] 0.00ns
:1  %output_addr = getelementptr [4704 x float]* %output_r, i64 0, i64 %tmp_26

ST_5: stg_90 [1/1] 2.71ns
:2  store float %sum, float* %output_addr, align 4

ST_5: empty_49 [1/1] 0.00ns
:3  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp_29)

ST_5: stg_92 [1/1] 0.00ns
:4  br label %5


 <State 6>: 7.26ns
ST_6: filter_sum [1/1] 0.00ns
:0  %filter_sum = phi float [ 0.000000e+00, %8 ], [ %filter_sum_1, %13 ]

ST_6: c [1/1] 0.00ns
:1  %c = phi i3 [ 0, %8 ], [ %c_3, %13 ]

ST_6: c_cast [1/1] 0.00ns
:2  %c_cast = zext i3 %c to i13

ST_6: c_cast2 [1/1] 0.00ns
:3  %c_cast2 = zext i3 %c to i12

ST_6: exitcond1 [1/1] 1.62ns
:4  %exitcond1 = icmp eq i3 %c, -3

ST_6: empty_45 [1/1] 0.00ns
:5  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_6: c_3 [1/1] 0.80ns
:6  %c_3 = add i3 %c, 1

ST_6: stg_100 [1/1] 0.00ns
:7  br i1 %exitcond1, label %14, label %10

ST_6: stg_101 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str15) nounwind

ST_6: tmp_31 [1/1] 0.00ns
:1  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str15)

ST_6: tmp8 [1/1] 1.96ns
:2  %tmp8 = add i13 %c_cast, %tmp_25

ST_6: stg_104 [1/1] 1.57ns
:3  br label %11

ST_6: sum_2 [5/5] 7.26ns
:0  %sum_2 = fadd float %sum, %filter_sum


 <State 7>: 7.10ns
ST_7: filter_sum_1 [1/1] 0.00ns
:0  %filter_sum_1 = phi float [ %filter_sum, %10 ], [ %filter_sum_2, %12 ]

ST_7: r [1/1] 0.00ns
:1  %r = phi i3 [ 0, %10 ], [ %r_2, %12 ]

ST_7: r_cast1 [1/1] 0.00ns
:2  %r_cast1 = zext i3 %r to i5

ST_7: r_cast [1/1] 0.00ns
:3  %r_cast = zext i3 %r to i4

ST_7: exitcond [1/1] 1.62ns
:4  %exitcond = icmp eq i3 %r, -3

ST_7: empty_46 [1/1] 0.00ns
:5  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_7: r_2 [1/1] 0.80ns
:6  %r_2 = add i3 %r, 1

ST_7: stg_113 [1/1] 0.00ns
:7  br i1 %exitcond, label %13, label %12

ST_7: tmp6 [1/1] 0.80ns
:1  %tmp6 = add i4 %r_cast, %x

ST_7: tmp6_cast [1/1] 0.00ns
:2  %tmp6_cast = zext i4 %tmp6 to i8

ST_7: tmp4 [1/1] 1.72ns
:3  %tmp4 = add i8 %tmp_23, %tmp6_cast

ST_7: p_shl9 [1/1] 0.00ns
:4  %p_shl9 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp4, i4 0)

ST_7: p_shl1 [1/1] 0.00ns
:5  %p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp4, i1 false)

ST_7: p_shl1_cast [1/1] 0.00ns
:6  %p_shl1_cast = sext i9 %p_shl1 to i12

ST_7: tmp5 [1/1] 1.84ns
:7  %tmp5 = sub i12 %p_shl9, %p_shl1_cast

ST_7: tmp7 [1/1] 1.37ns
:8  %tmp7 = add i12 %tmp5, %y_cast

ST_7: i_index [1/1] 1.37ns
:9  %i_index = add i12 %c_cast2, %tmp7

ST_7: p_shl [1/1] 0.00ns
:11  %p_shl = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r, i2 0)

ST_7: tmp9 [1/1] 1.72ns
:12  %tmp9 = add i5 %r_cast1, %p_shl

ST_7: tmp9_cast [1/1] 0.00ns
:13  %tmp9_cast = zext i5 %tmp9 to i13

ST_7: w_index [1/1] 1.96ns
:14  %w_index = add i13 %tmp8, %tmp9_cast

ST_7: empty_47 [1/1] 0.00ns
:0  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str15, i32 %tmp_31)

ST_7: stg_128 [1/1] 0.00ns
:1  br label %9


 <State 8>: 2.71ns
ST_8: i_index_cast [1/1] 0.00ns
:10  %i_index_cast = sext i12 %i_index to i32

ST_8: w_index_cast [1/1] 0.00ns
:15  %w_index_cast = sext i13 %w_index to i32

ST_8: tmp_s [1/1] 0.00ns
:16  %tmp_s = zext i32 %i_index_cast to i64

ST_8: input_addr [1/1] 0.00ns
:17  %input_addr = getelementptr [4704 x float]* %input_r, i64 0, i64 %tmp_s

ST_8: input_load [2/2] 2.71ns
:18  %input_load = load float* %input_addr, align 4

ST_8: tmp_32 [1/1] 0.00ns
:19  %tmp_32 = zext i32 %w_index_cast to i64

ST_8: conv2_weight_addr [1/1] 0.00ns
:20  %conv2_weight_addr = getelementptr inbounds [2400 x float]* @conv2_weight, i64 0, i64 %tmp_32

ST_8: conv2_weight_load [2/2] 2.39ns
:21  %conv2_weight_load = load float* %conv2_weight_addr, align 4


 <State 9>: 8.41ns
ST_9: input_load [1/2] 2.71ns
:18  %input_load = load float* %input_addr, align 4

ST_9: conv2_weight_load [1/2] 2.39ns
:21  %conv2_weight_load = load float* %conv2_weight_addr, align 4

ST_9: tmp_33 [4/4] 5.70ns
:22  %tmp_33 = fmul float %input_load, %conv2_weight_load


 <State 10>: 5.70ns
ST_10: tmp_33 [3/4] 5.70ns
:22  %tmp_33 = fmul float %input_load, %conv2_weight_load


 <State 11>: 5.70ns
ST_11: tmp_33 [2/4] 5.70ns
:22  %tmp_33 = fmul float %input_load, %conv2_weight_load


 <State 12>: 5.70ns
ST_12: tmp_33 [1/4] 5.70ns
:22  %tmp_33 = fmul float %input_load, %conv2_weight_load


 <State 13>: 7.26ns
ST_13: filter_sum_2 [5/5] 7.26ns
:23  %filter_sum_2 = fadd float %filter_sum_1, %tmp_33


 <State 14>: 7.26ns
ST_14: filter_sum_2 [4/5] 7.26ns
:23  %filter_sum_2 = fadd float %filter_sum_1, %tmp_33


 <State 15>: 7.26ns
ST_15: filter_sum_2 [3/5] 7.26ns
:23  %filter_sum_2 = fadd float %filter_sum_1, %tmp_33


 <State 16>: 7.26ns
ST_16: filter_sum_2 [2/5] 7.26ns
:23  %filter_sum_2 = fadd float %filter_sum_1, %tmp_33


 <State 17>: 7.26ns
ST_17: stg_147 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str16) nounwind

ST_17: filter_sum_2 [1/5] 7.26ns
:23  %filter_sum_2 = fadd float %filter_sum_1, %tmp_33

ST_17: stg_149 [1/1] 0.00ns
:24  br label %11


 <State 18>: 7.26ns
ST_18: sum_2 [4/5] 7.26ns
:0  %sum_2 = fadd float %sum, %filter_sum


 <State 19>: 7.26ns
ST_19: sum_2 [3/5] 7.26ns
:0  %sum_2 = fadd float %sum, %filter_sum


 <State 20>: 7.26ns
ST_20: sum_2 [2/5] 7.26ns
:0  %sum_2 = fadd float %sum, %filter_sum


 <State 21>: 7.26ns
ST_21: sum_2 [1/5] 7.26ns
:0  %sum_2 = fadd float %sum, %filter_sum

ST_21: empty_48 [1/1] 0.00ns
:1  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str14, i32 %tmp_30)

ST_21: stg_155 [1/1] 0.00ns
:2  br label %7



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
