{
  "creator": "Yosys 0.52 (git sha1 fee39a328, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "lut_small.v:1.1-21.10"
      },
      "ports": {
        "signal_0": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "signal_1": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "signal_A": {
          "direction": "output",
          "bits": [ 66, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
        }
      },
      "cells": {
        "$auto$flowmap.cc:1414:pack_cells$127": {
          "hide_name": 1,
          "type": "$lut",
          "parameters": {
            "LUT": "10010110",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "lut_small.v:9.3-19.6|lut_small.v:11.16-11.34|lut_small.v:13.16-13.33|lut_small.v:15.16-15.33|lut_small.v:9.7-9.33|lut_small.v:11.12-19.6|lut_small.v:11.16-11.44|lut_small.v:13.12-19.6|lut_small.v:13.16-13.44|lut_small.v:15.12-19.6|lut_small.v:15.16-15.44|lut_small.v:13.37-13.44|lut_small.v:11.16-11.23|lut_small.v:11.27-11.34|lut_small.v:9.7-9.23"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 67, 68, 69 ],
            "Y": [ 66 ]
          }
        },
        "$mul$lut_small.v:7$1": {
          "hide_name": 1,
          "type": "v2f_mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "lut_small.v:7.15-7.32|../techmap/v2f_techmap.v:87.3-87.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 67, 68, 69 ]
          }
        }
      },
      "netnames": {
        "signal_0": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "lut_small.v:2.15-2.23"
          }
        },
        "signal_1": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "lut_small.v:3.15-3.23"
          }
        },
        "signal_A": {
          "hide_name": 0,
          "bits": [ 66, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "lut_small.v:4.20-4.28"
          }
        },
        "tmp": {
          "hide_name": 0,
          "bits": [ 67, 68, 69 ],
          "attributes": {
          }
        }
      }
    }
  }
}
