/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [17:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [11:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = !(celloutsig_1_11z[1] ? celloutsig_1_13z : celloutsig_1_2z);
  assign celloutsig_0_27z = !(celloutsig_0_14z ? celloutsig_0_17z : celloutsig_0_19z);
  assign celloutsig_0_44z = ~celloutsig_0_38z[5];
  assign celloutsig_1_6z = ~celloutsig_1_2z;
  assign celloutsig_0_17z = ~celloutsig_0_15z[1];
  assign celloutsig_1_4z = ~((celloutsig_1_2z | celloutsig_1_3z) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_0_10z = ~((celloutsig_0_6z | celloutsig_0_0z[0]) & (celloutsig_0_8z[1] | celloutsig_0_2z));
  assign celloutsig_0_2z = ~((in_data[87] | celloutsig_0_0z[0]) & (in_data[44] | celloutsig_0_0z[2]));
  assign celloutsig_0_4z = celloutsig_0_1z | ~(in_data[65]);
  assign celloutsig_1_10z = celloutsig_1_0z | ~(celloutsig_1_3z);
  assign celloutsig_1_19z = celloutsig_1_5z[8] | ~(celloutsig_1_7z);
  assign celloutsig_0_7z = celloutsig_0_6z | ~(celloutsig_0_2z);
  assign celloutsig_0_22z = celloutsig_0_13z[6] | ~(in_data[72]);
  assign celloutsig_0_30z = celloutsig_0_17z | ~(celloutsig_0_27z);
  assign celloutsig_0_15z = { celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z } + { in_data[13:11], celloutsig_0_2z };
  assign celloutsig_0_38z = { celloutsig_0_0z[12:9], celloutsig_0_8z } & { in_data[62:57], celloutsig_0_12z };
  assign celloutsig_0_24z = celloutsig_0_0z[10:4] & celloutsig_0_0z[12:6];
  assign celloutsig_0_43z = { celloutsig_0_40z[7:2], celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_22z } === in_data[17:9];
  assign celloutsig_0_45z = { celloutsig_0_26z[7:5], celloutsig_0_43z } === celloutsig_0_29z[4:1];
  assign celloutsig_1_0z = in_data[107:99] === in_data[182:174];
  assign celloutsig_1_3z = { in_data[122], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } === { in_data[134:130], celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_7z } === celloutsig_1_9z[2:0];
  assign celloutsig_0_3z = { in_data[85:77], celloutsig_0_2z, celloutsig_0_2z } < { celloutsig_0_0z[11:2], celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[141:120] < { in_data[178:160], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_12z = celloutsig_1_9z < { celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_1_8z = in_data[167] & ~(celloutsig_1_4z);
  assign celloutsig_0_5z = celloutsig_0_0z[12] & ~(celloutsig_0_0z[2]);
  assign celloutsig_0_1z = celloutsig_0_0z[12] & ~(in_data[47]);
  assign celloutsig_0_12z = celloutsig_0_9z[3] & ~(celloutsig_0_5z);
  assign celloutsig_0_14z = celloutsig_0_8z[1] & ~(celloutsig_0_12z);
  assign celloutsig_0_26z = { celloutsig_0_13z[8], celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_12z } % { 1'h1, celloutsig_0_15z[2:1], celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_0_8z = { in_data[86], celloutsig_0_3z, celloutsig_0_7z } % { 1'h1, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_9z = { in_data[75:72], celloutsig_0_8z } % { 1'h1, celloutsig_0_0z[8:3] };
  assign celloutsig_0_29z = { celloutsig_0_13z[13:10], celloutsig_0_11z } % { 1'h1, celloutsig_0_15z[0], celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_2z };
  assign celloutsig_1_18z = celloutsig_1_12z ? { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_17z } : { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_0z = in_data[87:75] | in_data[54:42];
  assign celloutsig_1_1z = | in_data[159:139];
  assign celloutsig_0_19z = | { celloutsig_0_0z[10:4], celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_23z = | { celloutsig_0_20z[1], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_7z = ~^ { in_data[134:132], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_15z = ~^ { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_13z[7:4], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_1_5z = in_data[141:125] <<< { in_data[111:100], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_20z = { celloutsig_0_8z[2:1], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_9z } <<< { celloutsig_0_0z[10:1], celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_0_40z = celloutsig_0_13z[9:0] >>> { celloutsig_0_31z[9:1], celloutsig_0_30z };
  assign celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_0z } >>> { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_16z = { celloutsig_0_13z[9:8], celloutsig_0_6z } >>> { celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_4z };
  always_latch
    if (clkin_data[96]) celloutsig_1_9z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_9z = { celloutsig_1_5z[6:5], celloutsig_1_0z, celloutsig_1_7z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_13z = 18'h00000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_13z = { in_data[72], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_31z = 12'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_31z = { celloutsig_0_13z[13:3], celloutsig_0_10z };
  assign celloutsig_0_11z = ~((celloutsig_0_0z[2] & celloutsig_0_6z) | (celloutsig_0_7z & celloutsig_0_3z));
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
