Return-Path: <stable+bounces-166080-lists+stable=lfdr.de@vger.kernel.org>
X-Original-To: lists+stable@lfdr.de
Delivered-To: lists+stable@lfdr.de
Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org [147.75.199.223])
	by mail.lfdr.de (Postfix) with ESMTPS id 22BB7B19793
	for <lists+stable@lfdr.de>; Mon,  4 Aug 2025 02:29:19 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by ny.mirrors.kernel.org (Postfix) with ESMTPS id 507CA175029
	for <lists+stable@lfdr.de>; Mon,  4 Aug 2025 00:29:19 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 3DB121A2545;
	Mon,  4 Aug 2025 00:28:58 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="IB6tTRc+"
X-Original-To: stable@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id ED2A4184540;
	Mon,  4 Aug 2025 00:28:56 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1754267338; cv=none; b=SLsqyUtr/9EiwR4sMPfNAsLMQZKlCgWaJUHwVsR7ZwRfEF0x7VoZjzsKI5alDpjeH6NlXLsZl5+M6RNW45C6SL9yR0l6uUAqt7hTthQEnIKLo549ibb892nmcNJ7kjL71X6iSnKGwAR4TyzCeB3v2nTxEhbsitiChZ9hf25vRPk=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1754267338; c=relaxed/simple;
	bh=QgLN8g4Rt5Fnd58GQr8vwIqHGkPQFsvgBz/p8XG1NNw=;
	h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:
	 MIME-Version; b=T8mt0H7J6m4JzdCytwJl9xqUJlWFcckyByGtJWj/tUJYAaHH/SpdXIwkTQAieOVl771fn4s2yJoiKtcFCv28t9nDRIKMnWQLGuIBiAirfCVJmOXkXtCNK3AUsQuSm6J9a8/ft16+IuECUK2vi2fv7afbz7YljbTkdyReJIuiC1w=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=IB6tTRc+; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id E88BCC4CEFB;
	Mon,  4 Aug 2025 00:28:54 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1754267336;
	bh=QgLN8g4Rt5Fnd58GQr8vwIqHGkPQFsvgBz/p8XG1NNw=;
	h=From:To:Cc:Subject:Date:In-Reply-To:References:From;
	b=IB6tTRc+Q7h2zGmmWJ20kvpmSFNblmebjYdswapv8X8EW6gS1omorlA1eXV9a0tng
	 VRkXde3U9a6DnvkHKm81NTwsj51wM9P8ZzYnLz1kvb6q6wDZh9iahb+CWcnG+DatLd
	 MwRGtqOLvz7ZMVVlhIq1bvjEBVAXgXh9loxMYhyCtvONYEwV47VymjqAeJq668PreZ
	 +R0RVkuwGpukrBIy5IV4QnCrOL86lRRu8k7SEcnIesq8cBsDWNDIsgyMGguprhTKhq
	 QlwCeCiK/baFCYLpZqz8LZKdY/TO9D9X3Y+uA0xhVJMU94+/FLX/ApqqHK2p2SvG2I
	 Y9awDho1HKQVw==
From: Sasha Levin <sashal@kernel.org>
To: patches@lists.linux.dev,
	stable@vger.kernel.org
Cc: Li RongQing <lirongqing@baidu.com>,
	"Rafael J . Wysocki" <rafael.j.wysocki@intel.com>,
	Sasha Levin <sashal@kernel.org>,
	srinivas.pandruvada@linux.intel.com,
	lenb@kernel.org,
	rafael@kernel.org,
	viresh.kumar@linaro.org,
	linux-pm@vger.kernel.org
Subject: [PATCH AUTOSEL 6.15 24/80] cpufreq: intel_pstate: Add Granite Rapids support in no-HWP mode
Date: Sun,  3 Aug 2025 20:26:51 -0400
Message-Id: <20250804002747.3617039-24-sashal@kernel.org>
X-Mailer: git-send-email 2.39.5
In-Reply-To: <20250804002747.3617039-1-sashal@kernel.org>
References: <20250804002747.3617039-1-sashal@kernel.org>
Precedence: bulk
X-Mailing-List: stable@vger.kernel.org
List-Id: <stable.vger.kernel.org>
List-Subscribe: <mailto:stable+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:stable+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-stable: review
X-Patchwork-Hint: Ignore
X-stable-base: Linux 6.15.9
Content-Transfer-Encoding: 8bit

From: Li RongQing <lirongqing@baidu.com>

[ Upstream commit fc64e0421598aaa87d61184f6777b52614a095be ]

Users may disable HWP in firmware, in which case intel_pstate
wouldn't load unless the CPU model is explicitly supported.

Signed-off-by: Li RongQing <lirongqing@baidu.com>
Link: https://patch.msgid.link/20250623105601.3924-1-lirongqing@baidu.com
Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
Signed-off-by: Sasha Levin <sashal@kernel.org>
---

LLM Generated explanations, may be completely bogus:

**Backport Status: YES**

This commit should be backported to stable kernel trees. Here's the
extensive analysis:

**Nature of the Change:**
The commit adds support for Intel Granite Rapids processors (both D and
X variants) in the intel_pstate driver when Hardware P-states (HWP) is
disabled in firmware. This is a hardware enablement patch that adds two
new CPU model IDs to existing lists:
- `INTEL_GRANITERAPIDS_D` and `INTEL_GRANITERAPIDS_X` are added to
  `intel_pstate_cpu_ids[]` table

**Why This Is a Good Backport Candidate:**

1. **Fixes a Real User-Facing Issue**: Without this patch, users who
   have Granite Rapids CPUs with HWP disabled in firmware cannot use the
   intel_pstate driver at all. The commit message explicitly states
   "intel_pstate wouldn't load unless the CPU model is explicitly
   supported." This means affected systems would fall back to less
   efficient CPU frequency scaling drivers, significantly impacting
   performance and power efficiency.

2. **Minimal and Safe Change**: The patch only adds two lines to an
   existing CPU ID table:
  ```c
  +       X86_MATCH(INTEL_GRANITERAPIDS_D,        core_funcs),
  +       X86_MATCH(INTEL_GRANITERAPIDS_X,        core_funcs),
  ```
  These entries follow the exact same pattern as all other CPU entries
  and use the standard `core_funcs` handler, which is already used by
  many other Intel CPU models.

3. **No Architectural Changes**: The commit doesn't introduce any new
   features, modify existing logic, or change any kernel interfaces.
   It's purely a hardware enablement patch that extends existing
   functionality to new hardware.

4. **Low Risk of Regression**:
   - The change is contained entirely within CPU model detection tables
   - It only affects systems with the specific Granite Rapids CPU models
   - Uses the well-tested `core_funcs` implementation already used by
     Sapphire Rapids, Emerald Rapids, and other server CPUs
   - The code path is only triggered on systems with these specific CPUs

5. **Follows Established Pattern**: Looking at the surrounding code,
   Granite Rapids entries were already present in the
   `intel_pstate_cpu_oob_ids[]` table (for out-of-band control),
   indicating this is completing support that was partially added
   previously.

6. **Important for Server Deployments**: Granite Rapids is a server CPU
   platform, and enterprise users often disable HWP for specific
   workload requirements or compatibility reasons. Without this patch,
   they lose access to the intel_pstate driver entirely.

The commit meets all the criteria for stable backporting: it fixes a
real bug (driver fails to load on supported hardware), the fix is
minimal and contained, there's no risk to existing systems, and it
provides important functionality for affected users.

 drivers/cpufreq/intel_pstate.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/drivers/cpufreq/intel_pstate.c b/drivers/cpufreq/intel_pstate.c
index ba9bf06f1c77..48fe6c0fa7c7 100644
--- a/drivers/cpufreq/intel_pstate.c
+++ b/drivers/cpufreq/intel_pstate.c
@@ -2656,6 +2656,8 @@ static const struct x86_cpu_id intel_pstate_cpu_ids[] = {
 	X86_MATCH(INTEL_TIGERLAKE,		core_funcs),
 	X86_MATCH(INTEL_SAPPHIRERAPIDS_X,	core_funcs),
 	X86_MATCH(INTEL_EMERALDRAPIDS_X,	core_funcs),
+	X86_MATCH(INTEL_GRANITERAPIDS_D,	core_funcs),
+	X86_MATCH(INTEL_GRANITERAPIDS_X,	core_funcs),
 	{}
 };
 MODULE_DEVICE_TABLE(x86cpu, intel_pstate_cpu_ids);
-- 
2.39.5


