digraph G {
    "frexpl_BasicBlock_5_Tail" -> "frexpl_BasicBlock_6_Head"
    "frexpl_BasicBlock_0_Tail" -> "frexpl_BasicBlock_1_Head"
    "frexpl_BasicBlock_0_Tail" -> "frexpl_BasicBlock_6_Head"
    "frexpl_BasicBlock_4_Tail" -> "frexpl_BasicBlock_6_Head"
    "frexpl_BasicBlock_1_Head" -> "frexpl_BasicBlock_1_Tail"
    "frexpl_llvm.experimental.constrained.fpext.f80.f64_3" -> "frexpl_llvm.experimental.constrained.fmul.f80_3"
    "frexpl_BasicBlock_2_Head" -> "frexpl_llvm.experimental.constrained.fcmp.f80_2"
    "frexpl_BasicBlock_3_Head" -> "frexpl_llvm.experimental.constrained.fpext.f80.f64_3"
    "frexpl_BasicBlock_3_Tail" -> "frexpl_BasicBlock_4_Head"
    "frexpl_frexpl_3" -> "frexpl_BasicBlock_3_Tail"
    "frexpl_BasicBlock_4_Head" -> "frexpl_BasicBlock_4_Tail"
    "frexpl_llvm.experimental.constrained.fcmp.f80_2" -> "frexpl_BasicBlock_2_Tail"
    "frexpl_BasicBlock_5_Head" -> "frexpl_BasicBlock_5_Tail"
    "frexpl_llvm.experimental.constrained.fmul.f80_3" -> "frexpl_frexpl_3"
    "frexpl_BasicBlock_6_Head" -> "frexpl_BasicBlock_6_Tail"
    "frexpl_BasicBlock_0_Head" -> "frexpl_BasicBlock_0_Tail"
    "frexpl_BasicBlock_2_Tail" -> "frexpl_BasicBlock_3_Head"
    "frexpl_BasicBlock_2_Tail" -> "frexpl_BasicBlock_4_Head"
    "frexpl_BasicBlock_1_Tail" -> "frexpl_BasicBlock_2_Head"
    "frexpl_BasicBlock_1_Tail" -> "frexpl_BasicBlock_5_Head"
}
