Information: Corner cornerFF: no PVT mismatches. (PVT-032)
Information: Corner cornerSS: no PVT mismatches. (PVT-032)
****************************************
Report : power
        -significant_digits 2
Design : top
Version: U-2022.12-SP6
Date   : Wed May 28 18:59:38 2025
****************************************
Information: Activity propagation will be performed for scenario scenarioSS.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerSS' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioSS (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioFF identical to that on scenarioSS (POW-006)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/auto_floorplan.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.831736 ohm/um, via_r = 1.815407 ohm/cut, c = 0.119957 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.840862 ohm/um, via_r = 1.815407 ohm/cut, c = 0.141544 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 98, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 98, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Mode: mode1
Corner: cornerFF
Scenario: scenarioFF
Voltage: 1.32
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell syndrome_inst/corrected_counter_reg[3] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.359039 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_neg_reg[2] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.359039 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell counter_and_parity/count_neg_reg[2] for parameter Cout. Lowest table value = 0.000600, highest table value = 0.037700, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_neg_reg[1] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.359039 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell counter_and_parity/count_neg_reg[1] for parameter Cout. Lowest table value = 0.000600, highest table value = 0.037700, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_neg_reg[0] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.359039 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell counter_and_parity/count_neg_reg[0] for parameter Cout. Lowest table value = 0.000600, highest table value = 0.037700, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell syndrome_inst/corrected_counter_reg[2] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.359039 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_reg_reg[0] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.359039 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_reg_reg[1] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.359039 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.

  Cell Internal Power    = 3.82e+04 nW ( 91.0%)
  Net Switching Power    = 3.80e+03 nW (  9.0%)
Total Dynamic Power      = 4.20e+04 nW (100.0%)

Cell Leakage Power       = 1.24e+04 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             3.27e+04               5.74e+02               1.06e+03               3.43e+04    ( 63.1%)        i
register                  3.26e+03               1.30e+03               6.27e+03               1.08e+04    ( 19.9%)         
sequential                2.51e+02               4.65e+01               5.98e+02               8.95e+02    (  1.6%)         
combinational             2.02e+03               1.88e+03               4.44e+03               8.34e+03    ( 15.3%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     3.82e+04 nW            3.80e+03 nW            1.24e+04 nW            5.44e+04 nW
Mode: mode1
Corner: cornerSS
Scenario: scenarioSS
Voltage: 1.08
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 1.95e+04 nW ( 88.6%)
  Net Switching Power    = 2.51e+03 nW ( 11.4%)
Total Dynamic Power      = 2.20e+04 nW (100.0%)

Cell Leakage Power       = 1.40e+02 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             1.64e+04               3.83e+02               1.35e+01               1.68e+04    ( 75.8%)        i
register                  1.82e+03               8.59e+02               7.06e+01               2.75e+03    ( 12.4%)         
sequential                1.44e+02               2.96e+01               7.33e+00               1.81e+02    (  0.8%)         
combinational             1.13e+03               1.24e+03               4.85e+01               2.42e+03    ( 10.9%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.95e+04 nW            2.51e+03 nW            1.40e+02 nW            2.21e+04 nW
1
