5 18 101 22 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (forever1.vcd) 2 -o (forever1.cdd) 2 -v (forever1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 forever1.v 1 20 1
2 1 3d 5 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 1 1 0
1 b 2 3 1070007 1 0 0 0 1 17 0 1 0 0 0 0
4 1 5 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 forever1.v 0 9 1
2 2 0 6 50008 1 21004 0 0 1 16 0 0
2 3 1 6 10001 0 1410 0 0 1 1 a
2 4 37 6 10008 1 16 2 3
2 5 68 7 10007 1 1002 0 0 1 18 0 1 0 0 0 0
2 6 0 7 a000a 1 1008 0 0 32 48 5 0
2 7 2c 7 9000a 2b 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 1 7 110011 15 101c 0 0 1 1 a
2 9 1b 7 100010 15 102c 8 0 1 18 0 1 1 1 0 0
2 10 1 7 c000c 0 1410 0 0 1 1 a
2 11 37 7 c0011 15 3e 9 10
2 12 0 8 50008 0 21010 0 0 1 16 0 0
2 13 1 8 10001 0 1400 0 0 1 1 b
2 14 37 8 10008 0 22 12 13
4 4 6 1 11 5 5 4
4 5 7 1 0 14 7 4
4 7 7 9 0 11 0 4
4 11 7 12 6 7 7 4
4 14 8 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 forever1.v 0 18 1
