Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: UART_TestModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART_TestModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART_TestModule"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : UART_TestModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Ariel\Xilinx\Workspace\UART\FFD.v" into library work
Parsing module <FFD>.
Analyzing Verilog file "C:\Users\Ariel\Xilinx\Workspace\UART\tx.v" into library work
Parsing module <UART_tx>.
Analyzing Verilog file "C:\Users\Ariel\Xilinx\Workspace\UART\rx.v" into library work
Parsing module <UART_rx>.
Analyzing Verilog file "C:\Users\Ariel\Xilinx\Workspace\UART\fifo_interface.v" into library work
Parsing module <UART_fifo_interface>.
Analyzing Verilog file "C:\Users\Ariel\Xilinx\Workspace\UART\baud_rate_generator.v" into library work
Parsing module <UART_baud_rate_generator>.
Analyzing Verilog file "C:\Users\Ariel\Xilinx\Workspace\UART\TestModule.v" into library work
Parsing module <UART_TestModule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <UART_TestModule>.
WARNING:HDLCompiler:872 - "C:\Users\Ariel\Xilinx\Workspace\UART\TestModule.v" Line 76: Using initial value of reset since it is never assigned

Elaborating module <UART_baud_rate_generator>.

Elaborating module <UART_rx>.

Elaborating module <FFD>.

Elaborating module <UART_fifo_interface>.
WARNING:HDLCompiler:413 - "C:\Users\Ariel\Xilinx\Workspace\UART\fifo_interface.v" Line 51: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ariel\Xilinx\Workspace\UART\fifo_interface.v" Line 57: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ariel\Xilinx\Workspace\UART\fifo_interface.v" Line 58: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ariel\Xilinx\Workspace\UART\fifo_interface.v" Line 63: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ariel\Xilinx\Workspace\UART\fifo_interface.v" Line 65: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ariel\Xilinx\Workspace\UART\fifo_interface.v" Line 68: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Ariel\Xilinx\Workspace\UART\TestModule.v" Line 61: Assignment to empty_fifo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ariel\Xilinx\Workspace\UART\TestModule.v" Line 62: Assignment to full_fifo ignored, since the identifier is never used

Elaborating module <UART_tx>.
WARNING:HDLCompiler:91 - "C:\Users\Ariel\Xilinx\Workspace\UART\tx.v" Line 56: Signal <d_in> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ariel\Xilinx\Workspace\UART\tx.v" Line 63: Signal <d_in> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ariel\Xilinx\Workspace\UART\tx.v" Line 64: Signal <B_sent> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ariel\Xilinx\Workspace\UART\tx.v" Line 67: Signal <tx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1127 - "C:\Users\Ariel\Xilinx\Workspace\UART\TestModule.v" Line 70: Assignment to tx_done ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UART_TestModule>.
    Related source file is "C:\Users\Ariel\Xilinx\Workspace\UART\TestModule.v".
INFO:Xst:3210 - "C:\Users\Ariel\Xilinx\Workspace\UART\TestModule.v" line 54: Output port <empty_flag> of the instance <FIFO_BUFFER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ariel\Xilinx\Workspace\UART\TestModule.v" line 54: Output port <full_flag> of the instance <FIFO_BUFFER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ariel\Xilinx\Workspace\UART\TestModule.v" line 65: Output port <tx_done> of the instance <TX> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <UART_TestModule> synthesized.

Synthesizing Unit <UART_baud_rate_generator>.
    Related source file is "C:\Users\Ariel\Xilinx\Workspace\UART\baud_rate_generator.v".
        COUNT = 163
    Found 1-bit register for signal <baud_rate_clock>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter[15]_GND_2_o_add_2_OUT> created at line 27.
    Found 16-bit comparator greater for signal <counter[15]_GND_2_o_LessThan_2_o> created at line 27
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <UART_baud_rate_generator> synthesized.

Synthesizing Unit <UART_rx>.
    Related source file is "C:\Users\Ariel\Xilinx\Workspace\UART\rx.v".
    Found 2-bit register for signal <current_state>.
    Found 4-bit adder for signal <s[3]_GND_3_o_add_4_OUT> created at line 73.
    Found 4-bit adder for signal <s2[3]_GND_3_o_add_12_OUT> created at line 79.
    Found 4-bit adder for signal <n[3]_GND_3_o_add_18_OUT> created at line 81.
    Found 4-bit adder for signal <s3[3]_GND_3_o_add_24_OUT> created at line 87.
    Found 1-bit 3-to-1 multiplexer for signal <current_state[1]_s_tick_flank_Mux_33_o> created at line 66.
    Found 1-bit 4-to-1 multiplexer for signal <current_state[1]_GND_9_o_Mux_41_o> created at line 66.
    Found 1-bit 4-to-1 multiplexer for signal <current_state[1]_GND_21_o_Mux_65_o> created at line 66.
    Found 1-bit 3-to-1 multiplexer for signal <current_state[1]_GND_25_o_Mux_73_o> created at line 66.
    Found 2-bit 4-to-1 multiplexer for signal <next_state> created at line 95.
WARNING:Xst:737 - Found 1-bit latch for signal <s3<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s3<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s3<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s3<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s2<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_out<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_out<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_out<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_out<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_out<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator greater for signal <s[3]_GND_3_o_LessThan_4_o> created at line 73
    Found 4-bit comparator greater for signal <s2[3]_PWR_3_o_LessThan_12_o> created at line 79
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <current_state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred  24 Latch(s).
	inferred   2 Comparator(s).
	inferred  27 Multiplexer(s).
Unit <UART_rx> synthesized.

Synthesizing Unit <FFD>.
    Related source file is "C:\Users\Ariel\Xilinx\Workspace\UART\FFD.v".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FFD> synthesized.

Synthesizing Unit <UART_fifo_interface>.
    Related source file is "C:\Users\Ariel\Xilinx\Workspace\UART\fifo_interface.v".
        bits_depth = 4
    Found 16x8-bit dual-port RAM <Mram_FIFO> for signal <FIFO>.
    Found 4-bit register for signal <read_pointer>.
    Found 8-bit register for signal <data_out>.
    Found 4-bit register for signal <write_pointer>.
    Found 5-bit register for signal <free_space>.
    Found 4-bit adder for signal <read_pointer[3]_GND_29_o_add_3_OUT> created at line 57.
    Found 5-bit adder for signal <free_space[4]_GND_29_o_add_4_OUT> created at line 58.
    Found 4-bit adder for signal <write_pointer[3]_GND_29_o_add_12_OUT> created at line 63.
    Found 5-bit subtractor for signal <GND_29_o_GND_29_o_sub_14_OUT<4:0>> created at line 65.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <UART_fifo_interface> synthesized.

Synthesizing Unit <UART_tx>.
    Related source file is "C:\Users\Ariel\Xilinx\Workspace\UART\tx.v".
    Found 1-bit register for signal <s_tick_ck>.
    Found 2-bit register for signal <current_state>.
    Found 4-bit register for signal <s_tick_div>.
    Found 4-bit adder for signal <s_tick_div[3]_GND_31_o_add_0_OUT> created at line 45.
    Found 4-bit adder for signal <B_sent[3]_GND_31_o_add_7_OUT> created at line 64.
    Found 4x1-bit Read Only RAM for signal <tx_done>
    Found 1-bit 8-to-1 multiplexer for signal <B_sent[2]_d_in[7]_Mux_5_o> created at line 63.
    Found 2-bit 4-to-1 multiplexer for signal <next_state> created at line 81.
WARNING:Xst:737 - Found 1-bit latch for signal <tx>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B_sent<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B_sent<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B_sent<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B_sent<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_in<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_in<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_in<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_in<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_in<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_in<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_in<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_in<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <current_state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred  13 Latch(s).
	inferred   5 Multiplexer(s).
Unit <UART_tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit dual-port RAM                                : 1
 4x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 1
 4-bit adder                                           : 8
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Registers                                            : 11
 1-bit register                                        : 3
 16-bit register                                       : 1
 2-bit register                                        : 2
 4-bit register                                        : 3
 5-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 37
 1-bit latch                                           : 37
# Comparators                                          : 3
 16-bit comparator greater                             : 1
 4-bit comparator greater                              : 2
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 20
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <UART_baud_rate_generator>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <UART_baud_rate_generator> synthesized (advanced).

Synthesizing (advanced) Unit <UART_fifo_interface>.
The following registers are absorbed into counter <read_pointer>: 1 register on signal <read_pointer>.
The following registers are absorbed into counter <write_pointer>: 1 register on signal <write_pointer>.
INFO:Xst:3231 - The small RAM <Mram_FIFO> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <write_flag>    | high     |
    |     addrA          | connected to signal <write_pointer> |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <read_pointer>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <UART_fifo_interface> synthesized (advanced).

Synthesizing (advanced) Unit <UART_tx>.
The following registers are absorbed into counter <s_tick_div>: 1 register on signal <s_tick_div>.
INFO:Xst:3231 - The small RAM <Mram_tx_done> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <current_state> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <tx_done>       |          |
    -----------------------------------------------------------------------
Unit <UART_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit dual-port distributed RAM                    : 1
 4x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 5
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 4-bit up counter                                      : 3
# Registers                                            : 20
 Flip-Flops                                            : 20
# Comparators                                          : 3
 16-bit comparator greater                             : 1
 4-bit comparator greater                              : 2
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 20
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <UART_TestModule> ...

Optimizing unit <UART_rx> ...
WARNING:Xst:1293 - FF/Latch <s_3> has a constant value of 0 in block <UART_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_3> has a constant value of 0 in block <UART_rx>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <UART_fifo_interface> ...

Optimizing unit <UART_tx> ...
WARNING:Xst:1293 - FF/Latch <BRG/counter_8> has a constant value of 0 in block <UART_TestModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BRG/counter_9> has a constant value of 0 in block <UART_TestModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BRG/counter_10> has a constant value of 0 in block <UART_TestModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BRG/counter_11> has a constant value of 0 in block <UART_TestModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BRG/counter_12> has a constant value of 0 in block <UART_TestModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BRG/counter_13> has a constant value of 0 in block <UART_TestModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BRG/counter_14> has a constant value of 0 in block <UART_TestModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BRG/counter_15> has a constant value of 0 in block <UART_TestModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_BUFFER/free_space_4> (without init value) has a constant value of 0 in block <UART_TestModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_BUFFER/free_space_3> (without init value) has a constant value of 0 in block <UART_TestModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_BUFFER/free_space_2> (without init value) has a constant value of 0 in block <UART_TestModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_BUFFER/free_space_1> (without init value) has a constant value of 0 in block <UART_TestModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <FIFO_BUFFER/free_space_0> of sequential type is unconnected in block <UART_TestModule>.
INFO:Xst:2261 - The FF/Latch <FIFO_BUFFER/read_pointer_0> in Unit <UART_TestModule> is equivalent to the following FF/Latch, which will be removed : <FIFO_BUFFER/write_pointer_0> 
INFO:Xst:2261 - The FF/Latch <FIFO_BUFFER/read_pointer_1> in Unit <UART_TestModule> is equivalent to the following FF/Latch, which will be removed : <FIFO_BUFFER/write_pointer_1> 
INFO:Xst:2261 - The FF/Latch <FIFO_BUFFER/read_pointer_2> in Unit <UART_TestModule> is equivalent to the following FF/Latch, which will be removed : <FIFO_BUFFER/write_pointer_2> 
INFO:Xst:2261 - The FF/Latch <FIFO_BUFFER/read_pointer_3> in Unit <UART_TestModule> is equivalent to the following FF/Latch, which will be removed : <FIFO_BUFFER/write_pointer_3> 
INFO:Xst:2261 - The FF/Latch <BRG/counter_0> in Unit <UART_TestModule> is equivalent to the following FF/Latch, which will be removed : <TX/s_tick_div_0> 
INFO:Xst:2261 - The FF/Latch <BRG/counter_1> in Unit <UART_TestModule> is equivalent to the following FF/Latch, which will be removed : <TX/s_tick_div_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART_TestModule, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : UART_TestModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 93
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 7
#      LUT2                        : 9
#      LUT3                        : 14
#      LUT4                        : 11
#      LUT5                        : 8
#      LUT6                        : 25
#      MUXCY                       : 7
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 65
#      FD                          : 9
#      FDE                         : 12
#      FDR                         : 8
#      LD                          : 36
# RAMS                             : 3
#      RAM32M                      : 1
#      RAM32X1D                    : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              64  out of  126800     0%  
 Number of Slice LUTs:                   83  out of  63400     0%  
    Number used as Logic:                75  out of  63400     0%  
    Number used as Memory:                8  out of  19000     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     99
   Number with an unused Flip Flop:      35  out of     99    35%  
   Number with an unused LUT:            16  out of     99    16%  
   Number of fully used LUT-FF pairs:    48  out of     99    48%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of    210     1%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                                                 | Clock buffer(FF name)  | Load  |
---------------------------------------------------------------------------------------------+------------------------+-------+
clock                                                                                        | BUFGP                  | 32    |
RX/current_state[1]_GND_13_o_Mux_49_o(RX/Mmux_current_state[1]_GND_13_o_Mux_49_o11:O)        | NONE(*)(RX/d_out_0)    | 8     |
RX/current_state[1]_GND_9_o_Mux_41_o(RX/Mmux_current_state[1]_GND_9_o_Mux_41_o11:O)          | NONE(*)(RX/s2_0)       | 4     |
RX/current_state[1]_GND_25_o_Mux_73_o(RX/Mmux_current_state[1]_GND_25_o_Mux_73_o11:O)        | NONE(*)(RX/s_0)        | 3     |
RX/current_state[1]_s_tick_flank_Mux_33_o(RX/Mmux_current_state[1]_s_tick_flank_Mux_33_o11:O)| NONE(*)(RX/s3_0)       | 4     |
RX/current_state[1]_GND_21_o_Mux_65_o(RX/Mmux_current_state[1]_GND_21_o_Mux_65_o11:O)        | NONE(*)(RX/n_0)        | 4     |
TX/current_state[1]_GND_33_o_Mux_14_o(TX/current_state[1]_GND_33_o_Mux_14_o1:O)              | NONE(*)(TX/B_sent_2)   | 4     |
TX/current_state[1]_s_tick_ck_Mux_13_o(TX/Mmux_current_state[1]_s_tick_ck_Mux_13_o11:O)      | NONE(*)(TX/tx)         | 1     |
TX/current_state[1]_GND_37_o_Mux_18_o(TX/Mmux_current_state[1]_GND_37_o_Mux_18_o11:O)        | NONE(*)(TX/d_in_0)     | 8     |
---------------------------------------------------------------------------------------------+------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.155ns (Maximum Frequency: 464.123MHz)
   Minimum input arrival time before clock: 0.809ns
   Maximum output required time after clock: 0.751ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 2.155ns (frequency: 464.123MHz)
  Total number of paths / destination ports: 285 / 72
-------------------------------------------------------------------------
Delay:               2.155ns (Levels of Logic = 2)
  Source:            RX/flank_detect_stick/Q (FF)
  Destination:       FIFO_BUFFER/Mram_FIFO1 (RAM)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: RX/flank_detect_stick/Q to FIFO_BUFFER/Mram_FIFO1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.361   0.543  RX/flank_detect_stick/Q (RX/flank_detect_stick/Q)
     LUT3:I0->O           14   0.097   0.355  RX/Mmux_next_state221 (RX/Mmux_next_state22)
     LUT6:I5->O            4   0.097   0.293  RX/Mmux_rx_done11 (rx_done)
     RAM32M:WE                 0.408          FIFO_BUFFER/Mram_FIFO1
    ----------------------------------------
    Total                      2.155ns (0.963ns logic, 1.192ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RX/current_state[1]_GND_13_o_Mux_49_o'
  Clock period: 0.755ns (frequency: 1323.627MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               0.755ns (Levels of Logic = 0)
  Source:            RX/d_out_1 (LATCH)
  Destination:       RX/d_out_0 (LATCH)
  Source Clock:      RX/current_state[1]_GND_13_o_Mux_49_o falling
  Destination Clock: RX/current_state[1]_GND_13_o_Mux_49_o falling

  Data Path: RX/d_out_1 to RX/d_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.283  RX/d_out_1 (RX/d_out_1)
     LD:D                     -0.028          RX/d_out_0
    ----------------------------------------
    Total                      0.755ns (0.472ns logic, 0.283ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RX/current_state[1]_GND_9_o_Mux_41_o'
  Clock period: 1.130ns (frequency: 885.347MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.130ns (Levels of Logic = 1)
  Source:            RX/s2_3 (LATCH)
  Destination:       RX/s2_3 (LATCH)
  Source Clock:      RX/current_state[1]_GND_9_o_Mux_41_o falling
  Destination Clock: RX/current_state[1]_GND_9_o_Mux_41_o falling

  Data Path: RX/s2_3 to RX/s2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.561  RX/s2_3 (RX/s2_3)
     LUT5:I1->O            1   0.097   0.000  RX/Mmux_current_state[1]_s2[0]_Mux_46_o131 (RX/current_state[1]_s2[3]_Mux_40_o)
     LD:D                     -0.028          RX/s2_3
    ----------------------------------------
    Total                      1.130ns (0.569ns logic, 0.561ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RX/current_state[1]_GND_25_o_Mux_73_o'
  Clock period: 1.090ns (frequency: 917.347MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.090ns (Levels of Logic = 1)
  Source:            RX/s_2 (LATCH)
  Destination:       RX/s_2 (LATCH)
  Source Clock:      RX/current_state[1]_GND_25_o_Mux_73_o falling
  Destination Clock: RX/current_state[1]_GND_25_o_Mux_73_o falling

  Data Path: RX/s_2 to RX/s_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.472   0.521  RX/s_2 (RX/s_2)
     LUT4:I1->O            1   0.097   0.000  RX/Mmux_current_state[1]_s[0]_Mux_78_o121 (RX/current_state[1]_s[2]_Mux_74_o)
     LD:D                     -0.028          RX/s_2
    ----------------------------------------
    Total                      1.090ns (0.569ns logic, 0.521ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RX/current_state[1]_s_tick_flank_Mux_33_o'
  Clock period: 1.199ns (frequency: 833.681MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.199ns (Levels of Logic = 1)
  Source:            RX/s3_3 (LATCH)
  Destination:       RX/s3_3 (LATCH)
  Source Clock:      RX/current_state[1]_s_tick_flank_Mux_33_o falling
  Destination Clock: RX/current_state[1]_s_tick_flank_Mux_33_o falling

  Data Path: RX/s3_3 to RX/s3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              17   0.472   0.630  RX/s3_3 (RX/s3_3)
     LUT5:I1->O            1   0.097   0.000  RX/Mmux_current_state[1]_s3[3]_Mux_32_o12 (RX/current_state[1]_s3[3]_Mux_32_o)
     LD:D                     -0.028          RX/s3_3
    ----------------------------------------
    Total                      1.199ns (0.569ns logic, 0.630ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RX/current_state[1]_GND_21_o_Mux_65_o'
  Clock period: 1.130ns (frequency: 885.347MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.130ns (Levels of Logic = 1)
  Source:            RX/n_3 (LATCH)
  Destination:       RX/n_3 (LATCH)
  Source Clock:      RX/current_state[1]_GND_21_o_Mux_65_o falling
  Destination Clock: RX/current_state[1]_GND_21_o_Mux_65_o falling

  Data Path: RX/n_3 to RX/n_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.561  RX/n_3 (RX/n_3)
     LUT5:I1->O            1   0.097   0.000  RX/Mmux_current_state[1]_n[3]_Mux_64_o11 (RX/current_state[1]_n[3]_Mux_64_o)
     LD:D                     -0.028          RX/n_3
    ----------------------------------------
    Total                      1.130ns (0.569ns logic, 0.561ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'TX/current_state[1]_GND_33_o_Mux_14_o'
  Clock period: 1.130ns (frequency: 885.347MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.130ns (Levels of Logic = 1)
  Source:            TX/B_sent_3 (LATCH)
  Destination:       TX/B_sent_3 (LATCH)
  Source Clock:      TX/current_state[1]_GND_33_o_Mux_14_o falling
  Destination Clock: TX/current_state[1]_GND_33_o_Mux_14_o falling

  Data Path: TX/B_sent_3 to TX/B_sent_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.561  TX/B_sent_3 (TX/B_sent_3)
     LUT5:I1->O            1   0.097   0.000  TX/current_state[1]_B_sent[3]_wide_mux_11_OUT<3>1 (TX/current_state[1]_B_sent[3]_wide_mux_11_OUT<3>)
     LD:D                     -0.028          TX/B_sent_3
    ----------------------------------------
    Total                      1.130ns (0.569ns logic, 0.561ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.809ns (Levels of Logic = 2)
  Source:            test_rx (PAD)
  Destination:       RX/current_state_0 (FF)
  Destination Clock: clock rising

  Data Path: test_rx to RX/current_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.703  test_rx_IBUF (test_rx_IBUF)
     LUT6:I0->O            1   0.097   0.000  RX/Mmux_next_state15 (RX/next_state<0>)
     FD:D                      0.008          RX/current_state_0
    ----------------------------------------
    Total                      0.809ns (0.106ns logic, 0.703ns route)
                                       (13.1% logic, 86.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RX/current_state[1]_GND_13_o_Mux_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.290ns (Levels of Logic = 1)
  Source:            test_rx (PAD)
  Destination:       RX/d_out_7 (LATCH)
  Destination Clock: RX/current_state[1]_GND_13_o_Mux_49_o falling

  Data Path: test_rx to RX/d_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.289  test_rx_IBUF (test_rx_IBUF)
     LD:D                     -0.028          RX/d_out_7
    ----------------------------------------
    Total                      0.290ns (0.001ns logic, 0.289ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'TX/current_state[1]_s_tick_ck_Mux_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            TX/tx (LATCH)
  Destination:       test_tx (PAD)
  Source Clock:      TX/current_state[1]_s_tick_ck_Mux_13_o falling

  Data Path: TX/tx to test_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  TX/tx (TX/tx)
     OBUF:I->O                 0.000          test_tx_OBUF (test_tx)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock RX/current_state[1]_GND_13_o_Mux_49_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
RX/current_state[1]_GND_13_o_Mux_49_o|         |         |    0.755|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX/current_state[1]_GND_21_o_Mux_65_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
RX/current_state[1]_GND_21_o_Mux_65_o|         |         |    1.130|         |
clock                                |         |         |    1.248|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX/current_state[1]_GND_25_o_Mux_73_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
RX/current_state[1]_GND_25_o_Mux_73_o|         |         |    1.090|         |
clock                                |         |         |    1.079|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX/current_state[1]_GND_9_o_Mux_41_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
RX/current_state[1]_GND_9_o_Mux_41_o|         |         |    1.130|         |
clock                               |         |         |    1.248|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX/current_state[1]_s_tick_flank_Mux_33_o
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
RX/current_state[1]_s_tick_flank_Mux_33_o|         |         |    1.199|         |
clock                                    |         |         |    1.206|         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX/current_state[1]_GND_33_o_Mux_14_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
TX/current_state[1]_GND_33_o_Mux_14_o|         |         |    1.130|         |
clock                                |         |         |    1.183|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX/current_state[1]_GND_37_o_Mux_18_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    0.645|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX/current_state[1]_s_tick_ck_Mux_13_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
TX/current_state[1]_GND_33_o_Mux_14_o|         |         |    2.041|         |
TX/current_state[1]_GND_37_o_Mux_18_o|         |         |    1.881|         |
clock                                |         |         |    0.988|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
RX/current_state[1]_GND_13_o_Mux_49_o    |         |    1.015|         |         |
RX/current_state[1]_GND_21_o_Mux_65_o    |         |    2.050|         |         |
RX/current_state[1]_GND_25_o_Mux_73_o    |         |    1.971|         |         |
RX/current_state[1]_GND_9_o_Mux_41_o     |         |    2.247|         |         |
RX/current_state[1]_s_tick_flank_Mux_33_o|         |    2.339|         |         |
TX/current_state[1]_GND_33_o_Mux_14_o    |         |    1.932|         |         |
clock                                    |    2.155|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.37 secs
 
--> 

Total memory usage is 445112 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :   12 (   0 filtered)

