import{_ as t,c as a,a2 as r,o as i}from"./chunks/framework.CbP2pKAi.js";const s="/assets/Untitled.DGULqvCP.png",o="/assets/Untitled%201.R7blJm4l.png",l="/assets/Untitled%202.CaXCHF7K.png",n="/assets/Untitled%203.CVcn4YlJ.png",c="/assets/Untitled%204.C762FMQ-.png",d="/assets/Untitled%205.5MoAcCu2.png",h="/assets/Untitled%206.By-m6AZI.png",p="/assets/Untitled%207.B0jLYqt3.png",u="/assets/Untitled%208.Dn7JveE5.png",m="/assets/Untitled%209.CBrN5chI.png",g="/assets/Untitled%2010.0xlZqZs2.png",b="/assets/Untitled%2011.CFd8bRY9.png",f="/assets/Untitled%2012.Djsr2NlG.png",k="/assets/Untitled%2013.BKrmzs2N.png",q="/assets/Untitled%2014.BjOngmxk.png",_="/assets/Untitled%2015.BcOUJ_ih.png",U="/assets/Untitled%2016.C6yJxYM1.png",v="/assets/Untitled%2017.pSTH8SPn.png",A=JSON.parse('{"title":"Setting up the Register Layer","description":"","frontmatter":{"slug":"setting-up-the-register-layer"},"headers":[],"relativePath":"notes/uvm/advanced-uvm/setting-up-the-register-layer.md","filePath":"notes/uvm/advanced-uvm/setting-up-the-register-layer.md","lastUpdated":1728207659000}'),y={name:"notes/uvm/advanced-uvm/setting-up-the-register-layer.md"};function R(w,e,x,M,S,P){return i(),a("div",null,e[0]||(e[0]=[r('<h1 id="setting-up-the-register-layer" tabindex="-1">Setting up the Register Layer <a class="header-anchor" href="#setting-up-the-register-layer" aria-label="Permalink to &quot;Setting up the Register Layer&quot;">​</a></h1><blockquote><p>Contents are extracted from the Advanced UVM sessions by <a href="https://verificationacademy.com/" target="_blank" rel="noreferrer">Verification Academy</a>.</p></blockquote><h2 id="register-model-structure" tabindex="-1">Register model structure <a class="header-anchor" href="#register-model-structure" aria-label="Permalink to &quot;Register model structure&quot;">​</a></h2><p><img src="'+s+'" alt="Untitled"></p><h2 id="uvm-registers-are-layered" tabindex="-1">UVM Registers are Layered <a class="header-anchor" href="#uvm-registers-are-layered" aria-label="Permalink to &quot;UVM Registers are Layered&quot;">​</a></h2><p><em>UVM Register Layer provides protocol-independent register-based layering</em></p><p><img src="'+o+'" alt="Untitled"></p><blockquote><p>Keep the operation abstract enough to be independent from the physical specific implementation of the register</p></blockquote><h2 id="uvm-register-use-models" tabindex="-1">UVM Register use models <a class="header-anchor" href="#uvm-register-use-models" aria-label="Permalink to &quot;UVM Register use models&quot;">​</a></h2><h3 id="stimulus-generation" tabindex="-1"><em>Stimulus generation</em> <a class="header-anchor" href="#stimulus-generation" aria-label="Permalink to &quot;*Stimulus generation*&quot;">​</a></h3><ul><li>Firmware-level abstraction of stimulus: <ul><li>i.e. Set this bit in this register rather than write x to address y</li></ul></li><li>Stimulus reuse <ul><li>If the bus agent changes, the stimulus still work</li></ul></li><li>Front and Back door access: <ul><li>Front door is via agent</li><li>Back door is directly to the hardware via the simulator database</li></ul></li></ul><h3 id="configuration" tabindex="-1">Configuration <a class="header-anchor" href="#configuration" aria-label="Permalink to &quot;Configuration&quot;">​</a></h3><ul><li>Register model reflects hardware programmable registers</li><li>Set up desired configuration in the register model then dump to DUT <ul><li>Randomization with configuration constraints</li></ul></li></ul><h3 id="analysis-mirror" tabindex="-1">Analysis ‘Mirror’ <a class="header-anchor" href="#analysis-mirror" aria-label="Permalink to &quot;Analysis ‘Mirror’&quot;">​</a></h3><ul><li>Current state of the register model matches the DUT hardware</li><li>Useful for scoreboards and functional coverage monitors</li></ul><h2 id="register-information-model" tabindex="-1">Register Information model <a class="header-anchor" href="#register-information-model" aria-label="Permalink to &quot;Register Information model&quot;">​</a></h2><p><img src="'+l+'" alt="Untitled"></p><blockquote><p>Blocks are also hierarchical</p></blockquote><h2 id="registers-blocks-maps" tabindex="-1">Registers, Blocks &amp; Maps <a class="header-anchor" href="#registers-blocks-maps" aria-label="Permalink to &quot;Registers, Blocks &amp; Maps&quot;">​</a></h2><h3 id="registers" tabindex="-1">Registers <a class="header-anchor" href="#registers" aria-label="Permalink to &quot;Registers&quot;">​</a></h3><p><img src="'+n+'" alt="Untitled"></p><blockquote><p><code>build()</code> method will be use for the register block to configure and make sure the fields are properly aligned and configured to model the register</p></blockquote><h3 id="blocks-maps" tabindex="-1">Blocks &amp; Maps <a class="header-anchor" href="#blocks-maps" aria-label="Permalink to &quot;Blocks &amp; Maps&quot;">​</a></h3><p><img src="'+c+'" alt="Untitled"></p><p>In the register block <code>build</code> method:</p><ul><li>Instantiate and build the registers</li><li>Declare the HDL path of the register for backdoor accesses</li><li>Create map will be used to hold the register’s physical addresses</li></ul><p><img src="'+d+'" alt="Untitled"></p><blockquote><p><code>add_hdl_path_slice</code> will be used to declare the HDL path for the register will be used for backdoor accesses</p></blockquote><blockquote><p><code>add_hdl_path</code> will be used to declare the HDL path to the module containing the implementation of the registers declared in the register block</p></blockquote><blockquote><p><code>lock_model()</code> method is used to ensure no one can change the register model’s information during the simulation</p></blockquote><h3 id="register-blocks-are-hierarchical" tabindex="-1">Register blocks are Hierarchical <a class="header-anchor" href="#register-blocks-are-hierarchical" aria-label="Permalink to &quot;Register blocks are Hierarchical&quot;">​</a></h3><blockquote><p>Register block can also contain other register blocks</p></blockquote><ul><li>Define the default map containing the base address, the endianness</li><li>Setup the sub register blocks by instantiating, configurating and building the sub register blocks</li><li>Add the sub register map to the current default map, specifying the offset of the sub register map inside the default map of the SoC</li></ul><p><img src="'+h+'" alt="Untitled"></p><h2 id="the-register-map-uvm-reg-map" tabindex="-1">The Register Map - <code>uvm_reg_map</code> <a class="header-anchor" href="#the-register-map-uvm-reg-map" aria-label="Permalink to &quot;The Register Map - `uvm_reg_map`&quot;">​</a></h2><p><em>Contains offsets for:</em></p><ul><li>Registers and Memories</li><li>(Hierarchical blocks)</li><li>(Sub-maps)</li></ul><p><em>Also provides means to access registers</em></p><ul><li><p>Handle for the target sequencer</p><blockquote><p>To instantiate transaction to driver for front door access</p></blockquote></li><li><p>Handle for register layer adapter</p><blockquote><p>Convert register level transaction to bus level transaction</p><p>A specialize handler manage the job of the translation sequence mentioned before</p></blockquote></li></ul><p><em>A block can have &gt; 1 map</em></p><blockquote><p>Since there maybe are multiple interfaces being used to access the same physical registers in the DUT</p></blockquote><p><img src="'+p+'" alt="Untitled"></p><h3 id="setting-up-the-register-map" tabindex="-1">Setting up the Register Map <a class="header-anchor" href="#setting-up-the-register-map" aria-label="Permalink to &quot;Setting up the Register Map&quot;">​</a></h3><blockquote><p>Is a part of the environment</p><p><code>build_phase</code> of the environment will be used to fetch the register block handle from the configuration DB</p><p><code>connect_phase</code> of the environment will be used to setup the register block</p><p>If the agent is active, a register adapter will be instantiated to use the agent’s sequencer and driver to access the register through the connected interface</p><p>Check if the register model is on the top of the hierarchy, if it is then call the <code>set_sequencer</code> method in the register map to tell the map which sequencer will be using to talk to the driver and what converter object will be used to translate the register access into bus transaction</p><p><code>set_auto_predict</code> method is used to adjust the auto predict function of the register model (default is 0)</p></blockquote><p><img src="'+u+'" alt="Untitled"></p><h2 id="how-do-register-accesses-work" tabindex="-1">How do register accesses work? <a class="header-anchor" href="#how-do-register-accesses-work" aria-label="Permalink to &quot;How do register accesses work?&quot;">​</a></h2><p><em>When an explicit register access method is call</em></p><ul><li>The register layer uses a generic register command: <code>Register[Read/Write](data)</code></li></ul><p><em>The register transaction is passed to the address map</em></p><ul><li>The map’s adapter (extended from <code>uvm_reg_adapter</code>) converts the register transaction to a bus transaction</li></ul><p><em>This is then sent through a layering to the target bus agent</em></p><p><img src="'+m+'" alt="Untitled"></p><p><em>Predictor updates the value of the register model</em></p><ul><li>Bus transaction (from the monitor) converted back to Register transaction using the adapter</li><li>Write: Value that was written to DUT will be reflected</li><li>Read: Value that was read from the DUT will be reflected</li></ul><p>⇒ Keeps the value in the register model is the same as the value in the physical registers</p><p><em>The predictor then writes the register transaction out of its <code>analysis_port</code></em></p><ul><li>Generic register requests to target bus sequence items</li></ul><blockquote><p>Should be the same as the <em>reconstruction monitor</em></p></blockquote><p><img src="'+g+'" alt="Untitled"></p><h2 id="register-adapter-example" tabindex="-1">Register Adapter example <a class="header-anchor" href="#register-adapter-example" aria-label="Permalink to &quot;Register Adapter example&quot;">​</a></h2><p><img src="'+b+'" alt="Untitled"></p><blockquote><p><code>uvm_reg_bus_op</code> is a struct, containing the information of the register operation (whether a write or a read, the address and the data)</p></blockquote><p><img src="'+f+'" alt="Untitled"></p><blockquote><p>The argument is <code>ref</code> type: The struct is passed in when it is called, and the method will fill in the appropriate fields of the struct</p></blockquote><blockquote><p>Status value <code>UVM_HAS_X</code> is also legal</p></blockquote><h2 id="register-model-testbench-intergration" tabindex="-1">Register model Testbench intergration <a class="header-anchor" href="#register-model-testbench-intergration" aria-label="Permalink to &quot;Register model Testbench intergration&quot;">​</a></h2><p><img src="'+k+'" alt="Untitled"></p><h2 id="stimulus-reuse-bridge-example" tabindex="-1">Stimulus reuse (bridge example) <a class="header-anchor" href="#stimulus-reuse-bridge-example" aria-label="Permalink to &quot;Stimulus reuse (bridge example)&quot;">​</a></h2><p><em>SPI master is integrated inside an AHB peripheral block</em></p><p><em>Host bus sequences can be reused as is</em></p><p><em>Testbench structure changes</em></p><p><img src="'+q+'" alt="Untitled"></p><blockquote><p>Only have to add the register map of the SPI map, and swap in the new register to bus adapter for the new protocol</p></blockquote><p><img src="'+_+'" alt="Untitled"></p><h2 id="uvm-register-assistant" tabindex="-1">UVM Register Assistant <a class="header-anchor" href="#uvm-register-assistant" aria-label="Permalink to &quot;UVM Register Assistant&quot;">​</a></h2><p><em>Automatically generates UVM register package</em></p><ul><li>Supports all UVM access Modes</li><li>Registers/Fields, Memories, Blocks, Sub-blocks</li></ul><p><img src="'+U+'" alt="Untitled"></p><p>Refer to</p><p><a href="https://verificationacademy.com/seminars/uvm-recipe-automating-the-creation-of-your-uvm-register-model" target="_blank" rel="noreferrer">Automating the Creation of Your UVM Register Model | UVM Recipe of the Month | Verification Academy</a></p><h2 id="summary" tabindex="-1">Summary <a class="header-anchor" href="#summary" aria-label="Permalink to &quot;Summary&quot;">​</a></h2><p><img src="'+v+'" alt="Untitled"></p>',82)]))}const B=t(y,[["render",R]]);export{A as __pageData,B as default};
