  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src_files/src_files/Main_Code.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/Main_Code.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/Auxiliary_Calculations.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/Auxiliary_Calculations.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/main_tb.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/main_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_Buf2Pe.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_Buf2Pe.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_Dfl_ControlLogic.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_Dfl_ControlLogic.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_fcLayer.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_fcLayer.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_gap.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_gap.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_loadbin.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_loadbin.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_maxPool.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_maxPool.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_Mem2Buf.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(17)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_Mem2Buf.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_parameters.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(18)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_parameters.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_Top.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(19)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_Top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=ConvLayer' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcvu3p-ffvc1517-3-e' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcvu3p-ffvc1517-3-e'
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=0' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(20)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../src_files/src_files/main_tb.cpp in debug mode
   Generating csim.exe
In file included from ../../../../../src_files/src_files/main_tb.cpp:1:
In file included from ../../../../../src_files/src_files/header.h:7:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
*********************************************************************************  Starting Verification. ************************************************************************************
Found hardcoded RM path.
C:/Users/arisi/Documents/VitisWorkspace/VggHLS/src_files/
Loaded block1_conv1 as wt_data_t array of size 1728
Length of binary files per layer verified!0
Loaded block1_conv2 as wt_data_t array of size 36864
Length of binary files per layer verified!1
Loaded block2_conv1 as wt_data_t array of size 73728
Length of binary files per layer verified!2
Loaded block2_conv2 as wt_data_t array of size 147456
Length of binary files per layer verified!3
Loaded block3_conv1 as wt_data_t array of size 294912
Length of binary files per layer verified!4
Loaded block3_conv2 as wt_data_t array of size 589824
Length of binary files per layer verified!5
Loaded block3_conv3 as wt_data_t array of size 589824
Length of binary files per layer verified!6
Loaded block4_conv1 as wt_data_t array of size 1179648
Length of binary files per layer verified!7
Loaded block4_conv2 as wt_data_t array of size 2359296
Length of binary files per layer verified!8
Loaded block4_conv3 as wt_data_t array of size 2359296
Length of binary files per layer verified!9
Loaded block5_conv1 as wt_data_t array of size 2359296
Length of binary files per layer verified!10
Loaded block5_conv2 as wt_data_t array of size 2359296
Length of binary files per layer verified!11
Loaded block5_conv3 as wt_data_t array of size 2359296
Length of binary files per layer verified!12
Loaded dense as wt_data_t array of size 131072
Length of binary files per layer verified!13
Loaded dense_1 as wt_data_t array of size 4352
Length of binary files per layer verified!14
Input Range : min=-118 ,max=127
Weights: min=-101, max=91
01) After block1_conv1: min=0, max=102
Weights: min=-52, max=70
02) After block1_conv2: min=0, max=90
03) After maxpool1: min=0, max=90
Weights: min=-85, max=105
04) After block2_conv1: min=0, max=84
Weights: min=-64, max=97
05) After block2_conv2: min=0, max=95
06) After maxpool2: min=0, max=95
Weights: min=-40, max=118
07) After block3_conv1: min=0, max=98
Weights: min=-40, max=104
08) After block3_conv2: min=0, max=73
Weights: min=-43, max=95
09) After block3_conv3: min=0, max=66
10) After maxpool3: min=0, max=66
Weights: min=-43, max=109
11) After block4_conv1: min=0, max=58
Weights: min=-23, max=73
12) After block4_conv2: min=0, max=58
Weights: min=-55, max=112
13) After block4_conv3: min=0, max=42
14) After maxpool4: min=0, max=42
Weights: min=-45, max=75
15) After block5_conv1: min=0, max=49
Weights: min=-60, max=89
16) After block5_conv2: min=0, max=20
Weights: min=-28, max=87
17) After block5_conv3: min=0, max=16
18) After maxpool5: min=0, max=16
19) After gap: min=0, max=3
Weights: min=-62, max=68
20) After fc1: min=0, max=9
Weights: min=-97, max=84
21) After fc2: min=0, max=12
Computed SW C sim of Oxford Flowers Model
Input Range : min=-118 ,max=127
Loaded parameters in mem2Buf, layer:0
Loaded parameters in loadBiasTile, layer:0
Loaded parameters in tileClc, layer:0
Loaded parameters, layer:0
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 10
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 10
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 10
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 10
Finished tileClc tile:3
Finished tile:3
Finished mem2Buf tile:4
Finished loadBiasTile tile:4
For this tile, bit shift is 10
Finished tileClc tile:4
Finished tile:4
Finished mem2Buf tile:5
Finished loadBiasTile tile:5
For this tile, bit shift is 10
Finished tileClc tile:5
Finished tile:5
Finished mem2Buf tile:6
Finished loadBiasTile tile:6
For this tile, bit shift is 10
Finished tileClc tile:6
Finished tile:6
Finished mem2Buf tile:7
Finished loadBiasTile tile:7
For this tile, bit shift is 10
Finished tileClc tile:7
Finished tile:7
Weights: min=-101, max=91
01) After block1_conv1: min=0, max=102
Loaded parameters in mem2Buf, layer:1
Loaded parameters in loadBiasTile, layer:1
Loaded parameters in tileClc, layer:1
Loaded parameters, layer:1
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 10
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 10
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 10
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 10
Finished tileClc tile:3
Finished tile:3
Finished mem2Buf tile:4
Finished loadBiasTile tile:4
For this tile, bit shift is 10
Finished tileClc tile:4
Finished tile:4
Finished mem2Buf tile:5
Finished loadBiasTile tile:5
For this tile, bit shift is 10
Finished tileClc tile:5
Finished tile:5
Finished mem2Buf tile:6
Finished loadBiasTile tile:6
For this tile, bit shift is 10
Finished tileClc tile:6
Finished tile:6
Finished mem2Buf tile:7
Finished loadBiasTile tile:7
For this tile, bit shift is 10
Finished tileClc tile:7
Finished tile:7
Weights: min=-52, max=70
02) After block1_conv2: min=0, max=90
03) After maxpool1: min=0, max=90
Loaded parameters in mem2Buf, layer:2
Loaded parameters in loadBiasTile, layer:2
Loaded parameters in tileClc, layer:2
Loaded parameters, layer:2
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 9
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 9
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 9
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 9
Finished tileClc tile:3
Finished tile:3
Weights: min=-85, max=105
04) After block2_conv1: min=0, max=84
Loaded parameters in mem2Buf, layer:3
Loaded parameters in loadBiasTile, layer:3
Loaded parameters in tileClc, layer:3
Loaded parameters, layer:3
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 9
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 9
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 9
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 9
Finished tileClc tile:3
Finished tile:3
Weights: min=-64, max=97
05) After block2_conv2: min=0, max=95
06) After maxpool2: min=0, max=95
Loaded parameters in mem2Buf, layer:4
Loaded parameters in loadBiasTile, layer:4
Loaded parameters in tileClc, layer:4
Loaded parameters, layer:4
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 8
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 8
Finished tileClc tile:1
Finished tile:1
Weights: min=-40, max=118
07) After block3_conv1: min=0, max=98
Loaded parameters in mem2Buf, layer:5
Loaded parameters in loadBiasTile, layer:5
Loaded parameters in tileClc, layer:5
Loaded parameters, layer:5
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 8
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 8
Finished tileClc tile:1
Finished tile:1
Weights: min=-40, max=104
08) After block3_conv2: min=0, max=73
Loaded parameters in mem2Buf, layer:6
Loaded parameters in loadBiasTile, layer:6
Loaded parameters in tileClc, layer:6
Loaded parameters, layer:6
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 8
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 8
Finished tileClc tile:1
Finished tile:1
Weights: min=-43, max=95
09) After block3_conv3: min=0, max=66
10) After maxpool3: min=0, max=66
Loaded parameters in mem2Buf, layer:7
Loaded parameters in loadBiasTile, layer:7
Loaded parameters in tileClc, layer:7
Loaded parameters, layer:7
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 8
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 8
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 8
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 8
Finished tileClc tile:3
Finished tile:3
Weights: min=-43, max=109
11) After block4_conv1: min=0, max=58
Loaded parameters in mem2Buf, layer:8
Loaded parameters in loadBiasTile, layer:8
Loaded parameters in tileClc, layer:8
Loaded parameters, layer:8
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 7
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 7
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 7
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 7
Finished tileClc tile:3
Finished tile:3
Weights: min=-23, max=73
12) After block4_conv2: min=0, max=58
Loaded parameters in mem2Buf, layer:9
Loaded parameters in loadBiasTile, layer:9
Loaded parameters in tileClc, layer:9
Loaded parameters, layer:9
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 8
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 8
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 8
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 8
Finished tileClc tile:3
Finished tile:3
Weights: min=-55, max=112
13) After block4_conv3: min=0, max=42
14) After maxpool4: min=0, max=42
Loaded parameters in mem2Buf, layer:10
Loaded parameters in loadBiasTile, layer:10
Loaded parameters in tileClc, layer:10
Loaded parameters, layer:10
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 8
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 8
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 8
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 8
Finished tileClc tile:3
Finished tile:3
Weights: min=-45, max=75
15) After block5_conv1: min=0, max=49
Loaded parameters in mem2Buf, layer:11
Loaded parameters in loadBiasTile, layer:11
Loaded parameters in tileClc, layer:11
Loaded parameters, layer:11
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 8
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 8
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 8
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 8
Finished tileClc tile:3
Finished tile:3
Weights: min=-60, max=89
16) After block5_conv2: min=0, max=20
Loaded parameters in mem2Buf, layer:12
Loaded parameters in loadBiasTile, layer:12
Loaded parameters in tileClc, layer:12
Loaded parameters, layer:12
Finished mem2Buf tile:0
Finished loadBiasTile tile:0
For this tile, bit shift is 7
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Finished loadBiasTile tile:1
For this tile, bit shift is 7
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Finished loadBiasTile tile:2
For this tile, bit shift is 7
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Finished loadBiasTile tile:3
For this tile, bit shift is 7
Finished tileClc tile:3
Finished tile:3
Weights: min=-28, max=87
17) After block5_conv3: min=0, max=16
18) After maxpool5: min=0, max=16
19) After gap: min=0, max=3
Weights: min=-62, max=68
20) After fc1: min=0, max=9
Weights: min=-97, max=84
21) After fc2: min=0, max=12
Finished second fc layer!
Finished all fc layers!
Computed HW C sim of Oxford Flowers Model
Printing Output Results Under Test

     12      0      2      7      4      0      0      0      0      0
      1      3      0      0      0      0      0

Printing Golden Output Results

     12      0      2      7      4      0      0      0      0      0
      1      3      0      0      0      0      0

Class found in testbench is number 0
Class found in DUT is number 0
*****  CnnTop with bias + ReLu Passed!  ******

*********************************************************************************  Verification Complete. ************************************************************************************
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 3
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 4 seconds. Total elapsed time: 5033.4 seconds; peak allocated memory: 142.750 MB.
INFO: [vitis-run 60-791] Total elapsed time: 1h 24m 1s
