// Seed: 549018149
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  assign id_2 = 1 == id_2;
  reg id_2;
  assign id_2 = 1;
  always @(posedge id_2);
  assign id_2 = id_2;
  always @(1) begin
    id_2 <= id_2;
    if (1) begin
      #1;
      if (1) id_2 <= 1'b0;
      id_2 <= id_1;
    end
  end
  type_6(
      (""), (id_3 - 1)
  );
  logic id_4 = id_4;
endmodule
