// Seed: 164619382
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output tri id_2,
    input uwire id_3,
    input wire id_4,
    input uwire id_5,
    output wor id_6,
    output tri1 id_7,
    output supply1 id_8,
    input tri id_9,
    input wire id_10,
    input wire id_11,
    output tri id_12,
    output tri1 id_13,
    output tri0 id_14,
    input supply1 id_15,
    output wire id_16,
    input uwire id_17,
    input wor id_18,
    output supply0 id_19,
    input tri0 id_20
    , id_27,
    input supply0 id_21,
    output wor id_22,
    output tri1 module_0,
    output supply0 id_24,
    input tri1 id_25
);
  assign id_6  = id_15;
  assign id_14 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd7
) (
    output supply0 id_0,
    input wire id_1,
    input tri1 _id_2,
    input wire id_3
);
  wire [id_2 : 1] id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_1,
      id_0,
      id_0,
      id_0,
      id_3,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3
  );
endmodule
