#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Oct  5 16:31:01 2022
# Process ID: 20672
# Current directory: D:/FPGA/FPGA_project/Adder/Adder.runs/synth_1
# Command line: vivado.exe -log FullAderr_Sub.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FullAderr_Sub.tcl
# Log file: D:/FPGA/FPGA_project/Adder/Adder.runs/synth_1/FullAderr_Sub.vds
# Journal file: D:/FPGA/FPGA_project/Adder/Adder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FullAderr_Sub.tcl -notrace
