Version 4
SHEET 1 1828 1208
WIRE 1296 -544 1168 -544
WIRE 1584 -528 1488 -528
WIRE 1296 -512 1168 -512
WIRE 1296 -448 1168 -448
WIRE 1584 -448 1488 -448
WIRE -1424 -432 -1424 -464
WIRE -912 -432 -912 -464
WIRE -1824 -416 -1824 -448
WIRE 1456 -304 1296 -304
WIRE 144 -272 -176 -272
WIRE 1456 -240 1296 -240
WIRE 144 -208 144 -272
WIRE 576 -176 576 -352
WIRE 1456 -176 1296 -176
WIRE -1824 -128 -1824 -160
WIRE -1632 -128 -1632 -160
WIRE 64 -128 -352 -128
WIRE 336 -96 224 -96
WIRE 512 -96 336 -96
WIRE 880 -96 640 -96
WIRE 64 -64 -176 -64
WIRE -960 -32 -960 -64
WIRE -800 -32 -800 -64
WIRE 144 -16 144 -208
WIRE 576 16 576 -176
WIRE 64 64 -352 64
WIRE 880 80 880 -96
WIRE 1072 80 880 80
WIRE 1168 80 1072 80
WIRE 1456 80 1328 80
WIRE 352 96 224 96
WIRE 512 96 352 96
WIRE 800 96 640 96
WIRE 800 112 800 96
WIRE 1024 112 800 112
WIRE 1168 112 1024 112
WIRE 1456 112 1328 112
WIRE 64 128 -160 128
WIRE 976 144 800 144
WIRE 1168 144 976 144
WIRE 1456 144 1328 144
WIRE -1808 160 -1808 128
WIRE -1616 160 -1616 128
WIRE 144 176 144 -16
WIRE 928 176 880 176
WIRE 1168 176 928 176
WIRE 1456 176 1328 176
WIRE 576 208 576 16
WIRE 1456 208 1328 208
WIRE 1456 240 1328 240
WIRE 64 256 -352 256
WIRE 1456 272 1328 272
WIRE 352 288 224 288
WIRE 512 288 352 288
WIRE 800 288 800 144
WIRE 800 288 640 288
WIRE 1456 304 1328 304
WIRE 64 320 -176 320
WIRE -976 352 -976 320
WIRE -816 352 -816 320
WIRE 1456 352 1328 352
WIRE 144 368 144 176
WIRE 576 400 576 208
WIRE -1792 448 -1792 416
WIRE 64 448 -352 448
WIRE 352 480 224 480
WIRE 512 480 352 480
WIRE 880 480 880 176
WIRE 880 480 640 480
WIRE 928 496 928 176
WIRE 976 496 976 144
WIRE 1024 496 1024 112
WIRE 1072 496 1072 80
WIRE 64 512 -176 512
FLAG 576 -352 CLK
IOPIN 576 -352 In
FLAG -176 -272 BRANCH
IOPIN -176 -272 In
FLAG -352 -128 S[0]
IOPIN -352 -128 In
FLAG -352 64 S[1]
IOPIN -352 64 In
FLAG -352 256 S[2]
IOPIN -352 256 In
FLAG -352 448 S[3]
IOPIN -352 448 In
FLAG -176 -64 Res[0]
IOPIN -176 -64 In
FLAG -160 128 Res[1]
IOPIN -160 128 In
FLAG -176 320 Res[2]
IOPIN -176 320 In
FLAG -176 512 Res[3]
IOPIN -176 512 In
FLAG 1072 496 A[0]
IOPIN 1072 496 BiDir
FLAG 1024 496 A[1]
IOPIN 1024 496 BiDir
FLAG 976 496 A[2]
IOPIN 976 496 BiDir
FLAG 928 496 A[3]
IOPIN 928 496 BiDir
FLAG 1168 -544 A[3:0]
IOPIN 1168 -544 BiDir
FLAG 1168 -512 B[3:0]
IOPIN 1168 -512 BiDir
FLAG 1168 -448 Cin[3:0]
IOPIN 1168 -448 BiDir
FLAG 1584 -528 S[3:0]
IOPIN 1584 -528 Out
FLAG 1584 -448 Cout[3:0]
IOPIN 1584 -448 Out
FLAG 1296 -304 Cin[1]
IOPIN 1296 -304 Out
FLAG 1456 -304 Cout[0]
IOPIN 1456 -304 In
FLAG 1296 -240 Cin[2]
IOPIN 1296 -240 Out
FLAG 1456 -240 Cout[1]
IOPIN 1456 -240 In
FLAG 1296 -176 Cin[3]
IOPIN 1296 -176 Out
FLAG 1456 -176 Cout[2]
IOPIN 1456 -176 In
FLAG 1456 80 D[0]
IOPIN 1456 80 Out
FLAG 1456 112 D[1]
IOPIN 1456 112 Out
FLAG 1456 144 D[2]
IOPIN 1456 144 Out
FLAG 1456 176 D[3]
IOPIN 1456 176 Out
FLAG 1456 208 D[4]
IOPIN 1456 208 Out
FLAG 1456 240 D[5]
IOPIN 1456 240 Out
FLAG 1456 272 D[6]
IOPIN 1456 272 Out
FLAG 1456 304 D[7]
IOPIN 1456 304 Out
FLAG 1456 352 Instruction
IOPIN 1456 352 Out
FLAG -912 -352 0
FLAG -912 -464 BRANCH
IOPIN -912 -464 Out
FLAG -816 432 0
FLAG -816 320 Res[2]
IOPIN -816 320 Out
FLAG -1424 -352 0
FLAG -1424 -464 CLK
IOPIN -1424 -464 Out
FLAG -960 48 0
FLAG -960 -64 Res[1]
IOPIN -960 -64 Out
FLAG -976 432 0
FLAG -976 320 Res[3]
IOPIN -976 320 Out
FLAG -1824 -336 0
FLAG -1824 -448 $G_vdd
IOPIN -1824 -448 Out
FLAG -1792 528 0
FLAG -1792 416 Cin[0]
IOPIN -1792 416 Out
FLAG -1824 -48 0
FLAG -1824 -160 B[3]
IOPIN -1824 -160 Out
FLAG -1632 -48 0
FLAG -1632 -160 B[2]
IOPIN -1632 -160 Out
FLAG -1808 240 0
FLAG -1808 128 B[1]
IOPIN -1808 128 Out
FLAG -1616 240 0
FLAG -1616 128 B[0]
IOPIN -1616 128 Out
FLAG -800 48 0
FLAG -800 -64 Res[0]
IOPIN -800 -64 Out
FLAG 336 -96 Df[0]
FLAG 352 96 Df[1]
FLAG 352 288 Df[2]
FLAG 352 480 Df[3]
SYMBOL DFlipFlop 576 -96 R0
SYMATTR InstName X1
SYMBOL DFlipFlop 576 96 R0
SYMATTR InstName X2
SYMBOL DFlipFlop 576 288 R0
SYMATTR InstName X3
SYMBOL DFlipFlop 576 480 R0
SYMATTR InstName X4
SYMBOL ROM_16x8 1248 176 R0
SYMATTR InstName X5
SYMATTR Prefix X
SYMATTR Value ROM_16x8
SYMBOL mul 112 -96 R0
SYMATTR InstName X6
SYMBOL mul 112 96 R0
SYMATTR InstName X7
SYMBOL mul 112 288 R0
SYMATTR InstName X8
SYMBOL mul 112 480 R0
SYMATTR InstName X9
SYMBOL fa1 1392 -496 R0
SYMATTR InstName X10[3:0]
SYMBOL voltage -912 -448 R0
WINDOW 3 41 95 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(5 0 2800n 20n 20n 50u 1000u)
SYMATTR InstName V1
SYMBOL voltage -816 336 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V3
SYMATTR Value 0
SYMBOL voltage -1424 -448 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V4
SYMATTR Value PULSE(0 5 300n 20n 20n 2u 4u)
SYMBOL voltage -960 -48 R0
WINDOW 3 45 84 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value 0
SYMATTR InstName V5
SYMBOL voltage -976 336 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V6
SYMATTR Value 0
SYMBOL voltage -1824 -432 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V7
SYMATTR Value 5
SYMBOL voltage -1792 432 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V8
SYMATTR Value 0
SYMBOL voltage -1824 -144 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V9
SYMATTR Value 0
SYMBOL voltage -1632 -144 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V10
SYMATTR Value 0
SYMBOL voltage -1808 144 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V11
SYMATTR Value 0
SYMBOL voltage -1616 144 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V12
SYMATTR Value 5
SYMBOL voltage -800 -48 R0
WINDOW 3 45 84 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value 0
SYMATTR InstName V2
TEXT 616 -280 Left 2 ;4-bit register
TEXT 1040 -240 Left 4 ;+1
TEXT -968 608 Left 2 !.tran 20u
TEXT 1440 584 Left 2 !.include "../rom/ROM_16x8.sub"
RECTANGLE Normal 704 608 448 -240 1
RECTANGLE Normal 1824 -112 976 -624 2
