<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>ID_AA64ISAR3_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ID_AA64ISAR3_EL1, AArch64 Instruction Set Attribute Register 3</h1><p>The ID_AA64ISAR3_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Provides information about the features and instructions implemented in AArch64 state.</p>

      
        <p>For general information about the interpretation of the ID registers, see <span class="xref">'Principles of the ID scheme for fields in ID registers'</span>.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_AA64 is implemented. Otherwise, direct accesses to ID_AA64ISAR3_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <div class="note"><span class="note-header">Note</span><p>Prior to the introduction of the features described by this register, this register was unnamed and reserved, <span class="arm-defined-word">RES0</span> from EL1, EL2, and EL3.</p></div>
      <h2>Attributes</h2>
        <p>ID_AA64ISAR3_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_32">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-31_28">FPRCVT</a></td><td class="lr" colspan="4"><a href="#fieldset_0-27_24">LSUI</a></td><td class="lr" colspan="4"><a href="#fieldset_0-23_20">OCCMO</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">LSFE</a></td><td class="lr" colspan="4"><a href="#fieldset_0-15_12">PACM</a></td><td class="lr" colspan="4"><a href="#fieldset_0-11_8">TLBIW</a></td><td class="lr" colspan="4"><a href="#fieldset_0-7_4">FAMINMAX</a></td><td class="lr" colspan="4"><a href="#fieldset_0-3_0">CPA</a></td></tr></tbody></table><h4 id="fieldset_0-63_32">Bits [63:32]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-31_28">FPRCVT, bits [31:28]</h4><div class="field"><p>Indicates support for the following conversions between floating-point and integer instructions with only scalar SIMD&amp;FP register operands and results, and with different input and output register sizes:</p>
<ul>
<li><span class="instruction">FCVTAS</span> (scalar SIMD&amp;FP), <span class="instruction">FCVTAU</span> (scalar SIMD&amp;FP).
</li><li><span class="instruction">FCVTMS</span> (scalar SIMD&amp;FP), <span class="instruction">FCVTMU</span> (scalar SIMD&amp;FP).
</li><li><span class="instruction">FCVTNS</span> (scalar SIMD&amp;FP), <span class="instruction">FCVTNU</span> (scalar SIMD&amp;FP).
</li><li><span class="instruction">FCVTPS</span> (scalar SIMD&amp;FP), <span class="instruction">FCVTPU</span> (scalar SIMD&amp;FP).
</li><li><span class="instruction">FCVTZS</span> (scalar SIMD&amp;FP), <span class="instruction">FCVTZU</span> (scalar SIMD&amp;FP).
</li><li><span class="instruction">SCVTF</span> (scalar SIMD&amp;FP), <span class="instruction">UCVTF</span> (scalar SIMD&amp;FP).
</li></ul>
<p>If <span class="xref">FEAT_SME2p1</span> is implemented, FEAT_FPRCVT indicates support for the following conversions between floating-point and integer instructions with only scalar SIMD&amp;FP register operands and results, and with the same input and output register sizes when the PE is in Streaming SVE mode:</p>
<ul>
<li><span class="instruction">FCVTAS</span> (vector), <span class="instruction">FCVTAU</span> (vector).
</li><li><span class="instruction">FCVTMS</span> (vector), <span class="instruction">FCVTMU</span> (vector).
</li><li><span class="instruction">FCVTNS</span> (vector), <span class="instruction">FCVTNU</span> (vector).
</li><li><span class="instruction">FCVTPS</span> (vector), <span class="instruction">FCVTPU</span> (vector).
</li><li><span class="instruction">FCVTZS</span> (vector), <span class="instruction">FCVTZU</span> (vector).
</li><li><span class="instruction">SCVTF</span> (vector), <span class="instruction">UCVTF</span> (vector).
</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>FPRCVT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The specified instructions are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table><p><span class="xref">FEAT_FPRCVT</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv9.6, the value <span class="binarynumber">0b0000</span> is not permitted.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-27_24">LSUI, bits [27:24]</h4><div class="field"><p>Support for the following load and store unprivileged instructions:</p>
<ul>
<li><span class="instruction">LDTXR</span>, <span class="instruction">STTXR</span>.
</li><li><span class="instruction">CAST</span>, <span class="instruction">CASAT</span>, <span class="instruction">CASALT</span>, <span class="instruction">CASLT</span>.
</li><li><span class="instruction">CASP</span>, <span class="instruction">CASPA</span>, <span class="instruction">CASPAL</span>, <span class="instruction">CASPL</span>.
</li><li><span class="instruction">LDTP</span>, <span class="instruction">STTP</span>.
</li><li><span class="instruction">LDTP (SIMD&amp;FP)</span>, <span class="instruction">STTP (SIMD&amp;FP)</span>.
</li><li><span class="instruction">LDTNP</span>, <span class="instruction">STTNP</span>.
</li><li><span class="instruction">LDTNP (SIMD&amp;FP)</span>, <span class="instruction">STTNP (SIMD&amp;FP)</span>.
</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>LSUI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The specified instructions are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_LSUI</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-23_20">OCCMO, bits [23:20]</h4><div class="field"><p>Indicates support for the following cache maintenance operation to the Outer cache level instructions:</p>
<ul>
<li><span class="instruction">DC CIVAOC</span>.
</li><li><span class="instruction">DC CVAOC</span>.
</li></ul>
<p>If <span class="xref">FEAT_MTE</span> is implemented:</p>
<ul>
<li><span class="instruction">DC CIGDVAOC</span>.
</li><li><span class="instruction">DC CGDVAOC</span>.
</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>OCCMO</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The specified instructions are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table><p><span class="xref">FEAT_OCCMO</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv9.6, the value <span class="binarynumber">0b0000</span> is not permitted.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-19_16">LSFE, bits [19:16]</h4><div class="field"><p>Indicates support for the following A64 Base atomic floating-point in-memory instructions:</p>
<ul>
<li>Floating-point atomic add in memory: <span class="instruction">LDFADD</span>, <span class="instruction">LDFADDA</span>, <span class="instruction">LDFADDAL</span>, and <span class="instruction">LDFADDL</span>.
</li><li>BFloat16 atomic add in memory: <span class="instruction">LDBFADD</span>, <span class="instruction">LDBFADDA</span>, <span class="instruction">LDBFADDAL</span>, and <span class="instruction">LDBFADDL</span>.
</li><li>Floating-point atomic maximum in memory: <span class="instruction">LDFMAX</span>, <span class="instruction">LDFMAXA</span>, <span class="instruction">LDFMAXAL</span>, and <span class="instruction">LDFMAXL</span>.
</li><li>BFloat16 atomic maximum in memory: <span class="instruction">LDBFMAX</span>, <span class="instruction">LDBFMAXA</span>, <span class="instruction">LDBFMAXAL</span>, and <span class="instruction">LDBFMAXL</span>.
</li><li>Floating-point atomic maximum number in memory: <span class="instruction">LDFMAXNM</span>, <span class="instruction">LDFMAXNMA</span>, <span class="instruction">LDFMAXNMAL</span>, and <span class="instruction">LDFMAXNML</span>.
</li><li>BFloat16 atomic maximum number in memory: <span class="instruction">LDBFMAXNM</span>, <span class="instruction">LDBFMAXNMA</span>, <span class="instruction">LDBFMAXNMAL</span>, and <span class="instruction">LDBFMAXNML</span>.
</li><li>Floating-point atomic minimum in memory: <span class="instruction">LDFMIN</span>, <span class="instruction">LDFMINA</span>, <span class="instruction">LDFMINAL</span>, and <span class="instruction">LDFMINL</span>.
</li><li>BFloat16 atomic minimum in memory: <span class="instruction">LDBFMIN</span>, <span class="instruction">LDBFMINA</span>, <span class="instruction">LDBFMINAL</span>, and <span class="instruction">LDBFMINL</span>.
</li><li>Floating-point atomic minimum number in memory: <span class="instruction">LDFMINNM</span>, <span class="instruction">LDFMINNMA</span>, <span class="instruction">LDFMINNMAL</span>, and <span class="instruction">LDFMINNML</span>.
</li><li>BFloat16 atomic minimum number in memory: <span class="instruction">LDBFMINNM</span>, <span class="instruction">LDBFMINNMA</span>, <span class="instruction">LDBFMINNMAL</span>, and <span class="instruction">LDBFMINNML</span>.
</li><li>Floating-point atomic add in memory, without return: <span class="instruction">STFADD</span> and <span class="instruction">STFADDL</span>.
</li><li>BFloat16 atomic add in memory, without return: <span class="instruction">STBFADD</span> and <span class="instruction">STBFADDL</span>.
</li><li>Floating-point atomic maximum in memory, without return: <span class="instruction">STFMAX</span> and <span class="instruction">STFMAXL</span>.
</li><li>BFloat16 atomic maximum in memory, without return: <span class="instruction">STBFMAX</span> and <span class="instruction">STBFMAXL</span>.
</li><li>Floating-point atomic maximum number in memory, without return: <span class="instruction">STFMAXNM</span> and <span class="instruction">STFMAXNML</span>.
</li><li>BFloat16 atomic maximum number in memory, without return: <span class="instruction">STBFMAXNM</span> and <span class="instruction">STBFMAXNML</span>.
</li><li>Floating-point atomic minimum in memory, without return: <span class="instruction">STFMIN</span> and <span class="instruction">STFMINL</span>.
</li><li>BFloat16 atomic minimum in memory, without return: <span class="instruction">STBFMIN</span> and <span class="instruction">STBFMINL</span>.
</li><li>Floating-point atomic minimum number in memory, without return: <span class="instruction">STFMINNM</span> and <span class="instruction">STFMINNML</span>.
</li><li>BFloat16 atomic minimum number in memory, without return: <span class="instruction">STBFMINNM</span> and <span class="instruction">STBFMINNML</span>.
</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>LSFE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Atomic floating-point in-memory instructions are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The specified Atomic floating-point in-memory instructions are implemented.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_LSFE</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span></p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_12">PACM, bits [15:12]</h4><div class="field">
      <p>Indicates the implementation of PSTATE.PACM.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>PACM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>PSTATE.PACM is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Trivial implementation of PSTATE.PACM.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>Full implementation of PSTATE.PACM.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_PAuth_LR</span> implements the functionality identified by the values <span class="binarynumber">0b0001</span> and <span class="binarynumber">0b0010</span>.</p>
<p>If <span class="xref">FEAT_PAuth_LR</span> is implemented, the value <span class="binarynumber">0b0000</span> is not permitted.</p>
<p>If <a href="AArch64-id_aa64isar1_el1.html">ID_AA64ISAR1_EL1</a>.API is <span class="binarynumber">0b0000</span>, the value <span class="binarynumber">0b0001</span> is not permitted.</p>
<p>If one of <span class="xref">FEAT_PACQARMA3</span> or <span class="xref">FEAT_PACQARMA5</span> are implemented, the value <span class="binarynumber">0b0001</span> is not permitted.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-11_8">TLBIW, bits [11:8]</h4><div class="field">
      <p>Support for <span class="instruction">TLBI VMALL</span> for Dirty state.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>TLBIW</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p><span class="instruction">TLBI VMALL</span> for Dirty state is not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><span class="instruction">TLBI VMALL</span> for Dirty state is supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_TLBIW</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-7_4">FAMINMAX, bits [7:4]</h4><div class="field"><p>Indicates support for the following Advanced SIMD, SVE2, and SME2 instructions that compute maximum and minimum absolute value:</p>
<ul>
<li>When Advanced SIMD is implemented, the Advanced SIMD instructions <span class="instruction">FAMAX</span> and <span class="instruction">FAMIN</span>.
</li><li>When <span class="xref">FEAT_SVE2</span> or <span class="xref">FEAT_SME2</span> is implemented, the SVE2 instructions <span class="instruction">FAMAX</span> and <span class="instruction">FAMIN</span>.
</li><li>When <span class="xref">FEAT_SME2</span> is implemented, the SME2 instructions <span class="instruction">FAMAX</span> (multiple and single vectors), <span class="instruction">FAMIN</span> (multiple and single vectors), <span class="instruction">FAMAX</span> (multiple vectors), and <span class="instruction">FAMIN</span> (multiple vectors).
</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>FAMINMAX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The specified instructions are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_FAMINMAX</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-3_0">CPA, bits [3:0]</h4><div class="field">
      <p>Indicates support for Checked Pointer Arithmetic instructions.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>CPA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Checked Pointer Arithmetic instructions are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Checked Pointer Arithmetic instructions are implemented.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>Checked Pointer Arithmetic instructions are implemented, and Checked Pointer Arithmetic can be enabled.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_CPA</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">FEAT_CPA2</span> implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p>
<p>From Armv9.5, the value <span class="binarynumber">0b0000</span> is not permitted.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><div class="access_mechanisms"><h2>Accessing ID_AA64ISAR3_EL1</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, ID_AA64ISAR3_EL1</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0000</td><td>0b0110</td><td>0b011</td></tr></table><p class="pseudocode">
if !IsFeatureImplemented(FEAT_AA64) then
    UnimplementedIDRegister();
elsif PSTATE.EL == EL0 then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3.TID3 == '1' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; (IsFeatureImplemented(FEAT_FGT) || !IsZero(ID_AA64ISAR3_EL1) || boolean IMPLEMENTATION_DEFINED "ID_AA64ISAR3_EL1 trapped by HCR_EL2.TID3") &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3.TID3 == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ID_AA64ISAR3_EL1;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3.TID3 == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3.TID3 == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ID_AA64ISAR3_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64ISAR3_EL1;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-06-23 17:47:32, 2025-06_rel</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
