# system info fpgaSynth on 2021.07.30.13:03:23
system_info:
name,value
DEVICE,10M50DAF484C7G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1627675369
#
#
# Files generated for fpgaSynth on 2021.07.30.13:03:23
files:
filepath,kind,attributes,module,is_top
simulation/fpgaSynth.v,VERILOG,,fpgaSynth,true
simulation/submodules/fpgaSynth_nios2_gen2_0.v,VERILOG,,fpgaSynth_nios2_gen2_0,false
simulation/submodules/fpgaSynth_onchip_memory2_0.hex,HEX,,fpgaSynth_onchip_memory2_0,false
simulation/submodules/fpgaSynth_onchip_memory2_0.v,VERILOG,,fpgaSynth_onchip_memory2_0,false
simulation/submodules/fpgaSynth_sdram.v,VERILOG,,fpgaSynth_sdram,false
simulation/submodules/fpgaSynth_sdram_pll.vo,VERILOG,,fpgaSynth_sdram_pll,false
simulation/submodules/fpgaSynth_sysid_qsys_0.v,VERILOG,,fpgaSynth_sysid_qsys_0,false
simulation/submodules/fpgaSynth_mm_interconnect_0.v,VERILOG,,fpgaSynth_mm_interconnect_0,false
simulation/submodules/fpgaSynth_irq_mapper.sv,SYSTEM_VERILOG,,fpgaSynth_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/fpgaSynth_nios2_gen2_0_cpu.sdc,SDC,,fpgaSynth_nios2_gen2_0_cpu,false
simulation/submodules/fpgaSynth_nios2_gen2_0_cpu.v,VERILOG,,fpgaSynth_nios2_gen2_0_cpu,false
simulation/submodules/fpgaSynth_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,fpgaSynth_nios2_gen2_0_cpu,false
simulation/submodules/fpgaSynth_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,fpgaSynth_nios2_gen2_0_cpu,false
simulation/submodules/fpgaSynth_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,fpgaSynth_nios2_gen2_0_cpu,false
simulation/submodules/fpgaSynth_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,fpgaSynth_nios2_gen2_0_cpu,false
simulation/submodules/fpgaSynth_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,fpgaSynth_nios2_gen2_0_cpu,false
simulation/submodules/fpgaSynth_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,fpgaSynth_nios2_gen2_0_cpu,false
simulation/submodules/fpgaSynth_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,fpgaSynth_nios2_gen2_0_cpu,false
simulation/submodules/fpgaSynth_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,fpgaSynth_nios2_gen2_0_cpu,false
simulation/submodules/fpgaSynth_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,fpgaSynth_nios2_gen2_0_cpu,false
simulation/submodules/fpgaSynth_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,fpgaSynth_nios2_gen2_0_cpu,false
simulation/submodules/fpgaSynth_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,fpgaSynth_nios2_gen2_0_cpu,false
simulation/submodules/fpgaSynth_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,fpgaSynth_nios2_gen2_0_cpu,false
simulation/submodules/fpgaSynth_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,fpgaSynth_nios2_gen2_0_cpu,false
simulation/submodules/fpgaSynth_nios2_gen2_0_cpu_test_bench.v,VERILOG,,fpgaSynth_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/fpgaSynth_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,fpgaSynth_mm_interconnect_0_router,false
simulation/submodules/fpgaSynth_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,fpgaSynth_mm_interconnect_0_router_002,false
simulation/submodules/fpgaSynth_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,fpgaSynth_mm_interconnect_0_router_006,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/fpgaSynth_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,fpgaSynth_mm_interconnect_0_cmd_demux,false
simulation/submodules/fpgaSynth_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,fpgaSynth_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,fpgaSynth_mm_interconnect_0_cmd_mux,false
simulation/submodules/fpgaSynth_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,fpgaSynth_mm_interconnect_0_rsp_demux,false
simulation/submodules/fpgaSynth_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,fpgaSynth_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,fpgaSynth_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/fpgaSynth_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,fpgaSynth_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/fpgaSynth_mm_interconnect_0_avalon_st_adapter_004.v,VERILOG,,fpgaSynth_mm_interconnect_0_avalon_st_adapter_004,false
simulation/submodules/fpgaSynth_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,fpgaSynth_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/fpgaSynth_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv,SYSTEM_VERILOG,,fpgaSynth_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
fpgaSynth.nios2_gen2_0,fpgaSynth_nios2_gen2_0
fpgaSynth.nios2_gen2_0.cpu,fpgaSynth_nios2_gen2_0_cpu
fpgaSynth.onchip_memory2_0,fpgaSynth_onchip_memory2_0
fpgaSynth.sdram,fpgaSynth_sdram
fpgaSynth.sdram_pll,fpgaSynth_sdram_pll
fpgaSynth.sysid_qsys_0,fpgaSynth_sysid_qsys_0
fpgaSynth.mm_interconnect_0,fpgaSynth_mm_interconnect_0
fpgaSynth.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
fpgaSynth.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
fpgaSynth.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
fpgaSynth.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
fpgaSynth.mm_interconnect_0.sdram_pll_pll_slave_translator,altera_merlin_slave_translator
fpgaSynth.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
fpgaSynth.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
fpgaSynth.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
fpgaSynth.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
fpgaSynth.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
fpgaSynth.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
fpgaSynth.mm_interconnect_0.sdram_pll_pll_slave_agent,altera_merlin_slave_agent
fpgaSynth.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
fpgaSynth.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
fpgaSynth.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
fpgaSynth.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
fpgaSynth.mm_interconnect_0.sdram_pll_pll_slave_agent_rsp_fifo,altera_avalon_sc_fifo
fpgaSynth.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
fpgaSynth.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
fpgaSynth.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
fpgaSynth.mm_interconnect_0.router,fpgaSynth_mm_interconnect_0_router
fpgaSynth.mm_interconnect_0.router_001,fpgaSynth_mm_interconnect_0_router
fpgaSynth.mm_interconnect_0.router_002,fpgaSynth_mm_interconnect_0_router_002
fpgaSynth.mm_interconnect_0.router_003,fpgaSynth_mm_interconnect_0_router_002
fpgaSynth.mm_interconnect_0.router_004,fpgaSynth_mm_interconnect_0_router_002
fpgaSynth.mm_interconnect_0.router_005,fpgaSynth_mm_interconnect_0_router_002
fpgaSynth.mm_interconnect_0.router_006,fpgaSynth_mm_interconnect_0_router_006
fpgaSynth.mm_interconnect_0.sdram_s1_burst_adapter,altera_merlin_burst_adapter
fpgaSynth.mm_interconnect_0.cmd_demux,fpgaSynth_mm_interconnect_0_cmd_demux
fpgaSynth.mm_interconnect_0.cmd_demux_001,fpgaSynth_mm_interconnect_0_cmd_demux
fpgaSynth.mm_interconnect_0.cmd_mux,fpgaSynth_mm_interconnect_0_cmd_mux
fpgaSynth.mm_interconnect_0.cmd_mux_001,fpgaSynth_mm_interconnect_0_cmd_mux
fpgaSynth.mm_interconnect_0.cmd_mux_002,fpgaSynth_mm_interconnect_0_cmd_mux
fpgaSynth.mm_interconnect_0.cmd_mux_003,fpgaSynth_mm_interconnect_0_cmd_mux
fpgaSynth.mm_interconnect_0.cmd_mux_004,fpgaSynth_mm_interconnect_0_cmd_mux
fpgaSynth.mm_interconnect_0.rsp_demux,fpgaSynth_mm_interconnect_0_rsp_demux
fpgaSynth.mm_interconnect_0.rsp_demux_001,fpgaSynth_mm_interconnect_0_rsp_demux
fpgaSynth.mm_interconnect_0.rsp_demux_002,fpgaSynth_mm_interconnect_0_rsp_demux
fpgaSynth.mm_interconnect_0.rsp_demux_003,fpgaSynth_mm_interconnect_0_rsp_demux
fpgaSynth.mm_interconnect_0.rsp_demux_004,fpgaSynth_mm_interconnect_0_rsp_demux
fpgaSynth.mm_interconnect_0.rsp_mux,fpgaSynth_mm_interconnect_0_rsp_mux
fpgaSynth.mm_interconnect_0.rsp_mux_001,fpgaSynth_mm_interconnect_0_rsp_mux
fpgaSynth.mm_interconnect_0.sdram_s1_rsp_width_adapter,altera_merlin_width_adapter
fpgaSynth.mm_interconnect_0.sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
fpgaSynth.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
fpgaSynth.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
fpgaSynth.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
fpgaSynth.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
fpgaSynth.mm_interconnect_0.avalon_st_adapter,fpgaSynth_mm_interconnect_0_avalon_st_adapter
fpgaSynth.mm_interconnect_0.avalon_st_adapter.error_adapter_0,fpgaSynth_mm_interconnect_0_avalon_st_adapter_error_adapter_0
fpgaSynth.mm_interconnect_0.avalon_st_adapter_001,fpgaSynth_mm_interconnect_0_avalon_st_adapter
fpgaSynth.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,fpgaSynth_mm_interconnect_0_avalon_st_adapter_error_adapter_0
fpgaSynth.mm_interconnect_0.avalon_st_adapter_002,fpgaSynth_mm_interconnect_0_avalon_st_adapter
fpgaSynth.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,fpgaSynth_mm_interconnect_0_avalon_st_adapter_error_adapter_0
fpgaSynth.mm_interconnect_0.avalon_st_adapter_003,fpgaSynth_mm_interconnect_0_avalon_st_adapter
fpgaSynth.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,fpgaSynth_mm_interconnect_0_avalon_st_adapter_error_adapter_0
fpgaSynth.mm_interconnect_0.avalon_st_adapter_004,fpgaSynth_mm_interconnect_0_avalon_st_adapter_004
fpgaSynth.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,fpgaSynth_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0
fpgaSynth.irq_mapper,fpgaSynth_irq_mapper
fpgaSynth.rst_controller,altera_reset_controller
fpgaSynth.rst_controller_001,altera_reset_controller
