m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/simulation/modelsim
vserial_out
Z1 !s110 1746129910
!i10b 1
!s100 nB@8zYTe>Z[UQYkD[9`dG3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I<LTDH7?kgZ2oQRES1DkDK2
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1746033821
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v
!i122 2
L0 5 96
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1746129910.000000
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v|
!i113 1
Z6 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis
Z7 tCvgOpt 0
vserial_out_jtag_uart_0
R1
!i10b 1
!s100 jfJoRAJ7U2]5c^]87Ee=B0
R2
I=0]HhccC3][B8nMTan8_c0
R3
R0
Z8 w1732003987
Z9 8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v
Z10 FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v
!i122 1
L0 331 257
R4
r1
!s85 0
31
R5
Z11 !s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v|
Z12 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v|
!i113 1
R6
Z13 !s92 -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules
R7
vserial_out_jtag_uart_0_scfifo_r
R1
!i10b 1
!s100 Z64A_P6m8KAI[C7iiNGEa2
R2
IY^:TKfNCiazPOiO^2mdU_0
R3
R0
R8
R9
R10
!i122 1
L0 243 78
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R13
R7
vserial_out_jtag_uart_0_scfifo_w
R1
!i10b 1
!s100 gCCc[=dfEH7I:jTd66I^b1
R2
IQSPU03`hcA?>4UlHA`Rni0
R3
R0
R8
R9
R10
!i122 1
L0 78 76
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R13
R7
vserial_out_jtag_uart_0_sim_scfifo_r
R1
!i10b 1
!s100 LU]6BQA;mK_=S;l45k<iK0
R2
IBUNZX]YSc;:mf^;BSV2Gz0
R3
R0
R8
R9
R10
!i122 1
L0 164 69
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R13
R7
vserial_out_jtag_uart_0_sim_scfifo_w
R1
!i10b 1
!s100 _eYmgEMAfOUgdi=dM6@o50
R2
IcLS^JK6<WQ8XZ<YnEU`3`2
R3
R0
R8
R9
R10
!i122 1
L0 21 47
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R13
R7
vserv_alu
Z14 !s110 1746129911
!i10b 1
!s100 JUOV<FNK5U4mK2c@l:YXm1
R2
IJCiWE`LI^;TX5TKC:o^;Z0
R3
R0
Z15 w1731397733
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_alu.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_alu.v
!i122 5
L0 2 80
R4
r1
!s85 0
31
Z16 !s108 1746129911.000000
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_alu.v|
!i113 1
R6
Z17 !s92 -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl
R7
vserv_bufreg
R14
!i10b 1
!s100 2;;K>T^Mi3`88WzcZXakE0
R2
IK6VM3N0i><<`Q6Tn<fNF?2
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_bufreg.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_bufreg.v
!i122 3
Z18 L0 1 65
R4
r1
!s85 0
31
R16
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_bufreg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_bufreg.v|
!i113 1
R6
R17
R7
vserv_bufreg2
R14
!i10b 1
!s100 FJmk^Q?5>]fHdgFYdnXBD0
R2
IjdZ12=?Q??zQIb8lWSgnm1
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_bufreg2.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_bufreg2.v
!i122 4
R18
R4
r1
!s85 0
31
R16
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_bufreg2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_bufreg2.v|
!i113 1
R6
R17
R7
vserv_csr
R14
!i10b 1
!s100 lIAI9Zb<[_P5O<Xl3SegD0
R2
I=S:H8N?L3l?LNhS6]@Le>1
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_csr.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_csr.v
!i122 6
L0 2 157
R4
r1
!s85 0
31
R16
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_csr.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_csr.v|
!i113 1
R6
R17
R7
vserv_ctrl
R14
!i10b 1
!s100 PUXzZo_^:jXd3BSGcAGQ60
R2
IIfh<EZ=S_mm>ZE`?gQfKQ0
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_ctrl.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_ctrl.v
!i122 7
L0 2 108
R4
r1
!s85 0
31
R16
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_ctrl.v|
!i113 1
R6
R17
R7
vserv_decode
R14
!i10b 1
!s100 E4=7V^d[88eh_BOba`L^`3
R2
I;znh;`EiJW1ShSU[JU]>g0
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_decode.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_decode.v
!i122 8
L0 2 364
R4
r1
!s85 0
31
R16
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_decode.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_decode.v|
!i113 1
R6
R17
R7
vserv_immdec
R14
!i10b 1
!s100 P8W8bdJoB7d`2`bk68UfF0
R2
ImLR4=4m7BFG7^2ZI?FZ7R0
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_immdec.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_immdec.v
!i122 9
L0 2 94
R4
r1
!s85 0
31
R16
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_immdec.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_immdec.v|
!i113 1
R6
R17
R7
vserv_mem_if
Z19 !s110 1746129912
!i10b 1
!s100 OW>a`e:ifBgWbYHXEk<OW2
R2
ID@_QbL>KcElEbHi];h_950
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_mem_if.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_mem_if.v
!i122 10
L0 2 68
R4
r1
!s85 0
31
R16
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_mem_if.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_mem_if.v|
!i113 1
R6
R17
R7
vserv_rf_if
R19
!i10b 1
!s100 C69bF[C9k[_VDkHe^58C]3
R2
IXlnZ^8mLB;NSTPEo@>JTl1
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_rf_if.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_rf_if.v
!i122 11
L0 2 152
R4
r1
!s85 0
31
Z20 !s108 1746129912.000000
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_rf_if.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_rf_if.v|
!i113 1
R6
R17
R7
vserv_rf_ram
R19
!i10b 1
!s100 2AoUWNaTc4C>nHl^V<o_k0
R2
IA]^mXFJOLo]LER^E8^TYR2
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_rf_ram.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_rf_ram.v
!i122 13
L0 1 45
R4
r1
!s85 0
31
R20
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_rf_ram.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_rf_ram.v|
!i113 1
R6
R17
R7
vserv_rf_ram_if
R19
!i10b 1
!s100 HY_`aQ@2Pl]]jMPZVU7Og0
R2
IHMWDZ0BlIA[[9LK79]Ue?1
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_rf_ram_if.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_rf_ram_if.v
!i122 12
L0 2 179
R4
r1
!s85 0
31
R20
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_rf_ram_if.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_rf_ram_if.v|
!i113 1
R6
R17
R7
vserv_state
R19
!i10b 1
!s100 gS>MSN9[8BO8G;oDP[DHC2
R2
I=I??CS_c0XgWjnE>FQQ<^2
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_state.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_state.v
!i122 14
L0 1 231
R4
r1
!s85 0
31
R20
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_state.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_state.v|
!i113 1
R6
R17
R7
vserv_top
R19
!i10b 1
!s100 7b1`1N]RQQzTG_<_<gg7J2
R2
IAASmm[YWDF3TZQZ8=5<4b3
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_top.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_top.v
!i122 15
L0 3 664
R4
r1
!s85 0
31
R20
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/serv_1.3.0/rtl/serv_top.v|
!i113 1
R6
R17
R7
vservant
Z21 !s110 1746129913
!i10b 1
!s100 ?`clMe6EGeNebZTG[I[M23
R2
IURbF9`XmKjaQT2JR@R@gX3
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant.v
!i122 22
L0 2 172
R4
r1
!s85 0
31
Z22 !s108 1746129913.000000
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant.v|
!i113 1
R6
Z23 !s92 -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant
R7
vservant_gpio
R21
!i10b 1
!s100 O^=CV0PLl@A2=[<1WmQTz1
R2
IGW5g;;gdi<>@8lJFzZ4Jd3
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant_gpio.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant_gpio.v
!i122 20
L0 1 14
R4
r1
!s85 0
31
R22
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant_gpio.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant_gpio.v|
!i113 1
R6
R23
R7
vservant_mux
R21
!i10b 1
!s100 :A45`_63NRKPZKkL5aW@d2
R2
IO69HlzmKmjXGP[M`hHE:>1
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant_mux.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant_mux.v
!i122 21
L0 7 45
R4
r1
!s85 0
31
R22
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant_mux.v|
!i113 1
R6
R23
R7
vservant_ram
DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z24 !s110 1746129914
!i10b 1
!s100 ;ROa8kR]P]gQRPQjD`YIB1
R2
IdJYLHjQBgQom^1zLSj1Zh0
R3
S1
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant_ram_quartus.sv
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant_ram_quartus.sv
!i122 25
L0 2 45
R4
r1
!s85 0
31
Z25 !s108 1746129914.000000
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant_ram_quartus.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant_ram_quartus.sv|
!i113 1
o-sv -work work
!s92 -sv -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant
R7
vservant_tb
R24
!i10b 1
!s100 F]iVz]gX1g1N>g:cn2@;U2
R2
I7kN:ERB8ojo0Wh0gkRU<z1
R3
R0
w1746083006
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/bench/servant_tb.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/bench/servant_tb.v
!i122 26
L0 2 32
R4
r1
!s85 0
31
R25
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/bench/servant_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/bench|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/bench/servant_tb.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/bench
R7
vservant_timer
R21
!i10b 1
!s100 No`=V07cKFzVjJ:a^2Qh?1
R2
ImTbEfLmU98TdQ12`Ah8UT2
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant_timer.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant_timer.v
!i122 19
Z26 L0 2 36
R4
r1
!s85 0
31
R22
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant_timer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servant_timer.v|
!i113 1
R6
R23
R7
vservile
R21
!i10b 1
!s100 KlOG=UN:GH=cWSnU]PnMB2
R2
II4XU^EIDTnRbRC=8V@5Lf0
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servile_1.3.0/servile/servile.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servile_1.3.0/servile/servile.v
!i122 18
L0 9 270
R4
r1
!s85 0
31
R22
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servile_1.3.0/servile/servile.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servile_1.3.0/servile|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servile_1.3.0/servile/servile.v|
!i113 1
R6
Z27 !s92 -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servile_1.3.0/servile
R7
vservile_arbiter
R21
!i10b 1
!s100 gVhe5V7aQN3KR2J3b;ecU1
R2
IeZgIB8leKLAbmdgc_ioRz1
R3
R0
R15
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servile_1.3.0/servile/servile_arbiter.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servile_1.3.0/servile/servile_arbiter.v
!i122 17
L0 9 37
R4
r1
!s85 0
31
R20
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servile_1.3.0/servile/servile_arbiter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servile_1.3.0/servile|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servile_1.3.0/servile/servile_arbiter.v|
!i113 1
R6
R27
R7
vservile_mux
R19
!i10b 1
!s100 z^f35F^cCM<BDX>]@3^JU3
R2
IdRQmTCVz9l:IOchUVSSLI2
R3
R0
w1732251654
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servile_1.3.0/servile/servile_mux.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servile_1.3.0/servile/servile_mux.v
!i122 16
L0 8 93
R4
r1
!s85 0
31
R20
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servile_1.3.0/servile/servile_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servile_1.3.0/servile|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servile_1.3.0/servile/servile_mux.v|
!i113 1
R6
R27
R7
vservive
R24
!i10b 1
!s100 :l[aYGJ8iS1W;eF??dKFd0
R2
IWcLI9>81:OM4MLH=;9SX[2
R3
R0
w1734001218
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servive.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servive.v
!i122 24
R26
R4
r1
!s85 0
31
R22
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servive.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servive.v|
!i113 1
R6
R23
R7
vservive_clock_gen
R21
!i10b 1
!s100 ;LL2o_8RDY0[J7=>B5JQj3
R2
INcnQ_V@0IIlNCYa<K7KAe2
R3
R0
w1732260090
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servive_clock_gen.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servive_clock_gen.v
!i122 23
L0 2 33
R4
r1
!s85 0
31
R22
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servive_clock_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/without_spi/src/servant_1.3.0/servant/servive_clock_gen.v|
!i113 1
R6
R23
R7
vuart_rx
R1
!i10b 1
!s100 R@_mIn0J8^nX=bl7h<MOT0
R2
IPB<mVe2=_1aAFj89He4fR2
R3
R0
w1746129125
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/uart_rx.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/uart_rx.v
!i122 0
L0 1 53
R4
r1
!s85 0
31
R5
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/uart_rx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/uart_rx.v|
!i113 1
R6
R13
R7
