# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd failed with 4 errors.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# 5 compiles, 1 failed with 4 errors.
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd failed with 4 errors.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 1 failed with 4 errors.
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.memory_tb
# vsim -gui work.memory_tb 
# Start time: 14:30:09 on Apr 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_tb(tb)
# Loading altera_mf.altera_mf_components
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/memory_tb/done
add wave -position end  sim:/memory_tb/clk
add wave -position end  sim:/memory_tb/rst
add wave -position end  sim:/memory_tb/address
add wave -position end  sim:/memory_tb/data
add wave -position end  sim:/memory_tb/RegB
add wave -position end  sim:/memory_tb/MemRead
add wave -position end  sim:/memory_tb/MemWrite
add wave -position end  sim:/memory_tb/InPort0_en
add wave -position end  sim:/memory_tb/InPort1_en
add wave -position end  sim:/memory_tb/InPort
add wave -position end  sim:/memory_tb/OutPort
run -all
# ** Warning: (vsim-7) Failed to open VHDL file "../../Dev/MIPS-Project/test_cases/TestCase1.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /memory_tb/UUT/U_RAM/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "../../Dev/MIPS-Project/test_cases/TestCase1.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /memory_tb/UUT/U_RAM/altsyncram_component/MEMORY File: C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40292
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40292 Subprogram read_my_memory
# called from  C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41911 Process MEMORY
# 
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.memory_tb(tb)
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
run -all
# ** Note: Write default value of 0x00000000 to inport1 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write default value of 0x00000000 to inport0 here.
#    Time: 230 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 310 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 330 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 350 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 370 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 390 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 410 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 430 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 450 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 470 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 485 ns  Iteration: 0  Instance: /memory_tb
restart
run -all
# ** Note: Write default value of 0x00000000 to inport1 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write default value of 0x00000000 to inport0 here.
#    Time: 230 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 310 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 330 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 350 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 370 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 390 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 410 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 430 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 450 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 470 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 485 ns  Iteration: 0  Instance: /memory_tb
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.memory_tb(tb)
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
run -all
# ** Note: Write default value of 0x00000000 to inport1 here.
#    Time: 110 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write default value of 0x00000000 to inport0 here.
#    Time: 130 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 150 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 170 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 230 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 290 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 310 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 330 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 350 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 370 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 385 ns  Iteration: 0  Instance: /memory_tb
add wave -position end sim:/memory_tb/UUT/U_RAM/*
restart
run -all
# ** Note: Write default value of 0x00000000 to inport1 here.
#    Time: 110 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write default value of 0x00000000 to inport0 here.
#    Time: 130 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 150 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 170 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 230 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 290 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 310 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 330 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 350 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 370 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 385 ns  Iteration: 0  Instance: /memory_tb
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.memory_tb(tb)
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 30 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 70 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 110 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 130 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 150 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 170 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 190 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 230 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 285 ns  Iteration: 0  Instance: /memory_tb
add wave -position end sim:/memory_tb/UUT/*
restart
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 30 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 70 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 110 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 130 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 150 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 170 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 190 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 230 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 285 ns  Iteration: 0  Instance: /memory_tb
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd failed with 3 errors.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 1 failed with 3 errors.
restart
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 30 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 70 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 110 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 130 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 150 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 170 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 190 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 230 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 285 ns  Iteration: 0  Instance: /memory_tb
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd failed with 3 errors.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 1 failed with 3 errors.
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.memory_tb(tb)
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 50 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 70 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 110 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 130 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 150 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 170 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 190 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 230 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 285 ns  Iteration: 0  Instance: /memory_tb
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.memory_tb(tb)
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 50 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 70 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 110 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 130 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 150 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 170 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 190 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 230 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 285 ns  Iteration: 0  Instance: /memory_tb
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.memory_tb(tb)
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 70 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 110 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 150 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 170 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 190 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 230 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 290 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 310 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 325 ns  Iteration: 0  Instance: /memory_tb
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.memory_tb(tb)
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 70 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 110 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 150 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 170 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 190 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 230 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 290 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 310 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 325 ns  Iteration: 0  Instance: /memory_tb
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.memory_tb(tb)
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 70 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 110 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 150 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 170 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 190 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 230 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 290 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 310 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 325 ns  Iteration: 0  Instance: /memory_tb
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.memory_tb(tb)
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 90 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 150 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 190 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 230 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 290 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 310 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 330 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 350 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 365 ns  Iteration: 0  Instance: /memory_tb
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.memory_tb(tb)
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 70 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 110 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 150 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 170 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 190 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 230 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 290 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 310 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 325 ns  Iteration: 0  Instance: /memory_tb
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.memory_tb(tb)
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 70 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 110 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 150 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 170 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 190 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 230 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 290 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 310 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 325 ns  Iteration: 0  Instance: /memory_tb
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.memory_tb(tb)
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 70 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 110 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 170 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 290 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 310 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 330 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 350 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 370 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 390 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 405 ns  Iteration: 0  Instance: /memory_tb
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.memory_tb(tb)
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 70 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 110 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 170 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 290 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 310 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 330 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 350 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 370 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 390 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 405 ns  Iteration: 0  Instance: /memory_tb
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.memory_tb(tb)
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 50 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 70 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 130 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 170 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 290 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 310 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 330 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 350 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 365 ns  Iteration: 0  Instance: /memory_tb
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.memory_tb(tb)
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 50 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 70 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 130 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 170 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 290 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 310 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 330 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 350 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 365 ns  Iteration: 0  Instance: /memory_tb
# Compile of reg.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.memory_tb(tb)
# Loading work.memory(arch)
# Loading work.mux_4x1(bhv)
# Loading work.reg(bhv)
# Loading work.ram(syn)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 50 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 70 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 130 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 170 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 210 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 250 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 270 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 290 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 310 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 330 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 350 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 365 ns  Iteration: 0  Instance: /memory_tb
