`timescale 1 ns/ 100 ps
module FF_Estructural_vlg_tst ();

    reg D,CLK; 
    wire Q;

    FF_Estructural i1(
        .D(D),
        .CLK(CLK),
        .Q(Q)
    );
    
    initial begin
        $display("Corriendo Test Bench");
        CLK=1'b0;
        D=1'b0;
        #12
        D=1'b1;
        #12
        D=1'b0;
        #4
        D=1'b1;
        #14
        D=1'b0;
 
    end

    always #10 CLK=~CLK;
endmodule