/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE3_EDMA1_QM_REGS_H_
#define ASIC_REG_DCORE3_EDMA1_QM_REGS_H_

/*
 *****************************************
 *   DCORE3_EDMA1_QM
 *   (Prototype: QMAN)
 *****************************************
 */

#define mmDCORE3_EDMA1_QM_GLBL_CFG0 0x47DA000

#define mmDCORE3_EDMA1_QM_GLBL_CFG1 0x47DA004

#define mmDCORE3_EDMA1_QM_GLBL_CFG2 0x47DA008

#define mmDCORE3_EDMA1_QM_GLBL_ERR_CFG 0x47DA00C

#define mmDCORE3_EDMA1_QM_GLBL_ERR_CFG1 0x47DA010

#define mmDCORE3_EDMA1_QM_GLBL_ERR_ARC_HALT_EN 0x47DA014

#define mmDCORE3_EDMA1_QM_GLBL_AXCACHE 0x47DA018

#define mmDCORE3_EDMA1_QM_GLBL_STS0 0x47DA01C

#define mmDCORE3_EDMA1_QM_GLBL_STS1 0x47DA020

#define mmDCORE3_EDMA1_QM_GLBL_ERR_STS_0 0x47DA024

#define mmDCORE3_EDMA1_QM_GLBL_ERR_STS_1 0x47DA028

#define mmDCORE3_EDMA1_QM_GLBL_ERR_STS_2 0x47DA02C

#define mmDCORE3_EDMA1_QM_GLBL_ERR_STS_3 0x47DA030

#define mmDCORE3_EDMA1_QM_GLBL_ERR_STS_4 0x47DA034

#define mmDCORE3_EDMA1_QM_GLBL_ERR_MSG_EN_0 0x47DA038

#define mmDCORE3_EDMA1_QM_GLBL_ERR_MSG_EN_1 0x47DA03C

#define mmDCORE3_EDMA1_QM_GLBL_ERR_MSG_EN_2 0x47DA040

#define mmDCORE3_EDMA1_QM_GLBL_ERR_MSG_EN_3 0x47DA044

#define mmDCORE3_EDMA1_QM_GLBL_ERR_MSG_EN_4 0x47DA048

#define mmDCORE3_EDMA1_QM_GLBL_PROT 0x47DA04C

#define mmDCORE3_EDMA1_QM_PQ_BASE_LO_0 0x47DA050

#define mmDCORE3_EDMA1_QM_PQ_BASE_LO_1 0x47DA054

#define mmDCORE3_EDMA1_QM_PQ_BASE_LO_2 0x47DA058

#define mmDCORE3_EDMA1_QM_PQ_BASE_LO_3 0x47DA05C

#define mmDCORE3_EDMA1_QM_PQ_BASE_HI_0 0x47DA060

#define mmDCORE3_EDMA1_QM_PQ_BASE_HI_1 0x47DA064

#define mmDCORE3_EDMA1_QM_PQ_BASE_HI_2 0x47DA068

#define mmDCORE3_EDMA1_QM_PQ_BASE_HI_3 0x47DA06C

#define mmDCORE3_EDMA1_QM_PQ_SIZE_0 0x47DA070

#define mmDCORE3_EDMA1_QM_PQ_SIZE_1 0x47DA074

#define mmDCORE3_EDMA1_QM_PQ_SIZE_2 0x47DA078

#define mmDCORE3_EDMA1_QM_PQ_SIZE_3 0x47DA07C

#define mmDCORE3_EDMA1_QM_PQ_PI_0 0x47DA080

#define mmDCORE3_EDMA1_QM_PQ_PI_1 0x47DA084

#define mmDCORE3_EDMA1_QM_PQ_PI_2 0x47DA088

#define mmDCORE3_EDMA1_QM_PQ_PI_3 0x47DA08C

#define mmDCORE3_EDMA1_QM_PQ_CI_0 0x47DA090

#define mmDCORE3_EDMA1_QM_PQ_CI_1 0x47DA094

#define mmDCORE3_EDMA1_QM_PQ_CI_2 0x47DA098

#define mmDCORE3_EDMA1_QM_PQ_CI_3 0x47DA09C

#define mmDCORE3_EDMA1_QM_PQ_CFG0_0 0x47DA0A0

#define mmDCORE3_EDMA1_QM_PQ_CFG0_1 0x47DA0A4

#define mmDCORE3_EDMA1_QM_PQ_CFG0_2 0x47DA0A8

#define mmDCORE3_EDMA1_QM_PQ_CFG0_3 0x47DA0AC

#define mmDCORE3_EDMA1_QM_PQ_CFG1_0 0x47DA0B0

#define mmDCORE3_EDMA1_QM_PQ_CFG1_1 0x47DA0B4

#define mmDCORE3_EDMA1_QM_PQ_CFG1_2 0x47DA0B8

#define mmDCORE3_EDMA1_QM_PQ_CFG1_3 0x47DA0BC

#define mmDCORE3_EDMA1_QM_PQ_STS0_0 0x47DA0C0

#define mmDCORE3_EDMA1_QM_PQ_STS0_1 0x47DA0C4

#define mmDCORE3_EDMA1_QM_PQ_STS0_2 0x47DA0C8

#define mmDCORE3_EDMA1_QM_PQ_STS0_3 0x47DA0CC

#define mmDCORE3_EDMA1_QM_PQ_STS1_0 0x47DA0D0

#define mmDCORE3_EDMA1_QM_PQ_STS1_1 0x47DA0D4

#define mmDCORE3_EDMA1_QM_PQ_STS1_2 0x47DA0D8

#define mmDCORE3_EDMA1_QM_PQ_STS1_3 0x47DA0DC

#define mmDCORE3_EDMA1_QM_CQ_CFG0_0 0x47DA0E0

#define mmDCORE3_EDMA1_QM_CQ_CFG0_1 0x47DA0E4

#define mmDCORE3_EDMA1_QM_CQ_CFG0_2 0x47DA0E8

#define mmDCORE3_EDMA1_QM_CQ_CFG0_3 0x47DA0EC

#define mmDCORE3_EDMA1_QM_CQ_CFG0_4 0x47DA0F0

#define mmDCORE3_EDMA1_QM_CQ_STS0_0 0x47DA0F4

#define mmDCORE3_EDMA1_QM_CQ_STS0_1 0x47DA0F8

#define mmDCORE3_EDMA1_QM_CQ_STS0_2 0x47DA0FC

#define mmDCORE3_EDMA1_QM_CQ_STS0_3 0x47DA100

#define mmDCORE3_EDMA1_QM_CQ_STS0_4 0x47DA104

#define mmDCORE3_EDMA1_QM_CQ_CFG1_0 0x47DA108

#define mmDCORE3_EDMA1_QM_CQ_CFG1_1 0x47DA10C

#define mmDCORE3_EDMA1_QM_CQ_CFG1_2 0x47DA110

#define mmDCORE3_EDMA1_QM_CQ_CFG1_3 0x47DA114

#define mmDCORE3_EDMA1_QM_CQ_CFG1_4 0x47DA118

#define mmDCORE3_EDMA1_QM_CQ_STS1_0 0x47DA11C

#define mmDCORE3_EDMA1_QM_CQ_STS1_1 0x47DA120

#define mmDCORE3_EDMA1_QM_CQ_STS1_2 0x47DA124

#define mmDCORE3_EDMA1_QM_CQ_STS1_3 0x47DA128

#define mmDCORE3_EDMA1_QM_CQ_STS1_4 0x47DA12C

#define mmDCORE3_EDMA1_QM_CQ_PTR_LO_0 0x47DA150

#define mmDCORE3_EDMA1_QM_CQ_PTR_HI_0 0x47DA154

#define mmDCORE3_EDMA1_QM_CQ_TSIZE_0 0x47DA158

#define mmDCORE3_EDMA1_QM_CQ_CTL_0 0x47DA15C

#define mmDCORE3_EDMA1_QM_CQ_PTR_LO_1 0x47DA160

#define mmDCORE3_EDMA1_QM_CQ_PTR_HI_1 0x47DA164

#define mmDCORE3_EDMA1_QM_CQ_TSIZE_1 0x47DA168

#define mmDCORE3_EDMA1_QM_CQ_CTL_1 0x47DA16C

#define mmDCORE3_EDMA1_QM_CQ_PTR_LO_2 0x47DA170

#define mmDCORE3_EDMA1_QM_CQ_PTR_HI_2 0x47DA174

#define mmDCORE3_EDMA1_QM_CQ_TSIZE_2 0x47DA178

#define mmDCORE3_EDMA1_QM_CQ_CTL_2 0x47DA17C

#define mmDCORE3_EDMA1_QM_CQ_PTR_LO_3 0x47DA180

#define mmDCORE3_EDMA1_QM_CQ_PTR_HI_3 0x47DA184

#define mmDCORE3_EDMA1_QM_CQ_TSIZE_3 0x47DA188

#define mmDCORE3_EDMA1_QM_CQ_CTL_3 0x47DA18C

#define mmDCORE3_EDMA1_QM_CQ_PTR_LO_4 0x47DA190

#define mmDCORE3_EDMA1_QM_CQ_PTR_HI_4 0x47DA194

#define mmDCORE3_EDMA1_QM_CQ_TSIZE_4 0x47DA198

#define mmDCORE3_EDMA1_QM_CQ_CTL_4 0x47DA19C

#define mmDCORE3_EDMA1_QM_CQ_TSIZE_STS_0 0x47DA1A0

#define mmDCORE3_EDMA1_QM_CQ_TSIZE_STS_1 0x47DA1A4

#define mmDCORE3_EDMA1_QM_CQ_TSIZE_STS_2 0x47DA1A8

#define mmDCORE3_EDMA1_QM_CQ_TSIZE_STS_3 0x47DA1AC

#define mmDCORE3_EDMA1_QM_CQ_TSIZE_STS_4 0x47DA1B0

#define mmDCORE3_EDMA1_QM_CQ_PTR_LO_STS_0 0x47DA1B4

#define mmDCORE3_EDMA1_QM_CQ_PTR_LO_STS_1 0x47DA1B8

#define mmDCORE3_EDMA1_QM_CQ_PTR_LO_STS_2 0x47DA1BC

#define mmDCORE3_EDMA1_QM_CQ_PTR_LO_STS_3 0x47DA1C0

#define mmDCORE3_EDMA1_QM_CQ_PTR_LO_STS_4 0x47DA1C4

#define mmDCORE3_EDMA1_QM_CQ_PTR_HI_STS_0 0x47DA1C8

#define mmDCORE3_EDMA1_QM_CQ_PTR_HI_STS_1 0x47DA1CC

#define mmDCORE3_EDMA1_QM_CQ_PTR_HI_STS_2 0x47DA1D0

#define mmDCORE3_EDMA1_QM_CQ_PTR_HI_STS_3 0x47DA1D4

#define mmDCORE3_EDMA1_QM_CQ_PTR_HI_STS_4 0x47DA1D8

#define mmDCORE3_EDMA1_QM_CQ_IFIFO_STS_0 0x47DA1DC

#define mmDCORE3_EDMA1_QM_CQ_IFIFO_STS_1 0x47DA1E0

#define mmDCORE3_EDMA1_QM_CQ_IFIFO_STS_2 0x47DA1E4

#define mmDCORE3_EDMA1_QM_CQ_IFIFO_STS_3 0x47DA1E8

#define mmDCORE3_EDMA1_QM_CQ_IFIFO_STS_4 0x47DA1EC

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_0 0x47DA1F0

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_1 0x47DA1F4

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_2 0x47DA1F8

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_3 0x47DA1FC

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_4 0x47DA200

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_0 0x47DA204

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_1 0x47DA208

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_2 0x47DA20C

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_3 0x47DA210

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_4 0x47DA214

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_0 0x47DA218

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_1 0x47DA21C

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_2 0x47DA220

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_3 0x47DA224

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_4 0x47DA228

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_0 0x47DA22C

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_1 0x47DA230

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_2 0x47DA234

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_3 0x47DA238

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_4 0x47DA23C

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_0 0x47DA240

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_1 0x47DA244

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_2 0x47DA248

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_3 0x47DA24C

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_4 0x47DA250

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_0 0x47DA254

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_1 0x47DA258

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_2 0x47DA25C

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_3 0x47DA260

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_4 0x47DA264

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_0 0x47DA268

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_1 0x47DA26C

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_2 0x47DA270

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_3 0x47DA274

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_4 0x47DA278

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_0 0x47DA27C

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_1 0x47DA280

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_2 0x47DA284

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_3 0x47DA288

#define mmDCORE3_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_4 0x47DA28C

#define mmDCORE3_EDMA1_QM_CP_FENCE0_RDATA_0 0x47DA290

#define mmDCORE3_EDMA1_QM_CP_FENCE0_RDATA_1 0x47DA294

#define mmDCORE3_EDMA1_QM_CP_FENCE0_RDATA_2 0x47DA298

#define mmDCORE3_EDMA1_QM_CP_FENCE0_RDATA_3 0x47DA29C

#define mmDCORE3_EDMA1_QM_CP_FENCE0_RDATA_4 0x47DA2A0

#define mmDCORE3_EDMA1_QM_CP_FENCE1_RDATA_0 0x47DA2A4

#define mmDCORE3_EDMA1_QM_CP_FENCE1_RDATA_1 0x47DA2A8

#define mmDCORE3_EDMA1_QM_CP_FENCE1_RDATA_2 0x47DA2AC

#define mmDCORE3_EDMA1_QM_CP_FENCE1_RDATA_3 0x47DA2B0

#define mmDCORE3_EDMA1_QM_CP_FENCE1_RDATA_4 0x47DA2B4

#define mmDCORE3_EDMA1_QM_CP_FENCE2_RDATA_0 0x47DA2B8

#define mmDCORE3_EDMA1_QM_CP_FENCE2_RDATA_1 0x47DA2BC

#define mmDCORE3_EDMA1_QM_CP_FENCE2_RDATA_2 0x47DA2C0

#define mmDCORE3_EDMA1_QM_CP_FENCE2_RDATA_3 0x47DA2C4

#define mmDCORE3_EDMA1_QM_CP_FENCE2_RDATA_4 0x47DA2C8

#define mmDCORE3_EDMA1_QM_CP_FENCE3_RDATA_0 0x47DA2CC

#define mmDCORE3_EDMA1_QM_CP_FENCE3_RDATA_1 0x47DA2D0

#define mmDCORE3_EDMA1_QM_CP_FENCE3_RDATA_2 0x47DA2D4

#define mmDCORE3_EDMA1_QM_CP_FENCE3_RDATA_3 0x47DA2D8

#define mmDCORE3_EDMA1_QM_CP_FENCE3_RDATA_4 0x47DA2DC

#define mmDCORE3_EDMA1_QM_CP_FENCE0_CNT_0 0x47DA2E0

#define mmDCORE3_EDMA1_QM_CP_FENCE0_CNT_1 0x47DA2E4

#define mmDCORE3_EDMA1_QM_CP_FENCE0_CNT_2 0x47DA2E8

#define mmDCORE3_EDMA1_QM_CP_FENCE0_CNT_3 0x47DA2EC

#define mmDCORE3_EDMA1_QM_CP_FENCE0_CNT_4 0x47DA2F0

#define mmDCORE3_EDMA1_QM_CP_FENCE1_CNT_0 0x47DA2F4

#define mmDCORE3_EDMA1_QM_CP_FENCE1_CNT_1 0x47DA2F8

#define mmDCORE3_EDMA1_QM_CP_FENCE1_CNT_2 0x47DA2FC

#define mmDCORE3_EDMA1_QM_CP_FENCE1_CNT_3 0x47DA300

#define mmDCORE3_EDMA1_QM_CP_FENCE1_CNT_4 0x47DA304

#define mmDCORE3_EDMA1_QM_CP_FENCE2_CNT_0 0x47DA308

#define mmDCORE3_EDMA1_QM_CP_FENCE2_CNT_1 0x47DA30C

#define mmDCORE3_EDMA1_QM_CP_FENCE2_CNT_2 0x47DA310

#define mmDCORE3_EDMA1_QM_CP_FENCE2_CNT_3 0x47DA314

#define mmDCORE3_EDMA1_QM_CP_FENCE2_CNT_4 0x47DA318

#define mmDCORE3_EDMA1_QM_CP_FENCE3_CNT_0 0x47DA31C

#define mmDCORE3_EDMA1_QM_CP_FENCE3_CNT_1 0x47DA320

#define mmDCORE3_EDMA1_QM_CP_FENCE3_CNT_2 0x47DA324

#define mmDCORE3_EDMA1_QM_CP_FENCE3_CNT_3 0x47DA328

#define mmDCORE3_EDMA1_QM_CP_FENCE3_CNT_4 0x47DA32C

#define mmDCORE3_EDMA1_QM_CP_BARRIER_CFG 0x47DA330

#define mmDCORE3_EDMA1_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x47DA334

#define mmDCORE3_EDMA1_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x47DA338

#define mmDCORE3_EDMA1_QM_CP_LDMA_TSIZE_OFFSET 0x47DA33C

#define mmDCORE3_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_0 0x47DA340

#define mmDCORE3_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_1 0x47DA344

#define mmDCORE3_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_2 0x47DA348

#define mmDCORE3_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_3 0x47DA34C

#define mmDCORE3_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_4 0x47DA350

#define mmDCORE3_EDMA1_QM_CP_STS_0 0x47DA368

#define mmDCORE3_EDMA1_QM_CP_STS_1 0x47DA36C

#define mmDCORE3_EDMA1_QM_CP_STS_2 0x47DA370

#define mmDCORE3_EDMA1_QM_CP_STS_3 0x47DA374

#define mmDCORE3_EDMA1_QM_CP_STS_4 0x47DA378

#define mmDCORE3_EDMA1_QM_CP_CURRENT_INST_LO_0 0x47DA37C

#define mmDCORE3_EDMA1_QM_CP_CURRENT_INST_LO_1 0x47DA380

#define mmDCORE3_EDMA1_QM_CP_CURRENT_INST_LO_2 0x47DA384

#define mmDCORE3_EDMA1_QM_CP_CURRENT_INST_LO_3 0x47DA388

#define mmDCORE3_EDMA1_QM_CP_CURRENT_INST_LO_4 0x47DA38C

#define mmDCORE3_EDMA1_QM_CP_CURRENT_INST_HI_0 0x47DA390

#define mmDCORE3_EDMA1_QM_CP_CURRENT_INST_HI_1 0x47DA394

#define mmDCORE3_EDMA1_QM_CP_CURRENT_INST_HI_2 0x47DA398

#define mmDCORE3_EDMA1_QM_CP_CURRENT_INST_HI_3 0x47DA39C

#define mmDCORE3_EDMA1_QM_CP_CURRENT_INST_HI_4 0x47DA3A0

#define mmDCORE3_EDMA1_QM_CP_PRED_0 0x47DA3A4

#define mmDCORE3_EDMA1_QM_CP_PRED_1 0x47DA3A8

#define mmDCORE3_EDMA1_QM_CP_PRED_2 0x47DA3AC

#define mmDCORE3_EDMA1_QM_CP_PRED_3 0x47DA3B0

#define mmDCORE3_EDMA1_QM_CP_PRED_4 0x47DA3B4

#define mmDCORE3_EDMA1_QM_CP_PRED_UPEN_0 0x47DA3B8

#define mmDCORE3_EDMA1_QM_CP_PRED_UPEN_1 0x47DA3BC

#define mmDCORE3_EDMA1_QM_CP_PRED_UPEN_2 0x47DA3C0

#define mmDCORE3_EDMA1_QM_CP_PRED_UPEN_3 0x47DA3C4

#define mmDCORE3_EDMA1_QM_CP_PRED_UPEN_4 0x47DA3C8

#define mmDCORE3_EDMA1_QM_CP_DBG_0_0 0x47DA3CC

#define mmDCORE3_EDMA1_QM_CP_DBG_0_1 0x47DA3D0

#define mmDCORE3_EDMA1_QM_CP_DBG_0_2 0x47DA3D4

#define mmDCORE3_EDMA1_QM_CP_DBG_0_3 0x47DA3D8

#define mmDCORE3_EDMA1_QM_CP_DBG_0_4 0x47DA3DC

#define mmDCORE3_EDMA1_QM_CP_CPDMA_UP_CRED_0 0x47DA3E0

#define mmDCORE3_EDMA1_QM_CP_CPDMA_UP_CRED_1 0x47DA3E4

#define mmDCORE3_EDMA1_QM_CP_CPDMA_UP_CRED_2 0x47DA3E8

#define mmDCORE3_EDMA1_QM_CP_CPDMA_UP_CRED_3 0x47DA3EC

#define mmDCORE3_EDMA1_QM_CP_CPDMA_UP_CRED_4 0x47DA3F0

#define mmDCORE3_EDMA1_QM_CP_IN_DATA_LO_0 0x47DA3F4

#define mmDCORE3_EDMA1_QM_CP_IN_DATA_LO_1 0x47DA3F8

#define mmDCORE3_EDMA1_QM_CP_IN_DATA_LO_2 0x47DA3FC

#define mmDCORE3_EDMA1_QM_CP_IN_DATA_LO_3 0x47DA400

#define mmDCORE3_EDMA1_QM_CP_IN_DATA_LO_4 0x47DA404

#define mmDCORE3_EDMA1_QM_CP_IN_DATA_HI_0 0x47DA408

#define mmDCORE3_EDMA1_QM_CP_IN_DATA_HI_1 0x47DA40C

#define mmDCORE3_EDMA1_QM_CP_IN_DATA_HI_2 0x47DA410

#define mmDCORE3_EDMA1_QM_CP_IN_DATA_HI_3 0x47DA414

#define mmDCORE3_EDMA1_QM_CP_IN_DATA_HI_4 0x47DA418

#define mmDCORE3_EDMA1_QM_PQC_HBW_BASE_LO_0 0x47DA41C

#define mmDCORE3_EDMA1_QM_PQC_HBW_BASE_LO_1 0x47DA420

#define mmDCORE3_EDMA1_QM_PQC_HBW_BASE_LO_2 0x47DA424

#define mmDCORE3_EDMA1_QM_PQC_HBW_BASE_LO_3 0x47DA428

#define mmDCORE3_EDMA1_QM_PQC_HBW_BASE_HI_0 0x47DA42C

#define mmDCORE3_EDMA1_QM_PQC_HBW_BASE_HI_1 0x47DA430

#define mmDCORE3_EDMA1_QM_PQC_HBW_BASE_HI_2 0x47DA434

#define mmDCORE3_EDMA1_QM_PQC_HBW_BASE_HI_3 0x47DA438

#define mmDCORE3_EDMA1_QM_PQC_SIZE_0 0x47DA43C

#define mmDCORE3_EDMA1_QM_PQC_SIZE_1 0x47DA440

#define mmDCORE3_EDMA1_QM_PQC_SIZE_2 0x47DA444

#define mmDCORE3_EDMA1_QM_PQC_SIZE_3 0x47DA448

#define mmDCORE3_EDMA1_QM_PQC_PI_0 0x47DA44C

#define mmDCORE3_EDMA1_QM_PQC_PI_1 0x47DA450

#define mmDCORE3_EDMA1_QM_PQC_PI_2 0x47DA454

#define mmDCORE3_EDMA1_QM_PQC_PI_3 0x47DA458

#define mmDCORE3_EDMA1_QM_PQC_LBW_WDATA_0 0x47DA45C

#define mmDCORE3_EDMA1_QM_PQC_LBW_WDATA_1 0x47DA460

#define mmDCORE3_EDMA1_QM_PQC_LBW_WDATA_2 0x47DA464

#define mmDCORE3_EDMA1_QM_PQC_LBW_WDATA_3 0x47DA468

#define mmDCORE3_EDMA1_QM_PQC_LBW_BASE_LO_0 0x47DA46C

#define mmDCORE3_EDMA1_QM_PQC_LBW_BASE_LO_1 0x47DA470

#define mmDCORE3_EDMA1_QM_PQC_LBW_BASE_LO_2 0x47DA474

#define mmDCORE3_EDMA1_QM_PQC_LBW_BASE_LO_3 0x47DA478

#define mmDCORE3_EDMA1_QM_PQC_LBW_BASE_HI_0 0x47DA47C

#define mmDCORE3_EDMA1_QM_PQC_LBW_BASE_HI_1 0x47DA480

#define mmDCORE3_EDMA1_QM_PQC_LBW_BASE_HI_2 0x47DA484

#define mmDCORE3_EDMA1_QM_PQC_LBW_BASE_HI_3 0x47DA488

#define mmDCORE3_EDMA1_QM_PQC_CFG 0x47DA48C

#define mmDCORE3_EDMA1_QM_PQC_SECURE_PUSH_IND 0x47DA490

#define mmDCORE3_EDMA1_QM_ARB_MASK 0x47DA4A0

#define mmDCORE3_EDMA1_QM_ARB_CFG_0 0x47DA4A4

#define mmDCORE3_EDMA1_QM_ARB_CHOICE_Q_PUSH 0x47DA4A8

#define mmDCORE3_EDMA1_QM_ARB_WRR_WEIGHT_0 0x47DA4AC

#define mmDCORE3_EDMA1_QM_ARB_WRR_WEIGHT_1 0x47DA4B0

#define mmDCORE3_EDMA1_QM_ARB_WRR_WEIGHT_2 0x47DA4B4

#define mmDCORE3_EDMA1_QM_ARB_WRR_WEIGHT_3 0x47DA4B8

#define mmDCORE3_EDMA1_QM_ARB_CFG_1 0x47DA4BC

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_0 0x47DA4C0

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_1 0x47DA4C4

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_2 0x47DA4C8

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_3 0x47DA4CC

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_4 0x47DA4D0

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_5 0x47DA4D4

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_6 0x47DA4D8

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_7 0x47DA4DC

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_8 0x47DA4E0

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_9 0x47DA4E4

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_10 0x47DA4E8

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_11 0x47DA4EC

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_12 0x47DA4F0

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_13 0x47DA4F4

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_14 0x47DA4F8

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_15 0x47DA4FC

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_16 0x47DA500

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_17 0x47DA504

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_18 0x47DA508

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_19 0x47DA50C

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_20 0x47DA510

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_21 0x47DA514

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_22 0x47DA518

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_23 0x47DA51C

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_24 0x47DA520

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_25 0x47DA524

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_26 0x47DA528

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_27 0x47DA52C

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_28 0x47DA530

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_29 0x47DA534

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_30 0x47DA538

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_31 0x47DA53C

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_32 0x47DA540

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_33 0x47DA544

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_34 0x47DA548

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_35 0x47DA54C

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_36 0x47DA550

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_37 0x47DA554

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_38 0x47DA558

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_39 0x47DA55C

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_40 0x47DA560

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_41 0x47DA564

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_42 0x47DA568

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_43 0x47DA56C

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_44 0x47DA570

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_45 0x47DA574

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_46 0x47DA578

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_47 0x47DA57C

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_48 0x47DA580

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_49 0x47DA584

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_50 0x47DA588

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_51 0x47DA58C

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_52 0x47DA590

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_53 0x47DA594

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_54 0x47DA598

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_55 0x47DA59C

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_56 0x47DA5A0

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_57 0x47DA5A4

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_58 0x47DA5A8

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_59 0x47DA5AC

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_60 0x47DA5B0

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_61 0x47DA5B4

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_62 0x47DA5B8

#define mmDCORE3_EDMA1_QM_ARB_MST_AVAIL_CRED_63 0x47DA5BC

#define mmDCORE3_EDMA1_QM_ARB_MST_CRED_INC 0x47DA5E0

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x47DA5E4

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x47DA5E8

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x47DA5EC

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x47DA5F0

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x47DA5F4

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x47DA5F8

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x47DA5FC

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x47DA600

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x47DA604

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x47DA608

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x47DA60C

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x47DA610

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x47DA614

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x47DA618

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x47DA61C

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x47DA620

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x47DA624

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x47DA628

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x47DA62C

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x47DA630

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x47DA634

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x47DA638

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x47DA63C

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x47DA640

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x47DA644

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x47DA648

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x47DA64C

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x47DA650

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x47DA654

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x47DA658

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x47DA65C

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x47DA660

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x47DA664

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x47DA668

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x47DA66C

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x47DA670

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x47DA674

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x47DA678

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x47DA67C

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x47DA680

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x47DA684

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x47DA688

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x47DA68C

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x47DA690

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x47DA694

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x47DA698

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x47DA69C

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x47DA6A0

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x47DA6A4

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x47DA6A8

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x47DA6AC

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x47DA6B0

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x47DA6B4

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x47DA6B8

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x47DA6BC

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x47DA6C0

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x47DA6C4

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x47DA6C8

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x47DA6CC

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x47DA6D0

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x47DA6D4

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x47DA6D8

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x47DA6DC

#define mmDCORE3_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x47DA6E0

#define mmDCORE3_EDMA1_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x47DA704

#define mmDCORE3_EDMA1_QM_ARB_MST_SLAVE_EN 0x47DA708

#define mmDCORE3_EDMA1_QM_ARB_MST_SLAVE_EN_1 0x47DA70C

#define mmDCORE3_EDMA1_QM_ARB_SLV_CHOICE_WDT 0x47DA710

#define mmDCORE3_EDMA1_QM_ARB_SLV_ID 0x47DA714

#define mmDCORE3_EDMA1_QM_ARB_MST_QUIET_PER 0x47DA718

#define mmDCORE3_EDMA1_QM_ARB_MSG_MAX_INFLIGHT 0x47DA744

#define mmDCORE3_EDMA1_QM_ARB_BASE_LO 0x47DA754

#define mmDCORE3_EDMA1_QM_ARB_BASE_HI 0x47DA758

#define mmDCORE3_EDMA1_QM_ARB_STATE_STS 0x47DA780

#define mmDCORE3_EDMA1_QM_ARB_CHOICE_FULLNESS_STS 0x47DA784

#define mmDCORE3_EDMA1_QM_ARB_MSG_STS 0x47DA788

#define mmDCORE3_EDMA1_QM_ARB_SLV_CHOICE_Q_HEAD 0x47DA78C

#define mmDCORE3_EDMA1_QM_ARB_ERR_CAUSE 0x47DA79C

#define mmDCORE3_EDMA1_QM_ARB_ERR_MSG_EN 0x47DA7A0

#define mmDCORE3_EDMA1_QM_ARB_ERR_STS_DRP 0x47DA7A8

#define mmDCORE3_EDMA1_QM_ARB_MST_CRED_STS 0x47DA7B0

#define mmDCORE3_EDMA1_QM_ARB_MST_CRED_STS_1 0x47DA7B4

#define mmDCORE3_EDMA1_QM_CSMR_STRICT_PRIO_CFG 0x47DA7FC

#define mmDCORE3_EDMA1_QM_ARC_CQ_CFG0 0x47DA800

#define mmDCORE3_EDMA1_QM_ARC_CQ_CFG1 0x47DA804

#define mmDCORE3_EDMA1_QM_ARC_CQ_PTR_LO 0x47DA808

#define mmDCORE3_EDMA1_QM_ARC_CQ_PTR_HI 0x47DA80C

#define mmDCORE3_EDMA1_QM_ARC_CQ_TSIZE 0x47DA810

#define mmDCORE3_EDMA1_QM_ARC_CQ_CTL 0x47DA814

#define mmDCORE3_EDMA1_QM_ARC_CQ_IFIFO_STS 0x47DA81C

#define mmDCORE3_EDMA1_QM_ARC_CQ_STS0 0x47DA820

#define mmDCORE3_EDMA1_QM_ARC_CQ_STS1 0x47DA824

#define mmDCORE3_EDMA1_QM_ARC_CQ_TSIZE_STS 0x47DA828

#define mmDCORE3_EDMA1_QM_ARC_CQ_PTR_LO_STS 0x47DA82C

#define mmDCORE3_EDMA1_QM_ARC_CQ_PTR_HI_STS 0x47DA830

#define mmDCORE3_EDMA1_QM_CP_WR_ARC_ADDR_HI 0x47DA834

#define mmDCORE3_EDMA1_QM_CP_WR_ARC_ADDR_LO 0x47DA838

#define mmDCORE3_EDMA1_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x47DA83C

#define mmDCORE3_EDMA1_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x47DA840

#define mmDCORE3_EDMA1_QM_ARC_CQ_CTL_MSG_BASE_HI 0x47DA844

#define mmDCORE3_EDMA1_QM_ARC_CQ_CTL_MSG_BASE_LO 0x47DA848

#define mmDCORE3_EDMA1_QM_CQ_IFIFO_MSG_BASE_HI 0x47DA84C

#define mmDCORE3_EDMA1_QM_CQ_IFIFO_MSG_BASE_LO 0x47DA850

#define mmDCORE3_EDMA1_QM_CQ_CTL_MSG_BASE_HI 0x47DA854

#define mmDCORE3_EDMA1_QM_CQ_CTL_MSG_BASE_LO 0x47DA858

#define mmDCORE3_EDMA1_QM_ADDR_OVRD 0x47DA85C

#define mmDCORE3_EDMA1_QM_CQ_IFIFO_CI_0 0x47DA860

#define mmDCORE3_EDMA1_QM_CQ_IFIFO_CI_1 0x47DA864

#define mmDCORE3_EDMA1_QM_CQ_IFIFO_CI_2 0x47DA868

#define mmDCORE3_EDMA1_QM_CQ_IFIFO_CI_3 0x47DA86C

#define mmDCORE3_EDMA1_QM_CQ_IFIFO_CI_4 0x47DA870

#define mmDCORE3_EDMA1_QM_ARC_CQ_IFIFO_CI 0x47DA874

#define mmDCORE3_EDMA1_QM_CQ_CTL_CI_0 0x47DA878

#define mmDCORE3_EDMA1_QM_CQ_CTL_CI_1 0x47DA87C

#define mmDCORE3_EDMA1_QM_CQ_CTL_CI_2 0x47DA880

#define mmDCORE3_EDMA1_QM_CQ_CTL_CI_3 0x47DA884

#define mmDCORE3_EDMA1_QM_CQ_CTL_CI_4 0x47DA888

#define mmDCORE3_EDMA1_QM_ARC_CQ_CTL_CI 0x47DA88C

#define mmDCORE3_EDMA1_QM_CP_CFG 0x47DA890

#define mmDCORE3_EDMA1_QM_CP_EXT_SWITCH 0x47DA894

#define mmDCORE3_EDMA1_QM_CP_SWITCH_WD_SET 0x47DA898

#define mmDCORE3_EDMA1_QM_CP_SWITCH_WD 0x47DA89C

#define mmDCORE3_EDMA1_QM_ARC_LB_ADDR_BASE_LO 0x47DA8A4

#define mmDCORE3_EDMA1_QM_ARC_LB_ADDR_BASE_HI 0x47DA8A8

#define mmDCORE3_EDMA1_QM_ENGINE_BASE_ADDR_HI 0x47DA8AC

#define mmDCORE3_EDMA1_QM_ENGINE_BASE_ADDR_LO 0x47DA8B0

#define mmDCORE3_EDMA1_QM_ENGINE_ADDR_RANGE_SIZE 0x47DA8B4

#define mmDCORE3_EDMA1_QM_QM_ARC_AUX_BASE_ADDR_HI 0x47DA8B8

#define mmDCORE3_EDMA1_QM_QM_ARC_AUX_BASE_ADDR_LO 0x47DA8BC

#define mmDCORE3_EDMA1_QM_QM_BASE_ADDR_HI 0x47DA8C0

#define mmDCORE3_EDMA1_QM_QM_BASE_ADDR_LO 0x47DA8C4

#define mmDCORE3_EDMA1_QM_ARC_PQC_SECURE_PUSH_IND 0x47DA8C8

#define mmDCORE3_EDMA1_QM_PQC_STS_0_0 0x47DA8D0

#define mmDCORE3_EDMA1_QM_PQC_STS_0_1 0x47DA8D4

#define mmDCORE3_EDMA1_QM_PQC_STS_0_2 0x47DA8D8

#define mmDCORE3_EDMA1_QM_PQC_STS_0_3 0x47DA8DC

#define mmDCORE3_EDMA1_QM_PQC_STS_1_0 0x47DA8E0

#define mmDCORE3_EDMA1_QM_PQC_STS_1_1 0x47DA8E4

#define mmDCORE3_EDMA1_QM_PQC_STS_1_2 0x47DA8E8

#define mmDCORE3_EDMA1_QM_PQC_STS_1_3 0x47DA8EC

#define mmDCORE3_EDMA1_QM_SEI_STATUS 0x47DA8F0

#define mmDCORE3_EDMA1_QM_SEI_MASK 0x47DA8F4

#define mmDCORE3_EDMA1_QM_GLBL_ERR_ADDR_LO 0x47DAD00

#define mmDCORE3_EDMA1_QM_GLBL_ERR_ADDR_HI 0x47DAD04

#define mmDCORE3_EDMA1_QM_GLBL_ERR_WDATA 0x47DAD08

#define mmDCORE3_EDMA1_QM_L2H_MASK_LO 0x47DAD14

#define mmDCORE3_EDMA1_QM_L2H_MASK_HI 0x47DAD18

#define mmDCORE3_EDMA1_QM_L2H_CMPR_LO 0x47DAD1C

#define mmDCORE3_EDMA1_QM_L2H_CMPR_HI 0x47DAD20

#define mmDCORE3_EDMA1_QM_LOCAL_RANGE_BASE 0x47DAD24

#define mmDCORE3_EDMA1_QM_LOCAL_RANGE_SIZE 0x47DAD28

#define mmDCORE3_EDMA1_QM_HBW_RD_RATE_LIM_CFG_1 0x47DAD30

#define mmDCORE3_EDMA1_QM_LBW_WR_RATE_LIM_CFG_0 0x47DAD34

#define mmDCORE3_EDMA1_QM_LBW_WR_RATE_LIM_CFG_1 0x47DAD38

#define mmDCORE3_EDMA1_QM_HBW_RD_RATE_LIM_CFG_0 0x47DAD3C

#define mmDCORE3_EDMA1_QM_IND_GW_APB_CFG 0x47DAD40

#define mmDCORE3_EDMA1_QM_IND_GW_APB_WDATA 0x47DAD44

#define mmDCORE3_EDMA1_QM_IND_GW_APB_RDATA 0x47DAD48

#define mmDCORE3_EDMA1_QM_IND_GW_APB_STATUS 0x47DAD4C

#define mmDCORE3_EDMA1_QM_PERF_CNT_FREE_LO 0x47DAD60

#define mmDCORE3_EDMA1_QM_PERF_CNT_FREE_HI 0x47DAD64

#define mmDCORE3_EDMA1_QM_PERF_CNT_IDLE_LO 0x47DAD68

#define mmDCORE3_EDMA1_QM_PERF_CNT_IDLE_HI 0x47DAD6C

#define mmDCORE3_EDMA1_QM_PERF_CNT_CFG 0x47DAD70

#endif /* ASIC_REG_DCORE3_EDMA1_QM_REGS_H_ */
