

================================================================
== Vitis HLS Report for 'forward'
================================================================
* Date:           Sat Jun 10 16:44:17 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        forward
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    73702|    73702|  0.246 ms|  0.246 ms|  73703|  73703|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_2  |    72510|    72510|      7251|          -|          -|    10|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%v14 = alloca i32 1"   --->   Operation 78 'alloca' 'v14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%indvars_iv1 = alloca i32 1"   --->   Operation 79 'alloca' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "%v27_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %v27"   --->   Operation 80 'read' 'v27_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%v26_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %v26"   --->   Operation 81 'read' 'v26_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%v25_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %v25"   --->   Operation 82 'read' 'v25_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%v18_loc = alloca i64 1"   --->   Operation 83 'alloca' 'v18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%v29 = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:83]   --->   Operation 84 'alloca' 'v29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%v30 = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:87]   --->   Operation 85 'alloca' 'v30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i64 %v25_read" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 86 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (0.84ns)   --->   "%call_ln61 = call void @forward_Pipeline_VITIS_LOOP_60_1, i64 %gmem, i32 %v29, i64 %v25_read, i3 %trunc_ln61" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 87 'call' 'call_ln61' <Predicate = true> <Delay = 0.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i64 %v27_read" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43]   --->   Operation 88 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln43 = store i3 %trunc_ln43, i3 %indvars_iv1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43]   --->   Operation 89 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 90 [1/1] (0.38ns)   --->   "%store_ln43 = store i4 0, i4 %v14" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43]   --->   Operation 90 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%spectopmodule_ln68 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:68]   --->   Operation 91 'spectopmodule' 'spectopmodule_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln68 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:68]   --->   Operation 92 'specinterface' 'specinterface_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_7, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v25, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v25, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v26, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v26, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v27, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v27, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln81 = specmemcore void @_ssdm_op_SpecMemCore, i32 %v28, i64 666, i64 30, i64 18446744073709551615" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:81]   --->   Operation 102 'specmemcore' 'specmemcore_ln81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %v29, i64 666, i64 30, i64 18446744073709551615" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:84]   --->   Operation 103 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln61 = call void @forward_Pipeline_VITIS_LOOP_60_1, i64 %gmem, i32 %v29, i64 %v25_read, i3 %trunc_ln61" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 104 'call' 'call_ln61' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln88 = specmemcore void @_ssdm_op_SpecMemCore, i32 %v30, i64 666, i64 30, i64 18446744073709551615" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:88]   --->   Operation 105 'specmemcore' 'specmemcore_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln43 = br void %VITIS_LOOP_44_3.i" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43]   --->   Operation 106 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%v14_1 = load i4 %v14" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43]   --->   Operation 107 'load' 'v14_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.65ns)   --->   "%icmp_ln43 = icmp_eq  i4 %v14_1, i4 10" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43]   --->   Operation 108 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 109 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.70ns)   --->   "%add_ln43 = add i4 %v14_1, i4 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43]   --->   Operation 110 'add' 'add_ln43' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %VITIS_LOOP_44_3.i.split, void %_Z13forward_node1PA1024_fPA10_fS2_.exit" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43]   --->   Operation 111 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i4 %v14_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43]   --->   Operation 112 'zext' 'zext_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%v30_addr = getelementptr i32 %v30, i64 0, i64 %zext_ln43" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43]   --->   Operation 113 'getelementptr' 'v30_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (1.19ns)   --->   "%v30_load = load i4 %v30_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:47]   --->   Operation 114 'load' 'v30_load' <Predicate = (!icmp_ln43)> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln46_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %v14_1, i2 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 115 'bitconcatenate' 'shl_ln46_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i6 %shl_ln46_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 116 'zext' 'zext_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.14ns)   --->   "%add_ln46 = add i64 %zext_ln46, i64 %v27_read" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 117 'add' 'add_ln46' <Predicate = (!icmp_ln43)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.38ns)   --->   "%store_ln43 = store i4 %add_ln43, i4 %v14" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43]   --->   Operation 118 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.38>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %v26_read, i32 3, i32 63" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26]   --->   Operation 119 'partselect' 'trunc_ln2' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%indvars_iv1_load = load i3 %indvars_iv1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43]   --->   Operation 120 'load' 'indvars_iv1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/2] (1.19ns)   --->   "%v30_load = load i4 %v30_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:47]   --->   Operation 121 'load' 'v30_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %indvars_iv1_load, i3 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 122 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (1.14ns)   --->   "%call_ln47 = call void @forward_Pipeline_VITIS_LOOP_44_3, i32 %v30_load, i64 %gmem, i32 %v29, i64 %add_ln46, i6 %shl_ln1, i32 %v18_loc" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:47]   --->   Operation 123 'call' 'call_ln47' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 124 [1/1] (0.12ns)   --->   "%xor_ln43 = xor i3 %indvars_iv1_load, i3 4" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43]   --->   Operation 124 'xor' 'xor_ln43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.38ns)   --->   "%store_ln43 = store i3 %xor_ln43, i3 %indvars_iv1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43]   --->   Operation 125 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln47 = call void @forward_Pipeline_VITIS_LOOP_44_3, i32 %v30_load, i64 %gmem, i32 %v29, i64 %add_ln46, i6 %shl_ln1, i32 %v18_loc" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:47]   --->   Operation 126 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.19>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43]   --->   Operation 127 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%v18_loc_load = load i32 %v18_loc"   --->   Operation 128 'load' 'v18_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (1.19ns)   --->   "%store_ln47 = store i32 %v18_loc_load, i4 %v30_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:47]   --->   Operation 129 'store' 'store_ln47' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln43 = br void %VITIS_LOOP_44_3.i" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43]   --->   Operation 130 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.43>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i61 %trunc_ln2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26]   --->   Operation 131 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln26" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26]   --->   Operation 132 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (2.43ns)   --->   "%empty_26 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem_addr, i32 5" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26]   --->   Operation 133 'writereq' 'empty_26' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 134 [2/2] (0.00ns)   --->   "%call_ln26 = call void @forward_Pipeline_VITIS_LOOP_26_2, i64 %gmem, i61 %trunc_ln2, i32 %v30, i32 %v28" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26]   --->   Operation 134 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln26 = call void @forward_Pipeline_VITIS_LOOP_26_2, i64 %gmem, i61 %trunc_ln2, i32 %v30, i32 %v28" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26]   --->   Operation 135 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 2.43>
ST_10 : Operation 136 [68/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 136 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 7> <Delay = 2.43>
ST_11 : Operation 137 [67/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 137 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 8> <Delay = 2.43>
ST_12 : Operation 138 [66/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 138 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 9> <Delay = 2.43>
ST_13 : Operation 139 [65/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 139 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 10> <Delay = 2.43>
ST_14 : Operation 140 [64/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 140 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 11> <Delay = 2.43>
ST_15 : Operation 141 [63/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 141 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 12> <Delay = 2.43>
ST_16 : Operation 142 [62/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 142 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 13> <Delay = 2.43>
ST_17 : Operation 143 [61/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 143 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 14> <Delay = 2.43>
ST_18 : Operation 144 [60/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 144 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 15> <Delay = 2.43>
ST_19 : Operation 145 [59/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 145 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 16> <Delay = 2.43>
ST_20 : Operation 146 [58/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 146 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 17> <Delay = 2.43>
ST_21 : Operation 147 [57/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 147 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 18> <Delay = 2.43>
ST_22 : Operation 148 [56/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 148 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 19> <Delay = 2.43>
ST_23 : Operation 149 [55/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 149 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 20> <Delay = 2.43>
ST_24 : Operation 150 [54/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 150 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 2.43>
ST_25 : Operation 151 [53/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 151 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 22> <Delay = 2.43>
ST_26 : Operation 152 [52/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 152 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 23> <Delay = 2.43>
ST_27 : Operation 153 [51/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 153 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 24> <Delay = 2.43>
ST_28 : Operation 154 [50/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 154 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 25> <Delay = 2.43>
ST_29 : Operation 155 [49/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 155 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 26> <Delay = 2.43>
ST_30 : Operation 156 [48/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 156 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 27> <Delay = 2.43>
ST_31 : Operation 157 [47/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 157 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 28> <Delay = 2.43>
ST_32 : Operation 158 [46/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 158 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 29> <Delay = 2.43>
ST_33 : Operation 159 [45/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 159 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 30> <Delay = 2.43>
ST_34 : Operation 160 [44/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 160 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 31> <Delay = 2.43>
ST_35 : Operation 161 [43/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 161 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 32> <Delay = 2.43>
ST_36 : Operation 162 [42/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 162 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 33> <Delay = 2.43>
ST_37 : Operation 163 [41/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 163 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 34> <Delay = 2.43>
ST_38 : Operation 164 [40/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 164 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 35> <Delay = 2.43>
ST_39 : Operation 165 [39/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 165 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 36> <Delay = 2.43>
ST_40 : Operation 166 [38/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 166 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 37> <Delay = 2.43>
ST_41 : Operation 167 [37/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 167 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 38> <Delay = 2.43>
ST_42 : Operation 168 [36/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 168 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 39> <Delay = 2.43>
ST_43 : Operation 169 [35/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 169 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 40> <Delay = 2.43>
ST_44 : Operation 170 [34/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 170 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 41> <Delay = 2.43>
ST_45 : Operation 171 [33/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 171 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 42> <Delay = 2.43>
ST_46 : Operation 172 [32/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 172 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 43> <Delay = 2.43>
ST_47 : Operation 173 [31/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 173 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 44> <Delay = 2.43>
ST_48 : Operation 174 [30/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 174 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 45> <Delay = 2.43>
ST_49 : Operation 175 [29/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 175 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 46> <Delay = 2.43>
ST_50 : Operation 176 [28/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 176 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 47> <Delay = 2.43>
ST_51 : Operation 177 [27/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 177 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 48> <Delay = 2.43>
ST_52 : Operation 178 [26/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 178 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 49> <Delay = 2.43>
ST_53 : Operation 179 [25/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 179 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 50> <Delay = 2.43>
ST_54 : Operation 180 [24/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 180 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 51> <Delay = 2.43>
ST_55 : Operation 181 [23/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 181 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 52> <Delay = 2.43>
ST_56 : Operation 182 [22/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 182 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 53> <Delay = 2.43>
ST_57 : Operation 183 [21/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 183 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 54> <Delay = 2.43>
ST_58 : Operation 184 [20/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 184 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 55> <Delay = 2.43>
ST_59 : Operation 185 [19/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 185 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 56> <Delay = 2.43>
ST_60 : Operation 186 [18/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 186 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 57> <Delay = 2.43>
ST_61 : Operation 187 [17/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 187 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 58> <Delay = 2.43>
ST_62 : Operation 188 [16/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 188 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 59> <Delay = 2.43>
ST_63 : Operation 189 [15/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 189 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 60> <Delay = 2.43>
ST_64 : Operation 190 [14/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 190 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 61> <Delay = 2.43>
ST_65 : Operation 191 [13/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 191 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 62> <Delay = 2.43>
ST_66 : Operation 192 [12/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 192 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 63> <Delay = 2.43>
ST_67 : Operation 193 [11/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 193 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 64> <Delay = 2.43>
ST_68 : Operation 194 [10/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 194 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 65> <Delay = 2.43>
ST_69 : Operation 195 [9/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 195 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 66> <Delay = 2.43>
ST_70 : Operation 196 [8/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 196 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 67> <Delay = 2.43>
ST_71 : Operation 197 [7/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 197 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 68> <Delay = 2.43>
ST_72 : Operation 198 [6/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 198 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 69> <Delay = 2.43>
ST_73 : Operation 199 [5/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 199 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 70> <Delay = 2.43>
ST_74 : Operation 200 [4/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 200 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 71> <Delay = 2.43>
ST_75 : Operation 201 [3/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 201 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 72> <Delay = 2.43>
ST_76 : Operation 202 [2/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 202 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 73> <Delay = 2.43>
ST_77 : Operation 203 [1/68] (2.43ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 203 'writeresp' 'empty_27' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 204 [1/1] (0.00ns)   --->   "%ret_ln92 = ret" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92]   --->   Operation 204 'ret' 'ret_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	s_axi read operation ('v25') on port 'v25' [10]  (1 ns)
	'call' operation ('call_ln61', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) to 'forward_Pipeline_VITIS_LOOP_60_1' [28]  (0.843 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.2ns
The critical path consists of the following:
	'load' operation ('v14', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43) on local variable 'v14' [35]  (0 ns)
	'getelementptr' operation ('v30_addr', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:43) [43]  (0 ns)
	'load' operation ('v30_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:47) on array 'v30', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:87 [45]  (1.2 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'load' operation ('v30_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:47) on array 'v30', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:87 [45]  (1.2 ns)
	'call' operation ('call_ln47', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:47) to 'forward_Pipeline_VITIS_LOOP_44_3' [50]  (1.15 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 1.2ns
The critical path consists of the following:
	'load' operation ('v18_loc_load') on local variable 'v18_loc' [51]  (0 ns)
	'store' operation ('store_ln47', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:47) of variable 'v18_loc_load' on array 'v30', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:87 [52]  (1.2 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26) [60]  (0 ns)
	bus request operation ('empty_26', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26) [61]  (2.43 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 76>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)

 <State 77>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_27', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:92) [63]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
