<stg><name>digitrec_update_knn</name>


<trans_list>

<trans id="53" from="1" to="2">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="19">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="2">
<condition id="21">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="4">
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="5">
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="4" to="3">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_4_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_4)

]]></node>
<StgValue><ssdm name="tmp_4_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:1  %train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)

]]></node>
<StgValue><ssdm name="train_inst_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:2  %test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)

]]></node>
<StgValue><ssdm name="test_inst_V_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:3  %tmp_5 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_4_read, i2 0)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="7" op_0_bw="6">
<![CDATA[
:4  %tmp_6_cast = zext i6 %tmp_5 to i7

]]></node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="49" op_0_bw="48">
<![CDATA[
:5  %train_inst_V_cast = zext i48 %train_inst_V_read to i49

]]></node>
<StgValue><ssdm name="train_inst_V_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:6  %r_V = xor i49 %train_inst_V_cast, %test_inst_V_read

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %distance_V = phi i6 [ 0, %0 ], [ %count_V, %2 ]

]]></node>
<StgValue><ssdm name="distance_V"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="49" op_0_bw="49" op_1_bw="0">
<![CDATA[
:1  %n_V_buf_i = phi i49 [ %r_V, %0 ], [ %tmp_6_i, %2 ]

]]></node>
<StgValue><ssdm name="n_V_buf_i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="49" op_1_bw="49">
<![CDATA[
:2  %tmp_i = icmp eq i49 %n_V_buf_i, 0

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %count_V = add i6 %distance_V, 1

]]></node>
<StgValue><ssdm name="count_V"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_i, label %bitcount.exit, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:1  %tmp_5_i = add i49 %n_V_buf_i, -1

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:2  %tmp_6_i = and i49 %tmp_5_i, %n_V_buf_i

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
bitcount.exit:0  %p_s = phi i6 [ %max_V_s, %._crit_edge ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
bitcount.exit:1  %p_026_s = phi i4 [ %i_val_V_026_s, %._crit_edge ], [ undef, %1 ]

]]></node>
<StgValue><ssdm name="p_026_s"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
bitcount.exit:2  %val_assign = phi i3 [ %i, %._crit_edge ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
bitcount.exit:3  %exitcond = icmp eq i3 %val_assign, -4

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bitcount.exit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bitcount.exit:5  %i = add i3 %val_assign, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bitcount.exit:6  br i1 %exitcond, label %3, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="7" op_0_bw="3">
<![CDATA[
._crit_edge:1  %tmp_2_cast = zext i3 %val_assign to i7

]]></node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge:2  %tmp_8 = add i7 %tmp_6_cast, %tmp_2_cast

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge:3  %tmp_8_cast = zext i7 %tmp_8 to i64

]]></node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4  %min_distances_V_addr_1 = getelementptr [40 x i6]* %min_distances_V, i64 0, i64 %tmp_8_cast

]]></node>
<StgValue><ssdm name="min_distances_V_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="6">
<![CDATA[
._crit_edge:5  %max_V = load i6* %min_distances_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="max_V"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="7" op_0_bw="4">
<![CDATA[
:0  %tmp_cast = zext i4 %p_026_s to i7

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %tmp_7 = add i7 %tmp_6_cast, %tmp_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="7">
<![CDATA[
:2  %tmp_7_cast = zext i7 %tmp_7 to i64

]]></node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %min_distances_V_addr = getelementptr [40 x i6]* %min_distances_V, i64 0, i64 %tmp_7_cast

]]></node>
<StgValue><ssdm name="min_distances_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="6" op_0_bw="6">
<![CDATA[
:4  %min_distances_V_load = load i6* %min_distances_V_addr, align 1

]]></node>
<StgValue><ssdm name="min_distances_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="6">
<![CDATA[
._crit_edge:5  %max_V = load i6* %min_distances_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="max_V"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:6  %tmp_3 = icmp ugt i6 %max_V, %p_s

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge:7  %i_val_V = zext i3 %val_assign to i4

]]></node>
<StgValue><ssdm name="i_val_V"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge:8  %max_V_s = select i1 %tmp_3, i6 %max_V, i6 %p_s

]]></node>
<StgValue><ssdm name="max_V_s"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge:9  %i_val_V_026_s = select i1 %tmp_3, i4 %i_val_V, i4 %p_026_s

]]></node>
<StgValue><ssdm name="i_val_V_026_s"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:10  br label %bitcount.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="6" op_0_bw="6">
<![CDATA[
:4  %min_distances_V_load = load i6* %min_distances_V_addr, align 1

]]></node>
<StgValue><ssdm name="min_distances_V_load"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_1 = icmp ult i6 %distance_V, %min_distances_V_load

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_1, label %4, label %._crit_edge54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  store i6 %distance_V, i6* %min_distances_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0">
<![CDATA[
._crit_edge54:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
