{
    "candidates": [
        {
            "content": {
                "parts": [
                    {
                        "text": "```json\n{\n  \"application\": \"HPCC_FPGA\",\n  \"software\": [\n    \"Intel FPGA Pro\",\n    \"MKL\",\n    \"OpenMPI\"\n  ],\n  \"resources\": [\n    \"git\",\n    \"cmake\",\n    \"make\"\n  ],\n  \"dependencies\": [\n    \"HPCC_FPGA\"\n  ],\n  \"configuration\": \"HPCC_FPGA_CONFIG\",\n  \"patches\": [\n    \"cygnus_hpl_channel_ordering.patch\",\n    \"hpl_gemm_scaling_use_combined_read_pipeline_intel.patch\",\n    \"hpl_gemm_fix_kernel_names_xilinx.patch\",\n    \"hpl_pice_host_optimizations.patch\",\n    \"hpl_add_update_queue_thread.patch\",\n    \"hpl_pcie_fix_multi_repetition_host_bug.patch\",\n    \"hpl_fix_scheduling_errors_intel.patch\"\n  ],\n  \"targets\": [\n    \"hpl_torus_IEC_intel\",\n    \"Linpack_intel\"\n  ],\n  \"version\": \"v0.5.1\"\n}\n```"
                    }
                ],
                "role": "model"
            },
            "finish_reason": 1,
            "index": 0,
            "safety_ratings": [
                {
                    "category": 9,
                    "probability": 1,
                    "blocked": false
                },
                {
                    "category": 8,
                    "probability": 1,
                    "blocked": false
                },
                {
                    "category": 7,
                    "probability": 1,
                    "blocked": false
                },
                {
                    "category": 10,
                    "probability": 1,
                    "blocked": false
                }
            ],
            "token_count": 0,
            "grounding_attributions": []
        }
    ],
    "usage_metadata": {
        "prompt_token_count": 1025,
        "candidates_token_count": 279,
        "total_token_count": 1304,
        "cached_content_token_count": 0
    }
}