{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 30 17:54:51 2004 " "Info: Processing started: Tue Mar 30 17:54:51 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --lower_priority --import_settings_files=on --export_settings_files=off Rx_dpr_ctrl_test -c Rx_dpr_ctrl_test " "Info: Command: quartus_map --lower_priority --import_settings_files=on --export_settings_files=off Rx_dpr_ctrl_test -c Rx_dpr_ctrl_test" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rx_dpr_ctrl_test.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file Rx_dpr_ctrl_test.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_dpr_ctrl_test " "Info: Found entity 1: Rx_dpr_ctrl_test" {  } { { "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/Rx_dpr_ctrl_test.tdf" "Rx_dpr_ctrl_test" "" { Text "c:/projects/icecube/dor/fpga/dcom_01/rx_chan/Rx_dpr_ctrl_test.tdf" 12 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "43 " "Info: Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "25 " "Info: Implemented 25 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 30 17:54:52 2004 " "Info: Processing ended: Tue Mar 30 17:54:52 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
