INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/alu2/alu2.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
