<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="tp3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="control_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cpu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cpu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cpu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cpu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cpu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cpu.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpu_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pc_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_control_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_cpu_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_cpu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_cpu_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_datapath_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1538957830" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1538957830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539014510" xil_pn:in_ck="-911680216355966920" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1539014510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="accumulator.v"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="instruction_decoder.v"/>
      <outfile xil_pn:name="mux_sel_a.v"/>
      <outfile xil_pn:name="mux_sel_b.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="signal_extension.v"/>
      <outfile xil_pn:name="tb_control.v"/>
      <outfile xil_pn:name="tb_cpu.v"/>
      <outfile xil_pn:name="tb_datapath.v"/>
    </transform>
    <transform xil_pn:end_ts="1539013074" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="128900326797204660" xil_pn:start_ts="1539013074">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539013074" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5886855662032737802" xil_pn:start_ts="1539013074">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539013074" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6969249344895366407" xil_pn:start_ts="1539013074">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539014511" xil_pn:in_ck="-911680216355966920" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1539014510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="accumulator.v"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="instruction_decoder.v"/>
      <outfile xil_pn:name="mux_sel_a.v"/>
      <outfile xil_pn:name="mux_sel_b.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="signal_extension.v"/>
      <outfile xil_pn:name="tb_control.v"/>
      <outfile xil_pn:name="tb_cpu.v"/>
      <outfile xil_pn:name="tb_datapath.v"/>
    </transform>
    <transform xil_pn:end_ts="1539014513" xil_pn:in_ck="-911680216355966920" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="648444402139825225" xil_pn:start_ts="1539014511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_cpu_beh.prj"/>
      <outfile xil_pn:name="tb_cpu_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1539014513" xil_pn:in_ck="-4728917002032486322" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8104036123852829868" xil_pn:start_ts="1539014513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_cpu_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1539012696" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1539012696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539012696" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5997981008583704097" xil_pn:start_ts="1539012696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539012696" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6969249344895366407" xil_pn:start_ts="1539012696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539012696" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1539012696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539012696" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2146785481141581855" xil_pn:start_ts="1539012696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539012696" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1539012696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539012696" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7775290248055751633" xil_pn:start_ts="1539012696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539012710" xil_pn:in_ck="-5445893568084737955" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8959705528069451610" xil_pn:start_ts="1539012696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="cpu.lso"/>
      <outfile xil_pn:name="cpu.ngc"/>
      <outfile xil_pn:name="cpu.ngr"/>
      <outfile xil_pn:name="cpu.prj"/>
      <outfile xil_pn:name="cpu.stx"/>
      <outfile xil_pn:name="cpu.syr"/>
      <outfile xil_pn:name="cpu.xst"/>
      <outfile xil_pn:name="cpu_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
