---
layout: post
title:  "ir(2)"
date:   2024-06-02 07:49:07 +0000
categories: llvm
tags: llvm
---

# ir

书接上文，中间代码`ir`已经生成，本文承接上文，描述`ir`在生成汇编代码之前的优化过程。

```c++

// ir产生汇编的主流程
void BackendConsumer::HandleTranslationUnit(ASTContext &C) {
    // 生成ir的后置处理过程
    Gen->HandleTranslationUnit(C);

    // 根据规则合并指定的ir到生成的ir
    LinkInModules(getModule());

    EmitBackendOutput(...);
    {
        EmitAssemblyHelper AsmHelper(...);
        AsmHelper.EmitAssembly(Action, std::move(OS), BC);
        {
            setCommandLineOpts(CodeGenOpts);
            CreateTargetMachine(RequiresCodeGen);
            TheModule->setDataLayout(TM->createDataLayout());

            // ir优化
            RunOptimizationPipeline(Action, OS, ThinLinkOS, BC);

            // 汇编代码生成
            RunCodegenPipeline(Action, OS, DwoOS);
        }
    }
}

```

## 代码优化

通过一系列的pass动态修改ir的结构以实现代码优化！！！

```c++

void EmitAssemblyHelper::RunOptimizationPipeline(BackendAction Action, ...) {
    // AnalysisManager保存IRUnit的分析结果在多个pass之间共享

    // 分析loop
    LoopAnalysisManager LAM;
    // 分析函数
    FunctionAnalysisManager FAM;
    // Strongly Connected Component of the direct Call Graph
    // 分析函数调用链
    CGSCCAnalysisManager CGAM;
    // 分析一个转换单元
    ModuleAnalysisManager MAM;

    // 管理callback
    PassInstrumentationCallbacks PIC;
    StandardInstrumentations SI(TheModule->getContext(), ...);
    // 注册标准的callback到PIC
    SI.registerCallbacks(PIC, &MAM);

    PassBuilder PB(TM.get(), PTO, PGOOpt, &PIC);

    FAM.registerPass([&] { return TargetLibraryAnalysis(*TLII); });

    // 1. analysis继承pass，分为4类: module/cgscc/function/loop
    // 2. AM管理一组analysis，缓存和共享分析的结果
    // 3. pass的执行从ModulePassManager和ModuleAnalysisManager开始
    // 3.1 所有pass都通过Adaptor转为ModulePass插入MPM: ModuleToFunctionPassAdaptor
    // 3.2 pass执行时通过Proxy从MAM访问其他AM: FunctionAnalysisManagerModuleProxy

    // 注册analysis到manager
    // Register all the basic analyses with the managers.
    PB.registerModuleAnalyses(MAM);
    PB.registerCGSCCAnalyses(CGAM);
    PB.registerFunctionAnalyses(FAM);
    {
        #define FUNCTION_ANALYSIS(NAME, CREATE_PASS)        \
            FAM.registerPass([&] { return CREATE_PASS; });
        #include "PassRegistry.def"
    }
    PB.registerLoopAnalyses(LAM);
    // 用于各个AM之间交叉引用
    PB.crossRegisterProxies(LAM, FAM, CGAM, MAM);

    ModulePassManager MPM;
    MPM.addPass(VerifierPass());

    // 判断优化等级
    OptimizationLevel Level = mapToLevel(CodeGenOpts);

    // pass构成的pipeline
    MPM.addPass(PB.buildPerModuleDefaultPipeline(Level));

    if (Action == Backend_EmitBC) {
        // 输出bitcode到文件
        MPM.addPass(BitcodeWriterPass(*OS, ...));
    } else if (Action == Backend_EmitLL) {
        // 输出ir到文件
        MPM.addPass(PrintModulePass(*OS, ...));
    }

    // 开始执行pass
    MPM.run(*TheModule, MAM);
}

```

### AnalysisManager

```c++

using LoopAnalysisManager = AnalysisManager<Loop, LoopStandardAnalysisResults &>;
using FunctionAnalysisManager = AnalysisManager<Function>;
using CGSCCAnalysisManager = AnalysisManager<LazyCallGraph::SCC, LazyCallGraph &>;
using ModuleAnalysisManager = AnalysisManager<Module>;

/// A container for analyses that lazily runs them and caches their results.
template <typename IRUnitT, typename... ExtraArgTs> class AnalysisManager {

    /// Collection of analysis passes, indexed by ID.
    AnalysisPassMapT AnalysisPasses;

    /// Map from IR unit to a list of analysis results.
    AnalysisResultListMapT AnalysisResultLists;

    /// Map from an analysis ID and IR unit to a particular cached analysis result.
    AnalysisResultMapT AnalysisResults;

    /// Get the result of an analysis pass for a given IR unit.
    /// Runs the analysis if a cached result is not available.
    template <typename PassT>
    typename PassT::Result &getResult(IRUnitT &IR, ExtraArgTs... ExtraArgs) {
        ResultConceptT &ResultConcept = getResultImpl(PassT::ID(), IR, ExtraArgs...);
        {
            std::tie(RI, Inserted) = AnalysisResults.insert(...);
            if (Inserted) {
                // 查找注册的pass
                auto &P = this->lookUpPass(ID);

                // 执行pass缓存结果
                AnalysisResultListT &ResultList = AnalysisResultLists[&IR];
                ResultList.emplace_back(ID, P.run(IR, *this, ExtraArgs...));

                RI = AnalysisResults.find({ID, &IR});
            }

            return *RI->second->second;
        }

        return static_cast<ResultModelT &>(ResultConcept).Result;
    }

    /// Get the cached result of an analysis pass for a given IR unit.
    /// This method never runs the analysis.
    /// \returns null if there is no cached result.
    template <typename PassT>
    typename PassT::Result *getCachedResult(IRUnitT &IR) const {
        ResultConceptT *ResultConcept = getCachedResultImpl(PassT::ID(), IR);
        {
            AnalysisResultMapT::const_iterator RI = AnalysisResults.find({ID, &IR});
            return RI == AnalysisResults.end() ? nullptr : &*RI->second->second;
        }

        if (!ResultConcept)
            return nullptr;
        return &static_cast<ResultModelT *>(ResultConcept)->Result;
    }

    /// Register an analysis pass with the manager.
    template <typename PassBuilderT>
    bool registerPass(PassBuilderT &&PassBuilder) {
        auto &PassPtr = AnalysisPasses[PassT::ID()];
        PassPtr.reset(new PassModelT(PassBuilder()));
    }

    /// Invalidate cached analyses for an IR unit.
    void invalidate(IRUnitT &IR, const PreservedAnalyses &PA) {
        SmallDenseMap<AnalysisKey *, bool, 8> IsResultInvalidated;

        // 清除标记
        AnalysisResultListT &ResultsList = AnalysisResultLists[&IR];
        for (auto &AnalysisResultPair : ResultsList) {
            AnalysisKey *ID = AnalysisResultPair.first;
            auto &Result = *AnalysisResultPair.second;

            IsResultInvalidated.insert({ID, Result.invalidate(IR, PA, Inv)}).second;
        }

        // 清除缓存
        if (!IsResultInvalidated.empty()) {
            for (auto I = ResultsList.begin(), E = ResultsList.end(); I != E;) {
                I = ResultsList.erase(I);
                AnalysisResults.erase({ID, &IR});
            }
        }

        if (ResultsList.empty())
            AnalysisResultLists.erase(&IR);
    }
}

```

### PassManager(新版)

```c++

using ModulePassManager = PassManager<Module>;
using FunctionPassManager = PassManager<Function>;

/// Manages a sequence of passes over a particular unit of IR.
/// A pass manager contains a sequence of passes to run over a particular unit
/// of IR (e.g. Functions, Modules). It is itself a valid pass over that unit of
/// IR, and when run over some given IR will run each of its contained passes in
/// sequence. Pass managers are the primary and most basic building block of a
/// pass pipeline.
template <typename IRUnitT,
          typename AnalysisManagerT = AnalysisManager<IRUnitT>,
          typename... ExtraArgTs>
class PassManager : public PassInfoMixin<PassManager<IRUnitT, AnalysisManagerT, ExtraArgTs...>> {

    std::vector<std::unique_ptr<PassConceptT>> Passes;

    template <typename PassT>
    std::enable_if_t<std::is_same<PassT, PassManager>::value> addPass(PassT &&Pass) {
        for (auto &P : Pass.Passes)
            Passes.push_back(std::move(P));
    }

    /// Run all of the passes in this manager over the given unit of IR.
    /// ExtraArgs are passed to each pass.
    PreservedAnalyses run(IRUnitT &IR, AnalysisManagerT &AM, ExtraArgTs... ExtraArgs) {
        PreservedAnalyses PA = PreservedAnalyses::all();

        for (auto &Pass : Passes) {
            // 执行pass
            PreservedAnalyses PassPA = Pass->run(IR, AM, ExtraArgs...);
            // 删除失效的缓存
            AM.invalidate(IR, PassPA);

            PA.intersect(std::move(PassPA));
        }

        return PA;
    }

}

```

### riscv64-O0优化pass

```c++
ModulePassManager PassBuilder::buildO0DefaultPipeline(...) {
    MPM.addPass(AlwaysInlinerPass(...));

    // 处理coroutine
    ModulePassManager CoroPM;
    CoroPM.addPass(CoroEarlyPass());
    CGSCCPassManager CGPM;
    CGPM.addPass(CoroSplitPass());
    CoroPM.addPass(createModuleToPostOrderCGSCCPassAdaptor(std::move(CGPM)));
    CoroPM.addPass(CoroCleanupPass());
    CoroPM.addPass(GlobalDCEPass());
    MPM.addPass(CoroConditionalWrapper(std::move(CoroPM)));

    MPM.addPass(createModuleToFunctionPassAdaptor(AnnotationRemarksPass()));
}
```

O0默认优化pass列表如下：

```
VerifierPass,
AlwaysInlinerPass,
coro-cond(
  CoroEarlyPass,
  cgscc(CoroSplitPass),
  CoroCleanupPass,
  GlobalDCEPass),
function(AnnotationRemarksPass)
```

```c++

/// Inlines functions marked as "always_inline".
class AlwaysInlinerPass : public PassInfoMixin<AlwaysInlinerPass> {

    PreservedAnalyses run(Module &M, ModuleAnalysisManager &MAM);
    {
        bool Changed = AlwaysInlineImpl(M, ...);
        {
            for (Function &F : M) {
                // 非函数声明且带inline修饰
                if (!F.isDeclaration() && isInlineViable(F).isSuccess()) {
                    Calls.clear();

                    // 调用此inline函数的函数
                    for (User *U : F.users())
                        if (auto *CB = dyn_cast<CallBase>(U))
                            if (CB->getCalledFunction() == &F &&
                                CB->hasFnAttr(Attribute::AlwaysInline) &&
                                !CB->getAttributes().hasFnAttr(Attribute::NoInline))
                                Calls.insert(CB);

                    for (CallBase *CB : Calls) {
                        Function *Caller = CB->getCaller();
                        BasicBlock *Block = CB->getParent();

                        // This function inlines the called function into the basic block of the caller
                        InlineFunction(*CB, ...);
                        {
                            // 类似宏替换，但是更复杂
                        }

                        Changed = true;
                    }

                    if (F.hasFnAttribute(Attribute::AlwaysInline)) {
                        InlinedFunctions.push_back(&F);
                    }
                }
            }

            // 删除inline函数
            erase_if(InlinedFunctions, [&](Function *F) {
                F->removeDeadConstantUsers();
                return !F->isDefTriviallyDead();
            });
        }

        return Changed ? PreservedAnalyses::none() : PreservedAnalyses::all();
    }

};

/// Trivial adaptor that maps from a module to its functions.
class ModuleToFunctionPassAdaptor : public PassInfoMixin<ModuleToFunctionPassAdaptor> {
    PreservedAnalyses run(Module &M, ModuleAnalysisManager &AM);
    {
        FunctionAnalysisManager &FAM =
            AM.getResult<FunctionAnalysisManagerModuleProxy>(M).getManager();
        
        PreservedAnalyses PA = PreservedAnalyses::all();
        for (Function &F : M) {
            // 执行FunctionPass处理每个function
            PreservedAnalyses PassPA = Pass->run(F, FAM);
            FAM.invalidate(F, ...);
            PA.intersect(std::move(PassPA));
        }

        return PA;
    }
}

```


## 代码生成

```c++

// 主流程
void EmitAssemblyHelper::RunCodegenPipeline(BackendAction Action, ...) {
    legacy::PassManager CodeGenPasses;

    switch (Action) {
    case Backend_EmitAssembly:
    case Backend_EmitMCNull:
    case Backend_EmitObj:
        CodeGenPasses.add(createTargetTransformInfoWrapperPass(getTargetIRAnalysis()));
        AddEmitPasses(CodeGenPasses, Action, ...);
    }

    CodeGenPasses.run(*TheModule);
}

```

### Pass

```c++

class Pass {
    PassKind getPassKind() const { return Kind; }
    virtual void assignPassManager(PMStack &, PassManagerType) {}
}

class ModulePass : public Pass {
    virtual bool runOnModule(Module &M) = 0;

    void assignPassManager(PMStack &PMS, PassManagerType T) override;
    {
        // Find Module Pass Manager
        PassManagerType T;
        while ((T = PMS.top()->getPassManagerType()) > PMT_ModulePassManager &&
                T != PreferredType)
            PMS.pop();
        PMS.top()->add(this);
    }
}

class CallGraphSCCPass : public Pass {
    virtual bool runOnSCC(CallGraphSCC &SCC) = 0;

    void assignPassManager(PMStack &PMS, PassManagerType PMT) override;
    {
        while (!PMS.empty() &&
            PMS.top()->getPassManagerType() > PMT_CallGraphPassManager)
        PMS.pop();

        if (PMS.top()->getPassManagerType() == PMT_CallGraphPassManager)
            CGP = (CGPassManager*)PMS.top();
        else {
            // Create new Call Graph SCC Pass Manager if it does not exist.
            PMDataManager *PMD = PMS.top();

            // [1] Create new Call Graph Pass Manager
            CGP = new CGPassManager();

            // PM间接引用所有下级PM
            // [2] Set up new manager's top level manager
            PMTopLevelManager *TPM = PMD->getTopLevelManager();
            TPM->addIndirectPassManager(CGP);

            // PM以Pass的身份插入上级PM
            // [3] Assign manager to manage this new manager. This may create
            // and push new managers into PMS
            Pass *P = CGP;
            // 递归创建PM
            TPM->schedulePass(P);

            // PM之间构成双链表
            // [4] Push new manager into PMS
            PMS.push(CGP);
        }

        CGP->add(this);
    }
}

class FunctionPass : public Pass {
    virtual bool runOnFunction(Function &F) = 0;

    void assignPassManager(PMStack &PMS, PassManagerType T) override;
    {
        PMDataManager *PM;
        while (PM = PMS.top(), PM->getPassManagerType() > PMT_FunctionPassManager)
            PMS.pop();

        // Create new Function Pass Manager if needed.
        if (PM->getPassManagerType() != PMT_FunctionPassManager) {
            // [1] Create new Function Pass Manager
            auto *FPP = new FPPassManager;
            FPP->populateInheritedAnalysis(PMS);

            // [2] Set up new manager's top level manager
            PM->getTopLevelManager()->addIndirectPassManager(FPP);

            // [3] Assign manager to manage this new manager. 
            //     This may create and push new managers into PMS
            FPP->assignPassManager(PMS, PM->getPassManagerType());

            // [4] Push new manager into PMS
            PMS.push(FPP);
            PM = FPP;
        }

        // Assign FPP as the manager of this pass.
        PM->add(this);
    }
}

class LoopPass : public Pass {
    virtual bool runOnLoop(Loop *L, LPPassManager &LPM) = 0;

    void assignPassManager(PMStack &PMS, PassManagerType PMT) override;
    {
        // Find LPPassManager
        while (!PMS.empty() &&
                PMS.top()->getPassManagerType() > PMT_LoopPassManager)
            PMS.pop();

        LPPassManager *LPPM;
        if (PMS.top()->getPassManagerType() == PMT_LoopPassManager)
            LPPM = (LPPassManager*)PMS.top();
        else {
            // Create new Loop Pass Manager if it does not exist.
            PMDataManager *PMD = PMS.top();

            // [1] Create new Loop Pass Manager
            LPPM = new LPPassManager();
            LPPM->populateInheritedAnalysis(PMS);

            // [2] Set up new manager's top level manager
            PMTopLevelManager *TPM = PMD->getTopLevelManager();
            TPM->addIndirectPassManager(LPPM);

            // [3] Assign manager to manage this new manager. This may create
            // and push new managers into PMS
            Pass *P = LPPM->getAsPass();
            TPM->schedulePass(P);

            // [4] Push new manager into PMS
            PMS.push(LPPM);
        }

        LPPM->add(this);
    }
}

class RegionPass : public Pass {
    virtual bool runOnRegion(Region *R, RGPassManager &RGM) = 0;

    void assignPassManager(PMStack &PMS, PassManagerType PMT = PMT_RegionPassManager) override; 
    {
        // Find RGPassManager
        while (!PMS.empty() &&
                PMS.top()->getPassManagerType() > PMT_RegionPassManager)
            PMS.pop();

        RGPassManager *RGPM;
        // Create new Region Pass Manager if it does not exist.
        if (PMS.top()->getPassManagerType() == PMT_RegionPassManager)
            RGPM = (RGPassManager*)PMS.top();
        else {
            PMDataManager *PMD = PMS.top();

            // [1] Create new Region Pass Manager
            RGPM = new RGPassManager();
            RGPM->populateInheritedAnalysis(PMS);

            // [2] Set up new manager's top level manager
            PMTopLevelManager *TPM = PMD->getTopLevelManager();
            TPM->addIndirectPassManager(RGPM);

            // [3] Assign manager to manage this new manager. 
            //     This may create and push new managers into PMS
            TPM->schedulePass(RGPM);

            // [4] Push new manager into PMS
            PMS.push(RGPM);
        }

        RGPM->add(this);
    }
}

```

### PassManager(旧版)

```c++

/// 管理pass以及pass的分析结果
class PMDataManager {
    // Top level manager.
    PMTopLevelManager *TPM = nullptr;

    // Collection of pass that are managed by this manager
    SmallVector<Pass *, 16> PassVector;

    // Collection of Analysis provided by Parent pass manager and used by current pass manager.
    DenseMap<AnalysisID, Pass *> *InheritedAnalysis[PMT_Last];

    virtual Pass *getAsPass() = 0;
    void add(Pass *P, ...);
}

/// 关联Pass和PassManager
class PMTopLevelManager {

    /// Collection of pass managers
    SmallVector<PMDataManager *, 8> PassManagers;

    /// Collection of PassInfo objects found via analysis IDs and in this top level manager.
    mutable DenseMap<AnalysisID, const PassInfo *> AnalysisPassInfos;

    /// Schedule pass P for execution. 
    /// Make sure that passes required by P are run before P is run.
    /// Update analysis info maintained by the manager.
    /// Remove dead passes. 
    /// This is a recursive function.
    void schedulePass(Pass *P);
    {
        AnalysisUsage *AnUsage = findAnalysisUsage(P);
        {
            // 查询pass的依赖
            P->getAnalysisUsage(AU);
        }

        bool checkAnalysis = true;
        while (checkAnalysis) {
            checkAnalysis = false;

            const AnalysisUsage::VectorType &RequiredSet = AnUsage->getRequiredSet();
            for (const AnalysisID ID : RequiredSet) {
                Pass *AnalysisPass = findAnalysisPass(ID);
                {
                    // For immutable passes we have a direct mapping from ID to pass
                    if (Pass *P = ImmutablePassMap.lookup(AID))
                        return P;

                    // Check pass managers
                    for (PMDataManager *PassManager : PassManagers)
                        if (Pass *P = PassManager->findAnalysisPass(AID, false))
                            return P;

                    // Check other pass managers
                    for (PMDataManager *IndirectPassManager : IndirectPassManagers)
                        if (Pass *P = IndirectPassManager->findAnalysisPass(AID, false))
                            return P;

                    return nullptr;
                }

                if (!AnalysisPass) {
                    // pass注册表
                    const PassInfo *PI = findAnalysisPassInfo(ID);
                    {
                        return AnalysisPassInfos[AID];
                    }

                    AnalysisPass = PI->createPass();
                    // 递归加载依赖的pass
                    schedulePass(AnalysisPass);
                }
            }
        }

        // P插入PM
        P->assignPassManager(activeStack, getTopLevelPassManagerType());
    }
}


/// MPPassManager manages ModulePasses and function pass managers.
/// It batches all Module passes and function pass managers together and
/// sequences them to process one module.
class MPPassManager : public Pass, public PMDataManager {
    bool runOnModule(Module &M);
    {
        for (unsigned Index = 0; Index < getNumContainedPasses(); ++Index)
            Changed |= getContainedPass(Index)->doInitialization(M);

        for (unsigned Index = 0; Index < getNumContainedPasses(); ++Index) {
            ModulePass *MP = getContainedPass(Index);
            Changed |= MP->runOnModule(M);
        }

        for (int Index = getNumContainedPasses() - 1; Index >= 0; --Index)
            Changed |= getContainedPass(Index)->doFinalization(M);
    }
}

/// PassManagerImpl manages MPPassManagers
class PassManagerImpl : public Pass,
                        public PMDataManager,
                        public PMTopLevelManager {
    void add(Pass *P) {
        schedulePass(P);
    }

    MPPassManager *getContainedManager(unsigned N) {
        MPPassManager *MP = static_cast<MPPassManager *>(PassManagers[N]);
        return MP;
    }

    bool run(Module &M);
    {
        for (unsigned Index = 0; Index < getNumContainedManagers(); ++Index) {
            Changed |= getContainedManager(Index)->runOnModule(M);
        }
    }
}

/// FPPassManager manages BBPassManagers and FunctionPasses.
/// It batches all function passes and basic block pass managers together and
/// sequence them to process one function at a time before processing next function.
class FPPassManager : public ModulePass, public PMDataManager {
    bool runOnFunction(Function &F);
    {
        for (unsigned Index = 0; Index < getNumContainedPasses(); ++Index) {
            FunctionPass *FP = getContainedPass(Index);
            Changed |= FP->runOnFunction(F);
        }
    }

    bool runOnModule(Module &M) override;
    {
        for (Function &F : M)
            Changed |= runOnFunction(F);
    }
}

/// FunctionPassManagerImpl manages FPPassManagers
class FunctionPassManagerImpl : public Pass,
                                public PMDataManager,
                                public PMTopLevelManager {
    void add(Pass *P) {
        schedulePass(P);
    }

    FPPassManager *getContainedManager(unsigned N) {
        FPPassManager *FP = static_cast<FPPassManager *>(PassManagers[N]);
        return FP;
    }

    bool run(Function &F);
    {
        for (unsigned Index = 0; Index < getNumContainedManagers(); ++Index) {
            Changed |= getContainedManager(Index)->runOnFunction(F);
        }
    }
}

```


### riscv64-O0代码生成pass

```c++

// 构造代码生成的pipeline
bool EmitAssemblyHelper::AddEmitPasses(legacy::PassManager &CodeGenPasses, ...) {
    TM->addPassesToEmitFile(CodeGenPasses, ...);
    {
        addPassesToGenerateCode(...);
        {
            TargetPassConfig *PassConfig = TM.createPassConfig(PM);
            PM.add(PassConfig);

            PassConfig->addISelPasses();
            {
                addPass(createExpandLargeDivRemPass());
                addPass(createExpandLargeFpConvertPass());
                addIRPasses();
                {
                    addPass(createLowerConstantIntrinsicsPass());
                    addPass(createUnreachableBlockEliminationPass());
                    addPass(createExpandVectorPredicationPass());
                    addPass(createExpandReductionsPass());
                }
                addPassesToHandleExceptions();
                {
                    addPass(createDwarfEHPass(getOptLevel()));
                }
                addISelPrepare();
                {
                    addPass(createCallBrPass());
                    addPass(createSafeStackPass());
                    addPass(createStackProtectorPass());
                }
                addCoreISelPasses();
                {
                    addInstSelector()
                    {
                        addPass(createRISCVISelDag(getRISCVTargetMachine(), getOptLevel()));
                    }
                    addPass(&FinalizeISelID);
                }
            }

            PassConfig->addMachinePasses();
            {
                addPass(&LocalStackSlotAllocationID);
                addPreRegAlloc();
                {
                    addPass(createRISCVPreRAExpandPseudoPass());
                    addPass(createRISCVInsertVSETVLIPass());
                    addPass(createRISCVInsertReadWriteCSRPass());
                    addPass(createRISCVInsertWriteVXRMPass());
                }
                addFastRegAlloc();
                {
                    addPass(&PHIEliminationID);
                    addPass(&TwoAddressInstructionPassID);
                    addRegAssignAndRewriteFast();
                    {
                        ddPass(createRegAllocPass(false));
                    }
                }

                addPass(&RemoveRedundantDebugValuesID);
                addPass(&FixupStatepointCallerSavedID);

                addPass(createPrologEpilogInserterPass());
                addPass(&ExpandPostRAPseudosID);
                addPreSched2();
                {
                    addPass(createRISCVPostRAExpandPseudoPass());
                    addPass(createKCFIPass());
                }
                addGCPasses();
                {
                    addPass(&GCMachineCodeAnalysisID);
                }
                addPass(&FEntryInserterID);
                addPass(&XRayInstrumentationID);
                addPass(&PatchableFunctionID);
                addPreEmitPass();
                {
                    addPass(&BranchRelaxationPassID);
                    addPass(createRISCVMakeCompressibleOptPass());
                }

                addPass(&FuncletLayoutID);
                addPass(&StackMapLivenessID);
                addPass(&LiveDebugValuesID);
                addPass(&MachineSanitizerBinaryMetadataID);

                PM->add(createStackFrameLayoutAnalysisPass());
                addPreEmitPass2();
                {
                    addPass(createRISCVExpandPseudoPass());
                    addPass(createRISCVExpandAtomicPseudoPass());
                    addPass(createUnpackMachineBundles(...));
                }
            }
        }

        addAsmPrinter(...);
        {
            FunctionPass *Printer = getTarget().createAsmPrinter(...);
            PM.add(Printer);
        }
    }
}

```

O0默认的pipeline如下：

```
Target Transform Information
Target Library Information
Target Pass Configuration
Machine Module Information
Create Garbage Collector Module Metadata
Assumption Cache Tracker
Profile summary info
Machine Branch Probability Analysis
  ModulePass Manager
    Pre-ISel Intrinsic Lowering
    FunctionPass Manager
      Expand large div/rem
      Expand large fp convert
      Expand Atomic instructions
      Module Verifier
      Lower Garbage Collection Instructions
      Shadow Stack GC Lowering
      Lower constant intrinsics
      Remove unreachable blocks from the CFG
      Expand vector predication intrinsics
      Scalarize Masked Memory Intrinsics
      Expand reduction intrinsics
      Exception handling preparation
      Prepare callbr
      Safe Stack instrumentation pass
      Insert stack protectors
      Module Verifier
      Assignment Tracking Analysis
      RISC-V DAG->DAG Pattern Instruction Selection
      Finalize ISel and expand pseudo-instructions
      Local Stack Slot Allocation
      RISC-V Pre-RA pseudo instruction expansion pass
      RISC-V Insert VSETVLI pass
      RISC-V Insert Read/Write CSR Pass
      RISC-V Insert Write VXRM Pass
      RISC-V init undef pass
      Eliminate PHI nodes for register allocation
      Two-Address instruction pass
      Fast Register Allocator
      Fast Register Allocator
      Remove Redundant DEBUG_VALUE analysis
      Fixup Statepoint Caller Saved
      Lazy Machine Block Frequency Analysis
      Machine Optimization Remark Emitter
      Prologue/Epilogue Insertion & Frame Finalization
      Post-RA pseudo instruction expansion pass
      RISC-V post-regalloc pseudo instruction expansion pass
      Insert KCFI indirect call checks
      Analyze Machine Code For Garbage Collection
      Insert fentry calls
      Insert XRay ops
      Implement the 'patchable-function' attribute
      Branch relaxation pass
      RISC-V Make Compressible
      Contiguously Lay Out Funclets
      StackMap Liveness Analysis
      Live DEBUG_VALUE analysis
      Machine Sanitizer Binary Metadata
      Lazy Machine Block Frequency Analysis
      Machine Optimization Remark Emitter
      Stack Frame Layout Analysis
      RISC-V pseudo instruction expansion pass
      RISC-V atomic pseudo instruction expansion pass
      Unpack machine instruction bundles
      Lazy Machine Block Frequency Analysis
      Machine Optimization Remark Emitter
      RISC-V Assembly Printer
      Free MachineFunction
```



