#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Apr  5 15:34:17 2023
# Process ID: 24452
# Current directory: C:/Git/hdmi_video_out
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent42532 C:\Git\hdmi_video_out\hdmi_video_out.xpr
# Log file: C:/Git/hdmi_video_out/vivado.log
# Journal file: C:/Git/hdmi_video_out\vivado.jou
# Running On: USAUSLT-9KB21SI, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 17030 MB
#-----------------------------------------------------------
start_gui
open_project C:/Git/hdmi_video_out/hdmi_video_out.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/design_1.bd}
close_project
open_project {C:/Users/aterraza/Downloads/Zybo-Z7-10-HDMI 2021/hw/hw.xpr}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/aterraza/Downloads/Zybo-Z7-10-HDMI 2021/hw/hw.srcs/sources_1/bd/design_1/design_1.bd}
close_project
open_project C:/Git/hdmi_video_out/hdmi_video_out.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/IIC_0]
endgroup
set_property name hdmi_out_ddc [get_bd_intf_ports IIC_0_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {5 1749 838} [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_GPIO2_WIDTH {4} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {btns_4bits} CONFIG.GPIO2_BOARD_INTERFACE {leds_4bits} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
startgroup
make_bd_pins_external  [get_bd_cells axi_gpio_0]
make_bd_intf_pins_external  [get_bd_cells axi_gpio_0]
endgroup
undo
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO2]
endgroup
set_property name btn [get_bd_intf_ports GPIO_0]
set_property name GPIO2_0led [get_bd_intf_ports GPIO2_0]
set_property name led [get_bd_intf_ports GPIO2_0led]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {5 1723 878} [get_bd_cells axi_gpio_1]
set_property -dict [list CONFIG.C_ALL_INPUTS {1} CONFIG.C_INTERRUPT_PRESENT {1}] [get_bd_cells axi_gpio_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {2.5 651 692} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets axi_vdma_0_mm2s_introut]
connect_bd_net [get_bd_pins axi_vdma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_gpio_1/ip2intc_irpt] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_1/GPIO]
endgroup
set_property name hdmi_out_hpd [get_bd_intf_ports GPIO_0]
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
regenerate_bd_layout
save_bd_design
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
regenerate_bd_layout
close_project
open_project {C:/Users/aterraza/Downloads/Zybo-Z7-10-HDMI 2021/hw/hw.xpr}
open_bd_design {C:/Users/aterraza/Downloads/Zybo-Z7-10-HDMI 2021/hw/hw.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
regenerate_bd_layout
close_project
open_project C:/Git/hdmi_video_out/hdmi_video_out.xpr
open_bd_design {C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_axi_gpio_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets axi_gpio_1_ip2intc_irpt] [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_intf_ports hdmi_out_hpd]
regenerate_bd_layout
delete_bd_objs [get_bd_nets axi_vdma_0_mm2s_introut] [get_bd_nets xlconcat_0_dout] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins axi_vdma_0/mm2s_introut] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
regenerate_bd_layout
write_hw_platform -fixed -include_bit -force -file C:/Git/hdmi_video_out/hdmi_video_out.xsa
startgroup
set_property -dict [list CONFIG.C_INTERRUPT_PRESENT {1}] [get_bd_cells axi_gpio_0]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {3 722 930} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets axi_vdma_0_mm2s_introut]
connect_bd_net [get_bd_pins axi_vdma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
save_bd_design
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Git/hdmi_video_out/hdmi_video_out.xsa
set_property offset 0x41200000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
