<dec f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.h' l='646' type='llvm::X86Disassembler::Reg'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='753' u='r' c='_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE'/>
<offset>1376</offset>
<doc f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.h' l='645'>// The reg field always encodes a register</doc>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp' l='1325' u='w' c='_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp' l='1542' u='w' c='_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp' l='1544' u='r' c='_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE'/>
