RAM_SP.v,verilog,xil_defaultlib,../../../../Expr8_CPU2.srcs/sources_1/ip/RAM_SP/sim/RAM_SP.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
