// Seed: 1375293247
module module_0 ();
  logic [-1 'b0 : -1] id_1;
  ;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  tri id_3 = {1'b0, id_2};
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  module_0 modCall_1 ();
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
