verilog xil_defaultlib --include "../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl" --include "../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl" \
"../../../bd/A/ip/A_pc_0_0/sim/A_pc_0_0.v" \
"../../../bd/A/ip/A_control_unit_0_0/sim/A_control_unit_0_0.v" \
"../../../bd/A/ip/A_irom_0_0/sim/A_irom_0_0.v" \
"../../../bd/A/ip/A_regfile_0_0/sim/A_regfile_0_0.v" \
"../../../bd/A/ip/A_alu_0_0/sim/A_alu_0_0.v" \
"../../../bd/A/ip/A_processing_system7_0_0/sim/A_processing_system7_0_0.v" \
"../../../bd/A/ip/A_xlconstant_0_0/sim/A_xlconstant_0_0.v" \
"../../../bd/A/ip/A_xlconstant_0_1/sim/A_xlconstant_0_1.v" \
"../../../bd/A/ip/A_xlconstant_0_2/sim/A_xlconstant_0_2.v" \
"../../../bd/A/ip/A_util_vector_logic_0_0/sim/A_util_vector_logic_0_0.v" \
"../../../bd/A/ip/A_alu_b_mux_0_0/sim/A_alu_b_mux_0_0.v" \
"../../../bd/A/ip/A_mem_or_alu_mux_0_0/sim/A_mem_or_alu_mux_0_0.v" \
"../../../bd/A/ip/A_uram_0_0/sim/A_uram_0_0.v" \
"../../../bd/A/sim/A.v" \

verilog xil_defaultlib "glbl.v"

nosort
