
---------- Begin Simulation Statistics ----------
final_tick                               583485766000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60674                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701372                       # Number of bytes of host memory used
host_op_rate                                    60875                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10095.80                       # Real time elapsed on the host
host_tick_rate                               57794920                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612548663                       # Number of instructions simulated
sim_ops                                     614586263                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.583486                       # Number of seconds simulated
sim_ticks                                583485766000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.897444                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78111751                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89889584                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7265321                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120325798                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10585723                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10778098                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          192375                       # Number of indirect misses.
system.cpu0.branchPred.lookups              154357616                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061416                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018210                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5052327                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143208325                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16476957                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058534                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       39224677                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580285804                       # Number of instructions committed
system.cpu0.commit.committedOps             581305306                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1066290318                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.545166                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.308799                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    781448841     73.29%     73.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    173658454     16.29%     89.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39948975      3.75%     93.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36139900      3.39%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11019145      1.03%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4153313      0.39%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1442730      0.14%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2002003      0.19%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16476957      1.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1066290318                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887301                       # Number of function calls committed.
system.cpu0.commit.int_insts                561281112                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179952649                       # Number of loads committed
system.cpu0.commit.membars                    2037604                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037610      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322231669     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180970851     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70911535     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581305306                       # Class of committed instruction
system.cpu0.commit.refs                     251882410                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580285804                       # Number of Instructions Simulated
system.cpu0.committedOps                    581305306                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.990729                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.990729                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            180594932                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2223148                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77405440                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             633418572                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               447422560                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                438034358                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5058735                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4383040                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3100289                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  154357616                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                109626761                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    624737455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3016229                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          148                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     642511839                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14543458                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133621                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         442201531                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88697474                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.556195                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1074210874                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.599074                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.884290                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               616324627     57.37%     57.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               338999702     31.56%     88.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                71424934      6.65%     95.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38198576      3.56%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4397305      0.41%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2763636      0.26%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   57778      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021861      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1022455      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1074210874                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       80980959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5126107                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147128197                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.529053                       # Inst execution rate
system.cpu0.iew.exec_refs                   268768791                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74932727                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              148490125                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194784532                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021121                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2421236                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76616489                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          620508215                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193836064                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5354368                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611158224                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                738861                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3291649                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5058735                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5313072                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        86161                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8538701                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        31825                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7590                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2403465                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14831883                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4686728                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7590                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       852223                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4273884                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                251874873                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605110233                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.885368                       # average fanout of values written-back
system.cpu0.iew.wb_producers                223002015                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.523818                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605165525                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               745213872                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387689500                       # number of integer regfile writes
system.cpu0.ipc                              0.502329                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.502329                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038474      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337759391     54.79%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4138574      0.67%     55.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018052      0.17%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196667566     31.90%     87.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74890483     12.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             616512593                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                60                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1254268                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002034                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 235037     18.74%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                932779     74.37%     93.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                86450      6.89%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             615728332                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2308578847                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605110187                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        659717825                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 617449292                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                616512593                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058923                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       39202905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            88628                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           389                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16806699                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1074210874                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.573921                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801845                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          625973501     58.27%     58.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          312582871     29.10%     87.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111739120     10.40%     97.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18230246      1.70%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3664745      0.34%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1314312      0.12%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             490439      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             137550      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              78090      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1074210874                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.533688                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10076686                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1953486                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194784532                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76616489                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    889                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1155191833                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11780098                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              160926850                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370569953                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6973116                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               453658870                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5436437                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10738                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            767467581                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             628163164                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          403460038                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                434163233                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7499129                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5058735                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             20305877                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32890077                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       767467541                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         97309                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2877                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15021614                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2871                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1670332307                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1248992210                       # The number of ROB writes
system.cpu0.timesIdled                       14492467                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  856                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.074082                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4982981                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6071321                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           908452                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          9052102                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            212133                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         351948                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          139815                       # Number of indirect misses.
system.cpu1.branchPred.lookups               10008288                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3232                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017926                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           550928                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095528                       # Number of branches committed
system.cpu1.commit.bw_lim_events               792979                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054438                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        7351571                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262859                       # Number of instructions committed
system.cpu1.commit.committedOps              33280957                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    191001757                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174244                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.826329                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177206481     92.78%     92.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6889078      3.61%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2304600      1.21%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2098337      1.10%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       522190      0.27%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       152286      0.08%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       956996      0.50%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        78810      0.04%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       792979      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    191001757                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320822                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047594                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248500                       # Number of loads committed
system.cpu1.commit.membars                    2035966                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035966      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082622     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266426     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895805      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280957                       # Class of committed instruction
system.cpu1.commit.refs                      12162243                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262859                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280957                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.964491                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.964491                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            168839864                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               361434                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4604460                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              43174667                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6070888                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 14456583                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                551159                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               589530                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2308349                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   10008288                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6092830                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    184719155                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                52522                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      47926589                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1817366                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052010                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6599004                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           5195114                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.249058                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         192226843                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.257026                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.719551                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               163255695     84.93%     84.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                16271604      8.46%     93.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 7517829      3.91%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3261505      1.70%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1331799      0.69%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  542713      0.28%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   45426      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      54      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     218      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           192226843                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         204686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              579789                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7972489                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.190821                       # Inst execution rate
system.cpu1.iew.exec_refs                    12962238                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2946986                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              146497839                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11183782                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1188630                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           471608                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             3321251                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           40624718                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10015252                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           589260                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36720044                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1035179                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1510074                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                551159                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3696989                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17392                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          168492                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5177                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          203                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          477                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1935282                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       407508                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           203                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91256                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        488533                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21256502                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36442856                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.864500                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18376245                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.189381                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36451055                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                45291190                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24704284                       # number of integer regfile writes
system.cpu1.ipc                              0.167659                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167659                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036078      5.46%      5.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             22240841     59.61%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11095172     29.74%     94.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1937072      5.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37309304                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1090404                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029226                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 205389     18.84%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                801160     73.47%     92.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                83853      7.69%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36363616                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         268002625                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36442844                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         47968608                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  37059841                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37309304                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3564877                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        7343760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            66796                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        510439                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4083047                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    192226843                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194090                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.655651                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          169518656     88.19%     88.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14815955      7.71%     95.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4332848      2.25%     98.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1551228      0.81%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1375053      0.72%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             269327      0.14%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             248909      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              85268      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29599      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      192226843                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.193884                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7184885                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          789555                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11183782                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3321251                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    112                       # number of misc regfile reads
system.cpu1.numCycles                       192431529                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   974531359                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              156206470                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412756                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6523796                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7361417                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1390712                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7827                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             51694427                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              42013529                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           28865824                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 14822557                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4976614                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                551159                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13266507                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 6453068                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        51694415                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18733                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               613                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13296197                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           609                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   230840955                       # The number of ROB reads
system.cpu1.rob.rob_writes                   82491608                       # The number of ROB writes
system.cpu1.timesIdled                           2147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1968500                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                10854                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2067794                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5635790                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3638370                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7252524                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1101261                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        29024                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33415918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2261189                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66807632                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2290213                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2234914                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1601484                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2012538                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              350                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            267                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1402749                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1402742                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2234914                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           222                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10890180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10890180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    335304960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               335304960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3638502                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3638502    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3638502                       # Request fanout histogram
system.membus.respLayer1.occupancy        19053429838                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14624016059                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   583485766000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   583485766000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       736256625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1143596089.754212                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3268456500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   577595713000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5890053000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     91855923                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        91855923                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     91855923                       # number of overall hits
system.cpu0.icache.overall_hits::total       91855923                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17770838                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17770838                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17770838                       # number of overall misses
system.cpu0.icache.overall_misses::total     17770838                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 233913475496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 233913475496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 233913475496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 233913475496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    109626761                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    109626761                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    109626761                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    109626761                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.162103                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.162103                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.162103                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.162103                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13162.771249                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13162.771249                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13162.771249                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13162.771249                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3903                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.253731                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16762934                       # number of writebacks
system.cpu0.icache.writebacks::total         16762934                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1007871                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1007871                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1007871                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1007871                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16762967                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16762967                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16762967                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16762967                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 207749264498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 207749264498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 207749264498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 207749264498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.152909                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.152909                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.152909                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.152909                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12393.346864                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12393.346864                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12393.346864                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12393.346864                       # average overall mshr miss latency
system.cpu0.icache.replacements              16762934                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     91855923                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       91855923                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17770838                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17770838                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 233913475496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 233913475496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    109626761                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    109626761                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.162103                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.162103                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13162.771249                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13162.771249                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1007871                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1007871                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16762967                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16762967                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 207749264498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 207749264498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.152909                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.152909                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12393.346864                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12393.346864                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999914                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108618526                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16762934                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.479685                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999914                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        236016488                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       236016488                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227733192                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227733192                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227733192                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227733192                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     25683771                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      25683771                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     25683771                       # number of overall misses
system.cpu0.dcache.overall_misses::total     25683771                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 624144239603                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 624144239603                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 624144239603                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 624144239603                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253416963                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253416963                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253416963                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253416963                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101350                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101350                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101350                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101350                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24301.113711                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24301.113711                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24301.113711                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24301.113711                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4511567                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       208788                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           100677                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2574                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.812291                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.114219                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15580891                       # number of writebacks
system.cpu0.dcache.writebacks::total         15580891                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10495983                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10495983                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10495983                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10495983                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15187788                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15187788                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15187788                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15187788                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 268299349672                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 268299349672                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 268299349672                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 268299349672                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059932                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059932                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059932                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059932                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17665.465812                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17665.465812                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17665.465812                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17665.465812                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15580891                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    163559495                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      163559495                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18947775                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18947775                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 395229803500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 395229803500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182507270                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182507270                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20858.903143                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20858.903143                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6617994                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6617994                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12329781                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12329781                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 190491947000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 190491947000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067558                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067558                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15449.742944                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15449.742944                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64173697                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64173697                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6735996                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6735996                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 228914436103                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 228914436103                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70909693                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70909693                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.094994                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.094994                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33983.754756                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33983.754756                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3877989                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3877989                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2858007                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2858007                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  77807402672                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  77807402672                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040305                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040305                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27224.356928                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27224.356928                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1173                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1173                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          746                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          746                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7281500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7281500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.388744                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.388744                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9760.723861                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9760.723861                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          732                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          732                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       770500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       770500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 55035.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55035.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       769000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       769000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1856                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1856                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.077586                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.077586                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5340.277778                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5340.277778                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       626000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       626000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.077586                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.077586                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4347.222222                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4347.222222                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612243                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612243                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405967                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405967                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31440883500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31440883500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018210                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018210                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398707                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398707                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77446.894698                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77446.894698                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405967                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405967                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31034916500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31034916500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398707                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398707                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76446.894698                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76446.894698                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.968830                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243941922                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15593530                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.643791                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.968830                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999026                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999026                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        524471458                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       524471458                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16697919                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14344861                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 360                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              180185                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31223325                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16697919                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14344861                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                360                       # number of overall hits
system.l2.overall_hits::.cpu1.data             180185                       # number of overall hits
system.l2.overall_hits::total                31223325                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             65044                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1234710                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1821                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            865085                       # number of demand (read+write) misses
system.l2.demand_misses::total                2166660                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            65044                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1234710                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1821                       # number of overall misses
system.l2.overall_misses::.cpu1.data           865085                       # number of overall misses
system.l2.overall_misses::total               2166660                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5320361000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 116179544996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    158195500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85780203497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     207438304993                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5320361000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 116179544996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    158195500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85780203497                       # number of overall miss cycles
system.l2.overall_miss_latency::total    207438304993                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16762963                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15579571                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2181                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1045270                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33389985                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16762963                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15579571                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2181                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1045270                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33389985                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003880                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.079252                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.834938                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.827619                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064890                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003880                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.079252                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.834938                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.827619                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064890                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81796.337864                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94094.601158                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86872.872048                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99158.121453                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95741.050738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81796.337864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94094.601158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86872.872048                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99158.121453                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95741.050738                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2719                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        40                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      67.975000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1295847                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1601484                       # number of writebacks
system.l2.writebacks::total                   1601484                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          58409                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          22517                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               80930                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         58409                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         22517                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              80930                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        65042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1176301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       842568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2085730                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        65042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1176301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       842568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1568123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3653853                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4669820001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 100224828998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    139849500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  75291130499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 180325628998                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4669820001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 100224828998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    139849500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  75291130499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 125482773162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 305808402160                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.075503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.834021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.806077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062466                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.075503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.834021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.806077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.109430                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71796.992728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85203.386716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76882.627817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89359.114634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86456.841968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71796.992728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85203.386716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76882.627817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89359.114634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80021.001645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83694.774300                       # average overall mshr miss latency
system.l2.replacements                        5878447                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4249223                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4249223                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4249223                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4249223                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29058050                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29058050                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29058050                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29058050                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1568123                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1568123                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 125482773162                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 125482773162                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80021.001645                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80021.001645                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       181500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       242500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.920000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         8250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2541.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5271.739130                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       439500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       473500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       913000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.920000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19977.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19729.166667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19847.826087                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       136500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       378500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       515000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21027.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20600                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2453234                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            82550                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2535784                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         804459                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         657409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1461868                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  75899452496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  65005664000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  140905116496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3257693                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       739959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3997652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.246941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.888440                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.365682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94348.440997                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98881.615554                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96387.031179                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        41858                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        18448                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            60306                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       762601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       638961                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1401562                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  64930170498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56741893001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 121672063499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.234092                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.863509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.350596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85143.044001                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88803.374542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86811.759665                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16697919                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16698279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        65044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1821                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            66865                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5320361000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    158195500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5478556500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16762963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2181                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16765144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.834938                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003988                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81796.337864                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86872.872048                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81934.592089                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        65042                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        66861                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4669820001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    139849500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4809669501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003880                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.834021                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003988                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71796.992728                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76882.627817                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71935.350967                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11891627                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        97635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11989262                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       430251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       207676                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          637927                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  40280092500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20774539497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  61054631997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12321878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       305311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12627189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034918                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.680211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.050520                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93619.985776                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100033.415017                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95707.866256                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        16551                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4069                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20620                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       413700                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       203607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       617307                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  35294658500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18549237498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  53843895998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.666884                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85314.620498                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91103.142318                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87223.854578                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                22                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          276                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             286                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3532000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        81500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3613500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          296                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           308                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.932432                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.928571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12797.101449                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data         8150                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12634.615385                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           64                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           66                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          212                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          220                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4169498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       156000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4325498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.716216                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19667.443396                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19661.354545                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999845                       # Cycle average of tags in use
system.l2.tags.total_refs                    68159584                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5878533                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.594659                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.957045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.843984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.866845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.548165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.782212                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.546204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.028812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.122919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.293472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 539459725                       # Number of tag accesses
system.l2.tags.data_accesses                539459725                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4162624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      75335488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        116416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      53949184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     99246272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          232809984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4162624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       116416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4279040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102494976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102494976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          65041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1177117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         842956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1550723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3637656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1601484                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1601484                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7134063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        129112812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           199518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92460154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    170092019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             398998566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7134063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       199518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7333581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175659771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175659771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175659771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7134063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       129112812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          199518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92460154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    170092019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            574658337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1552758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     65039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1117933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    827298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1546989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003734900250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94937                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94937                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7839964                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1461173                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3637656                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1601484                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3637656                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1601484                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  78578                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 48726                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            163935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            159996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            181111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            371455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            246725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            292158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            310834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            266027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            257359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            220603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           200673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           182386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           194623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           170763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           167739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           172691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            120340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            136750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            175724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            144416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68012                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 104377910775                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17795390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            171110623275                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29327.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48077.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2450125                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  985779                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3637656                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1601484                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1248146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  789262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  416657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  332646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  282984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  137539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  102337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   82167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   58613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   34989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  19683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  14168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  78882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  99792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 100869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 101463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  98828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  97036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  96560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1675899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    195.211000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.828135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.738288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       959988     57.28%     57.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       314144     18.74%     76.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       148589      8.87%     84.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        88437      5.28%     90.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        35662      2.13%     92.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21380      1.28%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12762      0.76%     94.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11660      0.70%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        83277      4.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1675899                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.488661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.247794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    252.080430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94932     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94937                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.355457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.332189                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.913744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80565     84.86%     84.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1506      1.59%     86.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8406      8.85%     95.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3018      3.18%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1006      1.06%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              302      0.32%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              109      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94937                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              227780992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5028992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99375232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               232809984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102494976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       390.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    399.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  583485742500                       # Total gap between requests
system.mem_ctrls.avgGap                     111370.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4162496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     71547712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       116416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     52947072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     99007296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99375232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7133843.261568097398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 122621178.046012520790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 199518.148999713565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 90742696.883543163538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 169682452.887805312872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 170313035.536842882633                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        65041                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1177117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       842956                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1550723                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1601484                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1985133789                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  52055296380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     64031015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40452319596                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  76553842495                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13898378341191                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30521.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44222.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35201.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47988.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49366.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8678437.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5770490880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3067065870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11187216180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3710652660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46059277680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     123009058050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     120471959040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       313275720360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.903792                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 311846093480                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19483620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 252156052520                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6195520800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3292970835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14224600740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4394639700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46059277680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     179980896060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      72495674400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       326643580215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.814136                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 186564866841                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19483620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 377437279159                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5728388929.411765                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27756324154.863258                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     96.47%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222509641500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96572707000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 486913059000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6090273                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6090273                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6090273                       # number of overall hits
system.cpu1.icache.overall_hits::total        6090273                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2557                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2557                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2557                       # number of overall misses
system.cpu1.icache.overall_misses::total         2557                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    186390500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    186390500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    186390500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    186390500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6092830                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6092830                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6092830                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6092830                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000420                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000420                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000420                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000420                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72894.211967                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72894.211967                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72894.211967                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72894.211967                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2149                       # number of writebacks
system.cpu1.icache.writebacks::total             2149                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          376                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          376                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          376                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          376                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2181                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2181                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2181                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2181                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    165612000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    165612000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    165612000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    165612000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000358                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000358                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000358                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000358                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75933.975241                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75933.975241                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75933.975241                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75933.975241                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2149                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6090273                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6090273                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2557                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2557                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    186390500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    186390500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6092830                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6092830                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000420                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000420                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72894.211967                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72894.211967                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          376                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          376                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2181                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2181                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    165612000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    165612000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000358                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000358                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75933.975241                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75933.975241                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980331                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6084432                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2149                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2831.285249                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        357087500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980331                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999385                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999385                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12187841                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12187841                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9421193                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9421193                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9421193                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9421193                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2253048                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2253048                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2253048                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2253048                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 201777876721                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 201777876721                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 201777876721                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 201777876721                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11674241                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11674241                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11674241                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11674241                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192993                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192993                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192993                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192993                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89557.735441                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89557.735441                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89557.735441                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89557.735441                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1103153                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       118964                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18608                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1540                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.283803                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.249351                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1044382                       # number of writebacks
system.cpu1.dcache.writebacks::total          1044382                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1621131                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1621131                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1621131                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1621131                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       631917                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       631917                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       631917                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       631917                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54996574156                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54996574156                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54996574156                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54996574156                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054129                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054129                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054129                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054129                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87031.325563                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87031.325563                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87031.325563                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87031.325563                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1044382                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8416736                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8416736                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1362122                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1362122                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 103544107500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 103544107500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9778858                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9778858                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.139293                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.139293                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76016.764651                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76016.764651                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1056571                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1056571                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       305551                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       305551                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22479772500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22479772500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031246                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031246                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73571.261426                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73571.261426                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1004457                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1004457                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       890926                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       890926                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  98233769221                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  98233769221                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.470051                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.470051                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110260.301328                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110260.301328                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       564560                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       564560                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       326366                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       326366                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32516801656                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32516801656                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.172190                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.172190                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99632.932524                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99632.932524                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6232500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6232500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.310493                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.310493                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42982.758621                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42982.758621                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           98                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           98                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3551000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3551000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100642                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100642                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 75553.191489                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75553.191489                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          306                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          306                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          125                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          125                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1029500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1029500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.290023                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.290023                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         8236                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         8236                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          125                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          125                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       905500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       905500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.290023                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.290023                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         7244                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         7244                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591800                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591800                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426126                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426126                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35244392500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35244392500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418622                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418622                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82708.852546                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82708.852546                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426126                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426126                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34818266500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34818266500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418622                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418622                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81708.852546                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81708.852546                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.406337                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11068177                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1057932                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.462087                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        357099000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.406337                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.918948                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.918948                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26444089                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26444089                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 583485766000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29393191                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5850707                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29141114                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4276963                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2664401                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             347                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           267                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            614                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4023167                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4023167                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16765148                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12628044                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          308                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          308                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50288863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46754696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3147920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100197990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2145657344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1994269248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       277120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    133737024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4273940736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8569766                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104183232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41960140                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.082149                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.277224                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38543165     91.86%     91.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3387390      8.07%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  29145      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    440      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41960140                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66794162980                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23391491962                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25165180953                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1587527559                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3274494                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               922393206000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 132740                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702956                       # Number of bytes of host memory used
host_op_rate                                   133063                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6294.41                       # Real time elapsed on the host
host_tick_rate                               53842644                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   835516302                       # Number of instructions simulated
sim_ops                                     837555324                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.338907                       # Number of seconds simulated
sim_ticks                                338907440000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.832708                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               64244086                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64351741                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4360144                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         75615695                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5354                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          21792                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16438                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77260807                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1567                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           762                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4358503                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  40110580                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10264165                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2852                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      106427849                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           175397540                       # Number of instructions committed
system.cpu0.commit.committedOps             175398177                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    646537448                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.271289                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.246050                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    600590865     92.89%     92.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12737653      1.97%     94.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13162565      2.04%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2276407      0.35%     97.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       954360      0.15%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1025788      0.16%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       233042      0.04%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5292603      0.82%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10264165      1.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    646537448                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10462                       # Number of function calls committed.
system.cpu0.commit.int_insts                174180707                       # Number of committed integer instructions.
system.cpu0.commit.loads                     52409165                       # Number of loads committed
system.cpu0.commit.membars                        995                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1046      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       121609853     69.33%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       52409871     29.88%     99.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1376055      0.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        175398177                       # Class of committed instruction
system.cpu0.commit.refs                      53786020                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  175397540                       # Number of Instructions Simulated
system.cpu0.committedOps                    175398177                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.793992                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.793992                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            475945708                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1682                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            55874413                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             303867325                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                43867745                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                129061980                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4360225                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3581                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10563278                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77260807                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 66602038                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    591029465                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1401448                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          148                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     345489301                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                8723732                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.116102                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68407445                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          64249440                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.519176                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         663798936                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.520475                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.816822                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               418068686     62.98%     62.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               166555616     25.09%     88.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                69376823     10.45%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3993926      0.60%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3302668      0.50%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   21225      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2478196      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     473      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1323      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           663798936                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1657997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4607745                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52313847                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.468556                       # Inst execution rate
system.cpu0.iew.exec_refs                   146633741                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1485114                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               71864609                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             83800565                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2035                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3815408                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2252468                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          279946282                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            145148627                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3784560                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            311804151                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                605210                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            262602478                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4360225                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            263396148                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8626199                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          146896                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1080                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1503                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           46                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31391400                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       875613                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1503                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1402535                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3205210                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                191389222                       # num instructions consuming a value
system.cpu0.iew.wb_count                    230701072                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.751222                       # average fanout of values written-back
system.cpu0.iew.wb_producers                143775839                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.346681                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     231531329                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               388756454                       # number of integer regfile reads
system.cpu0.int_regfile_writes              177739016                       # number of integer regfile writes
system.cpu0.ipc                              0.263575                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.263575                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1313      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            166697036     52.82%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1949      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  264      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     52.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           147218687     46.65%     99.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1669142      0.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             315588710                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   15735302                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.049860                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1370478      8.71%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      8.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              14363655     91.28%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1169      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             331322380                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1313605648                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    230700755                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        384495534                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 279943184                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                315588710                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3098                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      104548108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2894627                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           246                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     65753484                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    663798936                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.475428                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.136249                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          514521265     77.51%     77.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           77247983     11.64%     89.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29360649      4.42%     93.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12609756      1.90%     95.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16681681      2.51%     97.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8144931      1.23%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3142281      0.47%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1238024      0.19%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             852366      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      663798936                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.474244                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4723136                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          498952                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            83800565                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2252468                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    590                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       665456933                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12357947                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              342630012                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            133916735                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11794370                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                51244213                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             129030994                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               292026                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            393096528                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             292985878                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          225315966                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                129878196                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1131880                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4360225                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            135590495                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                91399239                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       393096216                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         95795                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1286                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 56906064                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1275                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   918096072                       # The number of ROB reads
system.cpu0.rob.rob_writes                  580937551                       # The number of ROB writes
system.cpu0.timesIdled                          17001                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  267                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.541613                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11608305                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11661761                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1534037                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21291769                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2803                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12753                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9950                       # Number of indirect misses.
system.cpu1.branchPred.lookups               23337939                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          330                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           465                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1533529                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10985927                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2523292                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2611                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37189475                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            47570099                       # Number of instructions committed
system.cpu1.commit.committedOps              47570884                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    135959318                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.349891                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.299896                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    119443458     87.85%     87.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7573995      5.57%     93.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3638288      2.68%     96.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       983358      0.72%     96.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       624513      0.46%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       522148      0.38%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        76751      0.06%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       573515      0.42%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2523292      1.86%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    135959318                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4164                       # Number of function calls committed.
system.cpu1.commit.int_insts                 46354755                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10876490                       # Number of loads committed
system.cpu1.commit.membars                       1147                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1147      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35238137     74.08%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10876955     22.86%     96.94% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1454405      3.06%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         47570884                       # Class of committed instruction
system.cpu1.commit.refs                      12331360                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   47570099                       # Number of Instructions Simulated
system.cpu1.committedOps                     47570884                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.988785                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.988785                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             85168239                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  522                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10243062                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              93447041                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11794929                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40866849                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1546251                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1739                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2509980                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   23337939                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13023909                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    126898394                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               374376                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     106975423                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3093518                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.164147                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13441095                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11611108                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.752411                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         141886248                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.753963                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.143307                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                79995269     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35531677     25.04%     81.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16574909     11.68%     93.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5396346      3.80%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2096032      1.48%     98.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   30789      0.02%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2260670      1.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      54      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     502      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           141886248                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         290552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1688489                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14947535                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.490731                       # Inst execution rate
system.cpu1.iew.exec_refs                    18239739                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1623839                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               47250587                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19813654                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1586                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1919317                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2360293                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           84560183                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16615900                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1343136                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             69770533                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                292807                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             17530830                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1546251                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             18039462                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       172310                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           81615                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          164                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12552                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8937164                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       905423                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12552                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1046671                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        641818                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52950968                       # num instructions consuming a value
system.cpu1.iew.wb_count                     66964872                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.738156                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 39086077                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.470997                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      67357014                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                91805339                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50788594                       # number of integer regfile writes
system.cpu1.ipc                              0.334584                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.334584                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1344      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52297430     73.54%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1624      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17142878     24.11%     97.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1670233      2.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              71113669                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     382978                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005385                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 146523     38.26%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     38.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                236429     61.73%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   26      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              71495303                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         284573393                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     66964872                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        121562009                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  84557258                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 71113669                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2925                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       36989299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            76829                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           314                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     24241648                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    141886248                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.501202                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.044826                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          104135160     73.39%     73.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19140468     13.49%     86.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10740533      7.57%     94.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3759255      2.65%     97.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2575757      1.82%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             828012      0.58%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             355998      0.25%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             173226      0.12%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             177839      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      141886248                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.500178                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3517010                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          994138                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19813654                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2360293                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    197                       # number of misc regfile reads
system.cpu1.numCycles                       142176800                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   535521614                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               70860083                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35132369                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3383989                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13630383                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10644804                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               209046                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            122105091                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              90211223                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67933778                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40896210                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1130770                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1546251                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14908038                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32801409                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       122105091                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         45283                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1185                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9029450                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1183                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   218195917                       # The number of ROB reads
system.cpu1.rob.rob_writes                  175454993                       # The number of ROB writes
system.cpu1.timesIdled                           2687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         15853349                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               191084                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            16784544                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              26387632                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     23281980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      46426836                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       280658                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       134964                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13837548                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10980975                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27675215                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11115939                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23237745                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       536395                       # Transaction distribution
system.membus.trans_dist::CleanEvict         22608862                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1666                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            460                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41708                       # Transaction distribution
system.membus.trans_dist::ReadExResp            41707                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23237745                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     69706288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               69706288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1524214208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1524214208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1347                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          23281579                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                23281579    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            23281579                       # Request fanout histogram
system.membus.respLayer1.occupancy       119999677155                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         53732111579                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   338907440000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   338907440000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    363469529.411765                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   93439116.227572                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1000500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    389585500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   332728458000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6178982000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     66585181                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66585181                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     66585181                       # number of overall hits
system.cpu0.icache.overall_hits::total       66585181                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16857                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16857                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16857                       # number of overall misses
system.cpu0.icache.overall_misses::total        16857                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1297524000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1297524000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1297524000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1297524000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     66602038                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66602038                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     66602038                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66602038                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000253                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000253                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76972.415020                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76972.415020                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76972.415020                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76972.415020                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2234                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.517241                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15282                       # number of writebacks
system.cpu0.icache.writebacks::total            15282                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1575                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1575                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1575                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1575                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15282                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15282                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15282                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15282                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1185849000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1185849000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1185849000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1185849000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77597.762073                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77597.762073                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77597.762073                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77597.762073                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15282                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     66585181                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66585181                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16857                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16857                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1297524000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1297524000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     66602038                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66602038                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76972.415020                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76972.415020                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1575                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1575                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15282                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15282                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1185849000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1185849000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77597.762073                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77597.762073                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66600826                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15314                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4349.015672                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        133219358                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       133219358                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     47196110                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47196110                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     47196110                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47196110                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23429280                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23429280                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23429280                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23429280                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1652692132426                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1652692132426                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1652692132426                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1652692132426                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     70625390                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     70625390                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     70625390                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     70625390                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.331740                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.331740                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.331740                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.331740                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70539.603967                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70539.603967                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70539.603967                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70539.603967                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    375401907                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        99726                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8866910                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2128                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.337399                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    46.863722                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12663383                       # number of writebacks
system.cpu0.dcache.writebacks::total         12663383                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10763922                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10763922                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10763922                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10763922                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12665358                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12665358                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12665358                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12665358                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1013821674641                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1013821674641                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1013821674641                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1013821674641                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.179332                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.179332                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.179332                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.179332                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80046.823362                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80046.823362                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80046.823362                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80046.823362                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12663383                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     46245059                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       46245059                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23005015                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23005015                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1623276148500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1623276148500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     69250074                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     69250074                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.332202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.332202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 70561.838299                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 70561.838299                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10385244                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10385244                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12619771                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12619771                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1010897320000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1010897320000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.182235                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.182235                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 80104.252288                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80104.252288                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       951051                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        951051                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       424265                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       424265                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  29415983926                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29415983926                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1375316                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1375316                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.308485                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.308485                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69333.986838                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69333.986838                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       378678                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       378678                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45587                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45587                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2924354641                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2924354641                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033147                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033147                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 64148.872288                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64148.872288                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          717                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          717                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          149                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          149                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6668000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6668000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.172055                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.172055                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44751.677852                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44751.677852                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          139                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       258500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       258500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011547                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011547                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        25850                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        25850                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          532                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          532                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          241                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          241                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1120500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1120500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          773                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          773                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.311772                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.311772                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4649.377593                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4649.377593                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          241                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          241                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       879500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       879500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.311772                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.311772                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3649.377593                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3649.377593                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          659                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            659                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          103                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          103                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       415000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       415000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          762                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          762                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.135171                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.135171                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4029.126214                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4029.126214                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           98                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           98                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       301500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       301500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.128609                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.128609                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3076.530612                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3076.530612                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998429                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           59865883                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12664168                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.727186                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998429                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999951                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        153919718                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       153919718                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1013                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2749102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 155                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              162576                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2912846                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1013                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2749102                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                155                       # number of overall hits
system.l2.overall_hits::.cpu1.data             162576                       # number of overall hits
system.l2.overall_hits::total                 2912846                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14269                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9913438                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2485                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            990436                       # number of demand (read+write) misses
system.l2.demand_misses::total               10920628                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14269                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9913438                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2485                       # number of overall misses
system.l2.overall_misses::.cpu1.data           990436                       # number of overall misses
system.l2.overall_misses::total              10920628                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1150375000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 958801224871                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    214742999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 102794911663                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1062961254533                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1150375000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 958801224871                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    214742999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 102794911663                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1062961254533                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15282                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12662540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2640                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1153012                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13833474                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15282                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12662540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2640                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1153012                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13833474                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.933713                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.782895                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.941288                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.858999                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.789435                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.933713                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.782895                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.941288                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.858999                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.789435                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80620.576074                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96717.327013                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86415.693763                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103787.535654                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97335.176561                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80620.576074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96717.327013                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86415.693763                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103787.535654                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97335.176561                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             106978                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3810                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.078215                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  12438395                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              536395                       # number of writebacks
system.l2.writebacks::total                    536395                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         481926                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          23014                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              504955                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        481926                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         23014                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             504955                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9431512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2479                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       967422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10415673                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9431512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2479                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       967422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     13022231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23437904                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1007563500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 838802139896                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    189579500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  91804135181                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 931803418077                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1007563500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 838802139896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    189579500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  91804135181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 995118070785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1926921488862                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.933124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.744836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.939015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.839039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.752933                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.933124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.744836                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.939015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.839039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.694289                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70656.626928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88936.126031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76474.183138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94895.645521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89461.662062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70656.626928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88936.126031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76474.183138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94895.645521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76416.865189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82213.899710                       # average overall mshr miss latency
system.l2.replacements                       34030775                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       621654                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           621654                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       621654                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       621654                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12937698                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12937698                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     12937698                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12937698                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     13022231                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       13022231                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 995118070785                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 995118070785                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76416.865189                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76416.865189                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             132                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  154                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           608                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           145                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                753                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4170500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       559500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4730000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          740                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          167                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              907                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.821622                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.868263                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.830209                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6859.375000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3858.620690                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6281.540505                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          603                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          145                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           748                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12118499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2886500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15004999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.814865                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.868263                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.824697                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20097.013267                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19906.896552                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20060.159091                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        43000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        64000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       107000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         8600                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2461.538462                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3451.612903                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       113000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       503500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       616500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.961538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.935484                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        28250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20140                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21258.620690                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            15368                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            13320                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28688                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          28977                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          26276                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55253                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2643703000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2440096000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5083799000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39596                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             83941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.653445                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.663602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.658236                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91234.530835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92864.058456                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92009.465549                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6829                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6721                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            13550                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        22148                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          41703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2068032000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1892665500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3960697500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.499448                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.493863                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.496813                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93373.306845                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96786.780874                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94973.922739                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1013                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           155                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1168                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14269                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16754                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1150375000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    214742999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1365117999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2640                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.933713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.941288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.934829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80620.576074                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86415.693763                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81480.124090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2479                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1007563500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    189579500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1197143000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.933124                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.939015                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.933992                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70656.626928                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76474.183138                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71518.191051                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2733734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       149256                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2882990                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      9884461                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       964160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10848621                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 956157521871                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 100354815663                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1056512337534                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12618195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1113416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13731611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.783350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.865948                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.790047                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96733.400220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104085.230318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97386.786536                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       475097                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        16293                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       491390                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9409364                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       947867                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10357231                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 836734107896                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  89911469681                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 926645577577                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.745698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.851314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.754262                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88925.681682                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94856.630393                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89468.466772                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    39760665                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  34030839                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.168372                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.430255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.004613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.408623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.216311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    32.932317                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.412973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.068885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.514567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 253182943                       # Number of tag accesses
system.l2.tags.data_accesses                253182943                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        912640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     604334784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        158656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      61926592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    822552256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1489884928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       912640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       158656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1071296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34329280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34329280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9442731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         967603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12852379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23279452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       536395                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             536395                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2692889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1783185356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           468140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        182724203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2427070518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4396141106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2692889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       468140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3161028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      101293970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            101293970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      101293970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2692889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1783185356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          468140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       182724203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2427070518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4497435075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    506126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9374811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    957221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12821516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018176133250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30997                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30997                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            38678496                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             477191                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    23279452                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     536395                       # Number of write requests accepted
system.mem_ctrls.readBursts                  23279452                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   536395                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 109165                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 30269                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            460436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            456755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            438931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            465025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3535804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5085998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3603580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2728377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1797318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1376773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           819088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           494178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           458769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           487703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           493809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           467743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23433                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 654467398104                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               115851435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1088910279354                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28245.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46995.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 19402255                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  432020                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              23279452                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               536395                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2792412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3221051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3115295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2865145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2591870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2182984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1740822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1343220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1014695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  758474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 546975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 419751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 257790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 148071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  87339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  48761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  24882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   9894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3842134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    394.387727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   230.933370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   370.228671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1239344     32.26%     32.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       659382     17.16%     49.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       471170     12.26%     61.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       235235      6.12%     67.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       170481      4.44%     72.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       144229      3.75%     76.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       102921      2.68%     78.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        92647      2.41%     81.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       726725     18.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3842134                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     747.498597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    171.359420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15708.519373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30981     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::688128-720895           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30997                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.327935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.306419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.886324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26394     85.15%     85.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              785      2.53%     87.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2733      8.82%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              738      2.38%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              213      0.69%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               58      0.19%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               41      0.13%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30997                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1482898368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6986560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32391488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1489884928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34329280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4375.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        95.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4396.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    101.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    34.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  338907364500                       # Total gap between requests
system.mem_ctrls.avgGap                      14230.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       912640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    599987904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       158656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     61262144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    820577024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32391488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2692888.654200096615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1770359198.960046529770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 468139.619478403882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 180763644.492431312799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2421242283.733871459961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 95576208.064361169934                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9442731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2479                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       967603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12852379                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       536395                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    417982513                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 447483434793                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     86655019                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  51758098768                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 589164108261                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8498194887526                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29311.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47389.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34955.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53491.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45840.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15843165.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9803255700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5210569155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         45663020340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1284621120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26753435280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     150294940380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3576296640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       242586138615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        715.788767                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7923255926                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11317020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 319667164074                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          17629545360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9370329375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        119772828840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1357309620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26753435280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     153262358670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1077418080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       329223225225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        971.425193                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1444918094                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11317020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 326145501906                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                322                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1653204447.530864                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3341242002.855341                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          162    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       102500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   9021441500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    71088319500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 267819120500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13021115                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13021115                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13021115                       # number of overall hits
system.cpu1.icache.overall_hits::total       13021115                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2794                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2794                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2794                       # number of overall misses
system.cpu1.icache.overall_misses::total         2794                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    231926500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    231926500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    231926500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    231926500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13023909                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13023909                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13023909                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13023909                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000215                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000215                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000215                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000215                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 83008.768790                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83008.768790                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 83008.768790                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83008.768790                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2640                       # number of writebacks
system.cpu1.icache.writebacks::total             2640                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          154                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          154                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2640                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2640                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2640                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2640                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    220987500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    220987500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    220987500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    220987500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000203                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000203                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000203                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 83707.386364                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 83707.386364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 83707.386364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 83707.386364                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2640                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13021115                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13021115                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2794                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2794                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    231926500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    231926500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13023909                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13023909                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000215                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000215                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 83008.768790                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83008.768790                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          154                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2640                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2640                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    220987500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    220987500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 83707.386364                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 83707.386364                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13031777                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2672                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4877.162051                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26050458                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26050458                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     12930548                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12930548                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     12930548                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12930548                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3822137                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3822137                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3822137                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3822137                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 293732345488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 293732345488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 293732345488                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 293732345488                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16752685                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16752685                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16752685                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16752685                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.228151                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.228151                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.228151                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.228151                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76850.292255                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76850.292255                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76850.292255                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76850.292255                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11662540                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        63459                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           183328                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            848                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.615705                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.833726                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1153556                       # number of writebacks
system.cpu1.dcache.writebacks::total          1153556                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2666656                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2666656                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2666656                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2666656                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1155481                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1155481                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1155481                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1155481                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 106816169488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 106816169488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 106816169488                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 106816169488                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068973                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068973                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068973                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068973                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92443.034103                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92443.034103                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92443.034103                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92443.034103                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1153556                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11892139                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11892139                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3406943                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3406943                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 264765753000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 264765753000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15299082                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15299082                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.222689                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.222689                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77713.584583                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77713.584583                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2291338                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2291338                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1115605                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1115605                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 104158261500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 104158261500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072920                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072920                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93364.821330                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93364.821330                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1038409                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1038409                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       415194                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       415194                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28966592488                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28966592488                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1453603                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1453603                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.285631                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.285631                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69766.404351                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69766.404351                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       375318                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       375318                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39876                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39876                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2657907988                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2657907988                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027433                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027433                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 66654.328117                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66654.328117                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          662                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          662                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12027500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12027500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.191697                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.191697                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 76608.280255                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 76608.280255                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           73                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           73                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           84                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6656500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6656500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102564                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102564                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 79244.047619                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79244.047619                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          578                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          578                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          220                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          220                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1659000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1659000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.275689                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.275689                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7540.909091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7540.909091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          220                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          220                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1439000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1439000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.275689                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.275689                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6540.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6540.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          158                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          158                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       757500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       757500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          465                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          465                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.339785                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.339785                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4794.303797                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4794.303797                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          158                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          158                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       599500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       599500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.339785                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.339785                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3794.303797                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3794.303797                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.084453                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14091883                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1155274                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.197871                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.084453                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971389                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971389                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34664781                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34664781                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 338907440000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13753186                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1158049                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13213207                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        33494381                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         22109642                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1823                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           461                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2284                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            84119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           84119                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17922                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13735264                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37992377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3462719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41508862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1956096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1620859072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       337920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    147620352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1770773440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        56145595                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34574464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         69980389                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.164804                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.376166                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               58582270     83.71%     83.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11263155     16.09%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 134964      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           69980389                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27672844247                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18998418140                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22936473                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1735774893                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3963992                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
