(kicad_pcb (version 20171130) (host pcbnew "(5.1.9)")

  (general
    (thickness 1.6)
    (drawings 0)
    (tracks 0)
    (zones 0)
    (modules 302)
    (nets 375)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.05)
    (segment_width 0.2)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.12)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes true)
      (usegerberadvancedattributes true)
      (creategerberjobfile true)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 /GND)
  (net 2 /RAM_VREF)
  (net 3 /1V35)
  (net 4 /RAM_VTT)
  (net 5 /3V3)
  (net 6 "Net-(C63-Pad2)")
  (net 7 "Net-(C64-Pad2)")
  (net 8 "Net-(C65-Pad2)")
  (net 9 "Net-(C66-Pad2)")
  (net 10 "Net-(C67-Pad2)")
  (net 11 /1V8)
  (net 12 "/RGMII PHY/A1V2")
  (net 13 "/RGMII PHY/A1V2_PLL")
  (net 14 "/RGMII PHY/A3V3")
  (net 15 "Net-(C98-Pad1)")
  (net 16 "/SERDES interfaces/SFP_VDD_RX")
  (net 17 "/SERDES interfaces/SFP_VDD_TX")
  (net 18 "/Power Supply/VTT_SENSE")
  (net 19 /GTX_1V2)
  (net 20 "/FPGA power/GTX_1V8")
  (net 21 "/FPGA power/GTX_1V0")
  (net 22 /DDR/TP_VREF)
  (net 23 "/SERDES interfaces/SATA_HOST_RX_P")
  (net 24 "/SERDES interfaces/GTX_RX2_P")
  (net 25 "/SERDES interfaces/SATA_HOST_RX_N")
  (net 26 "/SERDES interfaces/GTX_RX2_N")
  (net 27 "/SERDES interfaces/SATA_DEV_RX_P")
  (net 28 "/SERDES interfaces/GTX_RX1_P")
  (net 29 "/SERDES interfaces/SATA_DEV_RX_N")
  (net 30 "/SERDES interfaces/GTX_RX1_N")
  (net 31 "/SERDES interfaces/SATA_HOST_TX_P")
  (net 32 "/SERDES interfaces/GTX_TX2_P")
  (net 33 "/SERDES interfaces/SATA_HOST_TX_N")
  (net 34 "/SERDES interfaces/GTX_TX2_N")
  (net 35 "/SERDES interfaces/SATA_DEV_TX_P")
  (net 36 "/SERDES interfaces/GTX_TX1_P")
  (net 37 "/SERDES interfaces/SATA_DEV_TX_N")
  (net 38 "/SERDES interfaces/GTX_TX1_N")
  (net 39 "Net-(D1-Pad2)")
  (net 40 "Net-(D1-Pad1)")
  (net 41 "Net-(D2-Pad2)")
  (net 42 "Net-(D3-Pad2)")
  (net 43 "Net-(D4-Pad2)")
  (net 44 "Net-(D5-Pad2)")
  (net 45 "/Power Supply/12V0_RAW")
  (net 46 "/SERDES interfaces/GTX_TX3_P")
  (net 47 "Net-(J3-Pad16)")
  (net 48 "Net-(J3-Pad14)")
  (net 49 "/RGMII PHY/ETH_A_P")
  (net 50 "/RGMII PHY/ETH_A_N")
  (net 51 "/RGMII PHY/ETH_D_N")
  (net 52 "/RGMII PHY/ETH_D_P")
  (net 53 "/RGMII PHY/ETH_B_N")
  (net 54 "/RGMII PHY/ETH_B_P")
  (net 55 "/RGMII PHY/ETH_C_P")
  (net 56 "/RGMII PHY/ETH_C_N")
  (net 57 "/FPGA support/JTAG_TDI")
  (net 58 "/FPGA support/JTAG_TDO")
  (net 59 "/FPGA support/JTAG_TCK")
  (net 60 "/FPGA support/JTAG_TMS")
  (net 61 "/SERDES interfaces/GTX_TX3_N")
  (net 62 "/SERDES interfaces/GTX_RX3_P")
  (net 63 "/SERDES interfaces/GTX_RX3_N")
  (net 64 "/RGMII PHY/LA0_DQ3_N")
  (net 65 "/RGMII PHY/LA0_DQ7_N")
  (net 66 "/RGMII PHY/LA0_DQ3_P")
  (net 67 "/RGMII PHY/LA0_DQ7_P")
  (net 68 "/RGMII PHY/LA0_DQ2_N")
  (net 69 "/RGMII PHY/LA0_DQ6_N")
  (net 70 "/RGMII PHY/LA0_DQ2_P")
  (net 71 "/RGMII PHY/LA0_DQ6_P")
  (net 72 "/3.3V I/O/LA0_12V0")
  (net 73 "/3.3V I/O/LA0_PRESENCE_DETECT")
  (net 74 "/3.3V I/O/LA0_UART_TX")
  (net 75 "/3.3V I/O/LA0_UART_RX")
  (net 76 "/RGMII PHY/LA0_DQ1_N")
  (net 77 "/RGMII PHY/LA0_DQ5_N")
  (net 78 "/RGMII PHY/LA0_DQ1_P")
  (net 79 "/RGMII PHY/LA0_DQ5_P")
  (net 80 "/RGMII PHY/LA0_DQ0_N")
  (net 81 "/RGMII PHY/LA0_DQ4_N")
  (net 82 "/RGMII PHY/LA0_DQ0_P")
  (net 83 "/RGMII PHY/LA0_DQ4_P")
  (net 84 "/Expansion connector/LA1_DQ3_N")
  (net 85 "/Expansion connector/LA1_DQ7_N")
  (net 86 "/Expansion connector/LA1_DQ3_P")
  (net 87 "/Expansion connector/LA1_DQ7_P")
  (net 88 "/Expansion connector/LA1_DQ2_N")
  (net 89 "/Expansion connector/LA1_DQ6_N")
  (net 90 "/Expansion connector/LA1_DQ2_P")
  (net 91 "/Expansion connector/LA1_DQ6_P")
  (net 92 "/3.3V I/O/LA1_12V0")
  (net 93 "/3.3V I/O/LA1_PRESENCE_DETECT")
  (net 94 "/3.3V I/O/LA1_UART_TX")
  (net 95 "/3.3V I/O/LA1_UART_RX")
  (net 96 "/Expansion connector/LA1_DQ1_N")
  (net 97 "/Expansion connector/LA1_DQ5_N")
  (net 98 "/Expansion connector/LA1_DQ1_P")
  (net 99 "/Expansion connector/LA1_DQ5_P")
  (net 100 "/Expansion connector/LA1_DQ0_N")
  (net 101 "/Expansion connector/LA1_DQ4_N")
  (net 102 "/Expansion connector/LA1_DQ0_P")
  (net 103 "/Expansion connector/LA1_DQ4_P")
  (net 104 "/SERDES interfaces/SFP_RX_N")
  (net 105 "/SERDES interfaces/SFP_RX_P")
  (net 106 "/SERDES interfaces/SFP_TX_N")
  (net 107 "/SERDES interfaces/SFP_TX_P")
  (net 108 "/3.3V I/O/SFP_RS1")
  (net 109 "/3.3V I/O/SFP_RX_LOS")
  (net 110 "/SERDES interfaces/SFP_I2C_SCL")
  (net 111 "/3.3V I/O/SFP_MOD_ABS")
  (net 112 "/3.3V I/O/SFP_RS0")
  (net 113 "/SERDES interfaces/SFP_I2C_SDA")
  (net 114 "/3.3V I/O/SFP_TX_DISABLE")
  (net 115 "/3.3V I/O/SFP_TX_FAULT")
  (net 116 "/3.3V I/O/PMOD_DQ6")
  (net 117 "/3.3V I/O/PMOD_DQ5")
  (net 118 "/3.3V I/O/PMOD_DQ4")
  (net 119 "/3.3V I/O/PMOD_DQ0")
  (net 120 "/3.3V I/O/PMOD_DQ1")
  (net 121 "/3.3V I/O/PMOD_DQ2")
  (net 122 "/3.3V I/O/PMOD_DQ7")
  (net 123 "/3.3V I/O/PMOD_DQ3")
  (net 124 "/Expansion connector/LVDS10_P")
  (net 125 "/Expansion connector/LVDS0_P")
  (net 126 "/Expansion connector/LVDS10_N")
  (net 127 "/Expansion connector/LVDS0_N")
  (net 128 "/Expansion connector/LVDS11_P")
  (net 129 "/Expansion connector/LVDS1_P")
  (net 130 "/Expansion connector/LVDS11_N")
  (net 131 "/Expansion connector/LVDS1_N")
  (net 132 "/Expansion connector/LVDS12_P")
  (net 133 "/Expansion connector/LVDS2_P")
  (net 134 "/Expansion connector/LVDS12_N")
  (net 135 "/Expansion connector/LVDS2_N")
  (net 136 "/Expansion connector/LVDS13_P")
  (net 137 "/Expansion connector/LVDS3_P")
  (net 138 "/Expansion connector/LVDS13_N")
  (net 139 "/Expansion connector/LVDS3_N")
  (net 140 "/Expansion connector/LVDS14_P")
  (net 141 "/Expansion connector/LVDS4_P")
  (net 142 "/Expansion connector/LVDS14_N")
  (net 143 "/Expansion connector/LVDS4_N")
  (net 144 "/Expansion connector/LVDS15_P")
  (net 145 "/Expansion connector/LVDS5_P")
  (net 146 "/Expansion connector/LVDS15_N")
  (net 147 "/Expansion connector/LVDS5_N")
  (net 148 "/Expansion connector/LVDS6_P")
  (net 149 "/Expansion connector/LVDS6_N")
  (net 150 "/Expansion connector/LVDS7_P")
  (net 151 "/Expansion connector/LVDS7_N")
  (net 152 "/Expansion connector/LVDS8_P")
  (net 153 "/Expansion connector/LVDS8_N")
  (net 154 "/Expansion connector/LVDS9_P")
  (net 155 "/Expansion connector/LVDS9_N")
  (net 156 /5V0)
  (net 157 "Net-(R1-Pad2)")
  (net 158 "/Power Supply/1V35_FB")
  (net 159 "Net-(R4-Pad2)")
  (net 160 "Net-(R4-Pad1)")
  (net 161 /1V2)
  (net 162 "Net-(R7-Pad2)")
  (net 163 "Net-(R10-Pad1)")
  (net 164 /DDR/RAM_TEST)
  (net 165 "Net-(R13-Pad2)")
  (net 166 "/Boot flash/FLASH_SI")
  (net 167 "Net-(R14-Pad2)")
  (net 168 "Net-(R15-Pad2)")
  (net 169 "/Boot flash/FLASH_CS")
  (net 170 "Net-(R16-Pad2)")
  (net 171 "Net-(R18-Pad2)")
  (net 172 "/RGMII PHY/ETH_CLK_25MHZ")
  (net 173 "Net-(R19-Pad2)")
  (net 174 "/RGMII PHY/ETH_RXD3")
  (net 175 "Net-(R20-Pad2)")
  (net 176 "/RGMII PHY/ETH_RXD2")
  (net 177 "Net-(R21-Pad2)")
  (net 178 "/RGMII PHY/ETH_RXD1")
  (net 179 "Net-(R22-Pad2)")
  (net 180 "/RGMII PHY/ETH_RXD0")
  (net 181 "Net-(R23-Pad2)")
  (net 182 "/RGMII PHY/ETH_RX_DV")
  (net 183 "Net-(R24-Pad2)")
  (net 184 "/RGMII PHY/ETH_RX_CLK")
  (net 185 "Net-(R25-Pad2)")
  (net 186 "/Boot flash/FLASH_SO")
  (net 187 "Net-(R26-Pad1)")
  (net 188 "/Boot flash/FLASH_CS_SHIFT")
  (net 189 "/FPGA support/FPGA_INIT_B")
  (net 190 "/FPGA support/FPGA_RST_N")
  (net 191 "Net-(R30-Pad1)")
  (net 192 "/Boot flash/FLASH_SCK")
  (net 193 "Net-(R31-Pad1)")
  (net 194 "/3.3V I/O/ETH_LED1_P")
  (net 195 "/3.3V I/O/ETH_LED2_P")
  (net 196 "/RGMII PHY/ETH_LED2_N_1V8")
  (net 197 "/RGMII PHY/ETH_LED1_N_1V8")
  (net 198 "Net-(R37-Pad2)")
  (net 199 "/RGMII PHY/ETH_MDIO")
  (net 200 "Net-(C100-Pad2)")
  (net 201 "Net-(C101-Pad2)")
  (net 202 "Net-(R55-Pad2)")
  (net 203 /12V0)
  (net 204 "Net-(R57-Pad2)")
  (net 205 "/3.3V I/O/LA0_12V0_EN")
  (net 206 "/3.3V I/O/LA1_12V0_EN")
  (net 207 /1V0)
  (net 208 "/Power Supply/1V0_SENSE")
  (net 209 "/Power Supply/1V0_GOOD")
  (net 210 "/Power Supply/LTC_PGOOD")
  (net 211 /DDR/RAM_RESET_N)
  (net 212 "/Power Supply/VDDQ_SENSE")
  (net 213 "Net-(R69-Pad1)")
  (net 214 "Net-(R70-Pad2)")
  (net 215 "/3.3V I/O/LED0")
  (net 216 "/3.3V I/O/LED1")
  (net 217 "/3.3V I/O/LED2")
  (net 218 "/3.3V I/O/LED3")
  (net 219 "/FPGA support/FPGA_DONE")
  (net 220 "/Power Supply/PSU_TEMP")
  (net 221 /RAM_SCL)
  (net 222 /RAM_SDA)
  (net 223 /DDR/RAM_DQS0_P)
  (net 224 /DDR/RAM_DM0)
  (net 225 /DDR/RAM_DQ0_0)
  (net 226 /DDR/RAM_DQS0_N)
  (net 227 /DDR/RAM_DQS2_N)
  (net 228 /DDR/RAM_DQS2_P)
  (net 229 /DDR/RAM_DQ2_3)
  (net 230 /DDR/RAM_DQ2_4)
  (net 231 /DDR/RAM_A14)
  (net 232 /DDR/RAM_RAS_N)
  (net 233 /DDR/RAM_ODT0)
  (net 234 /DDR/RAM_CAS_N)
  (net 235 /DDR/RAM_DQ7_0)
  (net 236 /DDR/RAM_CS1_N)
  (net 237 /DDR/RAM_DQ4_5)
  (net 238 /DDR/RAM_DM7)
  (net 239 /DDR/RAM_DQ7_1)
  (net 240 /DDR/RAM_DQ7_6)
  (net 241 /DDR/RAM_DQ7_7)
  (net 242 "/RGMII PHY/CLK_125_AC_P")
  (net 243 "/RGMII PHY/RGMII_TXD0")
  (net 244 "/SERDES interfaces/REFCLK_125_AC_P")
  (net 245 "/SERDES interfaces/REFCLK_156_AC_P")
  (net 246 /DDR/RAM_DQ0_7)
  (net 247 /DDR/RAM_DQ1_5)
  (net 248 /DDR/RAM_DQ2_1)
  (net 249 /DDR/RAM_DQ1_6)
  (net 250 /DDR/RAM_DQ2_2)
  (net 251 /DDR/RAM_DM2)
  (net 252 /DDR/RAM_DQ2_0)
  (net 253 /DDR/RAM_DQ2_7)
  (net 254 /DDR/RAM_DQ2_6)
  (net 255 /DDR/RAM_DQ2_5)
  (net 256 /DDR/RAM_A10)
  (net 257 /DDR/RAM_A15)
  (net 258 /DDR/RAM_A12)
  (net 259 /DDR/RAM_A13)
  (net 260 /DDR/RAM_CKE1)
  (net 261 /DDR/RAM_CK1_N)
  (net 262 /DDR/RAM_DQ6_1)
  (net 263 /DDR/RAM_DQS4_P)
  (net 264 /DDR/RAM_DQS4_N)
  (net 265 /DDR/RAM_DQ5_7)
  (net 266 /DDR/RAM_DQ4_6)
  (net 267 /DDR/RAM_DQS7_P)
  (net 268 /DDR/RAM_DQ7_5)
  (net 269 /DDR/RAM_DQ7_4)
  (net 270 /DDR/RAM_DQ7_2)
  (net 271 "/RGMII PHY/CLK_125_AC_N")
  (net 272 /DDR/RAM_A8)
  (net 273 /DDR/RAM_A11)
  (net 274 /DDR/RAM_CK0_N)
  (net 275 /DDR/RAM_CKE0)
  (net 276 /DDR/RAM_CS0_N)
  (net 277 /DDR/RAM_DQ4_7)
  (net 278 /DDR/RAM_DQ5_5)
  (net 279 /DDR/RAM_DQ5_6)
  (net 280 /DDR/RAM_DQ6_0)
  (net 281 /DDR/RAM_DM6)
  (net 282 /DDR/RAM_DQ6_2)
  (net 283 /DDR/RAM_DQS7_N)
  (net 284 /DDR/RAM_DQ7_3)
  (net 285 /DDR/RAM_A9)
  (net 286 /DDR/RAM_DM3)
  (net 287 /DDR/RAM_DQ1_7)
  (net 288 /DDR/RAM_DQ1_0)
  (net 289 /DDR/RAM_DM1)
  (net 290 /DDR/RAM_DQ0_5)
  (net 291 /DDR/RAM_DQ0_1)
  (net 292 "/3.3V I/O/LA0_12V0_FAULT")
  (net 293 /DDR/RAM_A2)
  (net 294 /DDR/RAM_A4)
  (net 295 /DDR/RAM_A3)
  (net 296 /DDR/RAM_A5)
  (net 297 /DDR/RAM_A0)
  (net 298 /DDR/RAM_A1)
  (net 299 /DDR/RAM_DQ3_5)
  (net 300 /DDR/RAM_DQ3_4)
  (net 301 /DDR/RAM_DQS3_P)
  (net 302 /DDR/RAM_DQS3_N)
  (net 303 /DDR/RAM_DQ3_7)
  (net 304 /DDR/RAM_DQ3_6)
  (net 305 /DDR/RAM_DQ3_0)
  (net 306 /DDR/RAM_DQ1_3)
  (net 307 /DDR/RAM_DQ1_1)
  (net 308 /DDR/RAM_DQS1_P)
  (net 309 /DDR/RAM_DQ0_6)
  (net 310 /DDR/RAM_DQ0_2)
  (net 311 "/3.3V I/O/LA1_12V0_FAULT")
  (net 312 /DDR/RAM_A7)
  (net 313 /DDR/RAM_A6)
  (net 314 /DDR/RAM_BA0)
  (net 315 /DDR/RAM_CK1_P)
  (net 316 /DDR/RAM_CK0_P)
  (net 317 /DDR/RAM_BA1)
  (net 318 /DDR/RAM_BA2)
  (net 319 /DDR/RAM_ODT1)
  (net 320 /DDR/RAM_WE_N)
  (net 321 /DDR/RAM_DM4)
  (net 322 /DDR/RAM_DQ4_0)
  (net 323 /DDR/RAM_DQ4_1)
  (net 324 /DDR/RAM_DQ4_2)
  (net 325 /DDR/RAM_DQ4_3)
  (net 326 /DDR/RAM_DQ4_4)
  (net 327 /DDR/RAM_DQ5_0)
  (net 328 /DDR/RAM_DM5)
  (net 329 /DDR/RAM_DQ6_3)
  (net 330 /DDR/RAM_DQ6_4)
  (net 331 /DDR/RAM_DQ6_6)
  (net 332 /DDR/RAM_DQS6_N)
  (net 333 /DDR/RAM_DQ5_4)
  (net 334 /DDR/RAM_DQ5_2)
  (net 335 /DDR/RAM_DQS5_N)
  (net 336 /DDR/RAM_DQS5_P)
  (net 337 /DDR/RAM_DQ5_1)
  (net 338 /DDR/RAM_DQ5_3)
  (net 339 /DDR/RAM_DQS6_P)
  (net 340 /DDR/RAM_DQ6_5)
  (net 341 /DDR/RAM_DQ6_7)
  (net 342 "/RGMII PHY/RGMII_TXD3")
  (net 343 "/RGMII PHY/ETH_MDC")
  (net 344 "/RGMII PHY/ETH_RST_N")
  (net 345 "/RGMII PHY/RGMII_TX_EN")
  (net 346 "/RGMII PHY/RGMII_TXD1")
  (net 347 "/RGMII PHY/RGMII_TX_CLK")
  (net 348 "/RGMII PHY/RGMII_TXD2")
  (net 349 "/SERDES interfaces/REFCLK_125_AC_N")
  (net 350 "/SERDES interfaces/REFCLK_156_AC_N")
  (net 351 /DDR/RAM_DQ3_3)
  (net 352 /DDR/RAM_DQ3_2)
  (net 353 /DDR/RAM_DQ3_1)
  (net 354 /DDR/RAM_DQ1_4)
  (net 355 /DDR/RAM_DQ1_2)
  (net 356 /DDR/RAM_DQS1_N)
  (net 357 /DDR/RAM_DQ0_4)
  (net 358 /DDR/RAM_DQ0_3)
  (net 359 "/SERDES interfaces/GTX_TX3_AC_P")
  (net 360 "/SERDES interfaces/GTX_TX3_AC_N")
  (net 361 "/SERDES interfaces/REFCLK_156_P")
  (net 362 "/SERDES interfaces/REFCLK_156_N")
  (net 363 "/SERDES interfaces/REFCLK_125_P")
  (net 364 "/SERDES interfaces/REFCLK_125_N")
  (net 365 "/RGMII PHY/CLK_125_P")
  (net 366 "/RGMII PHY/CLK_125_N")
  (net 367 "/Power Supply/12V0_FUSED")
  (net 368 "/Power Supply/1V2_SW")
  (net 369 "Net-(L3-Pad2)")
  (net 370 "Net-(L4-Pad2)")
  (net 371 "/Power Supply/1V35_SW")
  (net 372 "/Boot flash/FLASH_SO_SHIFT")
  (net 373 "/Boot flash/FLASH_SI_SHIFT")
  (net 374 "/Boot flash/FLASH_SCK_SHIFT")

  (net_class Default "This is the default net class."
    (clearance 0.2)
    (trace_width 0.25)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net /12V0)
    (add_net /1V0)
    (add_net /1V2)
    (add_net /1V35)
    (add_net /1V8)
    (add_net "/3.3V I/O/ETH_LED1_P")
    (add_net "/3.3V I/O/ETH_LED2_P")
    (add_net "/3.3V I/O/LA0_12V0")
    (add_net "/3.3V I/O/LA0_12V0_EN")
    (add_net "/3.3V I/O/LA0_12V0_FAULT")
    (add_net "/3.3V I/O/LA0_PRESENCE_DETECT")
    (add_net "/3.3V I/O/LA0_UART_RX")
    (add_net "/3.3V I/O/LA0_UART_TX")
    (add_net "/3.3V I/O/LA1_12V0")
    (add_net "/3.3V I/O/LA1_12V0_EN")
    (add_net "/3.3V I/O/LA1_12V0_FAULT")
    (add_net "/3.3V I/O/LA1_PRESENCE_DETECT")
    (add_net "/3.3V I/O/LA1_UART_RX")
    (add_net "/3.3V I/O/LA1_UART_TX")
    (add_net "/3.3V I/O/LED0")
    (add_net "/3.3V I/O/LED1")
    (add_net "/3.3V I/O/LED2")
    (add_net "/3.3V I/O/LED3")
    (add_net "/3.3V I/O/PMOD_DQ0")
    (add_net "/3.3V I/O/PMOD_DQ1")
    (add_net "/3.3V I/O/PMOD_DQ2")
    (add_net "/3.3V I/O/PMOD_DQ3")
    (add_net "/3.3V I/O/PMOD_DQ4")
    (add_net "/3.3V I/O/PMOD_DQ5")
    (add_net "/3.3V I/O/PMOD_DQ6")
    (add_net "/3.3V I/O/PMOD_DQ7")
    (add_net "/3.3V I/O/SFP_MOD_ABS")
    (add_net "/3.3V I/O/SFP_RS0")
    (add_net "/3.3V I/O/SFP_RS1")
    (add_net "/3.3V I/O/SFP_RX_LOS")
    (add_net "/3.3V I/O/SFP_TX_DISABLE")
    (add_net "/3.3V I/O/SFP_TX_FAULT")
    (add_net /3V3)
    (add_net /5V0)
    (add_net "/Boot flash/FLASH_CS")
    (add_net "/Boot flash/FLASH_CS_SHIFT")
    (add_net "/Boot flash/FLASH_SCK")
    (add_net "/Boot flash/FLASH_SCK_SHIFT")
    (add_net "/Boot flash/FLASH_SI")
    (add_net "/Boot flash/FLASH_SI_SHIFT")
    (add_net "/Boot flash/FLASH_SO")
    (add_net "/Boot flash/FLASH_SO_SHIFT")
    (add_net /DDR/RAM_A0)
    (add_net /DDR/RAM_A1)
    (add_net /DDR/RAM_A10)
    (add_net /DDR/RAM_A11)
    (add_net /DDR/RAM_A12)
    (add_net /DDR/RAM_A13)
    (add_net /DDR/RAM_A14)
    (add_net /DDR/RAM_A15)
    (add_net /DDR/RAM_A2)
    (add_net /DDR/RAM_A3)
    (add_net /DDR/RAM_A4)
    (add_net /DDR/RAM_A5)
    (add_net /DDR/RAM_A6)
    (add_net /DDR/RAM_A7)
    (add_net /DDR/RAM_A8)
    (add_net /DDR/RAM_A9)
    (add_net /DDR/RAM_BA0)
    (add_net /DDR/RAM_BA1)
    (add_net /DDR/RAM_BA2)
    (add_net /DDR/RAM_CAS_N)
    (add_net /DDR/RAM_CK0_N)
    (add_net /DDR/RAM_CK0_P)
    (add_net /DDR/RAM_CK1_N)
    (add_net /DDR/RAM_CK1_P)
    (add_net /DDR/RAM_CKE0)
    (add_net /DDR/RAM_CKE1)
    (add_net /DDR/RAM_CS0_N)
    (add_net /DDR/RAM_CS1_N)
    (add_net /DDR/RAM_DM0)
    (add_net /DDR/RAM_DM1)
    (add_net /DDR/RAM_DM2)
    (add_net /DDR/RAM_DM3)
    (add_net /DDR/RAM_DM4)
    (add_net /DDR/RAM_DM5)
    (add_net /DDR/RAM_DM6)
    (add_net /DDR/RAM_DM7)
    (add_net /DDR/RAM_DQ0_0)
    (add_net /DDR/RAM_DQ0_1)
    (add_net /DDR/RAM_DQ0_2)
    (add_net /DDR/RAM_DQ0_3)
    (add_net /DDR/RAM_DQ0_4)
    (add_net /DDR/RAM_DQ0_5)
    (add_net /DDR/RAM_DQ0_6)
    (add_net /DDR/RAM_DQ0_7)
    (add_net /DDR/RAM_DQ1_0)
    (add_net /DDR/RAM_DQ1_1)
    (add_net /DDR/RAM_DQ1_2)
    (add_net /DDR/RAM_DQ1_3)
    (add_net /DDR/RAM_DQ1_4)
    (add_net /DDR/RAM_DQ1_5)
    (add_net /DDR/RAM_DQ1_6)
    (add_net /DDR/RAM_DQ1_7)
    (add_net /DDR/RAM_DQ2_0)
    (add_net /DDR/RAM_DQ2_1)
    (add_net /DDR/RAM_DQ2_2)
    (add_net /DDR/RAM_DQ2_3)
    (add_net /DDR/RAM_DQ2_4)
    (add_net /DDR/RAM_DQ2_5)
    (add_net /DDR/RAM_DQ2_6)
    (add_net /DDR/RAM_DQ2_7)
    (add_net /DDR/RAM_DQ3_0)
    (add_net /DDR/RAM_DQ3_1)
    (add_net /DDR/RAM_DQ3_2)
    (add_net /DDR/RAM_DQ3_3)
    (add_net /DDR/RAM_DQ3_4)
    (add_net /DDR/RAM_DQ3_5)
    (add_net /DDR/RAM_DQ3_6)
    (add_net /DDR/RAM_DQ3_7)
    (add_net /DDR/RAM_DQ4_0)
    (add_net /DDR/RAM_DQ4_1)
    (add_net /DDR/RAM_DQ4_2)
    (add_net /DDR/RAM_DQ4_3)
    (add_net /DDR/RAM_DQ4_4)
    (add_net /DDR/RAM_DQ4_5)
    (add_net /DDR/RAM_DQ4_6)
    (add_net /DDR/RAM_DQ4_7)
    (add_net /DDR/RAM_DQ5_0)
    (add_net /DDR/RAM_DQ5_1)
    (add_net /DDR/RAM_DQ5_2)
    (add_net /DDR/RAM_DQ5_3)
    (add_net /DDR/RAM_DQ5_4)
    (add_net /DDR/RAM_DQ5_5)
    (add_net /DDR/RAM_DQ5_6)
    (add_net /DDR/RAM_DQ5_7)
    (add_net /DDR/RAM_DQ6_0)
    (add_net /DDR/RAM_DQ6_1)
    (add_net /DDR/RAM_DQ6_2)
    (add_net /DDR/RAM_DQ6_3)
    (add_net /DDR/RAM_DQ6_4)
    (add_net /DDR/RAM_DQ6_5)
    (add_net /DDR/RAM_DQ6_6)
    (add_net /DDR/RAM_DQ6_7)
    (add_net /DDR/RAM_DQ7_0)
    (add_net /DDR/RAM_DQ7_1)
    (add_net /DDR/RAM_DQ7_2)
    (add_net /DDR/RAM_DQ7_3)
    (add_net /DDR/RAM_DQ7_4)
    (add_net /DDR/RAM_DQ7_5)
    (add_net /DDR/RAM_DQ7_6)
    (add_net /DDR/RAM_DQ7_7)
    (add_net /DDR/RAM_DQS0_N)
    (add_net /DDR/RAM_DQS0_P)
    (add_net /DDR/RAM_DQS1_N)
    (add_net /DDR/RAM_DQS1_P)
    (add_net /DDR/RAM_DQS2_N)
    (add_net /DDR/RAM_DQS2_P)
    (add_net /DDR/RAM_DQS3_N)
    (add_net /DDR/RAM_DQS3_P)
    (add_net /DDR/RAM_DQS4_N)
    (add_net /DDR/RAM_DQS4_P)
    (add_net /DDR/RAM_DQS5_N)
    (add_net /DDR/RAM_DQS5_P)
    (add_net /DDR/RAM_DQS6_N)
    (add_net /DDR/RAM_DQS6_P)
    (add_net /DDR/RAM_DQS7_N)
    (add_net /DDR/RAM_DQS7_P)
    (add_net /DDR/RAM_ODT0)
    (add_net /DDR/RAM_ODT1)
    (add_net /DDR/RAM_RAS_N)
    (add_net /DDR/RAM_RESET_N)
    (add_net /DDR/RAM_TEST)
    (add_net /DDR/RAM_WE_N)
    (add_net /DDR/TP_VREF)
    (add_net "/Expansion connector/LA1_DQ0_N")
    (add_net "/Expansion connector/LA1_DQ0_P")
    (add_net "/Expansion connector/LA1_DQ1_N")
    (add_net "/Expansion connector/LA1_DQ1_P")
    (add_net "/Expansion connector/LA1_DQ2_N")
    (add_net "/Expansion connector/LA1_DQ2_P")
    (add_net "/Expansion connector/LA1_DQ3_N")
    (add_net "/Expansion connector/LA1_DQ3_P")
    (add_net "/Expansion connector/LA1_DQ4_N")
    (add_net "/Expansion connector/LA1_DQ4_P")
    (add_net "/Expansion connector/LA1_DQ5_N")
    (add_net "/Expansion connector/LA1_DQ5_P")
    (add_net "/Expansion connector/LA1_DQ6_N")
    (add_net "/Expansion connector/LA1_DQ6_P")
    (add_net "/Expansion connector/LA1_DQ7_N")
    (add_net "/Expansion connector/LA1_DQ7_P")
    (add_net "/Expansion connector/LVDS0_N")
    (add_net "/Expansion connector/LVDS0_P")
    (add_net "/Expansion connector/LVDS10_N")
    (add_net "/Expansion connector/LVDS10_P")
    (add_net "/Expansion connector/LVDS11_N")
    (add_net "/Expansion connector/LVDS11_P")
    (add_net "/Expansion connector/LVDS12_N")
    (add_net "/Expansion connector/LVDS12_P")
    (add_net "/Expansion connector/LVDS13_N")
    (add_net "/Expansion connector/LVDS13_P")
    (add_net "/Expansion connector/LVDS14_N")
    (add_net "/Expansion connector/LVDS14_P")
    (add_net "/Expansion connector/LVDS15_N")
    (add_net "/Expansion connector/LVDS15_P")
    (add_net "/Expansion connector/LVDS1_N")
    (add_net "/Expansion connector/LVDS1_P")
    (add_net "/Expansion connector/LVDS2_N")
    (add_net "/Expansion connector/LVDS2_P")
    (add_net "/Expansion connector/LVDS3_N")
    (add_net "/Expansion connector/LVDS3_P")
    (add_net "/Expansion connector/LVDS4_N")
    (add_net "/Expansion connector/LVDS4_P")
    (add_net "/Expansion connector/LVDS5_N")
    (add_net "/Expansion connector/LVDS5_P")
    (add_net "/Expansion connector/LVDS6_N")
    (add_net "/Expansion connector/LVDS6_P")
    (add_net "/Expansion connector/LVDS7_N")
    (add_net "/Expansion connector/LVDS7_P")
    (add_net "/Expansion connector/LVDS8_N")
    (add_net "/Expansion connector/LVDS8_P")
    (add_net "/Expansion connector/LVDS9_N")
    (add_net "/Expansion connector/LVDS9_P")
    (add_net "/FPGA power/GTX_1V0")
    (add_net "/FPGA power/GTX_1V8")
    (add_net "/FPGA support/FPGA_DONE")
    (add_net "/FPGA support/FPGA_INIT_B")
    (add_net "/FPGA support/FPGA_RST_N")
    (add_net "/FPGA support/JTAG_TCK")
    (add_net "/FPGA support/JTAG_TDI")
    (add_net "/FPGA support/JTAG_TDO")
    (add_net "/FPGA support/JTAG_TMS")
    (add_net /GND)
    (add_net /GTX_1V2)
    (add_net "/Power Supply/12V0_FUSED")
    (add_net "/Power Supply/12V0_RAW")
    (add_net "/Power Supply/1V0_GOOD")
    (add_net "/Power Supply/1V0_SENSE")
    (add_net "/Power Supply/1V2_SW")
    (add_net "/Power Supply/1V35_FB")
    (add_net "/Power Supply/1V35_SW")
    (add_net "/Power Supply/LTC_PGOOD")
    (add_net "/Power Supply/PSU_TEMP")
    (add_net "/Power Supply/VDDQ_SENSE")
    (add_net "/Power Supply/VTT_SENSE")
    (add_net /RAM_SCL)
    (add_net /RAM_SDA)
    (add_net /RAM_VREF)
    (add_net /RAM_VTT)
    (add_net "/RGMII PHY/A1V2")
    (add_net "/RGMII PHY/A1V2_PLL")
    (add_net "/RGMII PHY/A3V3")
    (add_net "/RGMII PHY/CLK_125_AC_N")
    (add_net "/RGMII PHY/CLK_125_AC_P")
    (add_net "/RGMII PHY/CLK_125_N")
    (add_net "/RGMII PHY/CLK_125_P")
    (add_net "/RGMII PHY/ETH_A_N")
    (add_net "/RGMII PHY/ETH_A_P")
    (add_net "/RGMII PHY/ETH_B_N")
    (add_net "/RGMII PHY/ETH_B_P")
    (add_net "/RGMII PHY/ETH_CLK_25MHZ")
    (add_net "/RGMII PHY/ETH_C_N")
    (add_net "/RGMII PHY/ETH_C_P")
    (add_net "/RGMII PHY/ETH_D_N")
    (add_net "/RGMII PHY/ETH_D_P")
    (add_net "/RGMII PHY/ETH_LED1_N_1V8")
    (add_net "/RGMII PHY/ETH_LED2_N_1V8")
    (add_net "/RGMII PHY/ETH_MDC")
    (add_net "/RGMII PHY/ETH_MDIO")
    (add_net "/RGMII PHY/ETH_RST_N")
    (add_net "/RGMII PHY/ETH_RXD0")
    (add_net "/RGMII PHY/ETH_RXD1")
    (add_net "/RGMII PHY/ETH_RXD2")
    (add_net "/RGMII PHY/ETH_RXD3")
    (add_net "/RGMII PHY/ETH_RX_CLK")
    (add_net "/RGMII PHY/ETH_RX_DV")
    (add_net "/RGMII PHY/LA0_DQ0_N")
    (add_net "/RGMII PHY/LA0_DQ0_P")
    (add_net "/RGMII PHY/LA0_DQ1_N")
    (add_net "/RGMII PHY/LA0_DQ1_P")
    (add_net "/RGMII PHY/LA0_DQ2_N")
    (add_net "/RGMII PHY/LA0_DQ2_P")
    (add_net "/RGMII PHY/LA0_DQ3_N")
    (add_net "/RGMII PHY/LA0_DQ3_P")
    (add_net "/RGMII PHY/LA0_DQ4_N")
    (add_net "/RGMII PHY/LA0_DQ4_P")
    (add_net "/RGMII PHY/LA0_DQ5_N")
    (add_net "/RGMII PHY/LA0_DQ5_P")
    (add_net "/RGMII PHY/LA0_DQ6_N")
    (add_net "/RGMII PHY/LA0_DQ6_P")
    (add_net "/RGMII PHY/LA0_DQ7_N")
    (add_net "/RGMII PHY/LA0_DQ7_P")
    (add_net "/RGMII PHY/RGMII_TXD0")
    (add_net "/RGMII PHY/RGMII_TXD1")
    (add_net "/RGMII PHY/RGMII_TXD2")
    (add_net "/RGMII PHY/RGMII_TXD3")
    (add_net "/RGMII PHY/RGMII_TX_CLK")
    (add_net "/RGMII PHY/RGMII_TX_EN")
    (add_net "/SERDES interfaces/GTX_RX1_N")
    (add_net "/SERDES interfaces/GTX_RX1_P")
    (add_net "/SERDES interfaces/GTX_RX2_N")
    (add_net "/SERDES interfaces/GTX_RX2_P")
    (add_net "/SERDES interfaces/GTX_RX3_N")
    (add_net "/SERDES interfaces/GTX_RX3_P")
    (add_net "/SERDES interfaces/GTX_TX1_N")
    (add_net "/SERDES interfaces/GTX_TX1_P")
    (add_net "/SERDES interfaces/GTX_TX2_N")
    (add_net "/SERDES interfaces/GTX_TX2_P")
    (add_net "/SERDES interfaces/GTX_TX3_AC_N")
    (add_net "/SERDES interfaces/GTX_TX3_AC_P")
    (add_net "/SERDES interfaces/GTX_TX3_N")
    (add_net "/SERDES interfaces/GTX_TX3_P")
    (add_net "/SERDES interfaces/REFCLK_125_AC_N")
    (add_net "/SERDES interfaces/REFCLK_125_AC_P")
    (add_net "/SERDES interfaces/REFCLK_125_N")
    (add_net "/SERDES interfaces/REFCLK_125_P")
    (add_net "/SERDES interfaces/REFCLK_156_AC_N")
    (add_net "/SERDES interfaces/REFCLK_156_AC_P")
    (add_net "/SERDES interfaces/REFCLK_156_N")
    (add_net "/SERDES interfaces/REFCLK_156_P")
    (add_net "/SERDES interfaces/SATA_DEV_RX_N")
    (add_net "/SERDES interfaces/SATA_DEV_RX_P")
    (add_net "/SERDES interfaces/SATA_DEV_TX_N")
    (add_net "/SERDES interfaces/SATA_DEV_TX_P")
    (add_net "/SERDES interfaces/SATA_HOST_RX_N")
    (add_net "/SERDES interfaces/SATA_HOST_RX_P")
    (add_net "/SERDES interfaces/SATA_HOST_TX_N")
    (add_net "/SERDES interfaces/SATA_HOST_TX_P")
    (add_net "/SERDES interfaces/SFP_I2C_SCL")
    (add_net "/SERDES interfaces/SFP_I2C_SDA")
    (add_net "/SERDES interfaces/SFP_RX_N")
    (add_net "/SERDES interfaces/SFP_RX_P")
    (add_net "/SERDES interfaces/SFP_TX_N")
    (add_net "/SERDES interfaces/SFP_TX_P")
    (add_net "/SERDES interfaces/SFP_VDD_RX")
    (add_net "/SERDES interfaces/SFP_VDD_TX")
    (add_net "Net-(C100-Pad2)")
    (add_net "Net-(C101-Pad2)")
    (add_net "Net-(C63-Pad2)")
    (add_net "Net-(C64-Pad2)")
    (add_net "Net-(C65-Pad2)")
    (add_net "Net-(C66-Pad2)")
    (add_net "Net-(C67-Pad2)")
    (add_net "Net-(C98-Pad1)")
    (add_net "Net-(D1-Pad1)")
    (add_net "Net-(D1-Pad2)")
    (add_net "Net-(D2-Pad2)")
    (add_net "Net-(D3-Pad2)")
    (add_net "Net-(D4-Pad2)")
    (add_net "Net-(D5-Pad2)")
    (add_net "Net-(J1-Pad3)")
    (add_net "Net-(J15-Pad38)")
    (add_net "Net-(J15-Pad40)")
    (add_net "Net-(J15-Pad44)")
    (add_net "Net-(J15-Pad46)")
    (add_net "Net-(J15-Pad50)")
    (add_net "Net-(J15-Pad52)")
    (add_net "Net-(J15-Pad56)")
    (add_net "Net-(J15-Pad58)")
    (add_net "Net-(J3-Pad14)")
    (add_net "Net-(J3-Pad16)")
    (add_net "Net-(J4-Pad1)")
    (add_net "Net-(J4-Pad12)")
    (add_net "Net-(J4-Pad13)")
    (add_net "Net-(J4-Pad14)")
    (add_net "Net-(L3-Pad2)")
    (add_net "Net-(L4-Pad2)")
    (add_net "Net-(R1-Pad2)")
    (add_net "Net-(R10-Pad1)")
    (add_net "Net-(R13-Pad2)")
    (add_net "Net-(R14-Pad2)")
    (add_net "Net-(R15-Pad2)")
    (add_net "Net-(R16-Pad2)")
    (add_net "Net-(R18-Pad2)")
    (add_net "Net-(R19-Pad2)")
    (add_net "Net-(R20-Pad2)")
    (add_net "Net-(R21-Pad2)")
    (add_net "Net-(R22-Pad2)")
    (add_net "Net-(R23-Pad2)")
    (add_net "Net-(R24-Pad2)")
    (add_net "Net-(R25-Pad2)")
    (add_net "Net-(R26-Pad1)")
    (add_net "Net-(R30-Pad1)")
    (add_net "Net-(R31-Pad1)")
    (add_net "Net-(R37-Pad2)")
    (add_net "Net-(R4-Pad1)")
    (add_net "Net-(R4-Pad2)")
    (add_net "Net-(R55-Pad2)")
    (add_net "Net-(R57-Pad2)")
    (add_net "Net-(R69-Pad1)")
    (add_net "Net-(R7-Pad2)")
    (add_net "Net-(R70-Pad2)")
    (add_net "Net-(U1-Pad10)")
    (add_net "Net-(U10-Pad38)")
    (add_net "Net-(U10-Pad43)")
    (add_net "Net-(U10-Pad45)")
    (add_net "Net-(U5-PadAA15)")
    (add_net "Net-(U5-PadC18)")
    (add_net "Net-(U5-PadD12)")
    (add_net "Net-(U5-PadD20)")
    (add_net "Net-(U5-PadF19)")
    (add_net "Net-(U5-PadF20)")
    (add_net "Net-(U5-PadG18)")
    (add_net "Net-(U5-PadG20)")
    (add_net "Net-(U5-PadH15)")
    (add_net "Net-(U5-PadH8)")
    (add_net "Net-(U5-PadJ19)")
    (add_net "Net-(U5-PadK16)")
    (add_net "Net-(U5-PadK19)")
    (add_net "Net-(U5-PadK4)")
    (add_net "Net-(U5-PadL18)")
    (add_net "Net-(U5-PadM16)")
    (add_net "Net-(U5-PadR21)")
    (add_net "Net-(U5-PadR22)")
    (add_net "Net-(U5-PadR6)")
    (add_net "Net-(U5-PadT10)")
    (add_net "Net-(U5-PadT11)")
    (add_net "Net-(U5-PadT14)")
    (add_net "Net-(U5-PadT19)")
    (add_net "Net-(U5-PadU6)")
    (add_net "Net-(U5-PadU7)")
    (add_net "Net-(U5-PadU8)")
    (add_net "Net-(U5-PadV10)")
    (add_net "Net-(U5-PadV14)")
    (add_net "Net-(U5-PadV5)")
    (add_net "Net-(U5-PadV7)")
    (add_net "Net-(U5-PadV8)")
    (add_net "Net-(U5-PadW10)")
    (add_net "Net-(U5-PadW19)")
    (add_net "Net-(U5-PadW7)")
    (add_net "Net-(U5-PadW9)")
    (add_net "Net-(U5-PadY7)")
    (add_net "Net-(U5-PadY9)")
  )

  (module azonenberg_pcb:SOIC_8_3.9MM_EPAD (layer F.Cu) (tedit 6195CA37) (tstamp 6198034B)
    (at 161.450001 49)
    (path /6189D312/61C146A2)
    (fp_text reference U18 (at -0.15 -5.23) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_text value LP2996A (at 0.08 -0.23) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_line (start -2.5 -2) (end -2.5 2) (layer F.SilkS) (width 0.2))
    (fp_line (start -2.5 2) (end 2.5 2) (layer F.SilkS) (width 0.2))
    (fp_line (start 2.5 2) (end 2.5 -2) (layer F.SilkS) (width 0.2))
    (fp_line (start 2.5 -2) (end -2.5 -2) (layer F.SilkS) (width 0.2))
    (fp_line (start -2.5 1) (end -1.5 2) (layer F.SilkS) (width 0.2))
    (pad PAD smd rect (at 0 0) (size 2.34 2.34) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at -1.905 -3) (size 0.65 1.7) (layers F.Cu F.Paste F.Mask)
      (net 4 /RAM_VTT))
    (pad 7 smd rect (at -0.635 -3) (size 0.65 1.7) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 6 smd rect (at 0.635 -3) (size 0.65 1.7) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad 5 smd rect (at 1.905 -3) (size 0.65 1.7) (layers F.Cu F.Paste F.Mask)
      (net 212 "/Power Supply/VDDQ_SENSE"))
    (pad 4 smd rect (at 1.905 3) (size 0.65 1.7) (layers F.Cu F.Paste F.Mask)
      (net 2 /RAM_VREF))
    (pad 3 smd rect (at 0.635 3) (size 0.65 1.7) (layers F.Cu F.Paste F.Mask)
      (net 18 "/Power Supply/VTT_SENSE"))
    (pad 2 smd rect (at -0.635 3) (size 0.65 1.7) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad 1 smd rect (at -1.905 3) (size 0.65 1.7) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_dil/so-8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:BGA_6_1.3x1.0_0.4MM (layer F.Cu) (tedit 60DC9587) (tstamp 61980339)
    (at 133.02 111.180001)
    (path /61909AE6/61A8906A)
    (attr smd)
    (fp_text reference U17 (at 0 1.3) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value FPF2498 (at 0 3.95) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.3 -0.6) (end -0.4 -0.5) (layer F.SilkS) (width 0.1))
    (pad C2 smd circle (at 0.2 0.4) (size 0.2 0.2) (layers F.Cu F.Paste F.Mask)
      (net 311 "/3.3V I/O/LA1_12V0_FAULT"))
    (pad B2 smd circle (at 0.2 0) (size 0.2 0.2) (layers F.Cu F.Paste F.Mask)
      (net 206 "/3.3V I/O/LA1_12V0_EN"))
    (pad A2 smd circle (at 0.2 -0.4) (size 0.2 0.2) (layers F.Cu F.Paste F.Mask)
      (net 203 /12V0))
    (pad C1 smd circle (at -0.2 0.4) (size 0.2 0.2) (layers F.Cu F.Paste F.Mask)
      (net 204 "Net-(R57-Pad2)"))
    (pad B1 smd circle (at -0.2 0) (size 0.2 0.2) (layers F.Cu F.Paste F.Mask)
      (net 92 "/3.3V I/O/LA1_12V0"))
    (pad A1 smd circle (at -0.2 -0.4) (size 0.2 0.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_bga/tfbga48.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.125 0.15 0.15))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:BGA_6_1.3x1.0_0.4MM (layer F.Cu) (tedit 60DC9587) (tstamp 6198032E)
    (at 131.42 111.180001)
    (path /61909AE6/61A73E55)
    (attr smd)
    (fp_text reference U16 (at 0 1.3) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value FPF2498 (at 0 3.95) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.3 -0.6) (end -0.4 -0.5) (layer F.SilkS) (width 0.1))
    (pad C2 smd circle (at 0.2 0.4) (size 0.2 0.2) (layers F.Cu F.Paste F.Mask)
      (net 292 "/3.3V I/O/LA0_12V0_FAULT"))
    (pad B2 smd circle (at 0.2 0) (size 0.2 0.2) (layers F.Cu F.Paste F.Mask)
      (net 205 "/3.3V I/O/LA0_12V0_EN"))
    (pad A2 smd circle (at 0.2 -0.4) (size 0.2 0.2) (layers F.Cu F.Paste F.Mask)
      (net 203 /12V0))
    (pad C1 smd circle (at -0.2 0.4) (size 0.2 0.2) (layers F.Cu F.Paste F.Mask)
      (net 202 "Net-(R55-Pad2)"))
    (pad B1 smd circle (at -0.2 0) (size 0.2 0.2) (layers F.Cu F.Paste F.Mask)
      (net 72 "/3.3V I/O/LA0_12V0"))
    (pad A1 smd circle (at -0.2 -0.4) (size 0.2 0.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_bga/tfbga48.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.125 0.15 0.15))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_1.27MM_6x5MM (layer F.Cu) (tedit 6195BE21) (tstamp 61980323)
    (at 149.725001 63.49)
    (path /61B1350A/61B135A7)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U15 (at 0 4) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text value W25Q128JV (at 0 5) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -2.5 -3) (end -3 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -3) (end -3 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 2.5) (end -3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 3) (end -2.5 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 3) (end -3 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 3) (end 3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 3) (end 3 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 -3) (end 3 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 -3) (end 3 -2.5) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at -1.5 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0) (size 4 3.4) (layers F.Cu F.Mask))
    (pad 4 smd rect (at 1.905 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at 0.635 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 213 "Net-(R69-Pad1)"))
    (pad 2 smd rect (at -0.635 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 372 "/Boot flash/FLASH_SO_SHIFT"))
    (pad 1 smd rect (at -1.905 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 188 "/Boot flash/FLASH_CS_SHIFT"))
    (pad 5 smd rect (at 1.905 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 373 "/Boot flash/FLASH_SI_SHIFT"))
    (pad 6 smd rect (at 0.635 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 374 "/Boot flash/FLASH_SCK_SHIFT"))
    (pad 7 smd rect (at -0.635 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 214 "Net-(R70-Pad2)"))
    (pad 8 smd rect (at -1.905 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_qfn/dfn-s-8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_6_0.5MM_1.45x1.00MM (layer F.Cu) (tedit 6195BE10) (tstamp 619802F9)
    (at 159.675001 65.04)
    (path /61B1350A/61B14850)
    (fp_text reference U14 (at 0 2.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 74AVCH1T45 (at 0 1.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.8 0.4) (end -0.5 0.7) (layer F.SilkS) (width 0.15))
    (pad 3 smd rect (at 0.5 0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 192 "/Boot flash/FLASH_SCK"))
    (pad 2 smd rect (at 0 0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad 4 smd rect (at 0.5 -0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 374 "/Boot flash/FLASH_SCK_SHIFT"))
    (pad 5 smd rect (at 0 -0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad 6 smd rect (at -0.5 -0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_qfn/dfn-s-8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.25 0.15 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_6_0.5MM_1.45x1.00MM (layer F.Cu) (tedit 6195BE10) (tstamp 619802EE)
    (at 158.325001 67.26)
    (path /61B1350A/61B14167)
    (fp_text reference U13 (at 0 2.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 74AVCH1T45 (at 0 1.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.8 0.4) (end -0.5 0.7) (layer F.SilkS) (width 0.15))
    (pad 3 smd rect (at 0.5 0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 166 "/Boot flash/FLASH_SI"))
    (pad 2 smd rect (at 0 0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 4 smd rect (at 0.5 -0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 373 "/Boot flash/FLASH_SI_SHIFT"))
    (pad 5 smd rect (at 0 -0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 6 smd rect (at -0.5 -0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_qfn/dfn-s-8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.25 0.15 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_6_0.5MM_1.45x1.00MM (layer F.Cu) (tedit 6195BE10) (tstamp 619802E3)
    (at 162.145001 65.04)
    (path /61B1350A/61B13B75)
    (fp_text reference U12 (at 0 2.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 74AVCH1T45 (at 0 1.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.8 0.4) (end -0.5 0.7) (layer F.SilkS) (width 0.15))
    (pad 3 smd rect (at 0.5 0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 187 "Net-(R26-Pad1)"))
    (pad 2 smd rect (at 0 0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 4 smd rect (at 0.5 -0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 372 "/Boot flash/FLASH_SO_SHIFT"))
    (pad 5 smd rect (at 0 -0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at -0.5 -0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_qfn/dfn-s-8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.25 0.15 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_6_0.5MM_1.45x1.00MM (layer F.Cu) (tedit 6195BE10) (tstamp 619802D8)
    (at 160.795001 67.26)
    (path /61B1350A/61B138D5)
    (fp_text reference U11 (at 0 2.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 74AVCH1T45 (at 0 1.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.8 0.4) (end -0.5 0.7) (layer F.SilkS) (width 0.15))
    (pad 3 smd rect (at 0.5 0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 169 "/Boot flash/FLASH_CS"))
    (pad 2 smd rect (at 0 0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 4 smd rect (at 0.5 -0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 188 "/Boot flash/FLASH_CS_SHIFT"))
    (pad 5 smd rect (at 0 -0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 6 smd rect (at -0.5 -0.3) (size 0.2 0.3) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_qfn/dfn-s-8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.25 0.15 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:QFN_48_0.5MM_7x7MM (layer F.Cu) (tedit 6195BD05) (tstamp 619802CD)
    (at 193.145001 63.915001)
    (path /61923389/61B10DC4)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U10 (at 0.4 4.75) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text value KSZ9031RN (at 0.4 5.75) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -3 -3.75) (end -3.75 -3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 -3.75) (end -3.75 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 -3.75) (end 3.75 -3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 -3.75) (end 3.75 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 3) (end -3.75 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 3.75) (end -3 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 3) (end 3.75 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 3.75) (end 3 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -3.75) (end -3.75 -3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 1 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -1 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -1 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 1 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 1 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -1 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 0) (size 3 3) (layers F.Cu F.Mask)
      (net 1 /GND))
    (pad 25 smd rect (at 3.4 2.75 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 345 "/RGMII PHY/RGMII_TX_EN"))
    (pad 26 smd rect (at 3.4 2.25 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 161 /1V2))
    (pad 27 smd rect (at 3.4 1.75 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 173 "Net-(R19-Pad2)"))
    (pad 29 smd rect (at 3.4 0.75 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 28 smd rect (at 3.4 1.25 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 175 "Net-(R20-Pad2)"))
    (pad 30 smd rect (at 3.4 0.25 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 161 /1V2))
    (pad 31 smd rect (at 3.4 -0.25 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 177 "Net-(R21-Pad2)"))
    (pad 32 smd rect (at 3.4 -0.75 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 179 "Net-(R22-Pad2)"))
    (pad 33 smd rect (at 3.4 -1.25 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 181 "Net-(R23-Pad2)"))
    (pad 34 smd rect (at 3.4 -1.75 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad 35 smd rect (at 3.4 -2.25 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 183 "Net-(R24-Pad2)"))
    (pad 36 smd rect (at 3.4 -2.75 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 343 "/RGMII PHY/ETH_MDC"))
    (pad 12 smd rect (at -3.4 2.75 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 14 "/RGMII PHY/A3V3"))
    (pad 11 smd rect (at -3.4 2.25 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 51 "/RGMII PHY/ETH_D_N"))
    (pad 10 smd rect (at -3.4 1.75 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 52 "/RGMII PHY/ETH_D_P"))
    (pad 9 smd rect (at -3.4 1.25 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 12 "/RGMII PHY/A1V2"))
    (pad 8 smd rect (at -3.4 0.75 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 56 "/RGMII PHY/ETH_C_N"))
    (pad 7 smd rect (at -3.4 0.25 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 55 "/RGMII PHY/ETH_C_P"))
    (pad 6 smd rect (at -3.4 -0.25 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 53 "/RGMII PHY/ETH_B_N"))
    (pad 5 smd rect (at -3.4 -0.75 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 54 "/RGMII PHY/ETH_B_P"))
    (pad 4 smd rect (at -3.4 -1.25 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 12 "/RGMII PHY/A1V2"))
    (pad 3 smd rect (at -3.4 -1.75 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 50 "/RGMII PHY/ETH_A_N"))
    (pad 2 smd rect (at -3.4 -2.25 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 49 "/RGMII PHY/ETH_A_P"))
    (pad 1 smd rect (at -3.4 -2.75 90) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 14 "/RGMII PHY/A3V3"))
    (pad 13 smd rect (at -2.75 3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at -2.25 3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 161 /1V2))
    (pad 15 smd rect (at -1.75 3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 196 "/RGMII PHY/ETH_LED2_N_1V8"))
    (pad 16 smd rect (at -1.25 3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad 17 smd rect (at -0.75 3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 197 "/RGMII PHY/ETH_LED1_N_1V8"))
    (pad 18 smd rect (at -0.25 3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 161 /1V2))
    (pad 19 smd rect (at 0.25 3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 243 "/RGMII PHY/RGMII_TXD0"))
    (pad 20 smd rect (at 0.75 3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 346 "/RGMII PHY/RGMII_TXD1"))
    (pad 21 smd rect (at 1.25 3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 348 "/RGMII PHY/RGMII_TXD2"))
    (pad 22 smd rect (at 1.75 3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 342 "/RGMII PHY/RGMII_TXD3"))
    (pad 23 smd rect (at 2.25 3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 161 /1V2))
    (pad 24 smd rect (at 2.75 3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 347 "/RGMII PHY/RGMII_TX_CLK"))
    (pad 37 smd rect (at 2.75 -3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 199 "/RGMII PHY/ETH_MDIO"))
    (pad 38 smd rect (at 2.25 -3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 39 smd rect (at 1.75 -3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 161 /1V2))
    (pad 40 smd rect (at 1.25 -3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad 41 smd rect (at 0.75 -3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 198 "Net-(R37-Pad2)"))
    (pad 42 smd rect (at 0.25 -3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 344 "/RGMII PHY/ETH_RST_N"))
    (pad 43 smd rect (at -0.25 -3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 44 smd rect (at -0.75 -3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 13 "/RGMII PHY/A1V2_PLL"))
    (pad 45 smd rect (at -1.25 -3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 46 smd rect (at -1.75 -3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 172 "/RGMII PHY/ETH_CLK_25MHZ"))
    (pad 47 smd rect (at -2.25 -3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 14 "/RGMII PHY/A3V3"))
    (pad 48 smd rect (at -2.75 -3.4) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 185 "Net-(R25-Pad2)"))
    (model :walter:smd_qfn/lfcsp-48.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:OSCILLATOR_2.0x1.6 (layer F.Cu) (tedit 57414D01) (tstamp 61980286)
    (at 203.82 61.761031)
    (path /61923389/61D8F215)
    (fp_text reference U9 (at -0.1 2.1) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_text value SIT1602BC-72-18S-25.000000 (at 3.5 -0.5) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_circle (center 1.6 -1.385515) (end 1.6 -1.2) (layer F.SilkS) (width 0.2))
    (pad 2 smd rect (at -0.75 -0.6) (size 0.9 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at 0.75 -0.6) (size 0.9 0.8) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad 4 smd rect (at 0.75 0.6) (size 0.9 0.8) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad 3 smd rect (at -0.75 0.6) (size 0.9 0.8) (layers F.Cu F.Paste F.Mask)
      (net 171 "Net-(R18-Pad2)"))
    (model /nfs4/home/azonenberg/code/3rdparty/kicad_libs/modules/packages3d/walter/smd_qfn/dfn8-2x3.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.9 0.9 0.8))
      (rotate (xyz 0 0 -90))
    )
  )

  (module azonenberg_pcb:OSCILLATOR_LVDS_3.2x2.5 (layer F.Cu) (tedit 54A614AA) (tstamp 6198027D)
    (at 199.795001 61.915001)
    (path /61923389/61D87E30)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U8 (at 0.5 3.75) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text value ECX2-LMV-3CN-125.000-TR (at 0 3) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1.75 1.5) (end -1.5 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.75) (end -1.75 1.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.5 1.75) (end -1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.75) (end 1.5 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.5) (end 1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 -1.75) (end 1.75 -1.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.5 -1.75) (end 1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 -1.75) (end -1.75 -1.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.5 -1.75) (end -1.75 -1.75) (layer F.SilkS) (width 0.15))
    (pad 5 smd rect (at 0 -0.95) (size 0.5 1) (layers F.Cu F.Paste F.Mask)
      (net 366 "/RGMII PHY/CLK_125_N"))
    (pad 6 smd rect (at -1.075 -0.95) (size 0.9 1) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad 4 smd rect (at 1.075 -0.95) (size 0.9 1) (layers F.Cu F.Paste F.Mask)
      (net 365 "/RGMII PHY/CLK_125_P"))
    (pad 3 smd rect (at 1.075 0.95) (size 0.9 1) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0 0.95) (size 0.5 1) (layers F.Cu F.Paste F.Mask))
    (pad 1 smd rect (at -1.075 0.95) (size 0.9 1) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn-6_clock.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.25 0.25 0.25))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:OSCILLATOR_LVDS_3.2x2.5 (layer F.Cu) (tedit 54A614AA) (tstamp 6198026A)
    (at 99.165001 85.405001)
    (path /618C593E/61D4BD39)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U7 (at 0.5 3.75) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text value ECX2-LMV-3CN-125.000-TR (at 0 3) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1.75 1.5) (end -1.5 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.75) (end -1.75 1.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.5 1.75) (end -1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.75) (end 1.5 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.5) (end 1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 -1.75) (end 1.75 -1.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.5 -1.75) (end 1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 -1.75) (end -1.75 -1.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.5 -1.75) (end -1.75 -1.75) (layer F.SilkS) (width 0.15))
    (pad 5 smd rect (at 0 -0.95) (size 0.5 1) (layers F.Cu F.Paste F.Mask)
      (net 364 "/SERDES interfaces/REFCLK_125_N"))
    (pad 6 smd rect (at -1.075 -0.95) (size 0.9 1) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad 4 smd rect (at 1.075 -0.95) (size 0.9 1) (layers F.Cu F.Paste F.Mask)
      (net 363 "/SERDES interfaces/REFCLK_125_P"))
    (pad 3 smd rect (at 1.075 0.95) (size 0.9 1) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0 0.95) (size 0.5 1) (layers F.Cu F.Paste F.Mask))
    (pad 1 smd rect (at -1.075 0.95) (size 0.9 1) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn-6_clock.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.25 0.25 0.25))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:OSCILLATOR_LVDS_7.0x5.0 (layer F.Cu) (tedit 5E86F341) (tstamp 61980257)
    (at 76.165001 103.93)
    (path /618C593E/61D42587)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U6 (at 0.5 3.75) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text value ECX2-LMV-7CN-156.250-TR (at 0 4.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -3.65 2.8) (end -3.4 3.05) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.65 3.05) (end -3.65 2.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.4 3.05) (end -3.65 3.05) (layer F.SilkS) (width 0.15))
    (pad 6 smd rect (at -2.54 -1.9) (size 1.6 1.6) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad 5 smd rect (at 0 -1.9) (size 1.6 1.6) (layers F.Cu F.Paste F.Mask)
      (net 362 "/SERDES interfaces/REFCLK_156_N"))
    (pad 4 smd rect (at 2.54 -1.9) (size 1.6 1.6) (layers F.Cu F.Paste F.Mask)
      (net 361 "/SERDES interfaces/REFCLK_156_P"))
    (pad 3 smd rect (at 2.54 1.9) (size 1.6 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0 1.9) (size 1.6 1.6) (layers F.Cu F.Paste F.Mask))
    (pad 1 smd rect (at -2.54 1.9) (size 1.6 1.6) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn-6_clock.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.5 0.5 0.25))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:BGA_484_22x22_FULLARRAY_1MM (layer F.Cu) (tedit 6195B685) (tstamp 6198024A)
    (at 122.475001 32.575001)
    (path /618C589A/618D358F)
    (solder_mask_margin 0.05)
    (attr smd)
    (fp_text reference U5 (at 6 12) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text value XC7K70T-2FBG484 (at -10.5 12) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -11 -11.5) (end -11.5 -11) (layer F.SilkS) (width 0.15))
    (fp_line (start -11.5 -11) (end -11.5 11.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -11.5 11.5) (end 11.5 11.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 11.5 11.5) (end 11.5 -11.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 11.5 -11.5) (end -11 -11.5) (layer F.SilkS) (width 0.15))
    (pad M10 smd circle (at -1.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad M11 smd circle (at -0.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M12 smd circle (at 0.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L12 smd circle (at 0.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L11 smd circle (at -0.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L10 smd circle (at -1.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K10 smd circle (at -1.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad K11 smd circle (at -0.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K12 smd circle (at 0.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad K13 smd circle (at 1.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L13 smd circle (at 1.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad M13 smd circle (at 1.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M14 smd circle (at 2.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad L14 smd circle (at 2.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K14 smd circle (at 2.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad K15 smd circle (at 3.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L15 smd circle (at 3.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad M15 smd circle (at 3.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad R15 smd circle (at 3.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad R14 smd circle (at 2.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad P14 smd circle (at 2.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad P15 smd circle (at 3.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N15 smd circle (at 3.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad N14 smd circle (at 2.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N13 smd circle (at 1.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad P13 smd circle (at 1.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad R13 smd circle (at 1.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad R12 smd circle (at 0.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad P12 smd circle (at 0.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad N12 smd circle (at 0.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N11 smd circle (at -0.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N10 smd circle (at -1.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad P10 smd circle (at -1.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad P11 smd circle (at -0.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad R11 smd circle (at -0.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad R10 smd circle (at -1.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad R9 smd circle (at -2.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad R8 smd circle (at -3.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad P8 smd circle (at -3.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad P9 smd circle (at -2.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N9 smd circle (at -2.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad N8 smd circle (at -3.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M9 smd circle (at -2.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M8 smd circle (at -3.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad L8 smd circle (at -3.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L9 smd circle (at -2.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad K9 smd circle (at -2.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K8 smd circle (at -3.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad J9 smd circle (at -2.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad J8 smd circle (at -3.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J10 smd circle (at -1.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J11 smd circle (at -0.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad J12 smd circle (at 0.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J13 smd circle (at 1.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad J14 smd circle (at 2.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J15 smd circle (at 3.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad H15 smd circle (at 3.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad H14 smd circle (at 2.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 221 /RAM_SCL))
    (pad H13 smd circle (at 1.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 113 "/SERDES interfaces/SFP_I2C_SDA"))
    (pad H12 smd circle (at 0.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 117 "/3.3V I/O/PMOD_DQ5"))
    (pad H11 smd circle (at -0.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H10 smd circle (at -1.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 217 "/3.3V I/O/LED2"))
    (pad H9 smd circle (at -2.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 195 "/3.3V I/O/ETH_LED2_P"))
    (pad H8 smd circle (at -3.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad G8 smd circle (at -3.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 215 "/3.3V I/O/LED0"))
    (pad F8 smd circle (at -3.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 216 "/3.3V I/O/LED1"))
    (pad F9 smd circle (at -2.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 122 "/3.3V I/O/PMOD_DQ7"))
    (pad G9 smd circle (at -2.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad G10 smd circle (at -1.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 118 "/3.3V I/O/PMOD_DQ4"))
    (pad F10 smd circle (at -1.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 119 "/3.3V I/O/PMOD_DQ0"))
    (pad F11 smd circle (at -0.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 114 "/3.3V I/O/SFP_TX_DISABLE"))
    (pad G11 smd circle (at -0.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 123 "/3.3V I/O/PMOD_DQ3"))
    (pad G12 smd circle (at 0.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 116 "/3.3V I/O/PMOD_DQ6"))
    (pad F12 smd circle (at 0.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad F13 smd circle (at 1.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /RAM_SDA))
    (pad G13 smd circle (at 1.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 111 "/3.3V I/O/SFP_MOD_ABS"))
    (pad G14 smd circle (at 2.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F14 smd circle (at 2.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 112 "/3.3V I/O/SFP_RS0"))
    (pad F15 smd circle (at 3.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 223 /DDR/RAM_DQS0_P))
    (pad G15 smd circle (at 3.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 224 /DDR/RAM_DM0))
    (pad G16 smd circle (at 4.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 225 /DDR/RAM_DQ0_0))
    (pad F16 smd circle (at 4.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 226 /DDR/RAM_DQS0_N))
    (pad F17 smd circle (at 5.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G17 smd circle (at 5.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 227 /DDR/RAM_DQS2_N))
    (pad H17 smd circle (at 5.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 228 /DDR/RAM_DQS2_P))
    (pad H16 smd circle (at 4.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad J16 smd circle (at 4.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 229 /DDR/RAM_DQ2_3))
    (pad J17 smd circle (at 5.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 230 /DDR/RAM_DQ2_4))
    (pad K17 smd circle (at 5.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 2 /RAM_VREF))
    (pad K16 smd circle (at 4.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad L16 smd circle (at 4.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 168 "Net-(R15-Pad2)"))
    (pad L17 smd circle (at 5.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad M17 smd circle (at 5.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 231 /DDR/RAM_A14))
    (pad M16 smd circle (at 4.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad N16 smd circle (at 4.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N17 smd circle (at 5.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 232 /DDR/RAM_RAS_N))
    (pad P17 smd circle (at 5.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 233 /DDR/RAM_ODT0))
    (pad P16 smd circle (at 4.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 234 /DDR/RAM_CAS_N))
    (pad R16 smd circle (at 4.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 235 /DDR/RAM_DQ7_0))
    (pad R17 smd circle (at 5.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 236 /DDR/RAM_CS1_N))
    (pad T17 smd circle (at 5.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad U17 smd circle (at 5.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 237 /DDR/RAM_DQ4_5))
    (pad U16 smd circle (at 4.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 238 /DDR/RAM_DM7))
    (pad T16 smd circle (at 4.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 239 /DDR/RAM_DQ7_1))
    (pad T15 smd circle (at 3.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 240 /DDR/RAM_DQ7_6))
    (pad U15 smd circle (at 3.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 241 /DDR/RAM_DQ7_7))
    (pad U14 smd circle (at 2.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad T14 smd circle (at 2.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad T13 smd circle (at 1.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 67 "/RGMII PHY/LA0_DQ7_P"))
    (pad U13 smd circle (at 1.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 65 "/RGMII PHY/LA0_DQ7_N"))
    (pad U12 smd circle (at 0.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 82 "/RGMII PHY/LA0_DQ0_P"))
    (pad T12 smd circle (at 0.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad T11 smd circle (at -0.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad U11 smd circle (at -0.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 80 "/RGMII PHY/LA0_DQ0_N"))
    (pad U10 smd circle (at -1.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 242 "/RGMII PHY/CLK_125_AC_P"))
    (pad T10 smd circle (at -1.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad T9 smd circle (at -2.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 78 "/RGMII PHY/LA0_DQ1_P"))
    (pad U9 smd circle (at -2.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad U8 smd circle (at -3.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad T8 smd circle (at -3.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 76 "/RGMII PHY/LA0_DQ1_N"))
    (pad T7 smd circle (at -4.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad U7 smd circle (at -4.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad U6 smd circle (at -5.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad T6 smd circle (at -5.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 243 "/RGMII PHY/RGMII_TXD0"))
    (pad R6 smd circle (at -5.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad R7 smd circle (at -4.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 182 "/RGMII PHY/ETH_RX_DV"))
    (pad P7 smd circle (at -4.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad P6 smd circle (at -5.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 "/FPGA support/FPGA_DONE"))
    (pad N6 smd circle (at -5.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N7 smd circle (at -4.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad M7 smd circle (at -4.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M6 smd circle (at -5.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 190 "/FPGA support/FPGA_RST_N"))
    (pad L6 smd circle (at -5.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 60 "/FPGA support/JTAG_TMS"))
    (pad L7 smd circle (at -4.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 189 "/FPGA support/FPGA_INIT_B"))
    (pad K7 smd circle (at -4.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 59 "/FPGA support/JTAG_TCK"))
    (pad K6 smd circle (at -5.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 57 "/FPGA support/JTAG_TDI"))
    (pad J6 smd circle (at -5.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 191 "Net-(R30-Pad1)"))
    (pad J7 smd circle (at -4.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad H7 smd circle (at -4.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad H6 smd circle (at -5.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G6 smd circle (at -5.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 21 "/FPGA power/GTX_1V0"))
    (pad G7 smd circle (at -4.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 193 "Net-(R31-Pad1)"))
    (pad F7 smd circle (at -4.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F6 smd circle (at -5.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 244 "/SERDES interfaces/REFCLK_125_AC_P"))
    (pad E6 smd circle (at -5.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 21 "/FPGA power/GTX_1V0"))
    (pad D6 smd circle (at -5.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 245 "/SERDES interfaces/REFCLK_156_AC_P"))
    (pad D7 smd circle (at -4.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E7 smd circle (at -4.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E8 smd circle (at -3.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 95 "/3.3V I/O/LA1_UART_RX"))
    (pad D8 smd circle (at -3.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad D9 smd circle (at -2.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 218 "/3.3V I/O/LED3"))
    (pad E9 smd circle (at -2.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 194 "/3.3V I/O/ETH_LED1_P"))
    (pad E10 smd circle (at -1.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D10 smd circle (at -1.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 108 "/3.3V I/O/SFP_RS1"))
    (pad D11 smd circle (at -0.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 121 "/3.3V I/O/PMOD_DQ2"))
    (pad E11 smd circle (at -0.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 120 "/3.3V I/O/PMOD_DQ1"))
    (pad E12 smd circle (at 0.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 115 "/3.3V I/O/SFP_TX_FAULT"))
    (pad D12 smd circle (at 0.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad D13 smd circle (at 1.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E13 smd circle (at 1.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 110 "/SERDES interfaces/SFP_I2C_SCL"))
    (pad E14 smd circle (at 2.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 246 /DDR/RAM_DQ0_7))
    (pad D14 smd circle (at 2.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 2 /RAM_VREF))
    (pad D15 smd circle (at 3.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 247 /DDR/RAM_DQ1_5))
    (pad E15 smd circle (at 3.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad E16 smd circle (at 4.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 248 /DDR/RAM_DQ2_1))
    (pad D16 smd circle (at 4.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 249 /DDR/RAM_DQ1_6))
    (pad D17 smd circle (at 5.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 250 /DDR/RAM_DQ2_2))
    (pad E17 smd circle (at 5.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 251 /DDR/RAM_DM2))
    (pad E18 smd circle (at 6.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 252 /DDR/RAM_DQ2_0))
    (pad D18 smd circle (at 6.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad D19 smd circle (at 7.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 253 /DDR/RAM_DQ2_7))
    (pad E19 smd circle (at 7.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 254 /DDR/RAM_DQ2_6))
    (pad F19 smd circle (at 7.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad F18 smd circle (at 6.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 255 /DDR/RAM_DQ2_5))
    (pad G18 smd circle (at 6.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad G19 smd circle (at 7.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad H19 smd circle (at 7.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 186 "/Boot flash/FLASH_SO"))
    (pad H18 smd circle (at 6.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 165 "Net-(R13-Pad2)"))
    (pad J18 smd circle (at 6.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J19 smd circle (at 7.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad K19 smd circle (at 7.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad K18 smd circle (at 6.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 167 "Net-(R14-Pad2)"))
    (pad L18 smd circle (at 6.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad L19 smd circle (at 7.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 256 /DDR/RAM_A10))
    (pad M19 smd circle (at 7.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M18 smd circle (at 6.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 257 /DDR/RAM_A15))
    (pad N18 smd circle (at 6.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 258 /DDR/RAM_A12))
    (pad N19 smd circle (at 7.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 259 /DDR/RAM_A13))
    (pad P19 smd circle (at 7.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 260 /DDR/RAM_CKE1))
    (pad P18 smd circle (at 6.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad R19 smd circle (at 7.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 2 /RAM_VREF))
    (pad R18 smd circle (at 6.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 261 /DDR/RAM_CK1_N))
    (pad W17 smd circle (at 5.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 262 /DDR/RAM_DQ6_1))
    (pad W18 smd circle (at 6.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad W19 smd circle (at 7.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad T19 smd circle (at 7.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad T18 smd circle (at 6.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 263 /DDR/RAM_DQS4_P))
    (pad U18 smd circle (at 6.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 264 /DDR/RAM_DQS4_N))
    (pad U19 smd circle (at 7.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad V19 smd circle (at 7.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 265 /DDR/RAM_DQ5_7))
    (pad V18 smd circle (at 6.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 266 /DDR/RAM_DQ4_6))
    (pad V17 smd circle (at 5.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 2 /RAM_VREF))
    (pad V16 smd circle (at 4.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad W16 smd circle (at 4.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 267 /DDR/RAM_DQS7_P))
    (pad W15 smd circle (at 3.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 268 /DDR/RAM_DQ7_5))
    (pad V15 smd circle (at 3.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 269 /DDR/RAM_DQ7_4))
    (pad V14 smd circle (at 2.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad W14 smd circle (at 2.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 270 /DDR/RAM_DQ7_2))
    (pad W13 smd circle (at 1.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad V13 smd circle (at 1.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 71 "/RGMII PHY/LA0_DQ6_P"))
    (pad W12 smd circle (at 0.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 70 "/RGMII PHY/LA0_DQ2_P"))
    (pad V12 smd circle (at 0.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 69 "/RGMII PHY/LA0_DQ6_N"))
    (pad W10 smd circle (at -1.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad W11 smd circle (at -0.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 174 "/RGMII PHY/ETH_RXD3"))
    (pad V11 smd circle (at -0.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad V10 smd circle (at -1.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad V9 smd circle (at -2.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 271 "/RGMII PHY/CLK_125_AC_N"))
    (pad W9 smd circle (at -2.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad W8 smd circle (at -3.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad V8 smd circle (at -3.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad V7 smd circle (at -4.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad W7 smd circle (at -4.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad W6 smd circle (at -5.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 178 "/RGMII PHY/ETH_RXD1"))
    (pad V6 smd circle (at -5.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad W4 smd circle (at -7.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 147 "/Expansion connector/LVDS5_N"))
    (pad W5 smd circle (at -6.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 124 "/Expansion connector/LVDS10_P"))
    (pad V5 smd circle (at -6.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad V4 smd circle (at -7.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 145 "/Expansion connector/LVDS5_P"))
    (pad U5 smd circle (at -6.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 151 "/Expansion connector/LVDS7_N"))
    (pad U4 smd circle (at -7.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad T5 smd circle (at -6.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 150 "/Expansion connector/LVDS7_P"))
    (pad T4 smd circle (at -7.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 141 "/Expansion connector/LVDS4_P"))
    (pad R5 smd circle (at -6.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad R4 smd circle (at -7.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 135 "/Expansion connector/LVDS2_N"))
    (pad P5 smd circle (at -6.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 155 "/Expansion connector/LVDS9_N"))
    (pad P4 smd circle (at -7.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 133 "/Expansion connector/LVDS2_P"))
    (pad J20 smd circle (at 8.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 272 /DDR/RAM_A8))
    (pad K20 smd circle (at 8.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad L20 smd circle (at 8.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 273 /DDR/RAM_A11))
    (pad M20 smd circle (at 8.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 274 /DDR/RAM_CK0_N))
    (pad N20 smd circle (at 8.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 275 /DDR/RAM_CKE0))
    (pad P20 smd circle (at 8.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 276 /DDR/RAM_CS0_N))
    (pad R20 smd circle (at 8.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad T20 smd circle (at 8.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 277 /DDR/RAM_DQ4_7))
    (pad U20 smd circle (at 8.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 2 /RAM_VREF))
    (pad V20 smd circle (at 8.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 278 /DDR/RAM_DQ5_5))
    (pad W20 smd circle (at 8.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 279 /DDR/RAM_DQ5_6))
    (pad Y20 smd circle (at 8.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad Y19 smd circle (at 7.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 280 /DDR/RAM_DQ6_0))
    (pad Y18 smd circle (at 6.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 281 /DDR/RAM_DM6))
    (pad Y17 smd circle (at 5.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 282 /DDR/RAM_DQ6_2))
    (pad Y16 smd circle (at 4.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 283 /DDR/RAM_DQS7_N))
    (pad Y15 smd circle (at 3.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad Y14 smd circle (at 2.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 284 /DDR/RAM_DQ7_3))
    (pad Y13 smd circle (at 1.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 83 "/RGMII PHY/LA0_DQ4_P"))
    (pad Y12 smd circle (at 0.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 68 "/RGMII PHY/LA0_DQ2_N"))
    (pad Y11 smd circle (at -0.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 176 "/RGMII PHY/ETH_RXD2"))
    (pad Y10 smd circle (at -1.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad Y9 smd circle (at -2.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad Y8 smd circle (at -3.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 184 "/RGMII PHY/ETH_RX_CLK"))
    (pad Y7 smd circle (at -4.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad Y6 smd circle (at -5.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 180 "/RGMII PHY/ETH_RXD0"))
    (pad Y5 smd circle (at -6.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad Y4 smd circle (at -7.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 126 "/Expansion connector/LVDS10_N"))
    (pad Y3 smd circle (at -8.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 132 "/Expansion connector/LVDS12_P"))
    (pad W3 smd circle (at -8.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad V3 smd circle (at -8.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 152 "/Expansion connector/LVDS8_P"))
    (pad U3 smd circle (at -8.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 143 "/Expansion connector/LVDS4_N"))
    (pad T3 smd circle (at -8.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 139 "/Expansion connector/LVDS3_N"))
    (pad R3 smd circle (at -8.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 137 "/Expansion connector/LVDS3_P"))
    (pad P3 smd circle (at -8.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H20 smd circle (at 8.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 285 /DDR/RAM_A9))
    (pad G20 smd circle (at 8.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad F20 smd circle (at 8.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad E20 smd circle (at 8.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D20 smd circle (at 8.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad C20 smd circle (at 8.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 2 /RAM_VREF))
    (pad C19 smd circle (at 7.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 286 /DDR/RAM_DM3))
    (pad C18 smd circle (at 6.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad C17 smd circle (at 5.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 287 /DDR/RAM_DQ1_7))
    (pad C16 smd circle (at 4.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C15 smd circle (at 3.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 288 /DDR/RAM_DQ1_0))
    (pad C14 smd circle (at 2.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 289 /DDR/RAM_DM1))
    (pad C13 smd circle (at 1.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 290 /DDR/RAM_DQ0_5))
    (pad C12 smd circle (at 0.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 291 /DDR/RAM_DQ0_1))
    (pad C11 smd circle (at -0.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad C10 smd circle (at -1.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 109 "/3.3V I/O/SFP_RX_LOS"))
    (pad C9 smd circle (at -2.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 292 "/3.3V I/O/LA0_12V0_FAULT"))
    (pad C8 smd circle (at -3.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 74 "/3.3V I/O/LA0_UART_TX"))
    (pad C7 smd circle (at -4.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C6 smd circle (at -5.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 21 "/FPGA power/GTX_1V0"))
    (pad H22 smd circle (at 10.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 293 /DDR/RAM_A2))
    (pad H21 smd circle (at 9.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G21 smd circle (at 9.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 294 /DDR/RAM_A4))
    (pad G22 smd circle (at 10.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 295 /DDR/RAM_A3))
    (pad F22 smd circle (at 10.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad F21 smd circle (at 9.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 296 /DDR/RAM_A5))
    (pad E21 smd circle (at 9.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 297 /DDR/RAM_A0))
    (pad E22 smd circle (at 10.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 298 /DDR/RAM_A1))
    (pad D22 smd circle (at 10.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 299 /DDR/RAM_DQ3_5))
    (pad D21 smd circle (at 9.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 300 /DDR/RAM_DQ3_4))
    (pad C21 smd circle (at 9.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad C22 smd circle (at 10.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 301 /DDR/RAM_DQS3_P))
    (pad B22 smd circle (at 10.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 302 /DDR/RAM_DQS3_N))
    (pad B21 smd circle (at 9.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 303 /DDR/RAM_DQ3_7))
    (pad B20 smd circle (at 8.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 304 /DDR/RAM_DQ3_6))
    (pad B19 smd circle (at 7.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B18 smd circle (at 6.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 305 /DDR/RAM_DQ3_0))
    (pad B17 smd circle (at 5.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 306 /DDR/RAM_DQ1_3))
    (pad B16 smd circle (at 4.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 307 /DDR/RAM_DQ1_1))
    (pad B15 smd circle (at 3.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 308 /DDR/RAM_DQS1_P))
    (pad B14 smd circle (at 2.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad B13 smd circle (at 1.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 309 /DDR/RAM_DQ0_6))
    (pad B12 smd circle (at 0.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 310 /DDR/RAM_DQ0_2))
    (pad B11 smd circle (at -0.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 311 "/3.3V I/O/LA1_12V0_FAULT"))
    (pad B10 smd circle (at -1.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 205 "/3.3V I/O/LA0_12V0_EN"))
    (pad B9 smd circle (at -2.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B8 smd circle (at -3.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 75 "/3.3V I/O/LA0_UART_RX"))
    (pad B7 smd circle (at -4.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B6 smd circle (at -5.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 62 "/SERDES interfaces/GTX_RX3_P"))
    (pad J22 smd circle (at 10.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 312 /DDR/RAM_A7))
    (pad J21 smd circle (at 9.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 313 /DDR/RAM_A6))
    (pad K21 smd circle (at 9.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 314 /DDR/RAM_BA0))
    (pad K22 smd circle (at 10.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 211 /DDR/RAM_RESET_N))
    (pad L22 smd circle (at 10.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L21 smd circle (at 9.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 315 /DDR/RAM_CK1_P))
    (pad M21 smd circle (at 9.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 316 /DDR/RAM_CK0_P))
    (pad M22 smd circle (at 10.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 317 /DDR/RAM_BA1))
    (pad N22 smd circle (at 10.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 318 /DDR/RAM_BA2))
    (pad N21 smd circle (at 9.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad P21 smd circle (at 9.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 319 /DDR/RAM_ODT1))
    (pad P22 smd circle (at 10.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 320 /DDR/RAM_WE_N))
    (pad R22 smd circle (at 10.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad R21 smd circle (at 9.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad T22 smd circle (at 10.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad T21 smd circle (at 9.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 321 /DDR/RAM_DM4))
    (pad U21 smd circle (at 9.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 322 /DDR/RAM_DQ4_0))
    (pad U22 smd circle (at 10.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 323 /DDR/RAM_DQ4_1))
    (pad V22 smd circle (at 10.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 324 /DDR/RAM_DQ4_2))
    (pad V21 smd circle (at 9.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad W21 smd circle (at 9.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 325 /DDR/RAM_DQ4_3))
    (pad W22 smd circle (at 10.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 326 /DDR/RAM_DQ4_4))
    (pad Y22 smd circle (at 10.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 327 /DDR/RAM_DQ5_0))
    (pad Y21 smd circle (at 9.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 328 /DDR/RAM_DM5))
    (pad AB14 smd circle (at 2.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad AB15 smd circle (at 3.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 329 /DDR/RAM_DQ6_3))
    (pad AB16 smd circle (at 4.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 330 /DDR/RAM_DQ6_4))
    (pad AB17 smd circle (at 5.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 331 /DDR/RAM_DQ6_6))
    (pad AB18 smd circle (at 6.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 332 /DDR/RAM_DQS6_N))
    (pad AB19 smd circle (at 7.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AB20 smd circle (at 8.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 333 /DDR/RAM_DQ5_4))
    (pad AB21 smd circle (at 9.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 334 /DDR/RAM_DQ5_2))
    (pad AB22 smd circle (at 10.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 335 /DDR/RAM_DQS5_N))
    (pad AA22 smd circle (at 10.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AA21 smd circle (at 9.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 336 /DDR/RAM_DQS5_P))
    (pad AA20 smd circle (at 8.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 337 /DDR/RAM_DQ5_1))
    (pad AA19 smd circle (at 7.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 338 /DDR/RAM_DQ5_3))
    (pad AA18 smd circle (at 6.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 339 /DDR/RAM_DQS6_P))
    (pad AA17 smd circle (at 5.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad AA16 smd circle (at 4.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 340 /DDR/RAM_DQ6_5))
    (pad AA15 smd circle (at 3.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad AA14 smd circle (at 2.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 341 /DDR/RAM_DQ6_7))
    (pad AB8 smd circle (at -3.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 342 "/RGMII PHY/RGMII_TXD3"))
    (pad AB9 smd circle (at -2.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AB10 smd circle (at -1.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 199 "/RGMII PHY/ETH_MDIO"))
    (pad AB11 smd circle (at -0.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 64 "/RGMII PHY/LA0_DQ3_N"))
    (pad AB12 smd circle (at 0.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 77 "/RGMII PHY/LA0_DQ5_N"))
    (pad AB13 smd circle (at 1.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 79 "/RGMII PHY/LA0_DQ5_P"))
    (pad AA13 smd circle (at 1.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 81 "/RGMII PHY/LA0_DQ4_N"))
    (pad AA12 smd circle (at 0.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AA11 smd circle (at -0.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 66 "/RGMII PHY/LA0_DQ3_P"))
    (pad AA10 smd circle (at -1.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 196 "/RGMII PHY/ETH_LED2_N_1V8"))
    (pad AA9 smd circle (at -2.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 343 "/RGMII PHY/ETH_MDC"))
    (pad AA8 smd circle (at -3.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 344 "/RGMII PHY/ETH_RST_N"))
    (pad AA7 smd circle (at -4.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad AA6 smd circle (at -5.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 345 "/RGMII PHY/RGMII_TX_EN"))
    (pad AA5 smd circle (at -6.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 346 "/RGMII PHY/RGMII_TXD1"))
    (pad AA4 smd circle (at -7.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 144 "/Expansion connector/LVDS15_P"))
    (pad AA3 smd circle (at -8.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 140 "/Expansion connector/LVDS14_P"))
    (pad AB7 smd circle (at -4.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 347 "/RGMII PHY/RGMII_TX_CLK"))
    (pad AB6 smd circle (at -5.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 197 "/RGMII PHY/ETH_LED1_N_1V8"))
    (pad AB5 smd circle (at -6.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 348 "/RGMII PHY/RGMII_TXD2"))
    (pad AB4 smd circle (at -7.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad AB3 smd circle (at -8.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 146 "/Expansion connector/LVDS15_N"))
    (pad AB2 smd circle (at -9.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 142 "/Expansion connector/LVDS14_N"))
    (pad AB1 smd circle (at -10.5 10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 138 "/Expansion connector/LVDS13_N"))
    (pad AA1 smd circle (at -10.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 136 "/Expansion connector/LVDS13_P"))
    (pad AA2 smd circle (at -9.5 9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad Y2 smd circle (at -9.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 134 "/Expansion connector/LVDS12_N"))
    (pad Y1 smd circle (at -10.5 8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 130 "/Expansion connector/LVDS11_N"))
    (pad W1 smd circle (at -10.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 128 "/Expansion connector/LVDS11_P"))
    (pad W2 smd circle (at -9.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 153 "/Expansion connector/LVDS8_N"))
    (pad V2 smd circle (at -9.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 149 "/Expansion connector/LVDS6_N"))
    (pad V1 smd circle (at -10.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad U1 smd circle (at -10.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 131 "/Expansion connector/LVDS1_N"))
    (pad U2 smd circle (at -9.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 148 "/Expansion connector/LVDS6_P"))
    (pad T2 smd circle (at -9.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad T1 smd circle (at -10.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 129 "/Expansion connector/LVDS1_P"))
    (pad R1 smd circle (at -10.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 85 "/Expansion connector/LA1_DQ7_N"))
    (pad R2 smd circle (at -9.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 89 "/Expansion connector/LA1_DQ6_N"))
    (pad P2 smd circle (at -9.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 91 "/Expansion connector/LA1_DQ6_P"))
    (pad P1 smd circle (at -10.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 87 "/Expansion connector/LA1_DQ7_P"))
    (pad N1 smd circle (at -10.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad N2 smd circle (at -9.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 101 "/Expansion connector/LA1_DQ4_N"))
    (pad N3 smd circle (at -8.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 103 "/Expansion connector/LA1_DQ4_P"))
    (pad N4 smd circle (at -7.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 127 "/Expansion connector/LVDS0_N"))
    (pad N5 smd circle (at -6.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 154 "/Expansion connector/LVDS9_P"))
    (pad M5 smd circle (at -6.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 125 "/Expansion connector/LVDS0_P"))
    (pad M4 smd circle (at -7.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad M3 smd circle (at -8.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 100 "/Expansion connector/LA1_DQ0_N"))
    (pad M2 smd circle (at -9.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 90 "/Expansion connector/LA1_DQ2_P"))
    (pad M1 smd circle (at -10.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Expansion connector/LA1_DQ2_N"))
    (pad L5 smd circle (at -6.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 99 "/Expansion connector/LA1_DQ5_P"))
    (pad L4 smd circle (at -7.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 97 "/Expansion connector/LA1_DQ5_N"))
    (pad L3 smd circle (at -8.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 102 "/Expansion connector/LA1_DQ0_P"))
    (pad L2 smd circle (at -9.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L1 smd circle (at -10.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 96 "/Expansion connector/LA1_DQ1_N"))
    (pad K1 smd circle (at -10.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 98 "/Expansion connector/LA1_DQ1_P"))
    (pad K2 smd circle (at -9.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 84 "/Expansion connector/LA1_DQ3_N"))
    (pad K3 smd circle (at -8.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 86 "/Expansion connector/LA1_DQ3_P"))
    (pad K4 smd circle (at -7.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad K5 smd circle (at -6.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J5 smd circle (at -6.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J4 smd circle (at -7.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 20 "/FPGA power/GTX_1V8"))
    (pad J3 smd circle (at -8.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H3 smd circle (at -8.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H4 smd circle (at -7.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H5 smd circle (at -6.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G5 smd circle (at -6.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G4 smd circle (at -7.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 105 "/SERDES interfaces/SFP_RX_P"))
    (pad G3 smd circle (at -8.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 104 "/SERDES interfaces/SFP_RX_N"))
    (pad F5 smd circle (at -6.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 349 "/SERDES interfaces/REFCLK_125_AC_N"))
    (pad F4 smd circle (at -7.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F3 smd circle (at -8.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E3 smd circle (at -8.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 30 "/SERDES interfaces/GTX_RX1_N"))
    (pad E4 smd circle (at -7.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 28 "/SERDES interfaces/GTX_RX1_P"))
    (pad E5 smd circle (at -6.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D5 smd circle (at -6.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 350 "/SERDES interfaces/REFCLK_156_AC_N"))
    (pad D4 smd circle (at -7.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D3 smd circle (at -8.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J1 smd circle (at -10.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J2 smd circle (at -9.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H2 smd circle (at -9.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 170 "Net-(R16-Pad2)"))
    (pad H1 smd circle (at -10.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 19 /GTX_1V2))
    (pad G1 smd circle (at -10.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G2 smd circle (at -9.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 19 /GTX_1V2))
    (pad F2 smd circle (at -9.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 107 "/SERDES interfaces/SFP_TX_P"))
    (pad F1 smd circle (at -10.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 106 "/SERDES interfaces/SFP_TX_N"))
    (pad E1 smd circle (at -10.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E2 smd circle (at -9.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 19 /GTX_1V2))
    (pad D2 smd circle (at -9.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 36 "/SERDES interfaces/GTX_TX1_P"))
    (pad D1 smd circle (at -10.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 38 "/SERDES interfaces/GTX_TX1_N"))
    (pad C1 smd circle (at -10.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C5 smd circle (at -6.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B5 smd circle (at -6.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 63 "/SERDES interfaces/GTX_RX3_N"))
    (pad C2 smd circle (at -9.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 19 /GTX_1V2))
    (pad C3 smd circle (at -8.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 26 "/SERDES interfaces/GTX_RX2_N"))
    (pad C4 smd circle (at -7.5 -8.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 24 "/SERDES interfaces/GTX_RX2_P"))
    (pad B4 smd circle (at -7.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B3 smd circle (at -8.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B2 smd circle (at -9.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 32 "/SERDES interfaces/GTX_TX2_P"))
    (pad B1 smd circle (at -10.5 -9.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 34 "/SERDES interfaces/GTX_TX2_N"))
    (pad A22 smd circle (at 10.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A21 smd circle (at 9.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 351 /DDR/RAM_DQ3_3))
    (pad A20 smd circle (at 8.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 352 /DDR/RAM_DQ3_2))
    (pad A19 smd circle (at 7.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 353 /DDR/RAM_DQ3_1))
    (pad A18 smd circle (at 6.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 354 /DDR/RAM_DQ1_4))
    (pad A17 smd circle (at 5.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad A16 smd circle (at 4.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 355 /DDR/RAM_DQ1_2))
    (pad A15 smd circle (at 3.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 356 /DDR/RAM_DQS1_N))
    (pad A14 smd circle (at 2.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 357 /DDR/RAM_DQ0_4))
    (pad A13 smd circle (at 1.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 358 /DDR/RAM_DQ0_3))
    (pad A12 smd circle (at 0.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A11 smd circle (at -0.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 93 "/3.3V I/O/LA1_PRESENCE_DETECT"))
    (pad A10 smd circle (at -1.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 94 "/3.3V I/O/LA1_UART_TX"))
    (pad A9 smd circle (at -2.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 206 "/3.3V I/O/LA1_12V0_EN"))
    (pad A8 smd circle (at -3.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 73 "/3.3V I/O/LA0_PRESENCE_DETECT"))
    (pad A7 smd circle (at -4.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A6 smd circle (at -5.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 21 "/FPGA power/GTX_1V0"))
    (pad A5 smd circle (at -6.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A4 smd circle (at -7.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 46 "/SERDES interfaces/GTX_TX3_P"))
    (pad A3 smd circle (at -8.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 61 "/SERDES interfaces/GTX_TX3_N"))
    (pad A2 smd circle (at -9.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 19 /GTX_1V2))
    (pad A1 smd circle (at -10.5 -10.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model ":share:Generic/User Library-FBGA484.STEP"
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SODIMM_DDR3_TE_2013289-1 (layer F.Cu) (tedit 60DC9B0D) (tstamp 6198005D)
    (at 73.825001 27.575001)
    (path /618C589A/618C5D61)
    (attr smd)
    (fp_text reference U4 (at 0 -8) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value DDR3_SODIMM (at 0 -9) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 36 -6.5) (end 36 30) (layer F.SilkS) (width 0.15))
    (fp_line (start -36 -6.5) (end -36 30) (layer F.SilkS) (width 0.15))
    (fp_line (start -36 -6.5) (end 36 -6.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -36 30) (end 36 30) (layer F.SilkS) (width 0.15))
    (pad ~ smd rect (at -32.8 12) (size 3.5 4.6) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 32.8 12) (size 3.5 4.6) (layers F.Cu F.Paste F.Mask))
    (pad "" np_thru_hole circle (at -33.4 0) (size 1.6 1.6) (drill 1.6) (layers *.Cu *.Mask))
    (pad "" np_thru_hole circle (at 33.4 0) (size 1.6 1.6) (drill 1.6) (layers *.Cu *.Mask))
    (pad 204 smd rect (at -31.65 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 4 /RAM_VTT))
    (pad 203 smd rect (at -31.35 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 4 /RAM_VTT))
    (pad 202 smd rect (at -31.05 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 221 /RAM_SCL))
    (pad 201 smd rect (at -30.75 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 200 smd rect (at -30.45 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 222 /RAM_SDA))
    (pad 199 smd rect (at -30.15 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad 198 smd rect (at -29.85 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask))
    (pad 197 smd rect (at -29.55 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 196 smd rect (at -29.25 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 195 smd rect (at -28.95 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 194 smd rect (at -28.65 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 241 /DDR/RAM_DQ7_7))
    (pad 193 smd rect (at -28.35 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 284 /DDR/RAM_DQ7_3))
    (pad 192 smd rect (at -28.05 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 240 /DDR/RAM_DQ7_6))
    (pad 191 smd rect (at -27.75 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 270 /DDR/RAM_DQ7_2))
    (pad 190 smd rect (at -27.45 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 189 smd rect (at -27.15 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 188 smd rect (at -26.85 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 267 /DDR/RAM_DQS7_P))
    (pad 187 smd rect (at -26.55 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 238 /DDR/RAM_DM7))
    (pad 186 smd rect (at -26.25 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 283 /DDR/RAM_DQS7_N))
    (pad 185 smd rect (at -25.95 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 184 smd rect (at -25.65 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 183 smd rect (at -25.35 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 239 /DDR/RAM_DQ7_1))
    (pad 182 smd rect (at -25.05 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 268 /DDR/RAM_DQ7_5))
    (pad 181 smd rect (at -24.75 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 235 /DDR/RAM_DQ7_0))
    (pad 180 smd rect (at -24.45 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 269 /DDR/RAM_DQ7_4))
    (pad 179 smd rect (at -24.15 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 178 smd rect (at -23.85 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 177 smd rect (at -23.55 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 329 /DDR/RAM_DQ6_3))
    (pad 176 smd rect (at -23.25 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 341 /DDR/RAM_DQ6_7))
    (pad 175 smd rect (at -22.95 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 282 /DDR/RAM_DQ6_2))
    (pad 174 smd rect (at -22.65 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 331 /DDR/RAM_DQ6_6))
    (pad 173 smd rect (at -22.35 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 172 smd rect (at -22.05 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 171 smd rect (at -21.75 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 339 /DDR/RAM_DQS6_P))
    (pad 170 smd rect (at -21.45 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 281 /DDR/RAM_DM6))
    (pad 169 smd rect (at -21.15 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 332 /DDR/RAM_DQS6_N))
    (pad 168 smd rect (at -20.85 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 167 smd rect (at -20.55 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 166 smd rect (at -20.25 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 340 /DDR/RAM_DQ6_5))
    (pad 165 smd rect (at -19.95 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 262 /DDR/RAM_DQ6_1))
    (pad 164 smd rect (at -19.65 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 330 /DDR/RAM_DQ6_4))
    (pad 163 smd rect (at -19.35 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 280 /DDR/RAM_DQ6_0))
    (pad 162 smd rect (at -19.05 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 161 smd rect (at -18.75 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 160 smd rect (at -18.45 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 265 /DDR/RAM_DQ5_7))
    (pad 159 smd rect (at -18.15 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 338 /DDR/RAM_DQ5_3))
    (pad 158 smd rect (at -17.85 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 279 /DDR/RAM_DQ5_6))
    (pad 157 smd rect (at -17.55 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 334 /DDR/RAM_DQ5_2))
    (pad 156 smd rect (at -17.25 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 155 smd rect (at -16.95 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 154 smd rect (at -16.65 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 336 /DDR/RAM_DQS5_P))
    (pad 153 smd rect (at -16.35 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 328 /DDR/RAM_DM5))
    (pad 152 smd rect (at -16.05 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 335 /DDR/RAM_DQS5_N))
    (pad 151 smd rect (at -15.75 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 150 smd rect (at -15.45 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 149 smd rect (at -15.15 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 337 /DDR/RAM_DQ5_1))
    (pad 148 smd rect (at -14.85 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 278 /DDR/RAM_DQ5_5))
    (pad 147 smd rect (at -14.55 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 327 /DDR/RAM_DQ5_0))
    (pad 146 smd rect (at -14.25 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 333 /DDR/RAM_DQ5_4))
    (pad 145 smd rect (at -13.95 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 144 smd rect (at -13.65 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 143 smd rect (at -13.35 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 325 /DDR/RAM_DQ4_3))
    (pad 142 smd rect (at -13.05 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 277 /DDR/RAM_DQ4_7))
    (pad 141 smd rect (at -12.75 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 324 /DDR/RAM_DQ4_2))
    (pad 140 smd rect (at -12.45 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 266 /DDR/RAM_DQ4_6))
    (pad 139 smd rect (at -12.15 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 138 smd rect (at -11.85 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 137 smd rect (at -11.55 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 263 /DDR/RAM_DQS4_P))
    (pad 136 smd rect (at -11.25 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 321 /DDR/RAM_DM4))
    (pad 135 smd rect (at -10.95 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 264 /DDR/RAM_DQS4_N))
    (pad 134 smd rect (at -10.65 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 133 smd rect (at -10.35 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 132 smd rect (at -10.05 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 237 /DDR/RAM_DQ4_5))
    (pad 131 smd rect (at -9.75 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 323 /DDR/RAM_DQ4_1))
    (pad 130 smd rect (at -9.45 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 326 /DDR/RAM_DQ4_4))
    (pad 129 smd rect (at -9.15 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 322 /DDR/RAM_DQ4_0))
    (pad 128 smd rect (at -8.85 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 127 smd rect (at -8.55 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 126 smd rect (at -8.25 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 2 /RAM_VREF))
    (pad 125 smd rect (at -7.95 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 164 /DDR/RAM_TEST))
    (pad 124 smd rect (at -7.65 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 123 smd rect (at -7.35 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 122 smd rect (at -7.05 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask))
    (pad 121 smd rect (at -6.75 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 236 /DDR/RAM_CS1_N))
    (pad 120 smd rect (at -6.45 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 319 /DDR/RAM_ODT1))
    (pad 119 smd rect (at -6.15 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 259 /DDR/RAM_A13))
    (pad 118 smd rect (at -5.85 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 117 smd rect (at -5.55 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 116 smd rect (at -5.25 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 233 /DDR/RAM_ODT0))
    (pad 115 smd rect (at -4.95 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 234 /DDR/RAM_CAS_N))
    (pad 114 smd rect (at -4.65 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 276 /DDR/RAM_CS0_N))
    (pad 113 smd rect (at -4.35 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 320 /DDR/RAM_WE_N))
    (pad 112 smd rect (at -4.05 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 111 smd rect (at -3.75 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 110 smd rect (at -3.45 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 232 /DDR/RAM_RAS_N))
    (pad 109 smd rect (at -3.15 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 314 /DDR/RAM_BA0))
    (pad 108 smd rect (at -2.85 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 317 /DDR/RAM_BA1))
    (pad 107 smd rect (at -2.55 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 256 /DDR/RAM_A10))
    (pad 106 smd rect (at -2.25 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 105 smd rect (at -1.95 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 104 smd rect (at -1.65 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 261 /DDR/RAM_CK1_N))
    (pad 103 smd rect (at -1.35 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 274 /DDR/RAM_CK0_N))
    (pad 102 smd rect (at -1.05 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 315 /DDR/RAM_CK1_P))
    (pad 101 smd rect (at -0.75 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 316 /DDR/RAM_CK0_P))
    (pad 100 smd rect (at -0.45 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 99 smd rect (at -0.15 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 98 smd rect (at 0.15 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 297 /DDR/RAM_A0))
    (pad 97 smd rect (at 0.45 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 298 /DDR/RAM_A1))
    (pad 96 smd rect (at 0.75 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 293 /DDR/RAM_A2))
    (pad 95 smd rect (at 1.05 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 295 /DDR/RAM_A3))
    (pad 94 smd rect (at 1.35 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 93 smd rect (at 1.65 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 92 smd rect (at 1.95 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 294 /DDR/RAM_A4))
    (pad 91 smd rect (at 2.25 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 296 /DDR/RAM_A5))
    (pad 90 smd rect (at 2.55 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 313 /DDR/RAM_A6))
    (pad 89 smd rect (at 2.85 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 272 /DDR/RAM_A8))
    (pad 88 smd rect (at 3.15 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 87 smd rect (at 3.45 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 86 smd rect (at 3.75 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 312 /DDR/RAM_A7))
    (pad 85 smd rect (at 4.05 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 285 /DDR/RAM_A9))
    (pad 84 smd rect (at 4.35 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 273 /DDR/RAM_A11))
    (pad 83 smd rect (at 4.65 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 258 /DDR/RAM_A12))
    (pad 82 smd rect (at 4.95 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 81 smd rect (at 5.25 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 80 smd rect (at 5.55 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 231 /DDR/RAM_A14))
    (pad 79 smd rect (at 5.85 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 318 /DDR/RAM_BA2))
    (pad 78 smd rect (at 6.15 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 257 /DDR/RAM_A15))
    (pad 77 smd rect (at 6.45 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask))
    (pad 76 smd rect (at 6.75 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 75 smd rect (at 7.05 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 74 smd rect (at 7.35 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 260 /DDR/RAM_CKE1))
    (pad 73 smd rect (at 7.65 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 275 /DDR/RAM_CKE0))
    (pad 72 smd rect (at 10.35 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 71 smd rect (at 10.65 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 70 smd rect (at 10.95 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 303 /DDR/RAM_DQ3_7))
    (pad 69 smd rect (at 11.25 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 351 /DDR/RAM_DQ3_3))
    (pad 68 smd rect (at 11.55 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 304 /DDR/RAM_DQ3_6))
    (pad 67 smd rect (at 11.85 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 352 /DDR/RAM_DQ3_2))
    (pad 66 smd rect (at 12.15 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 65 smd rect (at 12.45 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 64 smd rect (at 12.75 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 301 /DDR/RAM_DQS3_P))
    (pad 63 smd rect (at 13.05 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 286 /DDR/RAM_DM3))
    (pad 62 smd rect (at 13.35 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 302 /DDR/RAM_DQS3_N))
    (pad 61 smd rect (at 13.65 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 60 smd rect (at 13.95 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 59 smd rect (at 14.25 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 353 /DDR/RAM_DQ3_1))
    (pad 58 smd rect (at 14.55 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 299 /DDR/RAM_DQ3_5))
    (pad 57 smd rect (at 14.85 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 305 /DDR/RAM_DQ3_0))
    (pad 56 smd rect (at 15.15 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 300 /DDR/RAM_DQ3_4))
    (pad 55 smd rect (at 15.45 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 54 smd rect (at 15.75 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 53 smd rect (at 16.05 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 229 /DDR/RAM_DQ2_3))
    (pad 52 smd rect (at 16.35 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 253 /DDR/RAM_DQ2_7))
    (pad 51 smd rect (at 16.65 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 250 /DDR/RAM_DQ2_2))
    (pad 50 smd rect (at 16.95 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 254 /DDR/RAM_DQ2_6))
    (pad 49 smd rect (at 17.25 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 48 smd rect (at 17.55 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 47 smd rect (at 17.85 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 228 /DDR/RAM_DQS2_P))
    (pad 46 smd rect (at 18.15 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 251 /DDR/RAM_DM2))
    (pad 45 smd rect (at 18.45 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 227 /DDR/RAM_DQS2_N))
    (pad 44 smd rect (at 18.75 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 43 smd rect (at 19.05 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 42 smd rect (at 19.35 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 255 /DDR/RAM_DQ2_5))
    (pad 41 smd rect (at 19.65 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 248 /DDR/RAM_DQ2_1))
    (pad 40 smd rect (at 19.95 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 230 /DDR/RAM_DQ2_4))
    (pad 39 smd rect (at 20.25 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 252 /DDR/RAM_DQ2_0))
    (pad 38 smd rect (at 20.55 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 37 smd rect (at 20.85 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 36 smd rect (at 21.15 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 287 /DDR/RAM_DQ1_7))
    (pad 35 smd rect (at 21.45 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 306 /DDR/RAM_DQ1_3))
    (pad 34 smd rect (at 21.75 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 249 /DDR/RAM_DQ1_6))
    (pad 33 smd rect (at 22.05 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 355 /DDR/RAM_DQ1_2))
    (pad 32 smd rect (at 22.35 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 31 smd rect (at 22.65 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 30 smd rect (at 22.95 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 211 /DDR/RAM_RESET_N))
    (pad 29 smd rect (at 23.25 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 308 /DDR/RAM_DQS1_P))
    (pad 28 smd rect (at 23.55 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 289 /DDR/RAM_DM1))
    (pad 27 smd rect (at 23.85 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 356 /DDR/RAM_DQS1_N))
    (pad 26 smd rect (at 24.15 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 25 smd rect (at 24.45 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 24 smd rect (at 24.75 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 247 /DDR/RAM_DQ1_5))
    (pad 23 smd rect (at 25.05 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 307 /DDR/RAM_DQ1_1))
    (pad 22 smd rect (at 25.35 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 354 /DDR/RAM_DQ1_4))
    (pad 21 smd rect (at 25.65 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 288 /DDR/RAM_DQ1_0))
    (pad 20 smd rect (at 25.95 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 19 smd rect (at 26.25 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at 26.55 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 246 /DDR/RAM_DQ0_7))
    (pad 17 smd rect (at 26.85 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 358 /DDR/RAM_DQ0_3))
    (pad 16 smd rect (at 27.15 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 309 /DDR/RAM_DQ0_6))
    (pad 15 smd rect (at 27.45 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 310 /DDR/RAM_DQ0_2))
    (pad 14 smd rect (at 27.75 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 13 smd rect (at 28.05 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 12 smd rect (at 28.35 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 223 /DDR/RAM_DQS0_P))
    (pad 11 smd rect (at 28.65 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 224 /DDR/RAM_DM0))
    (pad 10 smd rect (at 28.95 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 226 /DDR/RAM_DQS0_N))
    (pad 9 smd rect (at 29.25 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 29.55 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 7 smd rect (at 29.85 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 291 /DDR/RAM_DQ0_1))
    (pad 6 smd rect (at 30.15 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 290 /DDR/RAM_DQ0_5))
    (pad 5 smd rect (at 30.45 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 225 /DDR/RAM_DQ0_0))
    (pad 4 smd rect (at 30.75 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 357 /DDR/RAM_DQ0_4))
    (pad 3 smd rect (at 31.05 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 31.35 4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at 31.65 -4.1) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 2 /RAM_VREF))
    (model ":datasheets:TE/DDR3 SODIMM/c-2013289-1-b-3d.stp"
      (offset (xyz 0 -4 2.5))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
    (model ":datasheets:TE/DDR3 SODIMM/JEDEC DDR3 204P SODIMM (1_5V).wrl"
      (offset (xyz 0 0.5 3.5))
      (scale (xyz 393.7 393.7 393.7))
      (rotate (xyz -90 0 180))
    )
  )

  (module azonenberg_pcb:MODULE_MURATA_MYTNA1R84RELA2RA (layer F.Cu) (tedit 6195CE6F) (tstamp 6197FF85)
    (at 151.975001 50.125001)
    (path /6189D312/618A80FB)
    (fp_text reference U3 (at 0 5.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value MYTNA1R84RELA2RA (at 0 7.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -5.25 -4.5) (end 5.25 -4.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.25 -4.5) (end 5.25 4.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.25 4.5) (end -5.25 4.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -5.25 4.5) (end -5.25 -4.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -5.25 -3.75) (end -4.5 -4.5) (layer F.SilkS) (width 0.15))
    (pad H6 smd rect (at 4.375 3.125) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad G6 smd rect (at 3.125 3.125) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask))
    (pad F6 smd rect (at 1.875 3.125) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask))
    (pad E6 smd rect (at 0.625 3.125) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask))
    (pad D6 smd rect (at -0.625 3.125) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask))
    (pad C6 smd rect (at -1.875 3.125) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask))
    (pad B6 smd rect (at -3.125 3.125) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A6 smd rect (at -4.375 3.125) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H5 smd rect (at 4.375 1.875) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad G5 smd rect (at 3.125 1.875) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad F5 smd rect (at 1.875 1.875) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E5 smd rect (at 0.625 1.875) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D5 smd rect (at -0.625 1.875) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C5 smd rect (at -1.875 1.875) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B5 smd rect (at -3.125 1.875) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A5 smd rect (at -4.375 1.875) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H4 smd rect (at 4.375 0.625) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad G4 smd rect (at 3.125 0.625) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad F4 smd rect (at 1.875 0.625) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E4 smd rect (at 0.625 0.625) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D4 smd rect (at -0.625 0.625) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C4 smd rect (at -1.875 0.625) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B4 smd rect (at -3.125 0.625) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A4 smd rect (at -4.375 0.625) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H3 smd rect (at 4.375 -0.625) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G3 smd rect (at 3.125 -0.625) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F3 smd rect (at 1.875 -0.625) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E3 smd rect (at 0.625 -0.625) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D3 smd rect (at -0.625 -0.625) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C3 smd custom (at -1.675 -0.425) (size 0.55 0.55) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND) (zone_connect 0)
      (options (clearance outline) (anchor rect))
      (primitives
        (gr_poly (pts
           (xy 0.275 0.275) (xy 0.275 -0.675) (xy -0.275 -0.675) (xy -0.675 -0.275) (xy -0.675 0.275)
) (width 0))
      ))
    (pad B3 smd rect (at -3.125 -0.625) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 203 /12V0))
    (pad A3 smd rect (at -4.375 -0.625) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 203 /12V0))
    (pad H2 smd rect (at 4.375 -1.875) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G2 smd rect (at 3.125 -1.875) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F2 smd rect (at 1.875 -1.875) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E2 smd rect (at 0.625 -1.875) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D2 smd rect (at -0.625 -1.875) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C2 smd rect (at -1.875 -1.875) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B2 smd rect (at -3.125 -1.875) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 203 /12V0))
    (pad A2 smd rect (at -4.375 -1.875) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 203 /12V0))
    (pad H1 smd rect (at 4.375 -3.125) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G1 smd rect (at 3.125 -3.125) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F1 smd rect (at 1.875 -3.125) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 208 "/Power Supply/1V0_SENSE"))
    (pad E1 smd rect (at 0.625 -3.125) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 160 "Net-(R4-Pad1)"))
    (pad D1 smd rect (at -0.625 -3.125) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 159 "Net-(R4-Pad2)"))
    (pad C1 smd rect (at -1.875 -3.125) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 209 "/Power Supply/1V0_GOOD"))
    (pad B1 smd rect (at -3.125 -3.125) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 203 /12V0))
    (pad A1 smd rect (at -4.375 -3.125) (size 0.95 0.95) (layers F.Cu F.Paste F.Mask)
      (net 203 /12V0))
    (model :share:Murata/POL/MYTNA1R84RELA2RA.stp
      (offset (xyz -5.25 -4.5 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:QFN_38_0.5MM_5x7MM (layer F.Cu) (tedit 6195BCFA) (tstamp 6197FF4C)
    (at 173.75 37.25)
    (path /6189D312/6189D657)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U2 (at 0 4.4) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text value LTC3374-QFN (at 0 5.4) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start 2.5 -3) (end 2.5 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 -3.5) (end 2 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -2 -3.5) (end -2.5 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 -3.5) (end -2.5 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 -3) (end -2 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 3) (end -2.5 3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 3.5) (end -2 3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2 3.5) (end 2.5 3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 3.5) (end 2.5 3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 1 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 0 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 -1 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 -2 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -1 -2 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -1 -1 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -1 0 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -1 1 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -1 2 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 2 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 1 2 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 1 1 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 1 0 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 1 -1 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 1 -2 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 0 270) (size 5.15 3.15) (layers F.Cu F.Mask)
      (net 1 /GND))
    (pad 32 smd rect (at 1.5 -3.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 33 smd rect (at 1 -3.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 209 "/Power Supply/1V0_GOOD"))
    (pad 34 smd rect (at 0.5 -3.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 35 smd rect (at 0 -3.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 36 smd rect (at -0.5 -3.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 220 "/Power Supply/PSU_TEMP"))
    (pad 37 smd rect (at -1 -3.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 38 smd rect (at -1.5 -3.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 209 "/Power Supply/1V0_GOOD"))
    (pad 1 smd rect (at -2.4 -2.75 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 158 "/Power Supply/1V35_FB"))
    (pad 2 smd rect (at -2.4 -2.25 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 3 smd rect (at -2.4 -1.75 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 371 "/Power Supply/1V35_SW"))
    (pad 4 smd rect (at -2.4 -1.25 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 371 "/Power Supply/1V35_SW"))
    (pad 5 smd rect (at -2.4 -0.75 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 6 smd rect (at -2.4 -0.25 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 7 smd rect (at -2.4 0.25 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 8 smd rect (at -2.4 0.75 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 9 smd rect (at -2.4 1.25 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 371 "/Power Supply/1V35_SW"))
    (pad 10 smd rect (at -2.4 1.75 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 371 "/Power Supply/1V35_SW"))
    (pad 11 smd rect (at -2.4 2.25 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 12 smd rect (at -2.4 2.75 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 13 smd rect (at -1.5 3.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at -1 3.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 15 smd rect (at -0.5 3.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 210 "/Power Supply/LTC_PGOOD"))
    (pad 16 smd rect (at 0 3.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 17 smd rect (at 0.5 3.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 18 smd rect (at 1 3.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 19 smd rect (at 1.5 3.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 209 "/Power Supply/1V0_GOOD"))
    (pad 20 smd rect (at 2.4 2.75 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 158 "/Power Supply/1V35_FB"))
    (pad 21 smd rect (at 2.4 2.25 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 22 smd rect (at 2.4 1.75 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 368 "/Power Supply/1V2_SW"))
    (pad 23 smd rect (at 2.4 1.25 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 368 "/Power Supply/1V2_SW"))
    (pad 24 smd rect (at 2.4 0.75 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 25 smd rect (at 2.4 0.25 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 26 smd rect (at 2.4 -0.25 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 162 "Net-(R7-Pad2)"))
    (pad 27 smd rect (at 2.4 -0.75 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 28 smd rect (at 2.4 -1.25 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 369 "Net-(L3-Pad2)"))
    (pad 29 smd rect (at 2.4 -1.75 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 370 "Net-(L4-Pad2)"))
    (pad 30 smd rect (at 2.4 -2.25 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 31 smd rect (at 2.4 -2.75 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 163 "Net-(R10-Pad1)"))
    (model :walter:smd_qfn/s-pvqfn-n40.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.1 0.8 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:MODULE_MURATA_OKL-T3-W12 (layer F.Cu) (tedit 5C8C8D11) (tstamp 6197FF09)
    (at 182.005 26.57)
    (path /6189D312/618A1938)
    (fp_text reference U1 (at 0 7.5) (layer F.SilkS)
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_text value OKL-T_3-W12P-C (at 0 10.5) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 2 smd rect (at -3.43 -4.57 90) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 203 /12V0))
    (pad 3 smd rect (at 1.14 -4.57 90) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 4 smd rect (at 4.57 -3.43) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 5 smd rect (at 4.57 0) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 11 smd rect (at 4.57 2.29) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 6 smd rect (at 4.57 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 157 "Net-(R1-Pad2)"))
    (pad 12 smd rect (at 2.29 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 7 smd rect (at 0 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at -2.29 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 9 smd rect (at -4.57 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 203 /12V0))
    (pad 10 smd rect (at -4.57 2.29) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 1 smd rect (at -4.57 0) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 203 /12V0))
    (model :datasheets:Murata/POL/mps_dcdc_okl_t3_a.step
      (offset (xyz 0 0 1.7))
      (scale (xyz 1 1 1))
      (rotate (xyz 90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_BARETRACE_150UM (layer F.Cu) (tedit 590FD08C) (tstamp 6197FEF9)
    (at 45.5 69.25)
    (path /618C589A/61D4CEDD)
    (solder_mask_margin 0.05)
    (fp_text reference TP23 (at 0 3.25) (layer F.SilkS)
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_text value TESTTRACE (at 0 1.75) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 0.15 1) (layers F.Cu F.Mask)
      (net 1 /GND))
  )

  (module azonenberg_pcb:TESTPOINT_BARETRACE_150UM (layer F.Cu) (tedit 590FD08C) (tstamp 6197FEF4)
    (at 52.1 62.65)
    (path /618C589A/61D4CED3)
    (solder_mask_margin 0.05)
    (fp_text reference TP22 (at 0 3.25) (layer F.SilkS)
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_text value TESTTRACE (at 0 1.75) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 0.15 1) (layers F.Cu F.Mask)
      (net 1 /GND))
  )

  (module azonenberg_pcb:TESTPOINT_BARETRACE_150UM (layer F.Cu) (tedit 590FD08C) (tstamp 6197FEEF)
    (at 137.8 23.3)
    (path /618C589A/61D4BA99)
    (solder_mask_margin 0.05)
    (fp_text reference TP21 (at 0 3.25) (layer F.SilkS)
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_text value TESTTRACE (at 0 1.75) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 0.15 1) (layers F.Cu F.Mask)
      (net 1 /GND))
  )

  (module azonenberg_pcb:TESTPOINT_BARETRACE_150UM (layer F.Cu) (tedit 590FD08C) (tstamp 6197FEEA)
    (at 52.1 60.65)
    (path /618C589A/61D450D1)
    (solder_mask_margin 0.05)
    (fp_text reference TP20 (at 0 3.25) (layer F.SilkS)
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_text value TESTTRACE (at 0 1.75) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 0.15 1) (layers F.Cu F.Mask)
      (net 22 /DDR/TP_VREF))
  )

  (module azonenberg_pcb:TESTPOINT_BARETRACE_150UM (layer F.Cu) (tedit 590FD08C) (tstamp 6197FEE5)
    (at 53.6 60.65)
    (path /618C589A/61D3E579)
    (solder_mask_margin 0.05)
    (fp_text reference TP19 (at 0 3.25) (layer F.SilkS)
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_text value TESTTRACE (at 0 1.75) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 0.15 1) (layers F.Cu F.Mask)
      (net 22 /DDR/TP_VREF))
  )

  (module azonenberg_pcb:TESTPOINT_BARETRACE_150UM (layer F.Cu) (tedit 590FD08C) (tstamp 6197FEE0)
    (at 55.1 60.65)
    (path /618C589A/61D08689)
    (solder_mask_margin 0.05)
    (fp_text reference TP18 (at 0 3.25) (layer F.SilkS)
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_text value TESTTRACE (at 0 1.75) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 0.15 1) (layers F.Cu F.Mask)
      (net 22 /DDR/TP_VREF))
  )

  (module azonenberg_pcb:CONN_U.FL_TE_1909763-1 (layer F.Cu) (tedit 60DC9B25) (tstamp 6197FEDB)
    (at 40.025001 125.075001)
    (path /618F2BCB/61CE4660)
    (attr smd)
    (fp_text reference TP17 (at 0 3.8) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value U.FL (at 0 5.6) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.2 -2) (end -2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start -2.2 2.2) (end 2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 2.2) (end 2.2 -2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 -2) (end -2.2 -2) (layer F.CrtYd) (width 0.15))
    (pad 1 smd rect (at 0 1.525) (size 1 1.05) (layers F.Cu F.Paste F.Mask)
      (net 21 "/FPGA power/GTX_1V0"))
    (pad 2 smd rect (at -1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:TE/U.FL/c-1909763-1-b-3d.stp
      (offset (xyz 0 0 1.25))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_U.FL_TE_1909763-1 (layer F.Cu) (tedit 60DC9B25) (tstamp 6197FED0)
    (at 40.025001 130.425001)
    (path /618F2BCB/61CD1AE2)
    (attr smd)
    (fp_text reference TP16 (at 0 3.8) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value U.FL (at 0 5.6) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.2 -2) (end -2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start -2.2 2.2) (end 2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 2.2) (end 2.2 -2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 -2) (end -2.2 -2) (layer F.CrtYd) (width 0.15))
    (pad 1 smd rect (at 0 1.525) (size 1 1.05) (layers F.Cu F.Paste F.Mask)
      (net 20 "/FPGA power/GTX_1V8"))
    (pad 2 smd rect (at -1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:TE/U.FL/c-1909763-1-b-3d.stp
      (offset (xyz 0 0 1.25))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_U.FL_TE_1909763-1 (layer F.Cu) (tedit 60DC9B25) (tstamp 6197FEC5)
    (at 45.575001 125.075001)
    (path /618F2BCB/61CA7A0C)
    (attr smd)
    (fp_text reference TP15 (at 0 3.8) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value U.FL (at 0 5.6) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.2 -2) (end -2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start -2.2 2.2) (end 2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 2.2) (end 2.2 -2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 -2) (end -2.2 -2) (layer F.CrtYd) (width 0.15))
    (pad 1 smd rect (at 0 1.525) (size 1 1.05) (layers F.Cu F.Paste F.Mask)
      (net 19 /GTX_1V2))
    (pad 2 smd rect (at -1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:TE/U.FL/c-1909763-1-b-3d.stp
      (offset (xyz 0 0 1.25))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_U.FL_TE_1909763-1 (layer F.Cu) (tedit 60DC9B25) (tstamp 6197FEBA)
    (at 179.775001 41.995001)
    (path /6189D312/61B255CA)
    (attr smd)
    (fp_text reference TP14 (at 0 3.8) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value U.FL (at 0 5.6) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.2 -2) (end -2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start -2.2 2.2) (end 2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 2.2) (end 2.2 -2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 -2) (end -2.2 -2) (layer F.CrtYd) (width 0.15))
    (pad 1 smd rect (at 0 1.525) (size 1 1.05) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 2 smd rect (at -1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:TE/U.FL/c-1909763-1-b-3d.stp
      (offset (xyz 0 0 1.25))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_U.FL_TE_1909763-1 (layer F.Cu) (tedit 60DC9B25) (tstamp 6197FEAF)
    (at 203.545001 23.075001)
    (path /6189D312/61B29A87)
    (attr smd)
    (fp_text reference TP13 (at 0 3.8) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value U.FL (at 0 5.6) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.2 -2) (end -2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start -2.2 2.2) (end 2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 2.2) (end 2.2 -2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 -2) (end -2.2 -2) (layer F.CrtYd) (width 0.15))
    (pad 1 smd rect (at 0 1.525) (size 1 1.05) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad 2 smd rect (at -1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:TE/U.FL/c-1909763-1-b-3d.stp
      (offset (xyz 0 0 1.25))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_U.FL_TE_1909763-1 (layer F.Cu) (tedit 60DC9B25) (tstamp 6197FEA4)
    (at 192.475001 35.575001)
    (path /6189D312/61B27502)
    (attr smd)
    (fp_text reference TP12 (at 0 3.8) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value U.FL (at 0 5.6) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.2 -2) (end -2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start -2.2 2.2) (end 2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 2.2) (end 2.2 -2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 -2) (end -2.2 -2) (layer F.CrtYd) (width 0.15))
    (pad 1 smd rect (at 0 1.525) (size 1 1.05) (layers F.Cu F.Paste F.Mask)
      (net 161 /1V2))
    (pad 2 smd rect (at -1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:TE/U.FL/c-1909763-1-b-3d.stp
      (offset (xyz 0 0 1.25))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_U.FL_TE_1909763-1 (layer F.Cu) (tedit 60DC9B25) (tstamp 6197FE99)
    (at 197.795001 30.225001)
    (path /6189D312/61B3511C)
    (attr smd)
    (fp_text reference TP11 (at 0 3.8) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value U.FL (at 0 5.6) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.2 -2) (end -2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start -2.2 2.2) (end 2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 2.2) (end 2.2 -2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 -2) (end -2.2 -2) (layer F.CrtYd) (width 0.15))
    (pad 1 smd rect (at 0 1.525) (size 1 1.05) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad 2 smd rect (at -1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:TE/U.FL/c-1909763-1-b-3d.stp
      (offset (xyz 0 0 1.25))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_U.FL_TE_1909763-1 (layer F.Cu) (tedit 60DC9B25) (tstamp 6197FE8E)
    (at 174.475001 52.695001)
    (path /6189D312/61B37AC4)
    (attr smd)
    (fp_text reference TP10 (at 0 3.8) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value U.FL (at 0 5.6) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.2 -2) (end -2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start -2.2 2.2) (end 2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 2.2) (end 2.2 -2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 -2) (end -2.2 -2) (layer F.CrtYd) (width 0.15))
    (pad 1 smd rect (at 0 1.525) (size 1 1.05) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad 2 smd rect (at -1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:TE/U.FL/c-1909763-1-b-3d.stp
      (offset (xyz 0 0 1.25))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_U.FL_TE_1909763-1 (layer F.Cu) (tedit 60DC9B25) (tstamp 6197FE83)
    (at 174.475001 47.345001)
    (path /6189D312/61B39EE7)
    (attr smd)
    (fp_text reference TP9 (at 0 3.8) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value U.FL (at 0 5.6) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.2 -2) (end -2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start -2.2 2.2) (end 2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 2.2) (end 2.2 -2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 -2) (end -2.2 -2) (layer F.CrtYd) (width 0.15))
    (pad 1 smd rect (at 0 1.525) (size 1 1.05) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 2 smd rect (at -1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:TE/U.FL/c-1909763-1-b-3d.stp
      (offset (xyz 0 0 1.25))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_U.FL_TE_1909763-1 (layer F.Cu) (tedit 60DC9B25) (tstamp 6197FE78)
    (at 186.925001 40.195001)
    (path /6189D312/61B3C3F9)
    (attr smd)
    (fp_text reference TP8 (at 0 3.8) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value U.FL (at 0 5.6) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.2 -2) (end -2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start -2.2 2.2) (end 2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 2.2) (end 2.2 -2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 -2) (end -2.2 -2) (layer F.CrtYd) (width 0.15))
    (pad 1 smd rect (at 0 1.525) (size 1 1.05) (layers F.Cu F.Paste F.Mask)
      (net 203 /12V0))
    (pad 2 smd rect (at -1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:TE/U.FL/c-1909763-1-b-3d.stp
      (offset (xyz 0 0 1.25))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_U.FL_TE_1909763-1 (layer F.Cu) (tedit 60DC9B25) (tstamp 6197FE6D)
    (at 186.925001 34.845001)
    (path /6189D312/61B40B0C)
    (attr smd)
    (fp_text reference TP7 (at 0 3.8) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value U.FL (at 0 5.6) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.2 -2) (end -2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start -2.2 2.2) (end 2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 2.2) (end 2.2 -2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 -2) (end -2.2 -2) (layer F.CrtYd) (width 0.15))
    (pad 1 smd rect (at 0 1.525) (size 1 1.05) (layers F.Cu F.Paste F.Mask)
      (net 2 /RAM_VREF))
    (pad 2 smd rect (at -1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:TE/U.FL/c-1909763-1-b-3d.stp
      (offset (xyz 0 0 1.25))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_U.FL_TE_1909763-1 (layer F.Cu) (tedit 60DC9B25) (tstamp 6197FE62)
    (at 197.995001 23.075001)
    (path /6189D312/61B431A8)
    (attr smd)
    (fp_text reference TP6 (at 0 3.8) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value U.FL (at 0 5.6) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.2 -2) (end -2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start -2.2 2.2) (end 2.2 2.2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 2.2) (end 2.2 -2) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.2 -2) (end -2.2 -2) (layer F.CrtYd) (width 0.15))
    (pad 1 smd rect (at 0 1.525) (size 1 1.05) (layers F.Cu F.Paste F.Mask)
      (net 4 /RAM_VTT))
    (pad 2 smd rect (at -1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 1.475 -0.1) (size 1.05 2.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:TE/U.FL/c-1909763-1-b-3d.stp
      (offset (xyz 0 0 1.25))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 6197FE57)
    (at 163.55 54.1)
    (path /6189D312/61B05873)
    (fp_text reference TP5 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value TESTPOINT (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 210 "/Power Supply/LTC_PGOOD"))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 6197FE52)
    (at 163.55 55.6)
    (path /6189D312/61B00CFD)
    (fp_text reference TP4 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value TESTPOINT (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 220 "/Power Supply/PSU_TEMP"))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 6197FE4D)
    (at 176.25 42.25)
    (path /6189D312/61B65732)
    (fp_text reference TP3 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value TESTPOINT (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 209 "/Power Supply/1V0_GOOD"))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 6197FE48)
    (at 79.04 130.55)
    (path /61D11C1F/61D30054)
    (fp_text reference TP2 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value TESTPOINT (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 189 "/FPGA support/FPGA_INIT_B"))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 6197FE43)
    (at 80.54 130.55)
    (path /61D11C1F/61D2EB74)
    (fp_text reference TP1 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value TESTPOINT (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 219 "/FPGA support/FPGA_DONE"))
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FE3E)
    (at 119.37 114.78)
    (path /61909AE6/61E1ECF2)
    (fp_text reference R74 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 470 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 218 "/3.3V I/O/LED3"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 44 "Net-(D5-Pad2)"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FE38)
    (at 121.87 112.28)
    (path /61909AE6/61E1D2CF)
    (fp_text reference R73 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 470 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 217 "/3.3V I/O/LED2"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 43 "Net-(D4-Pad2)"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FE32)
    (at 124.37 110.78)
    (path /61909AE6/61E1BE4D)
    (fp_text reference R72 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 470 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 "/3.3V I/O/LED1"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 42 "Net-(D3-Pad2)"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FE2C)
    (at 126.87 110.78)
    (path /61909AE6/61E111CA)
    (fp_text reference R71 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 470 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 215 "/3.3V I/O/LED0"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 41 "Net-(D2-Pad2)"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FE26)
    (at 160.35 63.34)
    (path /61B1350A/61DEFFC0)
    (fp_text reference R70 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 214 "Net-(R70-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FE20)
    (at 153.2 68.14)
    (path /61B1350A/61DF0BC4)
    (fp_text reference R69 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 213 "Net-(R69-Pad1)"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FE1A)
    (at 116.65 45.4)
    (path /618C589A/61D0A5DA)
    (fp_text reference R68 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /DDR/TP_VREF))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FE14)
    (at 50.1 62.2)
    (path /618C589A/61D0A248)
    (fp_text reference R67 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /DDR/TP_VREF))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FE0E)
    (at 183.8 43.72)
    (path /6189D312/61C32F7C)
    (fp_text reference R66 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 0 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 18 "/Power Supply/VTT_SENSE"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 4 /RAM_VTT))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FE08)
    (at 193.5 45.6)
    (path /6189D312/61C1D24C)
    (fp_text reference R65 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 100 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 212 "/Power Supply/VDDQ_SENSE"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FE02)
    (at 52.9 58.9)
    (path /618C589A/61BAED6C)
    (fp_text reference R64 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 211 /DDR/RAM_RESET_N))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FDFC)
    (at 206.5 34.4)
    (path /6189D312/61B0545A)
    (fp_text reference R63 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 210 "/Power Supply/LTC_PGOOD"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FDF6)
    (at 200.95 38.3)
    (path /6189D312/61B60EB3)
    (fp_text reference R62 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 209 "/Power Supply/1V0_GOOD"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FDF0)
    (at 206.82 31.8)
    (path /6189D312/61B5BE20)
    (fp_text reference R61 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 0 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 208 "/Power Supply/1V0_SENSE"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FDEA)
    (at 129.37 110.78)
    (path /61909AE6/61A7AD88)
    (fp_text reference R60 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 206 "/3.3V I/O/LA1_12V0_EN"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FDE4)
    (at 116.87 114.78)
    (path /61909AE6/61A79A4B)
    (fp_text reference R59 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 205 "/3.3V I/O/LA0_12V0_EN"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FDDE)
    (at 114.37 116.28)
    (path /61909AE6/61A89081)
    (fp_text reference R58 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 93.1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 204 "Net-(R57-Pad2)"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FDD8)
    (at 111.87 116.28)
    (path /61909AE6/61A89074)
    (fp_text reference R57 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 1M (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 204 "Net-(R57-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 203 /12V0))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FDD2)
    (at 109.05 116.39)
    (path /61909AE6/61A7EF43)
    (fp_text reference R56 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 93.1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 202 "Net-(R55-Pad2)"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FDCC)
    (at 114.37 114.78)
    (path /61909AE6/61A74947)
    (fp_text reference R55 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 1M (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 202 "Net-(R55-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 203 /12V0))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FDC6)
    (at 120.13 110.78)
    (path /61909AE6/61A4903B)
    (fp_text reference R54 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 100K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 93 "/3.3V I/O/LA1_PRESENCE_DETECT"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FDC0)
    (at 111.87 114.78)
    (path /61909AE6/61A48776)
    (fp_text reference R53 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 100K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 73 "/3.3V I/O/LA0_PRESENCE_DETECT"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FDBA)
    (at 73.19 113.15)
    (path /618C593E/61A0FAF5)
    (fp_text reference R52 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 0.5 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 201 "Net-(C101-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FDB4)
    (at 75.69 110.1)
    (path /618C593E/61A0B92D)
    (fp_text reference R51 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 0.5 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 200 "Net-(C100-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FDAE)
    (at 73.19 111.65)
    (path /618C593E/61A04802)
    (fp_text reference R50 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 0.1 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 15 "Net-(C98-Pad1)"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FDA8)
    (at 68.5 117.98)
    (path /618C593E/619EC48F)
    (fp_text reference R49 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 111 "/3.3V I/O/SFP_MOD_ABS"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FDA2)
    (at 66 117.98)
    (path /618C593E/619F118A)
    (fp_text reference R48 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 109 "/3.3V I/O/SFP_RX_LOS"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD9C)
    (at 88.4 109.8)
    (path /618C593E/619F3F7E)
    (fp_text reference R47 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 115 "/3.3V I/O/SFP_TX_FAULT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD96)
    (at 63.5 117.98)
    (path /618C593E/619F8CCA)
    (fp_text reference R46 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 113 "/SERDES interfaces/SFP_I2C_SDA"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD90)
    (at 61 117.98)
    (path /618C593E/619FABCE)
    (fp_text reference R45 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 110 "/SERDES interfaces/SFP_I2C_SCL"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD8A)
    (at 204.52 65.81)
    (path /61923389/6192CD17)
    (fp_text reference R44 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 199 "/RGMII PHY/ETH_MDIO"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD84)
    (at 193.37 75.89)
    (path /61923389/61926D93)
    (fp_text reference R43 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 184 "/RGMII PHY/ETH_RX_CLK"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD7E)
    (at 190.07 77.99)
    (path /61923389/619242C8)
    (fp_text reference R42 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 182 "/RGMII PHY/ETH_RX_DV"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD78)
    (at 190.07 79.49)
    (path /61923389/6191A22F)
    (fp_text reference R41 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 180 "/RGMII PHY/ETH_RXD0"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD72)
    (at 192.57 80.99)
    (path /61923389/61919E0D)
    (fp_text reference R40 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 178 "/RGMII PHY/ETH_RXD1"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD6C)
    (at 196.67 71.99)
    (path /61923389/619197D6)
    (fp_text reference R39 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 176 "/RGMII PHY/ETH_RXD2"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD66)
    (at 192.57 77.99)
    (path /61923389/61917B72)
    (fp_text reference R38 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 174 "/RGMII PHY/ETH_RXD3"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD60)
    (at 204.17 68.81)
    (path /61923389/618F6143)
    (fp_text reference R37 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 198 "Net-(R37-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD5A)
    (at 195.87 76.49)
    (path /61923389/618FAC34)
    (fp_text reference R36 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 197 "/RGMII PHY/ETH_LED1_N_1V8"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD54)
    (at 190.07 82.49)
    (path /61923389/618FA6FC)
    (fp_text reference R35 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 196 "/RGMII PHY/ETH_LED2_N_1V8"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD4E)
    (at 212.45 60.34)
    (path /61923389/6190DC0A)
    (fp_text reference R34 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 470 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 47 "Net-(J3-Pad16)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 195 "/3.3V I/O/ETH_LED2_P"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD48)
    (at 207.02 65.51)
    (path /61923389/6190D351)
    (fp_text reference R33 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 470 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 48 "Net-(J3-Pad14)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 194 "/3.3V I/O/ETH_LED1_P"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD42)
    (at 74.54 130.55)
    (path /61D11C1F/61D270AC)
    (fp_text reference R32 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 470 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 39 "Net-(D1-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD3C)
    (at 89.49 124.86)
    (path /61D11C1F/61D2353D)
    (fp_text reference R31 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 192 "/Boot flash/FLASH_SCK"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 193 "Net-(R31-Pad1)"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD36)
    (at 77.04 130.55)
    (path /61D11C1F/61D223DE)
    (fp_text reference R30 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 58 "/FPGA support/JTAG_TDO"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 191 "Net-(R30-Pad1)"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD30)
    (at 74.54 132.05)
    (path /61D11C1F/61D32E74)
    (fp_text reference R29 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 190 "/FPGA support/FPGA_RST_N"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD2A)
    (at 77.04 132.05)
    (path /61D11C1F/61D2B9DD)
    (fp_text reference R28 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 189 "/FPGA support/FPGA_INIT_B"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD24)
    (at 157.85 60.34)
    (path /61B1350A/61B2297E)
    (fp_text reference R27 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 188 "/Boot flash/FLASH_CS_SHIFT"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD1E)
    (at 154.55 63.94)
    (path /61B1350A/61B168B3)
    (fp_text reference R26 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 186 "/Boot flash/FLASH_SO"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 187 "Net-(R26-Pad1)"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD18)
    (at 195.07 77.99)
    (path /61923389/61D99BE4)
    (fp_text reference R25 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "12.1K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 185 "Net-(R25-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD12)
    (at 198.72 66.79)
    (path /61923389/61DBB3C0)
    (fp_text reference R24 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 183 "Net-(R24-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 184 "/RGMII PHY/ETH_RX_CLK"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD0C)
    (at 198.37 74.99)
    (path /61923389/61DBA5C6)
    (fp_text reference R23 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 181 "Net-(R23-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 182 "/RGMII PHY/ETH_RX_DV"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD06)
    (at 201.67 71.81)
    (path /61923389/61DB9B1E)
    (fp_text reference R22 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 179 "Net-(R22-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 180 "/RGMII PHY/ETH_RXD0"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FD00)
    (at 209.17 63.34)
    (path /61923389/61DB9121)
    (fp_text reference R21 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 177 "Net-(R21-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 178 "/RGMII PHY/ETH_RXD1"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FCFA)
    (at 209.95 60.34)
    (path /61923389/61DB871A)
    (fp_text reference R20 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 175 "Net-(R20-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 176 "/RGMII PHY/ETH_RXD2"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FCF4)
    (at 207.45 60.34)
    (path /61923389/61DB7237)
    (fp_text reference R19 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 173 "Net-(R19-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 174 "/RGMII PHY/ETH_RXD3"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FCEE)
    (at 196.67 70.49)
    (path /61923389/61D900AD)
    (fp_text reference R18 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 171 "Net-(R18-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 172 "/RGMII PHY/ETH_CLK_25MHZ"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FCE8)
    (at 193.37 74.39)
    (path /61923389/618E6BB5)
    (fp_text reference R17 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 1M (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(C63-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FCE2)
    (at 58.5 117.98)
    (path /618C593E/61D52124)
    (fp_text reference R16 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 100 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 170 "Net-(R16-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /GTX_1V2))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FCDC)
    (at 47.6 63.7)
    (path /618C589A/61B7104D)
    (fp_text reference R15 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 168 "Net-(R15-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 169 "/Boot flash/FLASH_CS"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FCD6)
    (at 43.5 67.5)
    (path /618C589A/61B7E37E)
    (fp_text reference R14 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 167 "Net-(R14-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FCD0)
    (at 41 72.9)
    (path /618C589A/61B2F824)
    (fp_text reference R13 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 165 "Net-(R13-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 166 "/Boot flash/FLASH_SI"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FCCA)
    (at 50.1 63.7)
    (path /618C589A/61CAFEFC)
    (fp_text reference R12 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value DNP (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 164 /DDR/RAM_TEST))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FCC4)
    (at 41 69.9)
    (path /618C589A/61CAE11F)
    (fp_text reference R11 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value DNP (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 164 /DDR/RAM_TEST))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FCBE)
    (at 183.5 55.12)
    (path /6189D312/618BC848)
    (fp_text reference R10 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 324K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 163 "Net-(R10-Pad1)"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FCB8)
    (at 193.5 47.1)
    (path /6189D312/618BC1A7)
    (fp_text reference R9 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 1.02M (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 163 "Net-(R10-Pad1)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FCB2)
    (at 188.5 51.52)
    (path /6189D312/618BE9F5)
    (fp_text reference R8 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 649K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 162 "Net-(R7-Pad2)"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FCAC)
    (at 200.95 39.8)
    (path /6189D312/618BE174)
    (fp_text reference R7 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 806K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 162 "Net-(R7-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FCA6)
    (at 186.8 53.32)
    (path /6189D312/618BF2EA)
    (fp_text reference R6 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 464K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 158 "/Power Supply/1V35_FB"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FCA0)
    (at 197.1 43)
    (path /6189D312/618BF258)
    (fp_text reference R5 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 232K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 158 "/Power Supply/1V35_FB"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 161 /1V2))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FC9A)
    (at 186 55.12)
    (path /6189D312/618A9FC8)
    (fp_text reference R4 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 1.78K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 159 "Net-(R4-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 160 "Net-(R4-Pad1)"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FC94)
    (at 203.45 38.3)
    (path /6189D312/618C05AA)
    (fp_text reference R3 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 649K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 158 "/Power Supply/1V35_FB"))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FC8E)
    (at 197.1 44.5)
    (path /6189D312/618C00B3)
    (fp_text reference R2 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 442K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 158 "/Power Supply/1V35_FB"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 600C484D) (tstamp 6197FC88)
    (at 191 51.52)
    (path /6189D312/618AA6FD)
    (fp_text reference R1 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 1.33K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 157 "Net-(R1-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_6_0.65MM_2x2MM_GDS (layer F.Cu) (tedit 6195BD30) (tstamp 6197FC82)
    (at 71.615001 131.675001)
    (path /61D11C1F/61D25108)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.15)
    (attr smd)
    (fp_text reference Q1 (at 0 1.75) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_text value SSM6N58NU (at 0 2.5) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_line (start 1.1 -1.3) (end -1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 -1.3) (end -1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1) (end -0.8 1.3) (layer F.SilkS) (width 0.15))
    (pad D1 smd rect (at -0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask)
      (net 40 "Net-(D1-Pad1)"))
    (pad D2 smd rect (at 0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask))
    (pad D1 smd rect (at -0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 40 "Net-(D1-Pad1)"))
    (pad G2 smd rect (at 0 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad S2 smd rect (at 0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D2 smd rect (at 0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad G1 smd rect (at 0 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 "/FPGA support/FPGA_DONE"))
    (pad S1 smd rect (at -0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.75 0.75 0.75))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_INDUCTOR_NOSILK (layer F.Cu) (tedit 6195BD1E) (tstamp 6197FC71)
    (at 39.05 117.25)
    (path /618C593E/61A0FADE)
    (fp_text reference L6 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_text value "4.7 uH" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.2) (layers F.Cu F.Paste F.Mask)
      (net 15 "Net-(C98-Pad1)"))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.2) (layers F.Cu F.Paste F.Mask)
      (net 17 "/SERDES interfaces/SFP_VDD_TX"))
    (model :walter:smd_inductors/inductor_smd_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_INDUCTOR_NOSILK (layer F.Cu) (tedit 6195BD1E) (tstamp 6197FC6B)
    (at 49.05 114.65)
    (path /618C593E/61A0922A)
    (fp_text reference L5 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_text value "4.7 uH" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.2) (layers F.Cu F.Paste F.Mask)
      (net 15 "Net-(C98-Pad1)"))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.2) (layers F.Cu F.Paste F.Mask)
      (net 16 "/SERDES interfaces/SFP_VDD_RX"))
    (model :walter:smd_inductors/inductor_smd_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:INDUCTOR_YUDEN_NRS5030 (layer F.Cu) (tedit 6195B826) (tstamp 6197FC65)
    (at 168.125001 48.225001)
    (path /6189D312/618C3740)
    (fp_text reference L4 (at 0 4.4) (layer F.SilkS)
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_text value NRS5030T2R2NMGJ (at 0 6.45) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -3 -3) (end 3 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 -3) (end 3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 3) (end -3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 3) (end -3 -3) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 1.8 0) (size 1.5 4) (layers F.Cu F.Paste F.Mask)
      (net 370 "Net-(L4-Pad2)"))
    (pad 1 smd rect (at -1.8 0) (size 1.5 4) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_inductors/inductor_smd_6.5x4.8mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.8 0.8 0.8))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:INDUCTOR_YUDEN_NRS5030 (layer F.Cu) (tedit 6195B826) (tstamp 6197FC5B)
    (at 180.575001 35.845001)
    (path /6189D312/618C33BC)
    (fp_text reference L3 (at 0 4.4) (layer F.SilkS)
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_text value NRS5030T2R2NMGJ (at 0 6.45) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -3 -3) (end 3 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 -3) (end 3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 3) (end -3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 3) (end -3 -3) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 1.8 0) (size 1.5 4) (layers F.Cu F.Paste F.Mask)
      (net 369 "Net-(L3-Pad2)"))
    (pad 1 smd rect (at -1.8 0) (size 1.5 4) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_inductors/inductor_smd_6.5x4.8mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.8 0.8 0.8))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:INDUCTOR_YUDEN_NRS5030 (layer F.Cu) (tedit 6195B826) (tstamp 6197FC51)
    (at 191.645001 24.075001)
    (path /6189D312/618C2814)
    (fp_text reference L2 (at 0 4.4) (layer F.SilkS)
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_text value NRS5030T2R2NMGJ (at 0 6.45) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -3 -3) (end 3 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 -3) (end 3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 3) (end -3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 3) (end -3 -3) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 1.8 0) (size 1.5 4) (layers F.Cu F.Paste F.Mask)
      (net 368 "/Power Supply/1V2_SW"))
    (pad 1 smd rect (at -1.8 0) (size 1.5 4) (layers F.Cu F.Paste F.Mask)
      (net 161 /1V2))
    (model :walter:smd_inductors/inductor_smd_6.5x4.8mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.8 0.8 0.8))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:INDUCTOR_YUDEN_LSRN_10145 (layer F.Cu) (tedit 6195B954) (tstamp 6197FC47)
    (at 164.425001 38.575001)
    (path /6189D312/618C3C2A)
    (fp_text reference L1 (at 0 6.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value NS10145T2R2NNA (at 0 8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -5.5 -5) (end -5.5 5.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -5.5 5.5) (end 5.5 5.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.5 5.5) (end 5.5 -5) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.5 -5) (end -5.5 -5) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 4.05 0) (size 2.5 3.2) (layers F.Cu F.Paste F.Mask)
      (net 371 "/Power Supply/1V35_SW"))
    (pad 1 smd rect (at -4.05 0) (size 2.5 3.2) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_inductors/inductor_smd_6.5x4.8mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.6 1.6 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:CONN_SAMTEC_QTH-030-01-L-D-A (layer F.Cu) (tedit 6118D09E) (tstamp 6197FC3D)
    (at 217.525 31.076275)
    (path /6192A55E/61DD3515)
    (attr smd)
    (fp_text reference J15 (at -9.2 -0.7 90) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value CONN_LVDS_EXPANSION_HOST (at 0 -21) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user 59 (at -4.5 -7.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 60 (at 4.7 -7.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 2 (at 4.5 7.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 1 (at -4.3 7.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start 1 10) (end -3 10) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 8) (end 1 10) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.071934 -10.001274) (end -2.928066 -10.001274) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.071934 -8.001274) (end 1.071934 -10.001274) (layer F.SilkS) (width 0.15))
    (pad "" thru_hole circle (at -2.03 -9.24) (size 1.02 1.02) (drill 1.02) (layers *.Cu *.Mask F.SilkS))
    (pad 2 smd rect (at 3 7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 124 "/Expansion connector/LVDS10_P"))
    (pad GND smd rect (at 0 3.191) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad GND smd rect (at 0 -3.159) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad GND smd rect (at 0 8.46) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad GND smd rect (at 0 -8.43) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad "" thru_hole circle (at -2.03 9.24) (size 1.02 1.02) (drill 1.02) (layers *.Cu *.Mask F.SilkS))
    (pad 1 smd rect (at -3 7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 125 "/Expansion connector/LVDS0_P"))
    (pad 4 smd rect (at 3 6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 126 "/Expansion connector/LVDS10_N"))
    (pad 3 smd rect (at -3 6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 127 "/Expansion connector/LVDS0_N"))
    (pad 6 smd rect (at 3 6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -3 6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 3 5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 128 "/Expansion connector/LVDS11_P"))
    (pad 7 smd rect (at -3 5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 129 "/Expansion connector/LVDS1_P"))
    (pad 10 smd rect (at 3 5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 130 "/Expansion connector/LVDS11_N"))
    (pad 9 smd rect (at -3 5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 131 "/Expansion connector/LVDS1_N"))
    (pad 12 smd rect (at 3 4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 11 smd rect (at -3 4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 3 4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 132 "/Expansion connector/LVDS12_P"))
    (pad 13 smd rect (at -3 4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 133 "/Expansion connector/LVDS2_P"))
    (pad 16 smd rect (at 3 3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 134 "/Expansion connector/LVDS12_N"))
    (pad 15 smd rect (at -3 3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 135 "/Expansion connector/LVDS2_N"))
    (pad 18 smd rect (at 3 3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 17 smd rect (at -3 3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 20 smd rect (at 3 2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 136 "/Expansion connector/LVDS13_P"))
    (pad 19 smd rect (at -3 2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 137 "/Expansion connector/LVDS3_P"))
    (pad 22 smd rect (at 3 2.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 138 "/Expansion connector/LVDS13_N"))
    (pad 21 smd rect (at -3 2.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 139 "/Expansion connector/LVDS3_N"))
    (pad 24 smd rect (at 3 1.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 23 smd rect (at -3 1.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 26 smd rect (at 3 1.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 140 "/Expansion connector/LVDS14_P"))
    (pad 25 smd rect (at -3 1.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 141 "/Expansion connector/LVDS4_P"))
    (pad 28 smd rect (at 3 0.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 142 "/Expansion connector/LVDS14_N"))
    (pad 27 smd rect (at -3 0.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 143 "/Expansion connector/LVDS4_N"))
    (pad 30 smd rect (at 3 0.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 29 smd rect (at -3 0.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 32 smd rect (at 3 -0.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 144 "/Expansion connector/LVDS15_P"))
    (pad 31 smd rect (at -3 -0.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 145 "/Expansion connector/LVDS5_P"))
    (pad 34 smd rect (at 3 -0.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 146 "/Expansion connector/LVDS15_N"))
    (pad 33 smd rect (at -3 -0.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 147 "/Expansion connector/LVDS5_N"))
    (pad 36 smd rect (at 3 -1.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 35 smd rect (at -3 -1.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 38 smd rect (at 3 -1.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 37 smd rect (at -3 -1.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 148 "/Expansion connector/LVDS6_P"))
    (pad 40 smd rect (at 3 -2.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 39 smd rect (at -3 -2.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 149 "/Expansion connector/LVDS6_N"))
    (pad 42 smd rect (at 3 -2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 41 smd rect (at -3 -2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 44 smd rect (at 3 -3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 43 smd rect (at -3 -3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 150 "/Expansion connector/LVDS7_P"))
    (pad 46 smd rect (at 3 -3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 45 smd rect (at -3 -3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 151 "/Expansion connector/LVDS7_N"))
    (pad 48 smd rect (at 3 -4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 47 smd rect (at -3 -4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 50 smd rect (at 3 -4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 49 smd rect (at -3 -4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 152 "/Expansion connector/LVDS8_P"))
    (pad 52 smd rect (at 3 -5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 51 smd rect (at -3 -5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 153 "/Expansion connector/LVDS8_N"))
    (pad 54 smd rect (at 3 -5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 53 smd rect (at -3 -5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 56 smd rect (at 3 -6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 55 smd rect (at -3 -6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 154 "/Expansion connector/LVDS9_P"))
    (pad 58 smd rect (at 3 -6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 57 smd rect (at -3 -6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 155 "/Expansion connector/LVDS9_N"))
    (pad 60 smd rect (at 3 -7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (pad 59 smd rect (at -3 -7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (model :share:Samtec/QTH-030-01-L-D-A.stp
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 -90))
    )
  )

  (module azonenberg_pcb:CONN_SATA_MOLEX_0674901220 (layer F.Cu) (tedit 6195B4FE) (tstamp 6197FBEF)
    (at 45.22 104.59)
    (path /618C593E/61D72A82)
    (fp_text reference J14 (at 0 11) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value CONN_SATA_HOST (at 0 9.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user "PCB EDGE" (at 0 8) (layer Dwgs.User)
      (effects (font (size 0.5 0.5) (thickness 0.05)))
    )
    (fp_line (start -6.5 8.4) (end 6.5 8.4) (layer Dwgs.User) (width 0.12))
    (pad 1 smd rect (at 3.81 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 2.54 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask)
      (net 31 "/SERDES interfaces/SATA_HOST_TX_P"))
    (pad 3 smd rect (at 1.27 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask)
      (net 33 "/SERDES interfaces/SATA_HOST_TX_N"))
    (pad 4 smd rect (at 0 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -1.27 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask)
      (net 25 "/SERDES interfaces/SATA_HOST_RX_N"))
    (pad 6 smd rect (at -2.54 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask)
      (net 23 "/SERDES interfaces/SATA_HOST_RX_P"))
    (pad 7 smd rect (at -3.81 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad ~ thru_hole rect (at 6.37 0) (size 2.2 3) (drill 1.5) (layers *.Cu *.Mask))
    (pad ~ thru_hole rect (at -6.37 0) (size 2.2 3) (drill 1.5) (layers *.Cu *.Mask))
    (model :share:Molex/SATA/674901220.stp
      (offset (xyz -0.5 -2.5 2))
      (scale (xyz 1 1 1))
      (rotate (xyz 90 0 180))
    )
  )

  (module azonenberg_pcb:CONN_SATA_MOLEX_0674901220 (layer F.Cu) (tedit 6195B4FE) (tstamp 6197FBE0)
    (at 88.87 86.94)
    (path /618C593E/61D6F9FA)
    (fp_text reference J13 (at 0 11) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value CONN_SATA_DEVICE (at 0 9.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user "PCB EDGE" (at 0 8) (layer Dwgs.User)
      (effects (font (size 0.5 0.5) (thickness 0.05)))
    )
    (fp_line (start -6.5 8.4) (end 6.5 8.4) (layer Dwgs.User) (width 0.12))
    (pad 1 smd rect (at 3.81 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 2.54 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask)
      (net 27 "/SERDES interfaces/SATA_DEV_RX_P"))
    (pad 3 smd rect (at 1.27 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask)
      (net 29 "/SERDES interfaces/SATA_DEV_RX_N"))
    (pad 4 smd rect (at 0 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -1.27 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask)
      (net 37 "/SERDES interfaces/SATA_DEV_TX_N"))
    (pad 6 smd rect (at -2.54 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask)
      (net 35 "/SERDES interfaces/SATA_DEV_TX_P"))
    (pad 7 smd rect (at -3.81 -2.36) (size 0.9 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad ~ thru_hole rect (at 6.37 0) (size 2.2 3) (drill 1.5) (layers *.Cu *.Mask))
    (pad ~ thru_hole rect (at -6.37 0) (size 2.2 3) (drill 1.5) (layers *.Cu *.Mask))
    (model :share:Molex/SATA/674901220.stp
      (offset (xyz -0.5 -2.5 2))
      (scale (xyz 1 1 1))
      (rotate (xyz 90 0 180))
    )
  )

  (module azonenberg_pcb:CONN_HEADER_2.54MM_2x6_RA_PMOD_HOST (layer F.Cu) (tedit 5C397C94) (tstamp 6197FBD1)
    (at 157.775001 86.385001)
    (path /61909AE6/61A6CF3D)
    (fp_text reference J12 (at -5.08 7.27) (layer F.SilkS)
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_text value PMOD_HOST (at -1.27 -3.81) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -7.92 3.27) (end 7.84 3.27) (layer F.SilkS) (width 0.15))
    (fp_line (start -7.92 4.5) (end 7.84 4.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 7.92 4.5) (end 7.92 -2.73) (layer F.SilkS) (width 0.15))
    (fp_line (start 7.92 -2.73) (end -7.92 -2.73) (layer F.SilkS) (width 0.15))
    (fp_line (start -7.92 -2.73) (end -7.92 4.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 6.9 -2.7) (end 7.904987 -1.695013) (layer F.SilkS) (width 0.15))
    (pad 6 thru_hole circle (at -6.35 -1.27) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 5 /3V3))
    (pad 5 thru_hole circle (at -3.81 -1.27) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 1 /GND))
    (pad 11 thru_hole circle (at -3.81 1.27) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 1 /GND))
    (pad 12 thru_hole circle (at -6.35 1.27) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 5 /3V3))
    (pad 9 thru_hole circle (at 1.27 1.27) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 116 "/3.3V I/O/PMOD_DQ6"))
    (pad 8 thru_hole circle (at 3.81 1.27) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 117 "/3.3V I/O/PMOD_DQ5"))
    (pad 7 thru_hole circle (at 6.35 1.27) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 118 "/3.3V I/O/PMOD_DQ4"))
    (pad 1 thru_hole circle (at 6.35 -1.27) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 119 "/3.3V I/O/PMOD_DQ0"))
    (pad 2 thru_hole circle (at 3.81 -1.27) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 120 "/3.3V I/O/PMOD_DQ1"))
    (pad 3 thru_hole circle (at 1.27 -1.27) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 121 "/3.3V I/O/PMOD_DQ2"))
    (pad 10 thru_hole circle (at -1.27 1.27) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 122 "/3.3V I/O/PMOD_DQ7"))
    (pad 4 thru_hole circle (at -1.27 -1.27) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 123 "/3.3V I/O/PMOD_DQ3"))
    (model :walter:pin_strip/pin_socket_6x2-90.wrl
      (offset (xyz 0 -5 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SFP_CAGE_TE_2007194-1 (layer F.Cu) (tedit 5EE45CED) (tstamp 6197FBBB)
    (at 72.325001 91.905001)
    (path /618C593E/619FEB4C)
    (fp_text reference J11 (at 13.6 -6.1) (layer F.SilkS)
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_text value SFP_CAGE (at -10.9 9.8) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -34.5 -8.25) (end -34.5 8.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -34.5 -8.25) (end 8 -8.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 8 -8.25) (end 8 8.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 8 8.25) (end -34.5 8.25) (layer F.SilkS) (width 0.15))
    (pad 1 thru_hole circle (at 7.1 4.8) (size 1.5 1.5) (drill 0.95) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at 7.1 0) (size 1.5 1.5) (drill 0.95) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at 7.1 -4.8) (size 1.5 1.5) (drill 0.95) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at 2.5 7.125) (size 1.5 1.5) (drill 0.95) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at 2.5 -7.125) (size 1.5 1.5) (drill 0.95) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -2.5 7.125) (size 1.5 1.5) (drill 0.95) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -7.2 7.125) (size 1.5 1.5) (drill 0.95) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -7.2 -7.125) (size 1.5 1.5) (drill 0.95) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -2.5 -7.125) (size 1.5 1.5) (drill 0.95) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -25 7.125) (size 1.5 1.5) (drill 1.05) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -15 7.125) (size 1.5 1.5) (drill 1.05) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -5 7.125) (size 1.5 1.5) (drill 1.05) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at 5 7.125) (size 1.5 1.5) (drill 1.05) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -30 1.455) (size 1.5 1.5) (drill 1.05) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -10 3.955) (size 1.5 1.5) (drill 1.05) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -10 -1.445) (size 1.5 1.5) (drill 1.05) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at 0 -7.125) (size 1.5 1.5) (drill 0.85) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -10 -7.125) (size 1.5 1.5) (drill 1.05) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -20 -7.125) (size 1.5 1.5) (drill 1.05) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -30 -7.125) (size 1.5 1.5) (drill 1.05) (layers *.Cu *.Mask)
      (net 1 /GND))
    (model ":datasheets:TE/SFP cage/c-2007194-1-b-3d.stp"
      (offset (xyz -41.5 0 4.75))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 90))
    )
  )

  (module azonenberg_pcb:CONN_SFP+_AMPHENOL_UE76_A10_2000T (layer F.Cu) (tedit 6195B5C9) (tstamp 6197FB9F)
    (at 91.85 102.475001)
    (path /618C593E/619E03BB)
    (attr smd)
    (fp_text reference J10 (at 0 9.75) (layer F.SilkS)
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_text value CONN_SFP_HOST (at 0 8.25) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -4 6) (end 4 6) (layer Dwgs.User) (width 0.15))
    (fp_line (start -4 -6) (end 4 -6) (layer Dwgs.User) (width 0.15))
    (pad "" np_thru_hole circle (at 0.9 4.8) (size 1.55 1.55) (drill 1.55) (layers *.Cu *.Mask F.SilkS))
    (pad "" np_thru_hole circle (at 0.9 -4.8) (size 1.55 1.55) (drill 1.55) (layers *.Cu *.Mask F.SilkS))
    (pad 12 smd rect (at 5 2.6) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 104 "/SERDES interfaces/SFP_RX_N"))
    (pad 13 smd rect (at 5 1.8) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 105 "/SERDES interfaces/SFP_RX_P"))
    (pad 16 smd rect (at 5 -0.6) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 17 "/SERDES interfaces/SFP_VDD_TX"))
    (pad 11 smd rect (at 5 3.4) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 15 smd rect (at 5 0.2) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 16 "/SERDES interfaces/SFP_VDD_RX"))
    (pad 14 smd rect (at 5 1) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 20 smd rect (at 5 -3.8) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 19 smd rect (at 5 -3) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 106 "/SERDES interfaces/SFP_TX_N"))
    (pad 18 smd rect (at 5 -2.2) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 107 "/SERDES interfaces/SFP_TX_P"))
    (pad 17 smd rect (at 5 -1.4) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 9 smd rect (at -3.2 3) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 108 "/3.3V I/O/SFP_RS1"))
    (pad 10 smd rect (at -3.2 3.8) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at -3.2 2.2) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 109 "/3.3V I/O/SFP_RX_LOS"))
    (pad 5 smd rect (at -3.2 -0.2) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 110 "/SERDES interfaces/SFP_I2C_SCL"))
    (pad 6 smd rect (at -3.2 0.6) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 111 "/3.3V I/O/SFP_MOD_ABS"))
    (pad 7 smd rect (at -3.2 1.4) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 112 "/3.3V I/O/SFP_RS0"))
    (pad 4 smd rect (at -3.2 -1) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 113 "/SERDES interfaces/SFP_I2C_SDA"))
    (pad 3 smd rect (at -3.2 -1.8) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 114 "/3.3V I/O/SFP_TX_DISABLE"))
    (pad 2 smd rect (at -3.2 -2.6) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 115 "/3.3V I/O/SFP_TX_FAULT"))
    (pad 1 smd rect (at -3.2 -3.4) (size 2 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :share:Molex/UE76-A20-2000T.wrl
      (offset (xyz -3 0 0))
      (scale (xyz 0.3937 0.3937 0.3937))
      (rotate (xyz -90 0 90))
    )
  )

  (module azonenberg_pcb:CONN_SFF8087_MOLEX_75783-0140 (layer F.Cu) (tedit 60DC99E4) (tstamp 6197FB83)
    (at 138.205001 92.655001)
    (path /61909AE6/6198689B)
    (attr smd)
    (fp_text reference J9 (at 0 -11.85) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value CONN_SFF8087 (at 0 -12.85) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -9 -9) (end 9 -9) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -9) (end 9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 3.25) (end 10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 10.5 3.25) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 3.25) (end -10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -10.5 3.25) (end -10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -10.5 16.8) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (pad SHLD thru_hole circle (at 8.825 12.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 11.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad B18 smd roundrect (at 6.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A18 smd roundrect (at 7 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B17 smd roundrect (at 5.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 84 "/Expansion connector/LA1_DQ3_N"))
    (pad A17 smd roundrect (at 6.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 85 "/Expansion connector/LA1_DQ7_N"))
    (pad B16 smd roundrect (at 5 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 86 "/Expansion connector/LA1_DQ3_P"))
    (pad A16 smd roundrect (at 5.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 87 "/Expansion connector/LA1_DQ7_P"))
    (pad B15 smd roundrect (at 4.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A15 smd roundrect (at 4.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B14 smd roundrect (at 3.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 88 "/Expansion connector/LA1_DQ2_N"))
    (pad A14 smd roundrect (at 3.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 89 "/Expansion connector/LA1_DQ6_N"))
    (pad B13 smd roundrect (at 2.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 90 "/Expansion connector/LA1_DQ2_P"))
    (pad A13 smd roundrect (at 3 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 91 "/Expansion connector/LA1_DQ6_P"))
    (pad B12 smd roundrect (at 1.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A12 smd roundrect (at 2.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B11 smd roundrect (at 1 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 92 "/3.3V I/O/LA1_12V0"))
    (pad A11 smd roundrect (at 1.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 92 "/3.3V I/O/LA1_12V0"))
    (pad B10 smd roundrect (at 0.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 92 "/3.3V I/O/LA1_12V0"))
    (pad A10 smd roundrect (at 0.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 93 "/3.3V I/O/LA1_PRESENCE_DETECT"))
    (pad B9 smd roundrect (at -0.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 92 "/3.3V I/O/LA1_12V0"))
    (pad A9 smd roundrect (at -0.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 94 "/3.3V I/O/LA1_UART_TX"))
    (pad B8 smd roundrect (at -1.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 92 "/3.3V I/O/LA1_12V0"))
    (pad A8 smd roundrect (at -1 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 95 "/3.3V I/O/LA1_UART_RX"))
    (pad B7 smd roundrect (at -2.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A7 smd roundrect (at -1.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B6 smd roundrect (at -3 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 96 "/Expansion connector/LA1_DQ1_N"))
    (pad A6 smd roundrect (at -2.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 97 "/Expansion connector/LA1_DQ5_N"))
    (pad B5 smd roundrect (at -3.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 98 "/Expansion connector/LA1_DQ1_P"))
    (pad A5 smd roundrect (at -3.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 99 "/Expansion connector/LA1_DQ5_P"))
    (pad B4 smd roundrect (at -4.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A4 smd roundrect (at -4.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B3 smd roundrect (at -5.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 100 "/Expansion connector/LA1_DQ0_N"))
    (pad A3 smd roundrect (at -5 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 101 "/Expansion connector/LA1_DQ4_N"))
    (pad B2 smd roundrect (at -6.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 102 "/Expansion connector/LA1_DQ0_P"))
    (pad A2 smd roundrect (at -5.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 103 "/Expansion connector/LA1_DQ4_P"))
    (pad B1 smd roundrect (at -7 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A1 smd roundrect (at -6.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (model :datasheets:Molex/SAS/757830140.stp
      (offset (xyz 7 11 -20))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 -22.5 90))
    )
  )

  (module azonenberg_pcb:CONN_SFF8087_MOLEX_75783-0140 (layer F.Cu) (tedit 60DC99E4) (tstamp 6197FB4B)
    (at 116.055001 92.655001)
    (path /61909AE6/6198560F)
    (attr smd)
    (fp_text reference J8 (at 0 -11.85) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value CONN_SFF8087 (at 0 -12.85) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -9 -9) (end 9 -9) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -9) (end 9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 3.25) (end 10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 10.5 3.25) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 3.25) (end -10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -10.5 3.25) (end -10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -10.5 16.8) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (pad SHLD thru_hole circle (at 8.825 12.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 11.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad B18 smd roundrect (at 6.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A18 smd roundrect (at 7 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B17 smd roundrect (at 5.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 64 "/RGMII PHY/LA0_DQ3_N"))
    (pad A17 smd roundrect (at 6.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 65 "/RGMII PHY/LA0_DQ7_N"))
    (pad B16 smd roundrect (at 5 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 66 "/RGMII PHY/LA0_DQ3_P"))
    (pad A16 smd roundrect (at 5.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 67 "/RGMII PHY/LA0_DQ7_P"))
    (pad B15 smd roundrect (at 4.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A15 smd roundrect (at 4.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B14 smd roundrect (at 3.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 68 "/RGMII PHY/LA0_DQ2_N"))
    (pad A14 smd roundrect (at 3.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 69 "/RGMII PHY/LA0_DQ6_N"))
    (pad B13 smd roundrect (at 2.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 70 "/RGMII PHY/LA0_DQ2_P"))
    (pad A13 smd roundrect (at 3 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 71 "/RGMII PHY/LA0_DQ6_P"))
    (pad B12 smd roundrect (at 1.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A12 smd roundrect (at 2.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B11 smd roundrect (at 1 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 72 "/3.3V I/O/LA0_12V0"))
    (pad A11 smd roundrect (at 1.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 72 "/3.3V I/O/LA0_12V0"))
    (pad B10 smd roundrect (at 0.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 72 "/3.3V I/O/LA0_12V0"))
    (pad A10 smd roundrect (at 0.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 73 "/3.3V I/O/LA0_PRESENCE_DETECT"))
    (pad B9 smd roundrect (at -0.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 72 "/3.3V I/O/LA0_12V0"))
    (pad A9 smd roundrect (at -0.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 74 "/3.3V I/O/LA0_UART_TX"))
    (pad B8 smd roundrect (at -1.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 72 "/3.3V I/O/LA0_12V0"))
    (pad A8 smd roundrect (at -1 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 75 "/3.3V I/O/LA0_UART_RX"))
    (pad B7 smd roundrect (at -2.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A7 smd roundrect (at -1.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B6 smd roundrect (at -3 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 76 "/RGMII PHY/LA0_DQ1_N"))
    (pad A6 smd roundrect (at -2.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 77 "/RGMII PHY/LA0_DQ5_N"))
    (pad B5 smd roundrect (at -3.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 78 "/RGMII PHY/LA0_DQ1_P"))
    (pad A5 smd roundrect (at -3.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 79 "/RGMII PHY/LA0_DQ5_P"))
    (pad B4 smd roundrect (at -4.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A4 smd roundrect (at -4.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B3 smd roundrect (at -5.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 80 "/RGMII PHY/LA0_DQ0_N"))
    (pad A3 smd roundrect (at -5 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 81 "/RGMII PHY/LA0_DQ4_N"))
    (pad B2 smd roundrect (at -6.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 82 "/RGMII PHY/LA0_DQ0_P"))
    (pad A2 smd roundrect (at -5.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 83 "/RGMII PHY/LA0_DQ4_P"))
    (pad B1 smd roundrect (at -7 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A1 smd roundrect (at -6.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (model :datasheets:Molex/SAS/757830140.stp
      (offset (xyz 7 11 -20))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 -22.5 90))
    )
  )

  (module azonenberg_pcb:CONN_SMA_EDGE_ROSENBERGER_32K243_40ML5 (layer F.Cu) (tedit 6094EAA1) (tstamp 6197FB13)
    (at 60.19 108.23)
    (path /618C593E/619C8E35)
    (fp_text reference J7 (at 0 8.2) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 32K243-40ML5 (at 0 9.6) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0 -3.65) (end 0 3.65) (layer Dwgs.User) (width 0.05))
    (pad 2 thru_hole circle (at 2.8 4.75) (size 2.5 2.5) (drill 2.1) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 2 thru_hole circle (at 2.8 -4.75) (size 2.5 2.5) (drill 2.1) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad ~ smd rect (at 0.75 0) (size 1.5 0.3) (layers F.Paste))
    (pad 2 smd rect (at 2.5 4) (size 5 6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 2.5 -4) (size 5 6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at 2.5 0) (size 5 0.48) (layers F.Cu F.Mask)
      (net 63 "/SERDES interfaces/GTX_RX3_N"))
    (model ":share:Rosenberger/SMA/Rosenberger SMA 168322.STEP"
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 180))
    )
  )

  (module azonenberg_pcb:CONN_SMA_EDGE_ROSENBERGER_32K243_40ML5 (layer F.Cu) (tedit 6094EAA1) (tstamp 6197FB08)
    (at 66.44 108.23)
    (path /618C593E/619C88BB)
    (fp_text reference J6 (at 0 8.2) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 32K243-40ML5 (at 0 9.6) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0 -3.65) (end 0 3.65) (layer Dwgs.User) (width 0.05))
    (pad 2 thru_hole circle (at 2.8 4.75) (size 2.5 2.5) (drill 2.1) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 2 thru_hole circle (at 2.8 -4.75) (size 2.5 2.5) (drill 2.1) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad ~ smd rect (at 0.75 0) (size 1.5 0.3) (layers F.Paste))
    (pad 2 smd rect (at 2.5 4) (size 5 6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 2.5 -4) (size 5 6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at 2.5 0) (size 5 0.48) (layers F.Cu F.Mask)
      (net 62 "/SERDES interfaces/GTX_RX3_P"))
    (model ":share:Rosenberger/SMA/Rosenberger SMA 168322.STEP"
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 180))
    )
  )

  (module azonenberg_pcb:CONN_SMA_EDGE_ROSENBERGER_32K243_40ML5 (layer F.Cu) (tedit 6094EAA1) (tstamp 6197FAFD)
    (at 81.65 103.4)
    (path /618C593E/619C73C6)
    (fp_text reference J5 (at 0 8.2) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 32K243-40ML5 (at 0 9.6) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0 -3.65) (end 0 3.65) (layer Dwgs.User) (width 0.05))
    (pad 2 thru_hole circle (at 2.8 4.75) (size 2.5 2.5) (drill 2.1) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 2 thru_hole circle (at 2.8 -4.75) (size 2.5 2.5) (drill 2.1) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad ~ smd rect (at 0.75 0) (size 1.5 0.3) (layers F.Paste))
    (pad 2 smd rect (at 2.5 4) (size 5 6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 2.5 -4) (size 5 6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at 2.5 0) (size 5 0.48) (layers F.Cu F.Mask)
      (net 61 "/SERDES interfaces/GTX_TX3_N"))
    (model ":share:Rosenberger/SMA/Rosenberger SMA 168322.STEP"
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 180))
    )
  )

  (module azonenberg_pcb:XILINX_JTAG_PTH_MOLEX_0878311420 (layer F.Cu) (tedit 6108F7A8) (tstamp 6197FAF2)
    (at 79.090001 126.150001)
    (path /61D11C1F/61D1CEA0)
    (fp_text reference J4 (at 0 -4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value XILINX_JTAG (at 0 3.4) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 8.5 -3) (end -8.5 -3) (layer F.SilkS) (width 0.3))
    (fp_line (start -8.5 -3) (end -8.5 3) (layer F.SilkS) (width 0.3))
    (fp_line (start -2 3) (end -8.5 3) (layer F.SilkS) (width 0.3))
    (fp_line (start 8.5 -3) (end 8.5 3) (layer F.SilkS) (width 0.3))
    (fp_line (start 8.5 3) (end 2 3) (layer F.SilkS) (width 0.3))
    (pad 14 thru_hole circle (at 6 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS))
    (pad 13 thru_hole circle (at 6 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS))
    (pad 12 thru_hole circle (at 4 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS))
    (pad 11 thru_hole circle (at 4 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 10 thru_hole circle (at 2 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 57 "/FPGA support/JTAG_TDI"))
    (pad 9 thru_hole circle (at 2 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 8 thru_hole circle (at 0 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 58 "/FPGA support/JTAG_TDO"))
    (pad 7 thru_hole circle (at 0 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 6 thru_hole circle (at -2 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 59 "/FPGA support/JTAG_TCK"))
    (pad 5 thru_hole circle (at -2 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 4 thru_hole circle (at -4 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 60 "/FPGA support/JTAG_TMS"))
    (pad 3 thru_hole circle (at -4 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 2 thru_hole circle (at -6 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 11 /1V8))
    (pad 1 thru_hole circle (at -6 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS))
    (model :share:Molex/878311420.stp
      (offset (xyz 0 0 2.5))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:CONN_BELFUSE_0826_1G1T_23_F (layer F.Cu) (tedit 6195B790) (tstamp 6197FADB)
    (at 179.245001 71.165001)
    (path /61923389/61D7E542)
    (fp_text reference J3 (at 0 -7) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text value BEL_FUSE_0826-1G1T-23-F (at 0 -6) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -9 -11) (end -9 22) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 22) (end 9 22) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 22) (end 9 -11) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -11) (end -9 -11) (layer F.SilkS) (width 0.15))
    (pad 16 thru_hole circle (at 6.095 20.32) (size 1.4 1.4) (drill 1.14) (layers *.Cu *.Mask F.SilkS)
      (net 47 "Net-(J3-Pad16)"))
    (pad 15 thru_hole circle (at 3.555 20.32) (size 1.4 1.4) (drill 1.14) (layers *.Cu *.Mask F.SilkS)
      (net 1 /GND))
    (pad 14 thru_hole circle (at -3.555 20.32) (size 1.4 1.4) (drill 1.14) (layers *.Cu *.Mask F.SilkS)
      (net 48 "Net-(J3-Pad14)"))
    (pad 13 thru_hole circle (at -6.095 20.32) (size 1.4 1.4) (drill 1.14) (layers *.Cu *.Mask F.SilkS)
      (net 1 /GND))
    (pad 12 thru_hole circle (at 6.095 17.78) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 7 "Net-(C64-Pad2)"))
    (pad 11 thru_hole circle (at 4.065 17.78) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 49 "/RGMII PHY/ETH_A_P"))
    (pad 10 thru_hole circle (at 2.035 17.78) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 50 "/RGMII PHY/ETH_A_N"))
    (pad 9 thru_hole circle (at -2.035 17.78) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 51 "/RGMII PHY/ETH_D_N"))
    (pad 8 thru_hole circle (at -4.065 17.78) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 52 "/RGMII PHY/ETH_D_P"))
    (pad 7 thru_hole circle (at -6.095 17.78) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 10 "Net-(C67-Pad2)"))
    (pad 6 thru_hole circle (at 5.075 15.24) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 8 "Net-(C65-Pad2)"))
    (pad 5 thru_hole circle (at 3.045 15.24) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 53 "/RGMII PHY/ETH_B_N"))
    (pad 4 thru_hole circle (at 1.015 15.24) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 54 "/RGMII PHY/ETH_B_P"))
    (pad 3 thru_hole circle (at -1.015 15.24) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 55 "/RGMII PHY/ETH_C_P"))
    (pad 2 thru_hole circle (at -3.045 15.24) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 56 "/RGMII PHY/ETH_C_N"))
    (pad 1 thru_hole circle (at -5.075 15.24) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 9 "Net-(C66-Pad2)"))
    (pad 17 thru_hole circle (at -8.065 -3.18) (size 2 2) (drill 1.57) (layers *.Cu *.Mask F.SilkS)
      (net 6 "Net-(C63-Pad2)"))
    (pad 17 thru_hole circle (at 8.065 -3.18) (size 2 2) (drill 1.57) (layers *.Cu *.Mask F.SilkS)
      (net 6 "Net-(C63-Pad2)"))
    (pad "" np_thru_hole circle (at 6.35 0) (size 3.25 3.25) (drill 3.25) (layers *.Cu *.Mask F.SilkS))
    (pad "" np_thru_hole circle (at -6.35 0) (size 3.25 3.25) (drill 3.25) (layers *.Cu *.Mask F.SilkS))
    (model :share:BelFuse/Magjack/0826-1G1T-23-F--3DModel-STEP-56544.step
      (offset (xyz 0 -5.5 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SMA_EDGE_ROSENBERGER_32K243_40ML5 (layer F.Cu) (tedit 6094EAA1) (tstamp 6197FABF)
    (at 53.94 108.23)
    (path /618C593E/61D5F6D6)
    (fp_text reference J2 (at 0 8.2) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 32K243-40ML5 (at 0 9.6) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0 -3.65) (end 0 3.65) (layer Dwgs.User) (width 0.05))
    (pad 2 thru_hole circle (at 2.8 4.75) (size 2.5 2.5) (drill 2.1) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 2 thru_hole circle (at 2.8 -4.75) (size 2.5 2.5) (drill 2.1) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad ~ smd rect (at 0.75 0) (size 1.5 0.3) (layers F.Paste))
    (pad 2 smd rect (at 2.5 4) (size 5 6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 2.5 -4) (size 5 6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at 2.5 0) (size 5 0.48) (layers F.Cu F.Mask)
      (net 46 "/SERDES interfaces/GTX_TX3_P"))
    (model ":share:Rosenberger/SMA/Rosenberger SMA 168322.STEP"
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 180))
    )
  )

  (module azonenberg_pcb:CONN_CUI_PJ-058BH_HIPWR_BARREL_NOSLOT (layer F.Cu) (tedit 600C4745) (tstamp 6197FAB4)
    (at 154.750001 25.600001)
    (path /6189D312/618AC801)
    (fp_text reference J1 (at 8.5 -5.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value BARREL (at -5.5 5.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 6.5 2.5) (end 6.5 4.5) (layer F.SilkS) (width 0.2))
    (fp_line (start 6.5 -4.5) (end 6.5 -2.5) (layer F.SilkS) (width 0.2))
    (fp_line (start -8 4.5) (end 6.5 4.5) (layer F.SilkS) (width 0.2))
    (fp_line (start -8 -4.5) (end 6.5 -4.5) (layer F.SilkS) (width 0.2))
    (fp_line (start -8 4.5) (end -8 -4.5) (layer F.SilkS) (width 0.2))
    (pad 3 thru_hole circle (at 3.5 4.7) (size 3.5 3.5) (drill 3) (layers *.Cu *.Mask F.SilkS))
    (pad 1 thru_hole circle (at 6.5 0) (size 4 4) (drill 3.5) (layers *.Cu *.Mask F.SilkS)
      (net 45 "/Power Supply/12V0_RAW"))
    (pad 2 thru_hole circle (at 0.5 0) (size 3.5 3.5) (drill 3) (layers *.Cu *.Mask F.SilkS)
      (net 1 /GND))
    (pad "" thru_hole circle (at -4 0) (size 3 3) (drill 2.2) (layers *.Cu *.Mask F.SilkS))
    (model :walter:conn_misc/dc_socket.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 600C480C) (tstamp 6197FAA7)
    (at 50.85 123.78507)
    (path /618F2BCB/61C937FB)
    (fp_text reference FB7 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value BLM31KN271SH1L (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 21 "/FPGA power/GTX_1V0"))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (model :walter:smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 600C480C) (tstamp 6197FAA1)
    (at 39.75 137.08507)
    (path /618F2BCB/61C88295)
    (fp_text reference FB6 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value BLM31KN271SH1L (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 20 "/FPGA power/GTX_1V8"))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 600C480C) (tstamp 6197FA9B)
    (at 44.75 134.48507)
    (path /618F2BCB/61C5A63B)
    (fp_text reference FB5 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value BLM31KN271SH1L (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 19 /GTX_1V2))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 161 /1V2))
    (model :walter:smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_INDUCTOR_NOSILK (layer F.Cu) (tedit 6108F9D5) (tstamp 6197FA95)
    (at 193.77 69.14)
    (path /61923389/61964499)
    (fp_text reference FB4 (at 0 1) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_text value MI0603J601R-10 (at 0 1.75) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 13 "/RGMII PHY/A1V2_PLL"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 161 /1V2))
    (model :walter:smd_inductors/inductor_smd_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_INDUCTOR_NOSILK (layer F.Cu) (tedit 6108F9D5) (tstamp 6197FA8F)
    (at 190.47 70.94)
    (path /61923389/61955AF1)
    (fp_text reference FB3 (at 0 1) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_text value MI0603J601R-10 (at 0 1.75) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 12 "/RGMII PHY/A1V2"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 161 /1V2))
    (model :walter:smd_inductors/inductor_smd_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_INDUCTOR_NOSILK (layer F.Cu) (tedit 6108F9D5) (tstamp 6197FA89)
    (at 193.77 70.94)
    (path /61923389/61937038)
    (fp_text reference FB2 (at 0 1) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_text value MI0603J601R-10 (at 0 1.75) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 14 "/RGMII PHY/A3V3"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_inductors/inductor_smd_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 600C480C) (tstamp 6197FA83)
    (at 173 42.78507)
    (path /6189D312/6189F326)
    (fp_text reference FB1 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value BLM31KN271SH1L (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 203 /12V0))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 367 "/Power Supply/12V0_FUSED"))
    (model :walter:smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197FA7D)
    (at 196.87 26.75)
    (path /6189D312/6189DF9C)
    (fp_text reference F1 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 2A (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 367 "/Power Supply/12V0_FUSED"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 45 "/Power Supply/12V0_RAW"))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_LED (layer F.Cu) (tedit 60DC9311) (tstamp 6197FA77)
    (at 106.3945 116.445)
    (path /61909AE6/61E1F330)
    (attr smd)
    (fp_text reference D5 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value GREEN (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 44 "Net-(D5-Pad2)"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_LED (layer F.Cu) (tedit 60DC9311) (tstamp 6197FA71)
    (at 109.2145 114.835)
    (path /61909AE6/61E1D8E5)
    (attr smd)
    (fp_text reference D4 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value GREEN (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 43 "Net-(D4-Pad2)"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_LED (layer F.Cu) (tedit 60DC9311) (tstamp 6197FA6B)
    (at 106.3945 114.835)
    (path /61909AE6/61E1C43B)
    (attr smd)
    (fp_text reference D3 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value GREEN (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 42 "Net-(D3-Pad2)"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_LED (layer F.Cu) (tedit 60DC9311) (tstamp 6197FA65)
    (at 150.6945 92.265)
    (path /61909AE6/61E1216A)
    (attr smd)
    (fp_text reference D2 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value GREEN (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 41 "Net-(D2-Pad2)"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_LED (layer F.Cu) (tedit 60DC9311) (tstamp 6197FA5F)
    (at 89.6545 123.305)
    (path /61D11C1F/61D26408)
    (attr smd)
    (fp_text reference D1 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value GREEN (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 39 "Net-(D1-Pad2)"))
    (pad 1 smd rect (at -0.597 0) (size 0.635 0.61) (layers F.Cu F.Paste F.Mask)
      (net 40 "Net-(D1-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197FA59)
    (at 71 117.98)
    (path /618C593E/61D8C873)
    (attr smd)
    (fp_text reference C152 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 37 "/SERDES interfaces/SATA_DEV_TX_N"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 38 "/SERDES interfaces/GTX_TX1_N"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197FA53)
    (at 67.1 116.48)
    (path /618C593E/61D8C0F7)
    (attr smd)
    (fp_text reference C151 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 35 "/SERDES interfaces/SATA_DEV_TX_P"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 36 "/SERDES interfaces/GTX_TX1_P"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197FA4D)
    (at 76.49 108.3)
    (path /618C593E/61D77D41)
    (attr smd)
    (fp_text reference C150 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 "/SERDES interfaces/SATA_HOST_TX_N"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 34 "/SERDES interfaces/GTX_TX2_N"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197FA47)
    (at 51 117.98)
    (path /618C593E/61D775E4)
    (attr smd)
    (fp_text reference C149 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 31 "/SERDES interfaces/SATA_HOST_TX_P"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 32 "/SERDES interfaces/GTX_TX2_P"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197FA41)
    (at 57.1 116.48)
    (path /618C593E/61D96BBA)
    (attr smd)
    (fp_text reference C148 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 29 "/SERDES interfaces/SATA_DEV_RX_N"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 30 "/SERDES interfaces/GTX_RX1_N"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197FA3B)
    (at 53.5 117.98)
    (path /618C593E/61D9641A)
    (attr smd)
    (fp_text reference C147 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 27 "/SERDES interfaces/SATA_DEV_RX_P"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 28 "/SERDES interfaces/GTX_RX1_P"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197FA35)
    (at 59.6 116.48)
    (path /618C593E/61D7F6C1)
    (attr smd)
    (fp_text reference C146 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 25 "/SERDES interfaces/SATA_HOST_RX_N"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 26 "/SERDES interfaces/GTX_RX2_N"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197FA2F)
    (at 48.5 116.5)
    (path /618C593E/61D7EF69)
    (attr smd)
    (fp_text reference C145 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 23 "/SERDES interfaces/SATA_HOST_RX_P"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 24 "/SERDES interfaces/GTX_RX2_P"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197FA29)
    (at 45.1 66)
    (path /618C589A/61D29D43)
    (attr smd)
    (fp_text reference C144 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /DDR/TP_VREF))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197FA23)
    (at 42.2 65.25)
    (path /618C589A/61D2942F)
    (fp_text reference C143 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 22 /DDR/TP_VREF))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197FA1D)
    (at 56.1 136.55)
    (path /618F2BCB/61C9381D)
    (fp_text reference C142 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 "/FPGA power/GTX_1V0"))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197FA17)
    (at 65 127)
    (path /618F2BCB/61C882B7)
    (fp_text reference C141 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 "/FPGA power/GTX_1V8"))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197FA11)
    (at 59.4 136.6)
    (path /618F2BCB/61C761CB)
    (fp_text reference C140 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /GTX_1V2))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197FA0B)
    (at 55.85 128.33507)
    (path /618F2BCB/61C9380F)
    (fp_text reference C139 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 21 "/FPGA power/GTX_1V0"))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197FA05)
    (at 49.75 133.68507)
    (path /618F2BCB/61C882A9)
    (fp_text reference C138 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 20 "/FPGA power/GTX_1V8"))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F9FF)
    (at 55.85 124.43507)
    (path /618F2BCB/61C5B925)
    (fp_text reference C137 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 19 /GTX_1V2))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F9F9)
    (at 50.3 129.78507)
    (path /618F2BCB/61C93805)
    (fp_text reference C136 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F9F3)
    (at 60.85 128.33507)
    (path /618F2BCB/61C8829F)
    (fp_text reference C135 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F9ED)
    (at 54.75 133.68507)
    (path /618F2BCB/61C5B4B4)
    (fp_text reference C134 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 161 /1V2))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F9E7)
    (at 200.95 41.3)
    (path /6189D312/61C3F6D4)
    (attr smd)
    (fp_text reference C133 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F9E1)
    (at 179.75 46.70507)
    (path /6189D312/61C496F1)
    (fp_text reference C132 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 4 /RAM_VTT))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F9DB)
    (at 183.9 53.47)
    (path /6189D312/61C3F15B)
    (fp_text reference C131 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F9D5)
    (at 193.5 48.6)
    (path /6189D312/61C312B0)
    (attr smd)
    (fp_text reference C130 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 18 "/Power Supply/VTT_SENSE"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F9CF)
    (at 203.07 27.78507)
    (path /6189D312/61C492FD)
    (fp_text reference C129 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 4 /RAM_VTT))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 600C480C) (tstamp 6197F9C9)
    (at 160.3 54.63507)
    (path /6189D312/61C3B3B2)
    (fp_text reference C128 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F9C3)
    (at 206.5 35.9)
    (path /6189D312/61C46B3D)
    (attr smd)
    (fp_text reference C127 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F9BD)
    (at 209 33.3)
    (path /6189D312/61C2CE6C)
    (attr smd)
    (fp_text reference C126 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /RAM_VREF))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 600C4826) (tstamp 6197F9B7)
    (at 208.12 24.4)
    (path /6189D312/61C3866E)
    (fp_text reference C125 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_text value "47 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 212 "/Power Supply/VDDQ_SENSE"))
    (model :walter:smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F9B1)
    (at 179.75 50.60507)
    (path /6189D312/61AD08DA)
    (fp_text reference C124 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "10 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F9AB)
    (at 184.75 46.70507)
    (path /6189D312/61AD06A9)
    (fp_text reference C123 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "10 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F9A5)
    (at 192.2 40.28507)
    (path /6189D312/61AD01D3)
    (fp_text reference C122 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "10 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1812_CAP_NOSILK (layer F.Cu) (tedit 5EF1EE7A) (tstamp 6197F99F)
    (at 191.545 29.65)
    (path /6189D312/61A9B3C8)
    (fp_text reference C121 (at -0.05 2.65) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "22 uF" (at -0.05 4.15) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (model :walter:smd_cap/c_1812.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F999)
    (at 197.75 34.93507)
    (path /6189D312/61ADA948)
    (fp_text reference C120 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F993)
    (at 203.07 31.68507)
    (path /6189D312/61ACFEF5)
    (fp_text reference C119 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "10 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F98D)
    (at 179.75 54.50507)
    (path /6189D312/61ACFC3A)
    (fp_text reference C118 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "10 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 600C4826) (tstamp 6197F987)
    (at 208.12 21.8)
    (path /6189D312/61AD98C7)
    (fp_text reference C117 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_text value "22 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F981)
    (at 184.75 50.60507)
    (path /6189D312/61ACF91A)
    (fp_text reference C116 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "10 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F97B)
    (at 202.75 35.58507)
    (path /6189D312/61B6E7C9)
    (fp_text reference C115 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F975)
    (at 189.75 44.90507)
    (path /6189D312/61ACF6BA)
    (fp_text reference C114 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "10 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F96F)
    (at 197.2 40.28507)
    (path /6189D312/61B6E41F)
    (fp_text reference C113 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CAP_AL_10MM_SMT (layer F.Cu) (tedit 6195B6D3) (tstamp 6197F969)
    (at 169.850001 26.75)
    (path /6189D312/61B9EB93)
    (attr smd)
    (fp_text reference C112 (at 0 7) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "470 uF" (at 0 9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -5.5 5.5) (end -5.5 -3.5) (layer F.SilkS) (width 0.2))
    (fp_line (start -5.5 -3.5) (end -3.5 -5.5) (layer F.SilkS) (width 0.2))
    (fp_line (start -3.5 -5.5) (end -1.5 -5.5) (layer F.SilkS) (width 0.2))
    (fp_line (start -5.5 5.5) (end -1.5 5.5) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 5.5) (end 5.5 5.5) (layer F.SilkS) (width 0.2))
    (fp_line (start 5.5 5.5) (end 5.5 -3.5) (layer F.SilkS) (width 0.2))
    (fp_line (start 5.5 -3.5) (end 3.5 -5.5) (layer F.SilkS) (width 0.2))
    (fp_line (start 3.5 -5.5) (end 1.5 -5.5) (layer F.SilkS) (width 0.2))
    (pad 2 smd rect (at 0 4) (size 1.6 3.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND) (solder_paste_margin 0.01))
    (pad 1 smd rect (at 0 -4) (size 1.6 3.5) (layers F.Cu F.Paste F.Mask)
      (net 203 /12V0) (solder_paste_margin 0.01))
    (model :walter:smd_cap/c_elec_10x10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 -90))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 600C4826) (tstamp 6197F95B)
    (at 207.37 27.15)
    (path /6189D312/61AD563F)
    (fp_text reference C111 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_text value "47 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F955)
    (at 189.75 48.80507)
    (path /6189D312/61ACF182)
    (fp_text reference C110 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "10 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CAP_AL_10MM_SMT (layer F.Cu) (tedit 6195B6D3) (tstamp 6197F94F)
    (at 152.250001 38.8)
    (path /6189D312/61B68339)
    (attr smd)
    (fp_text reference C109 (at 0 7) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "470 uF" (at 0 9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -5.5 5.5) (end -5.5 -3.5) (layer F.SilkS) (width 0.2))
    (fp_line (start -5.5 -3.5) (end -3.5 -5.5) (layer F.SilkS) (width 0.2))
    (fp_line (start -3.5 -5.5) (end -1.5 -5.5) (layer F.SilkS) (width 0.2))
    (fp_line (start -5.5 5.5) (end -1.5 5.5) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 5.5) (end 5.5 5.5) (layer F.SilkS) (width 0.2))
    (fp_line (start 5.5 5.5) (end 5.5 -3.5) (layer F.SilkS) (width 0.2))
    (fp_line (start 5.5 -3.5) (end 3.5 -5.5) (layer F.SilkS) (width 0.2))
    (fp_line (start 3.5 -5.5) (end 1.5 -5.5) (layer F.SilkS) (width 0.2))
    (pad 2 smd rect (at 0 4) (size 1.6 3.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND) (solder_paste_margin 0.01))
    (pad 1 smd rect (at 0 -4) (size 1.6 3.5) (layers F.Cu F.Paste F.Mask)
      (net 203 /12V0) (solder_paste_margin 0.01))
    (model :walter:smd_cap/c_elec_10x10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 -90))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 600C4826) (tstamp 6197F941)
    (at 194.05 43.55)
    (path /6189D312/61AD8D49)
    (fp_text reference C108 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_text value "47 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 161 /1V2))
    (model :walter:smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 600C4826) (tstamp 6197F93B)
    (at 207.37 29.75)
    (path /6189D312/61AD51BA)
    (fp_text reference C107 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_text value "47 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F935)
    (at 167.05 53.73507)
    (path /6189D312/61ACCACD)
    (fp_text reference C106 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "10 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 156 /5V0))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1812_CAP_NOSILK (layer F.Cu) (tedit 5EF1EE7A) (tstamp 6197F92F)
    (at 115.405 112.03)
    (path /61909AE6/61A89091)
    (fp_text reference C105 (at -0.05 2.65) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "22 uF 25V" (at -0.05 4.15) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 92 "/3.3V I/O/LA1_12V0"))
    (model :walter:smd_cap/c_1812.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1812_CAP_NOSILK (layer F.Cu) (tedit 5EF1EE7A) (tstamp 6197F929)
    (at 108.455 112.03)
    (path /61909AE6/61A85720)
    (fp_text reference C104 (at -0.05 2.65) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "22 uF 25V" (at -0.05 4.15) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 72 "/3.3V I/O/LA0_12V0"))
    (model :walter:smd_cap/c_1812.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F923)
    (at 64.6 116.48)
    (path /618C593E/61A0FAFF)
    (attr smd)
    (fp_text reference C103 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 17 "/SERDES interfaces/SFP_VDD_TX"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F91D)
    (at 62.1 116.48)
    (path /618C593E/61A0C140)
    (attr smd)
    (fp_text reference C102 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 16 "/SERDES interfaces/SFP_VDD_RX"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 600C480C) (tstamp 6197F917)
    (at 44.75 117.01507)
    (path /618C593E/61A0FAEB)
    (fp_text reference C101 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 201 "Net-(C101-Pad2)"))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 17 "/SERDES interfaces/SFP_VDD_TX"))
    (model :walter:smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 600C480C) (tstamp 6197F911)
    (at 39.75 114.83507)
    (path /618C593E/61A0B67C)
    (fp_text reference C100 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 200 "Net-(C100-Pad2)"))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 16 "/SERDES interfaces/SFP_VDD_RX"))
    (model :walter:smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F90B)
    (at 73.19 110.1)
    (path /618C593E/61A0F43A)
    (attr smd)
    (fp_text reference C99 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 15 "Net-(C98-Pad1)"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F905)
    (at 56 117.98)
    (path /618C593E/61A07634)
    (attr smd)
    (fp_text reference C98 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 15 "Net-(C98-Pad1)"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F8FF)
    (at 201.67 68.81)
    (path /61923389/619416A3)
    (attr smd)
    (fp_text reference C97 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 14 "/RGMII PHY/A3V3"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F8F9)
    (at 190.07 80.99)
    (path /61923389/619590A5)
    (attr smd)
    (fp_text reference C96 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 12 "/RGMII PHY/A1V2"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F8F3)
    (at 201.67 70.31)
    (path /61923389/61941116)
    (attr smd)
    (fp_text reference C95 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 14 "/RGMII PHY/A3V3"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F8ED)
    (at 199.17 72.79)
    (path /61923389/61940A4A)
    (attr smd)
    (fp_text reference C94 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 14 "/RGMII PHY/A3V3"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F8E7)
    (at 209.95 61.84)
    (path /61923389/619644AE)
    (attr smd)
    (fp_text reference C93 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 13 "/RGMII PHY/A1V2_PLL"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F8E1)
    (at 195.87 74.99)
    (path /61923389/61958E8F)
    (attr smd)
    (fp_text reference C92 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 12 "/RGMII PHY/A1V2"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F8DB)
    (at 204.17 67.31)
    (path /61923389/6194A73C)
    (attr smd)
    (fp_text reference C91 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F8D5)
    (at 203.77 64.16)
    (path /61923389/619644A4)
    (fp_text reference C90 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 13 "/RGMII PHY/A1V2_PLL"))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F8CF)
    (at 190.47 74.54)
    (path /61923389/61958780)
    (fp_text reference C89 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 12 "/RGMII PHY/A1V2"))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F8C9)
    (at 190.47 72.74)
    (path /61923389/61937512)
    (fp_text reference C88 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 14 "/RGMII PHY/A3V3"))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F8C3)
    (at 192.57 79.49)
    (path /61923389/6194A2CE)
    (attr smd)
    (fp_text reference C87 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F8BD)
    (at 190.47 69.14)
    (path /61923389/61952F5B)
    (fp_text reference C86 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 161 /1V2))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F8B7)
    (at 193.77 72.74)
    (path /61923389/6194810E)
    (fp_text reference C85 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F8B1)
    (at 190.47 76.34)
    (path /61923389/6193487F)
    (fp_text reference C84 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F8AB)
    (at 157.85 63.34)
    (path /61B1350A/61B1E5B0)
    (attr smd)
    (fp_text reference C83 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F8A5)
    (at 160.35 60.34)
    (path /61B1350A/61B1E37E)
    (attr smd)
    (fp_text reference C82 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F89F)
    (at 160.35 61.84)
    (path /61B1350A/61B1F5D2)
    (attr smd)
    (fp_text reference C81 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F899)
    (at 157.05 64.84)
    (path /61B1350A/61B1E084)
    (attr smd)
    (fp_text reference C80 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F893)
    (at 155.7 66.94)
    (path /61B1350A/61B1F253)
    (attr smd)
    (fp_text reference C79 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F88D)
    (at 154.55 65.44)
    (path /61B1350A/61B1DBDE)
    (attr smd)
    (fp_text reference C78 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F887)
    (at 157.85 61.84)
    (path /61B1350A/61B1EEC4)
    (attr smd)
    (fp_text reference C77 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F881)
    (at 155.7 68.44)
    (path /61B1350A/61B1EC0F)
    (attr smd)
    (fp_text reference C76 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F87B)
    (at 150.7 68.14)
    (path /61B1350A/61B1D6AB)
    (attr smd)
    (fp_text reference C75 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F875)
    (at 147.8 68.29)
    (path /61B1350A/61B1B69D)
    (fp_text reference C74 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F86F)
    (at 154.95 62.29)
    (path /61B1350A/61B1AC49)
    (fp_text reference C73 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F869)
    (at 154.95 60.49)
    (path /61B1350A/61B1A41D)
    (fp_text reference C72 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F863)
    (at 199.17 71.29)
    (path /61923389/61D87E4B)
    (attr smd)
    (fp_text reference C71 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 366 "/RGMII PHY/CLK_125_N"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 271 "/RGMII PHY/CLK_125_AC_N"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F85D)
    (at 207.45 61.84)
    (path /61923389/61D87E53)
    (attr smd)
    (fp_text reference C70 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 365 "/RGMII PHY/CLK_125_P"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 242 "/RGMII PHY/CLK_125_AC_P"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F857)
    (at 199.17 68.29)
    (path /61923389/61D87E3F)
    (attr smd)
    (fp_text reference C69 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F851)
    (at 199.12 65.14)
    (path /61923389/61D87E39)
    (fp_text reference C68 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F84B)
    (at 196.67 68.99)
    (path /61923389/618E1F4D)
    (attr smd)
    (fp_text reference C67 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 10 "Net-(C67-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F845)
    (at 201.67 67.31)
    (path /61923389/618E0D84)
    (attr smd)
    (fp_text reference C66 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 9 "Net-(C66-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F83F)
    (at 206.67 64.01)
    (path /61923389/618DF25D)
    (attr smd)
    (fp_text reference C65 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 8 "Net-(C65-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F839)
    (at 199.17 69.79)
    (path /61923389/618DD53B)
    (attr smd)
    (fp_text reference C64 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 7 "Net-(C64-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F833)
    (at 196.67 73.49)
    (path /61923389/618E7122)
    (attr smd)
    (fp_text reference C63 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(C63-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F82D)
    (at 202.02 65.81)
    (path /61923389/61D90C50)
    (attr smd)
    (fp_text reference C62 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F827)
    (at 62.2 133)
    (path /618F2BCB/619D591D)
    (fp_text reference C61 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 "/FPGA power/GTX_1V0"))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F821)
    (at 65 128.8)
    (path /618F2BCB/619CCD03)
    (fp_text reference C60 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /GTX_1V2))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F81B)
    (at 65 125.2)
    (path /618F2BCB/619CC852)
    (fp_text reference C59 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 "/FPGA power/GTX_1V8"))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F815)
    (at 65 123.4)
    (path /618F2BCB/6198629C)
    (fp_text reference C58 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F80F)
    (at 59.4 134.8)
    (path /618F2BCB/61965F5E)
    (fp_text reference C57 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F809)
    (at 58.9 131.2)
    (path /618F2BCB/61985F05)
    (fp_text reference C56 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F803)
    (at 62.2 131.2)
    (path /618F2BCB/61965A4D)
    (fp_text reference C55 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 600C480C) (tstamp 6197F7FD)
    (at 50.85 126.38507)
    (path /618F2BCB/619C1346)
    (fp_text reference C54 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 600C480C) (tstamp 6197F7F7)
    (at 45.3 129.13507)
    (path /618F2BCB/619BFA95)
    (fp_text reference C53 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F7F1)
    (at 58.9 133)
    (path /618F2BCB/61985B0B)
    (fp_text reference C52 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 600C480C) (tstamp 6197F7EB)
    (at 44.75 137.08507)
    (path /618F2BCB/6195A054)
    (fp_text reference C51 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (model :walter:smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 600C4826) (tstamp 6197F7E5)
    (at 49.05 136.95)
    (path /618F2BCB/619794B8)
    (fp_text reference C50 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_text value "47 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 600C480C) (tstamp 6197F7DF)
    (at 39.75 134.48507)
    (path /618F2BCB/619B41BE)
    (fp_text reference C49 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 600C4826) (tstamp 6197F7D9)
    (at 52.65 136.95)
    (path /618F2BCB/619B33AF)
    (fp_text reference C48 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_text value "47 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 600C4826) (tstamp 6197F7D3)
    (at 44.6 131.75)
    (path /618F2BCB/61977FBC)
    (fp_text reference C47 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_text value "47 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 11 /1V8))
    (model :walter:smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 6195B6F3) (tstamp 6197F7CD)
    (at 60.85 124.43507)
    (path /618F2BCB/619579CB)
    (fp_text reference C46 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "330 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 207 /1V0))
    (model :walter:smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F7C7)
    (at 100.59 88.48)
    (path /618C593E/61D4BD60)
    (attr smd)
    (fp_text reference C45 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 364 "/SERDES interfaces/REFCLK_125_N"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 349 "/SERDES interfaces/REFCLK_125_AC_N"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F7C1)
    (at 98.09 89.98)
    (path /618C593E/61D4BD6C)
    (attr smd)
    (fp_text reference C44 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 363 "/SERDES interfaces/REFCLK_125_P"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 "/SERDES interfaces/REFCLK_125_AC_P"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F7BB)
    (at 75.69 111.6)
    (path /618C593E/61D469FD)
    (attr smd)
    (fp_text reference C43 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 362 "/SERDES interfaces/REFCLK_156_N"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 350 "/SERDES interfaces/REFCLK_156_AC_N"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F7B5)
    (at 98.09 88.48)
    (path /618C593E/61D47564)
    (attr smd)
    (fp_text reference C42 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 361 "/SERDES interfaces/REFCLK_156_P"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 245 "/SERDES interfaces/REFCLK_156_AC_P"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F7AF)
    (at 73.19 114.65)
    (path /618C593E/61D4BD50)
    (attr smd)
    (fp_text reference C41 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F7A9)
    (at 78.19 109.8)
    (path /618C593E/61D4453B)
    (attr smd)
    (fp_text reference C40 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F7A3)
    (at 43.9 114.45)
    (path /618C593E/61D4BD46)
    (fp_text reference C39 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F79D)
    (at 73.59 108.45)
    (path /618C593E/61D44088)
    (fp_text reference C38 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 5 /3V3))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F797)
    (at 52.1 116.48)
    (path /618C593E/61D635C7)
    (attr smd)
    (fp_text reference C37 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 360 "/SERDES interfaces/GTX_TX3_AC_N"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 61 "/SERDES interfaces/GTX_TX3_N"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F791)
    (at 48.5 118)
    (path /618C593E/61D61CE3)
    (attr smd)
    (fp_text reference C36 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 359 "/SERDES interfaces/GTX_TX3_AC_P"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 46 "/SERDES interfaces/GTX_TX3_P"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F78B)
    (at 54.6 116.48)
    (path /618C593E/61D678C9)
    (attr smd)
    (fp_text reference C35 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 360 "/SERDES interfaces/GTX_TX3_AC_N"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 63 "/SERDES interfaces/GTX_RX3_N"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F785)
    (at 69.6 116.48)
    (path /618C593E/61D678BF)
    (attr smd)
    (fp_text reference C34 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 359 "/SERDES interfaces/GTX_TX3_AC_P"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 62 "/SERDES interfaces/GTX_RX3_P"))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F77F)
    (at 45.1 64.5)
    (path /618C589A/61AF9755)
    (attr smd)
    (fp_text reference C33 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F779)
    (at 50.1 60.7)
    (path /618C589A/61AF37D3)
    (attr smd)
    (fp_text reference C32 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F773)
    (at 41 68.4)
    (path /618C589A/61AEA9B8)
    (attr smd)
    (fp_text reference C31 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F76D)
    (at 38.5 71.4)
    (path /618C589A/61AF974B)
    (attr smd)
    (fp_text reference C30 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F767)
    (at 38.5 66.9)
    (path /618C589A/61AF37C9)
    (attr smd)
    (fp_text reference C29 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F761)
    (at 38.5 72.9)
    (path /618C589A/61AEA710)
    (attr smd)
    (fp_text reference C28 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F75B)
    (at 47.5 59.05)
    (path /618C589A/61ACD366)
    (fp_text reference C27 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F755)
    (at 42.2 63.45)
    (path /618C589A/61ABFCD0)
    (fp_text reference C26 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value DNP (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 4 /RAM_VTT))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F74F)
    (at 47.6 65.2)
    (path /618C589A/61AF9741)
    (attr smd)
    (fp_text reference C25 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F749)
    (at 55.4 58.9)
    (path /618C589A/61AF37BF)
    (attr smd)
    (fp_text reference C24 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F743)
    (at 38.5 74.4)
    (path /618C589A/61AEA349)
    (attr smd)
    (fp_text reference C23 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F73D)
    (at 38.9 61.65)
    (path /618C589A/61ACCE1D)
    (fp_text reference C22 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F737)
    (at 38.9 65.25)
    (path /618C589A/61ABF772)
    (fp_text reference C21 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value DNP (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 4 /RAM_VTT))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F731)
    (at 41 71.4)
    (path /618C589A/61AF9737)
    (attr smd)
    (fp_text reference C20 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F72B)
    (at 43.5 69)
    (path /618C589A/61AF37B5)
    (attr smd)
    (fp_text reference C19 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F725)
    (at 46 67.5)
    (path /618C589A/61AE7095)
    (attr smd)
    (fp_text reference C18 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F71F)
    (at 112.05 48.15)
    (path /618C589A/61ACDABF)
    (fp_text reference C17 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F719)
    (at 38.9 63.45)
    (path /618C589A/61ACCA4D)
    (fp_text reference C16 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F713)
    (at 47.6 62.2)
    (path /618C589A/61ABF4C0)
    (attr smd)
    (fp_text reference C15 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 4 /RAM_VTT))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F70D)
    (at 45.1 61.5)
    (path /618C589A/61AF972D)
    (attr smd)
    (fp_text reference C14 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F707)
    (at 41 66.9)
    (path /618C589A/61AF37AB)
    (attr smd)
    (fp_text reference C13 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F701)
    (at 38.5 68.4)
    (path /618C589A/61AE6DA8)
    (attr smd)
    (fp_text reference C12 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F6FB)
    (at 136.2 21.4)
    (path /618C589A/61ACD8A6)
    (fp_text reference C11 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 600C480C) (tstamp 6197F6F5)
    (at 39.75 59.43507)
    (path /618C589A/61ACC594)
    (fp_text reference C10 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F6EF)
    (at 50.4 58.9)
    (path /618C589A/61ABF112)
    (attr smd)
    (fp_text reference C9 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 4 /RAM_VTT))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F6E9)
    (at 38.5 69.9)
    (path /618C589A/61B0231B)
    (attr smd)
    (fp_text reference C8 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /RAM_VREF))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F6E3)
    (at 47.6 60.7)
    (path /618C589A/61AF9723)
    (attr smd)
    (fp_text reference C7 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F6DD)
    (at 45.1 63)
    (path /618C589A/61AF37A1)
    (attr smd)
    (fp_text reference C6 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F6D7)
    (at 135.8 23.05)
    (path /618C589A/61AE692B)
    (attr smd)
    (fp_text reference C5 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 600C47DC) (tstamp 6197F6D1)
    (at 42.2 61.65)
    (path /618C589A/61ACD544)
    (fp_text reference C4 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 600C480C) (tstamp 6197F6CB)
    (at 112.9 45.93507)
    (path /618C589A/61AC8DC3)
    (fp_text reference C3 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 3 /1V35))
    (model :walter:smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 600C4826) (tstamp 6197F6C5)
    (at 44.05 59.45)
    (path /618C589A/61ABEC04)
    (fp_text reference C2 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_text value "22 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 4 /RAM_VTT))
    (model :walter:smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 60DC9305) (tstamp 6197F6BF)
    (at 43.5 70.5)
    (path /618C589A/61B00958)
    (attr smd)
    (fp_text reference C1 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /RAM_VREF))
    (model :walter:smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

)
