// Seed: 1405017525
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_0 = 0;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd82
) (
    output wand  id_0
    , id_4,
    input  uwire id_1,
    output uwire _id_2
);
  logic [~  id_2 : 1] id_5;
  wire id_6;
  assign id_4[-1] = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5
  );
endmodule
