Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat Jun 16 16:48:25 2018


Command Line:  C:\ispLEVER_Classic2_0\lse/bin/nt/synthesis -f SEC.synproj 

Synthesis options:
The -a option is ispMACH400ZE.
The -t option is not used.
The -d option is LC4256ZE.
Using default performance grade 6.
                                                          

##########################################################

### Lattice Family : ispMACH400ZE

### Device  : LC4256ZE

### Package : 

##########################################################

                                                          

Optimization goal = Area
Top-level module name = SEC.
WARNING - synthesis: Ignoring Frequency option in Area Mode. Setting to default frequency of 1.0 MHz.
WARNING - synthesis: Ignoring SDC constraints in Area Mode!
Target frequency = 1.000000 MHz.
Timing path count = 3
fsm_encoding_style = auto
resolve_mixed_drivers = 0
Use IO Insertion = TRUE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = SEC.edi.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
The -comp option is FALSE.
The -syn option is FALSE.
VHDL library = work
VHDL design file = secuencia.vhd
-sdc option: SDC file input not used.
-lpf option: Output file option is not used.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/ispLEVER_Classic2_0/lse/userware/NT/SYNTHESIS_HEADERS/mach.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/YaKerTaker/Google Drive/4° SEMESTRE/Diseño S Digitales/P11DSD". VHDL-1504
Analyzing VHDL file secuencia.vhd. VHDL-1481
INFO - synthesis: secuencia.vhd(4): analyzing entity sec. VHDL-1012
INFO - synthesis: secuencia.vhd(11): analyzing architecture a_sec. VHDL-1010
unit SEC is not yet analyzed. VHDL-1485
secuencia.vhd(4): executing SEC(A_SEC)

WARNING - synthesis: secuencia.vhd(9): replacing existing netlist SEC(A_SEC). VHDL-1205
Top module name (VHDL): SEC
Loading NGL library 'C:/ispLEVER_Classic2_0/lse/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/ispLEVER_Classic2_0/lse/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c640.nph' in environment: C:/ispLEVER_Classic2_0/lse.
Package Status:                     Final          Version 1.36.
Top-level module name = SEC.
INFO - synthesis: Extracted state machine for register 'PRE' with sequential encoding
State machine has 7 reachable states with original encodings of:

 000 

 001 

 010 

 011 

 100 

 101 

 110 




Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No .lpf file will be written because the -lpf option is not used or is set to zero.
Results of NGD DRC are available in SEC_drc.log.

################### Begin Area Report (SEC)######################
Number of register bits => 35 of 880 (3 % )
AND2 => 49
AND3 => 5
DFFR => 33
DFFS => 2
GND => 1
IBUF => 8
INV => 43
OBUF => 7
OR2 => 70
OR6 => 1
VCC => 1
XOR2 => 32
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 35
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : CLR_c, loads : 35
  Net : I_31__N_85, loads : 32
  Net : I_0, loads : 7
  Net : PRE_1, loads : 7
  Net : I_2, loads : 5
  Net : I_1, loads : 5
  Net : PRE_2, loads : 5
  Net : PRE_0, loads : 5
  Net : DISPLAY_c_4, loads : 4
  Net : FUT_2_N_38_2, loads : 4
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 40.074  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.797  secs
--------------------------------------------------------------
