$date
	Mon Apr 30 16:56:33 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module half_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module full_adder_0 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 1 & tmp1 $end
$var wire 1 ' tmp2 $end
$var wire 1 ( tmp_sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1000
1!
1%
#2000
1"
0!
1'
1(
1$
#3000
1!
0'
0(
1&
1#
#4000
0!
0%
#5000
1!
0"
1(
0&
0#
#6000
0$
1#
#7000
1"
0!
1'
1%
#8000
