<Results/membwl/dimm1/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2eda
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7917.03 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7724.49 --|
|-- Mem Ch  2: Reads (MB/s):    35.84 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    17.21 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    35.84 --||-- NODE 1 Mem Read (MB/s) :  7917.03 --|
|-- NODE 0 Mem Write(MB/s) :    17.21 --||-- NODE 1 Mem Write(MB/s) :  7724.49 --|
|-- NODE 0 P. Write (T/s):      31100 --||-- NODE 1 P. Write (T/s):      94567 --|
|-- NODE 0 Memory (MB/s):       53.05 --||-- NODE 1 Memory (MB/s):    15641.52 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7952.88                --|
            |--                System Write Throughput(MB/s):       7741.70                --|
            |--               System Memory Throughput(MB/s):      15694.57                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3014
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      10 K        48    1459 K  4936 K    264      12      24  
 1     456 K       312 K    23 M   153 M    119 M     0     267 K
-----------------------------------------------------------------------
 *     466 K       312 K    25 M   158 M    119 M    12     267 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.55        Core1: 97.27        
Core2: 22.09        Core3: 100.69        
Core4: 21.90        Core5: 94.57        
Core6: 20.96        Core7: 116.30        
Core8: 28.12        Core9: 44.80        
Core10: 9.79        Core11: 106.60        
Core12: 19.17        Core13: 105.28        
Core14: 19.20        Core15: 104.13        
Core16: 25.19        Core17: 104.16        
Core18: 21.91        Core19: 115.04        
Core20: 20.64        Core21: 103.24        
Core22: 25.53        Core23: 112.53        
Core24: 21.09        Core25: 103.98        
Core26: 22.25        Core27: 111.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.74
Socket1: 102.94
DDR read Latency(ns)
Socket0: 77656.12
Socket1: 219.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.63        Core1: 97.18        
Core2: 23.83        Core3: 101.35        
Core4: 9.61        Core5: 94.01        
Core6: 22.11        Core7: 114.81        
Core8: 20.96        Core9: 45.56        
Core10: 20.53        Core11: 108.32        
Core12: 22.87        Core13: 108.49        
Core14: 24.53        Core15: 104.51        
Core16: 20.28        Core17: 104.95        
Core18: 22.05        Core19: 116.18        
Core20: 23.20        Core21: 103.76        
Core22: 22.47        Core23: 113.56        
Core24: 16.39        Core25: 104.43        
Core26: 20.74        Core27: 112.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.67
Socket1: 103.39
DDR read Latency(ns)
Socket0: 83224.31
Socket1: 220.93
irq_total: 57874.4594327675
cpu_total: 24.33
cpu_0: 1.20
cpu_1: 82.91
cpu_2: 0.73
cpu_3: 77.66
cpu_4: 0.47
cpu_5: 68.68
cpu_6: 0.40
cpu_7: 37.03
cpu_8: 0.27
cpu_9: 27.39
cpu_10: 0.73
cpu_11: 37.83
cpu_12: 0.40
cpu_13: 36.30
cpu_14: 0.47
cpu_15: 48.67
cpu_16: 0.73
cpu_17: 46.48
cpu_18: 0.47
cpu_19: 43.75
cpu_20: 0.33
cpu_21: 46.88
cpu_22: 0.73
cpu_23: 42.89
cpu_24: 0.53
cpu_25: 40.29
cpu_26: 0.27
cpu_27: 36.77
enp130s0f0_rx_packets: 449764
enp130s0f1_rx_packets: 385932
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 835696
enp130s0f0_tx_bytes: 1825963
enp130s0f1_tx_bytes: 1615527
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 4
Total_tx_bytes: 3441494
enp130s0f0_rx_bytes: 4043195612
enp130s0f1_rx_bytes: 3468731340
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 7511926952
enp130s0f0_tx_bytes_phy: 5632980
enp130s0f1_tx_bytes_phy: 5082481
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 4
Total_tx_bytes_phy: 10715465
enp130s0f0_rx_bytes_phy: 4056270331
enp130s0f1_rx_bytes_phy: 3480324473
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 7536594804
enp130s0f0_tx_packets_phy: 85421
enp130s0f1_tx_packets_phy: 77119
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 162540
enp130s0f0_tx_packets: 27666
enp130s0f1_tx_packets: 24477
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 52143
enp130s0f0_rx_packets_phy: 449797
enp130s0f1_rx_packets_phy: 385930
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 835727


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.60        Core1: 97.24        
Core2: 30.14        Core3: 100.78        
Core4: 30.19        Core5: 95.09        
Core6: 27.12        Core7: 116.79        
Core8: 22.11        Core9: 45.32        
Core10: 20.87        Core11: 108.00        
Core12: 20.55        Core13: 109.09        
Core14: 24.30        Core15: 105.66        
Core16: 29.52        Core17: 103.25        
Core18: 27.58        Core19: 115.61        
Core20: 20.88        Core21: 103.39        
Core22: 26.80        Core23: 112.96        
Core24: 28.19        Core25: 104.10        
Core26: 21.48        Core27: 112.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.56
Socket1: 103.46
DDR read Latency(ns)
Socket0: 75690.41
Socket1: 220.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.43        Core1: 97.14        
Core2: 19.77        Core3: 101.63        
Core4: 20.14        Core5: 94.12        
Core6: 23.14        Core7: 116.85        
Core8: 21.86        Core9: 44.71        
Core10: 27.12        Core11: 105.67        
Core12: 26.95        Core13: 108.22        
Core14: 23.31        Core15: 104.13        
Core16: 9.83        Core17: 104.74        
Core18: 21.22        Core19: 115.38        
Core20: 26.80        Core21: 103.19        
Core22: 27.15        Core23: 113.20        
Core24: 22.50        Core25: 103.38        
Core26: 28.66        Core27: 111.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.89
Socket1: 103.13
DDR read Latency(ns)
Socket0: 92404.98
Socket1: 221.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.82        Core1: 97.20        
Core2: 24.03        Core3: 100.51        
Core4: 9.89        Core5: 94.02        
Core6: 21.48        Core7: 116.84        
Core8: 20.72        Core9: 44.63        
Core10: 22.36        Core11: 106.49        
Core12: 26.59        Core13: 106.43        
Core14: 22.67        Core15: 104.88        
Core16: 22.59        Core17: 104.48        
Core18: 20.74        Core19: 114.99        
Core20: 21.57        Core21: 102.95        
Core22: 27.06        Core23: 112.28        
Core24: 24.61        Core25: 103.94        
Core26: 22.46        Core27: 112.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.62
Socket1: 102.96
DDR read Latency(ns)
Socket0: 79881.29
Socket1: 220.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.91        Core1: 97.02        
Core2: 23.22        Core3: 100.38        
Core4: 9.56        Core5: 93.88        
Core6: 21.85        Core7: 115.71        
Core8: 32.00        Core9: 44.38        
Core10: 23.32        Core11: 105.26        
Core12: 23.43        Core13: 108.74        
Core14: 22.20        Core15: 104.73        
Core16: 22.93        Core17: 103.56        
Core18: 21.58        Core19: 115.32        
Core20: 22.26        Core21: 103.16        
Core22: 24.82        Core23: 112.39        
Core24: 22.98        Core25: 103.26        
Core26: 23.60        Core27: 111.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.64
Socket1: 102.73
DDR read Latency(ns)
Socket0: 79790.14
Socket1: 219.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12923
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409538190; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409546082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204775504; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204775504; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204870845; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204870845; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004089922; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4013249; Consumed Joules: 244.95; Watts: 40.80; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 681690; Consumed DRAM Joules: 10.43; DRAM Watts: 1.74
S1P0; QPIClocks: 14409683230; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409688178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204934686; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204934686; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204850626; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204850626; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004139463; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5775766; Consumed Joules: 352.52; Watts: 58.71; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1661019; Consumed DRAM Joules: 25.41; DRAM Watts: 4.23
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 33b0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.64   0.01    0.60     278 K    870 K    0.68    0.11    0.00    0.01     2688        3        6     71
   1    1     0.14   0.14   1.00    1.20      68 M     83 M    0.17    0.17    0.05    0.06     6608      157        0     59
   2    0     0.00   1.05   0.00    0.60      66 K    194 K    0.66    0.27    0.00    0.01     2072        3        2     69
   3    1     0.16   0.21   0.79    1.20      42 M     53 M    0.21    0.23    0.03    0.03     2408       86        2     59
   4    0     0.00   1.06   0.00    0.60      36 K    115 K    0.68    0.29    0.00    0.00      728        3        2     70
   5    1     0.05   0.06   0.84    1.20      61 M     72 M    0.15    0.20    0.12    0.15     6720      199        2     60
   6    0     0.00   1.41   0.00    0.62      55 K    133 K    0.59    0.29    0.00    0.00     1568        2        4     70
   7    1     0.03   0.10   0.31    0.78      31 M     36 M    0.15    0.18    0.10    0.12     2296       81        1     60
   8    0     0.01   1.96   0.01    0.90      37 K    122 K    0.70    0.41    0.00    0.00     1736        4        1     69
   9    1     0.16   0.91   0.18    0.62    3114 K   7222 K    0.57    0.37    0.00    0.00      784       18       11     60
  10    0     0.00   0.50   0.00    0.60      13 K     68 K    0.81    0.32    0.00    0.01     1344        3        0     68
  11    1     0.06   0.21   0.29    0.75      25 M     31 M    0.19    0.28    0.04    0.05      784       22        3     60
  12    0     0.01   1.09   0.01    0.96      28 K    227 K    0.87    0.60    0.00    0.00     5376       10        1     70
  13    1     0.04   0.22   0.18    0.62      19 M     24 M    0.19    0.18    0.05    0.06      224       10        5     60
  14    0     0.01   1.11   0.01    1.01      19 K    205 K    0.91    0.62    0.00    0.00     1736        3        0     70
  15    1     0.11   0.25   0.44    0.93      26 M     34 M    0.23    0.26    0.02    0.03      728       21        2     59
  16    0     0.00   0.55   0.00    0.61      59 K    143 K    0.58    0.30    0.01    0.01     1456        2        4     70
  17    1     0.08   0.16   0.49    1.00      35 M     43 M    0.19    0.19    0.05    0.06     4592      114        3     59
  18    0     0.01   1.07   0.01    0.97      41 K    256 K    0.84    0.58    0.00    0.00     4032        6        3     71
  19    1     0.08   0.17   0.44    0.91      31 M     39 M    0.20    0.20    0.04    0.05      168        5        0     61
  20    0     0.00   0.56   0.00    0.60      24 K     98 K    0.75    0.31    0.00    0.01     1232        1        1     71
  21    1     0.06   0.16   0.42    0.89      35 M     44 M    0.20    0.19    0.05    0.07     1008       30        3     61
  22    0     0.01   1.06   0.01    1.00      31 K    234 K    0.87    0.59    0.00    0.00     4200        6        2     71
  23    1     0.07   0.18   0.42    0.90      31 M     38 M    0.19    0.20    0.04    0.05      504        6        1     61
  24    0     0.00   0.58   0.00    0.60      19 K     81 K    0.76    0.32    0.00    0.01     1008        2        1     71
  25    1     0.06   0.30   0.21    0.62      20 M     26 M    0.24    0.17    0.03    0.04      336        4        0     61
  26    0     0.00   0.54   0.00    0.60      23 K     83 K    0.71    0.27    0.00    0.01     2072        1        2     70
  27    1     0.04   0.25   0.15    0.60      13 M     16 M    0.21    0.32    0.04    0.05      784       14        1     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.03   0.00    0.78     734 K   2836 K    0.74    0.41    0.00    0.00    31248       49       29     62
 SKT    1     0.08   0.19   0.44    0.94     446 M    554 M    0.19    0.21    0.04    0.05    27944      767       34     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.20   0.22    0.94     447 M    556 M    0.20    0.21    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   12 G ; Active cycles:   62 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.67 %

 C1 core residency: 25.01 %; C3 core residency: 3.10 %; C6 core residency: 48.21 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.91 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.09 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5046 M   5044 M   |    5%     5%   
 SKT    1     5011 M   5012 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.17     0.08     205.93       8.67         193.61
 SKT   1    39.48    40.22     296.77      21.25         271.52
---------------------------------------------------------------------------------------------------------------
       *    39.65    40.30     502.70      29.92         271.49
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3589
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7451.25 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8239.72 --|
|-- Mem Ch  2: Reads (MB/s):    37.58 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    16.69 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    37.58 --||-- NODE 1 Mem Read (MB/s) :  7451.25 --|
|-- NODE 0 Mem Write(MB/s) :    16.69 --||-- NODE 1 Mem Write(MB/s) :  8239.72 --|
|-- NODE 0 P. Write (T/s):      31109 --||-- NODE 1 P. Write (T/s):      91450 --|
|-- NODE 0 Memory (MB/s):       54.27 --||-- NODE 1 Memory (MB/s):    15690.97 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7488.83                --|
            |--                System Write Throughput(MB/s):       8256.41                --|
            |--               System Memory Throughput(MB/s):      15745.24                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 36c4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8568         228    1203 K   510 K    276      12      36  
 1     684 K       419 K    24 M   173 M    133 M    36     590 K
-----------------------------------------------------------------------
 *     692 K       420 K    26 M   173 M    133 M    48     590 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.85        Core1: 62.53        
Core2: 24.86        Core3: 67.91        
Core4: 20.78        Core5: 69.90        
Core6: 21.53        Core7: 44.47        
Core8: 17.92        Core9: 23.80        
Core10: 21.28        Core11: 70.91        
Core12: 18.69        Core13: 66.41        
Core14: 21.42        Core15: 47.22        
Core16: 30.34        Core17: 31.38        
Core18: 30.52        Core19: 76.09        
Core20: 29.28        Core21: 46.57        
Core22: 20.43        Core23: 66.32        
Core24: 23.48        Core25: 56.43        
Core26: 25.95        Core27: 71.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.09
Socket1: 63.66
DDR read Latency(ns)
Socket0: 75210.17
Socket1: 200.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.44        Core1: 63.31        
Core2: 24.94        Core3: 69.04        
Core4: 20.70        Core5: 69.92        
Core6: 9.89        Core7: 40.88        
Core8: 17.17        Core9: 23.91        
Core10: 18.85        Core11: 69.73        
Core12: 20.46        Core13: 66.71        
Core14: 20.07        Core15: 48.61        
Core16: 20.58        Core17: 32.04        
Core18: 21.50        Core19: 75.41        
Core20: 18.60        Core21: 45.80        
Core22: 19.69        Core23: 65.11        
Core24: 19.14        Core25: 55.49        
Core26: 25.74        Core27: 73.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.53
Socket1: 63.77
DDR read Latency(ns)
Socket0: 83081.24
Socket1: 198.39
irq_total: 118723.294210986
cpu_total: 19.50
cpu_0: 1.20
cpu_1: 58.98
cpu_2: 0.53
cpu_3: 56.32
cpu_4: 1.40
cpu_5: 73.74
cpu_6: 0.66
cpu_7: 27.86
cpu_8: 0.47
cpu_9: 4.59
cpu_10: 0.27
cpu_11: 41.16
cpu_12: 0.27
cpu_13: 75.80
cpu_14: 0.33
cpu_15: 23.34
cpu_16: 0.33
cpu_17: 22.07
cpu_18: 0.20
cpu_19: 31.05
cpu_20: 0.33
cpu_21: 21.88
cpu_22: 0.20
cpu_23: 43.42
cpu_24: 0.53
cpu_25: 14.36
cpu_26: 0.73
cpu_27: 43.88
enp130s0f0_rx_packets: 500647
enp130s0f1_rx_packets: 441169
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 941816
enp130s0f0_tx_packets_phy: 104149
enp130s0f1_tx_packets_phy: 102232
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 206381
enp130s0f0_rx_bytes: 4497427075
enp130s0f1_rx_bytes: 3962465078
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8459892153
enp130s0f0_tx_bytes_phy: 6926534
enp130s0f1_tx_bytes_phy: 6814185
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 13740719
enp130s0f0_tx_packets: 43497
enp130s0f1_tx_packets: 45216
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 88713
enp130s0f0_tx_bytes: 2870832
enp130s0f1_tx_bytes: 2984309
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5855141
enp130s0f0_rx_bytes_phy: 4514737890
enp130s0f1_rx_bytes_phy: 3978528078
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8493265968
enp130s0f0_rx_packets_phy: 500637
enp130s0f1_rx_packets_phy: 441176
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 941813


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.01        Core1: 61.71        
Core2: 21.15        Core3: 67.61        
Core4: 23.51        Core5: 70.26        
Core6: 25.10        Core7: 43.20        
Core8: 20.14        Core9: 23.53        
Core10: 19.80        Core11: 76.46        
Core12: 10.13        Core13: 67.77        
Core14: 20.65        Core15: 59.69        
Core16: 14.81        Core17: 32.42        
Core18: 20.12        Core19: 86.24        
Core20: 20.60        Core21: 40.29        
Core22: 19.00        Core23: 69.90        
Core24: 18.96        Core25: 51.69        
Core26: 17.03        Core27: 83.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.29
Socket1: 65.81
DDR read Latency(ns)
Socket0: 78416.71
Socket1: 200.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.18        Core1: 61.23        
Core2: 24.47        Core3: 70.57        
Core4: 20.30        Core5: 71.22        
Core6: 22.05        Core7: 43.66        
Core8: 9.91        Core9: 23.53        
Core10: 12.43        Core11: 79.05        
Core12: 17.54        Core13: 68.63        
Core14: 17.28        Core15: 63.59        
Core16: 22.90        Core17: 31.17        
Core18: 21.83        Core19: 89.99        
Core20: 20.50        Core21: 37.25        
Core22: 29.42        Core23: 69.98        
Core24: 19.29        Core25: 52.20        
Core26: 27.13        Core27: 85.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.77
Socket1: 66.84
DDR read Latency(ns)
Socket0: 99385.44
Socket1: 201.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.39        Core1: 39.67        
Core2: 30.01        Core3: 60.88        
Core4: 25.74        Core5: 45.69        
Core6: 26.61        Core7: 40.02        
Core8: 27.15        Core9: 21.03        
Core10: 20.82        Core11: 64.32        
Core12: 26.97        Core13: 45.97        
Core14: 27.27        Core15: 45.35        
Core16: 26.24        Core17: 24.81        
Core18: 29.51        Core19: 69.97        
Core20: 29.71        Core21: 32.10        
Core22: 27.56        Core23: 60.45        
Core24: 28.75        Core25: 38.61        
Core26: 28.98        Core27: 68.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.99
Socket1: 49.57
DDR read Latency(ns)
Socket0: 102952.92
Socket1: 216.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.52        Core1: 44.95        
Core2: 28.99        Core3: 63.29        
Core4: 24.72        Core5: 49.17        
Core6: 22.86        Core7: 51.98        
Core8: 9.35        Core9: 22.15        
Core10: 19.18        Core11: 66.67        
Core12: 21.78        Core13: 52.51        
Core14: 19.38        Core15: 49.49        
Core16: 21.56        Core17: 25.57        
Core18: 30.81        Core19: 76.01        
Core20: 20.00        Core21: 33.98        
Core22: 23.70        Core23: 63.12        
Core24: 21.50        Core25: 45.59        
Core26: 23.38        Core27: 72.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.62
Socket1: 53.84
DDR read Latency(ns)
Socket0: 77000.62
Socket1: 212.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14636
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409241854; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409248334; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204627764; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204627764; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204701473; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204701473; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003964087; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4017727; Consumed Joules: 245.22; Watts: 40.84; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 680787; Consumed DRAM Joules: 10.42; DRAM Watts: 1.73
S1P0; QPIClocks: 14409377630; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409382546; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204784128; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204784128; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204699819; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204699819; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004002745; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5692042; Consumed Joules: 347.41; Watts: 57.86; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1663137; Consumed DRAM Joules: 25.45; DRAM Watts: 4.24
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3a63
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.51   0.01    0.60     244 K    787 K    0.69    0.11    0.01    0.02     5936        5        1     71
   1    1     0.18   0.25   0.71    1.20      33 M     60 M    0.45    0.48    0.02    0.03      896      521        2     59
   2    0     0.00   1.07   0.00    0.60      45 K    128 K    0.65    0.29    0.00    0.00     1176        2        0     69
   3    1     0.17   0.23   0.71    1.20      52 M     70 M    0.26    0.30    0.03    0.04     5880     1758       10     59
   4    0     0.00   1.13   0.00    0.60      45 K    128 K    0.65    0.28    0.00    0.00     2408        3        2     70
   5    1     0.14   0.19   0.70    1.20      47 M     68 M    0.30    0.45    0.03    0.05     3360     2768        2     60
   6    0     0.00   1.60   0.00    0.67      21 K     77 K    0.72    0.28    0.00    0.00     1120        4        1     70
   7    1     0.07   0.22   0.32    0.79      41 M     48 M    0.15    0.24    0.06    0.07     6328     1390        9     60
   8    0     0.01   1.05   0.01    1.05      25 K    235 K    0.89    0.59    0.00    0.00     3136        6        0     69
   9    1     0.08   0.73   0.11    0.65     666 K   2476 K    0.73    0.27    0.00    0.00      336       35       13     60
  10    0     0.00   0.68   0.00    0.60      17 K     99 K    0.83    0.38    0.00    0.01      784        4        1     68
  11    1     0.12   0.31   0.38    0.85      31 M     43 M    0.29    0.35    0.03    0.04     3472      557        4     59
  12    0     0.00   0.58   0.00    0.60      31 K    111 K    0.71    0.32    0.00    0.01      840        1        1     70
  13    1     0.38   0.51   0.74    1.20      22 M     47 M    0.52    0.45    0.01    0.01     1232       73       21     58
  14    0     0.02   1.26   0.02    1.05      54 K    418 K    0.87    0.62    0.00    0.00     8680       11        1     70
  15    1     0.06   0.54   0.11    0.62    7475 K     11 M    0.33    0.55    0.01    0.02      448       62        6     59
  16    0     0.00   0.72   0.00    0.60      67 K    173 K    0.61    0.41    0.00    0.01     3640        5        3     70
  17    1     0.11   0.66   0.17    0.60    6844 K     13 M    0.51    0.56    0.01    0.01     1120      208       10     60
  18    0     0.00   1.28   0.00    0.67      31 K    115 K    0.73    0.41    0.00    0.00      560        2        2     71
  19    1     0.07   0.24   0.29    0.75      30 M     39 M    0.23    0.33    0.04    0.06      728      283        1     61
  20    0     0.00   0.51   0.00    0.60      15 K     68 K    0.77    0.33    0.00    0.01      728        1        1     71
  21    1     0.10   0.57   0.18    0.60    8651 K     14 M    0.41    0.49    0.01    0.01      560      193        2     62
  22    0     0.00   0.55   0.00    0.60      16 K     69 K    0.77    0.30    0.00    0.01      784        1        0     71
  23    1     0.12   0.28   0.45    0.94      44 M     55 M    0.21    0.21    0.04    0.04     4928     1402        1     62
  24    0     0.00   0.53   0.00    0.60      29 K     78 K    0.63    0.23    0.00    0.01      616        2        1     71
  25    1     0.04   0.38   0.12    0.60    8656 K     12 M    0.33    0.47    0.02    0.03      840      260        2     61
  26    0     0.01   1.78   0.00    0.74      35 K    109 K    0.67    0.26    0.00    0.00     1456        2        1     70
  27    1     0.08   0.48   0.17    0.60      13 M     19 M    0.30    0.36    0.02    0.02      672       30        2     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   1.04   0.00    0.76     682 K   2602 K    0.74    0.39    0.00    0.00    31864       49       15     62
 SKT    1     0.12   0.33   0.37    0.94     350 M    509 M    0.31    0.39    0.02    0.03    30800     9540       85     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.34   0.19    0.93     350 M    511 M    0.31    0.39    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   52 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 19.96 %

 C1 core residency: 30.69 %; C3 core residency: 0.64 %; C6 core residency: 48.71 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.59 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4921 M   4925 M   |    5%     5%   
 SKT    1     4874 M   4874 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.18     0.07     206.21       8.73         170.30
 SKT   1    29.16    48.57     296.88      21.42         204.03
---------------------------------------------------------------------------------------------------------------
       *    29.34    48.64     503.09      30.15         203.84
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3c4c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7773.45 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7619.38 --|
|-- Mem Ch  2: Reads (MB/s):    38.83 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    20.66 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    38.83 --||-- NODE 1 Mem Read (MB/s) :  7773.45 --|
|-- NODE 0 Mem Write(MB/s) :    20.66 --||-- NODE 1 Mem Write(MB/s) :  7619.38 --|
|-- NODE 0 P. Write (T/s):      31106 --||-- NODE 1 P. Write (T/s):     106853 --|
|-- NODE 0 Memory (MB/s):       59.49 --||-- NODE 1 Memory (MB/s):    15392.83 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7812.28                --|
            |--                System Write Throughput(MB/s):       7640.05                --|
            |--               System Memory Throughput(MB/s):      15452.33                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3d86
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8088          72    1008 K   444 K    264       0       0  
 1     373 K       372 K    21 M   148 M    119 M     0     206 K
-----------------------------------------------------------------------
 *     381 K       372 K    22 M   149 M    119 M     0     206 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.10        Core1: 99.50        
Core2: 24.57        Core3: 114.41        
Core4: 28.61        Core5: 102.30        
Core6: 25.88        Core7: 113.98        
Core8: 21.24        Core9: 48.32        
Core10: 25.99        Core11: 115.10        
Core12: 28.56        Core13: 107.76        
Core14: 29.42        Core15: 117.47        
Core16: 23.27        Core17: 110.85        
Core18: 29.92        Core19: 119.48        
Core20: 28.66        Core21: 109.75        
Core22: 30.28        Core23: 116.89        
Core24: 22.82        Core25: 99.81        
Core26: 24.63        Core27: 116.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.67
Socket1: 109.77
DDR read Latency(ns)
Socket0: 83628.18
Socket1: 230.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.66        Core1: 99.95        
Core2: 22.61        Core3: 116.77        
Core4: 20.25        Core5: 102.71        
Core6: 19.82        Core7: 118.28        
Core8: 25.28        Core9: 47.70        
Core10: 31.36        Core11: 118.25        
Core12: 23.22        Core13: 109.74        
Core14: 30.26        Core15: 120.55        
Core16: 21.90        Core17: 113.63        
Core18: 19.94        Core19: 123.68        
Core20: 28.39        Core21: 110.64        
Core22: 22.44        Core23: 116.37        
Core24: 10.07        Core25: 99.97        
Core26: 28.87        Core27: 126.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.82
Socket1: 111.95
DDR read Latency(ns)
Socket0: 83746.16
Socket1: 233.53
irq_total: 42392.5187892907
cpu_total: 24.72
cpu_0: 1.00
cpu_1: 74.45
cpu_2: 0.33
cpu_3: 53.89
cpu_4: 0.53
cpu_5: 71.66
cpu_6: 0.47
cpu_7: 53.36
cpu_8: 0.40
cpu_9: 10.25
cpu_10: 0.40
cpu_11: 58.48
cpu_12: 0.20
cpu_13: 52.69
cpu_14: 0.86
cpu_15: 54.42
cpu_16: 0.86
cpu_17: 51.03
cpu_18: 0.47
cpu_19: 53.03
cpu_20: 0.20
cpu_21: 57.15
cpu_22: 0.40
cpu_23: 27.61
cpu_24: 0.47
cpu_25: 38.92
cpu_26: 0.27
cpu_27: 28.48
enp130s0f0_rx_packets_phy: 448882
enp130s0f1_rx_packets_phy: 380317
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 829199
enp130s0f0_rx_bytes: 4032775955
enp130s0f1_rx_bytes: 3414116663
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 7446892618
enp130s0f0_rx_packets: 448856
enp130s0f1_rx_packets: 380316
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 829172
enp130s0f0_rx_bytes_phy: 4048023580
enp130s0f1_rx_bytes_phy: 3429701962
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 7477725542
enp130s0f0_tx_packets_phy: 81578
enp130s0f1_tx_packets_phy: 66360
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 147938
enp130s0f0_tx_packets: 24016
enp130s0f1_tx_packets: 14234
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 38250
enp130s0f0_tx_bytes: 1585100
enp130s0f1_tx_bytes: 939480
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 2524580
enp130s0f0_tx_bytes_phy: 5365101
enp130s0f1_tx_bytes_phy: 4332469
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 9697570


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.22        Core1: 85.68        
Core2: 15.79        Core3: 106.52        
Core4: 21.75        Core5: 74.17        
Core6: 20.88        Core7: 107.37        
Core8: 25.40        Core9: 44.95        
Core10: 21.88        Core11: 100.60        
Core12: 24.49        Core13: 100.18        
Core14: 22.32        Core15: 111.29        
Core16: 22.00        Core17: 76.21        
Core18: 23.94        Core19: 114.55        
Core20: 22.29        Core21: 79.95        
Core22: 10.12        Core23: 106.26        
Core24: 20.97        Core25: 62.68        
Core26: 23.64        Core27: 113.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.75
Socket1: 92.41
DDR read Latency(ns)
Socket0: 60365.98
Socket1: 233.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.56        Core1: 95.93        
Core2: 23.45        Core3: 112.64        
Core4: 24.17        Core5: 93.29        
Core6: 21.24        Core7: 114.04        
Core8: 24.62        Core9: 45.14        
Core10: 20.78        Core11: 112.60        
Core12: 21.12        Core13: 105.80        
Core14: 27.64        Core15: 117.08        
Core16: 21.88        Core17: 99.77        
Core18: 29.33        Core19: 119.09        
Core20: 21.61        Core21: 100.02        
Core22: 25.04        Core23: 113.40        
Core24: 22.14        Core25: 88.27        
Core26: 10.02        Core27: 116.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.14
Socket1: 105.13
DDR read Latency(ns)
Socket0: 69650.13
Socket1: 233.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.81        Core1: 99.43        
Core2: 9.79        Core3: 116.11        
Core4: 19.90        Core5: 100.89        
Core6: 21.28        Core7: 116.00        
Core8: 20.85        Core9: 43.31        
Core10: 21.08        Core11: 117.48        
Core12: 30.64        Core13: 107.58        
Core14: 19.89        Core15: 117.99        
Core16: 21.26        Core17: 110.56        
Core18: 22.82        Core19: 119.80        
Core20: 23.46        Core21: 108.43        
Core22: 27.13        Core23: 117.48        
Core24: 21.94        Core25: 98.29        
Core26: 21.22        Core27: 124.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.51
Socket1: 110.09
DDR read Latency(ns)
Socket0: 70907.57
Socket1: 231.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.10        Core1: 100.41        
Core2: 9.61        Core3: 116.76        
Core4: 19.86        Core5: 101.41        
Core6: 18.19        Core7: 116.66        
Core8: 26.64        Core9: 48.03        
Core10: 23.02        Core11: 114.68        
Core12: 24.49        Core13: 109.44        
Core14: 24.92        Core15: 118.33        
Core16: 20.93        Core17: 110.77        
Core18: 28.44        Core19: 121.64        
Core20: 22.49        Core21: 108.87        
Core22: 28.36        Core23: 117.57        
Core24: 23.12        Core25: 99.32        
Core26: 17.70        Core27: 122.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.80
Socket1: 110.62
DDR read Latency(ns)
Socket0: 76701.41
Socket1: 233.31
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16367
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413165842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413174826; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206591557; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206591557; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206660271; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206660271; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005548188; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4013556; Consumed Joules: 244.97; Watts: 40.79; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 687146; Consumed DRAM Joules: 10.51; DRAM Watts: 1.75
S1P0; QPIClocks: 14413163058; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413167118; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206681427; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206681427; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206591014; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206591014; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005628234; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5967199; Consumed Joules: 364.21; Watts: 60.64; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1638758; Consumed DRAM Joules: 25.07; DRAM Watts: 4.17
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4115
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.63   0.01    0.60     290 K    856 K    0.66    0.12    0.00    0.01     4480        3        3     71
   1    1     0.11   0.12   0.88    1.21      49 M     60 M    0.17    0.20    0.05    0.05     5096      354        0     59
   2    0     0.00   0.61   0.00    0.60      63 K    161 K    0.61    0.29    0.00    0.01     3080        6        2     69
   3    1     0.06   0.10   0.64    1.17      32 M     38 M    0.17    0.18    0.05    0.06     1400      160        8     59
   4    0     0.00   0.52   0.00    0.60      33 K     96 K    0.65    0.28    0.00    0.01     2520        6        0     70
   5    1     0.09   0.10   0.85    1.21      47 M     58 M    0.18    0.20    0.06    0.07     1232       79        4     59
   6    0     0.00   0.80   0.00    0.60      51 K    134 K    0.62    0.28    0.00    0.01     1344        3        2     70
   7    1     0.08   0.13   0.61    1.14      32 M     38 M    0.16    0.18    0.04    0.05     2408      200        7     59
   8    0     0.00   0.57   0.00    0.60      28 K     89 K    0.68    0.30    0.00    0.01     2632        3        0     69
   9    1     0.07   0.78   0.09    0.65    1298 K   3093 K    0.58    0.17    0.00    0.00      392       13       11     60
  10    0     0.00   0.54   0.00    0.60      31 K    109 K    0.71    0.31    0.00    0.01     1568        3        0     68
  11    1     0.10   0.15   0.69    1.19      33 M     40 M    0.17    0.17    0.03    0.04     2408      195        6     58
  12    0     0.00   0.61   0.00    0.60      20 K     87 K    0.76    0.36    0.00    0.01      952        0        1     70
  13    1     0.05   0.08   0.59    1.12      36 M     43 M    0.15    0.19    0.08    0.10     4648      306        2     58
  14    0     0.01   1.08   0.01    0.99      32 K    217 K    0.85    0.60    0.00    0.00     4200        5        1     70
  15    1     0.06   0.10   0.64    1.17      32 M     38 M    0.17    0.18    0.05    0.06     2184      154        1     58
  16    0     0.02   1.12   0.02    1.05      50 K    392 K    0.87    0.62    0.00    0.00     6328        9        1     70
  17    1     0.03   0.06   0.55    1.08      37 M     42 M    0.13    0.17    0.11    0.12     3920      300        3     59
  18    0     0.01   1.45   0.01    0.78      29 K    188 K    0.85    0.55    0.00    0.00     1176        1        1     67
  19    1     0.05   0.09   0.60    1.14      32 M     38 M    0.15    0.17    0.06    0.07     2072      204        2     60
  20    0     0.00   0.55   0.00    0.60      12 K     68 K    0.81    0.32    0.00    0.01      840        1        0     71
  21    1     0.07   0.10   0.69    1.21      37 M     45 M    0.17    0.17    0.05    0.06     1064       49        5     60
  22    0     0.00   0.50   0.00    0.60      18 K     86 K    0.79    0.30    0.00    0.01      504        1        1     71
  23    1     0.02   0.12   0.18    0.61      17 M     20 M    0.16    0.18    0.08    0.09      896       77        1     61
  24    0     0.00   0.60   0.00    0.60      39 K    122 K    0.68    0.32    0.00    0.01     1400        1        2     71
  25    1     0.12   0.37   0.32    0.78      15 M     22 M    0.32    0.21    0.01    0.02      952       13        2     61
  26    0     0.00   0.55   0.00    0.60      36 K    113 K    0.68    0.32    0.00    0.01      728        1        1     70
  27    1     0.02   0.11   0.19    0.62      17 M     20 M    0.16    0.19    0.08    0.10     1120       78        2     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.91   0.00    0.75     739 K   2725 K    0.73    0.40    0.00    0.00    31752       43       15     62
 SKT    1     0.07   0.12   0.54    1.09     422 M    510 M    0.17    0.18    0.04    0.05    29792     2182       54     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.13   0.27    1.08     423 M    513 M    0.18    0.19    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:   76 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 25.08 %

 C1 core residency: 16.35 %; C3 core residency: 6.00 %; C6 core residency: 52.56 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.89 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4892 M   4888 M   |    5%     5%   
 SKT    1     4853 M   4854 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.19     0.09     204.52       8.74         205.14
 SKT   1    38.90    38.12     306.81      20.92         304.97
---------------------------------------------------------------------------------------------------------------
       *    39.09    38.21     511.34      29.65         304.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
 ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 42f8
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  4962.31 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s): 10367.79 --|
|-- Mem Ch  2: Reads (MB/s):    41.82 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    20.19 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    41.82 --||-- NODE 1 Mem Read (MB/s) :  4962.31 --|
|-- NODE 0 Mem Write(MB/s) :    20.19 --||-- NODE 1 Mem Write(MB/s) : 10367.79 --|
|-- NODE 0 P. Write (T/s):      31110 --||-- NODE 1 P. Write (T/s):      82821 --|
|-- NODE 0 Memory (MB/s):       62.01 --||-- NODE 1 Memory (MB/s):    15330.09 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       5004.13                --|
            |--                System Write Throughput(MB/s):      10387.97                --|
            |--               System Memory Throughput(MB/s):      15392.10                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4432
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9072          12    1896 K  6570 K    252       0       0  
 1     629 K       599 K    27 M   183 M    152 M     0    1007 K
-----------------------------------------------------------------------
 *     638 K       599 K    28 M   190 M    152 M     0    1007 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.20        Core1: 65.32        
Core2: 19.81        Core3: 26.39        
Core4: 20.75        Core5: 59.80        
Core6: 13.46        Core7: 38.67        
Core8: 23.51        Core9: 23.71        
Core10: 9.83        Core11: 44.19        
Core12: 18.95        Core13: 71.37        
Core14: 20.39        Core15: 41.03        
Core16: 19.85        Core17: 40.57        
Core18: 19.93        Core19: 41.29        
Core20: 22.43        Core21: 38.70        
Core22: 20.10        Core23: 45.24        
Core24: 19.22        Core25: 35.96        
Core26: 19.56        Core27: 52.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.06
Socket1: 47.78
DDR read Latency(ns)
Socket0: 68556.73
Socket1: 218.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.38        Core1: 60.99        
Core2: 22.72        Core3: 36.25        
Core4: 12.98        Core5: 57.37        
Core6: 9.84        Core7: 40.67        
Core8: 20.09        Core9: 22.64        
Core10: 18.17        Core11: 44.95        
Core12: 20.42        Core13: 69.82        
Core14: 20.15        Core15: 40.52        
Core16: 16.43        Core17: 35.30        
Core18: 20.35        Core19: 46.81        
Core20: 24.23        Core21: 36.36        
Core22: 19.30        Core23: 47.22        
Core24: 20.55        Core25: 36.54        
Core26: 21.01        Core27: 52.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.44
Socket1: 48.33
DDR read Latency(ns)
Socket0: 76601.29
Socket1: 215.99
irq_total: 233420.344725004
cpu_total: 17.56
cpu_0: 1.33
cpu_1: 46.01
cpu_2: 0.73
cpu_3: 45.74
cpu_4: 0.86
cpu_5: 66.16
cpu_6: 0.93
cpu_7: 24.53
cpu_8: 1.00
cpu_9: 23.54
cpu_10: 1.06
cpu_11: 26.53
cpu_12: 0.47
cpu_13: 50.07
cpu_14: 0.20
cpu_15: 31.45
cpu_16: 0.53
cpu_17: 29.79
cpu_18: 0.53
cpu_19: 30.19
cpu_20: 0.20
cpu_21: 21.94
cpu_22: 0.27
cpu_23: 30.19
cpu_24: 0.66
cpu_25: 24.00
cpu_26: 0.66
cpu_27: 32.31
enp130s0f0_tx_packets_phy: 129684
enp130s0f1_tx_packets_phy: 136445
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 266129
enp130s0f0_tx_packets: 65699
enp130s0f1_tx_packets: 75147
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 140846
enp130s0f0_tx_bytes: 4336143
enp130s0f1_tx_bytes: 4959731
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 9295874
enp130s0f0_rx_bytes: 5252577961
enp130s0f1_rx_bytes: 4619101432
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9871679393
enp130s0f0_tx_bytes_phy: 8694033
enp130s0f1_tx_bytes_phy: 9183399
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 17877432
enp130s0f0_rx_packets_phy: 585806
enp130s0f1_rx_packets_phy: 515208
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1101014
enp130s0f0_rx_bytes_phy: 5282798608
enp130s0f1_rx_bytes_phy: 4646145200
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 9928943808
enp130s0f0_rx_packets: 585777
enp130s0f1_rx_packets: 515202
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1100979


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.85        Core1: 55.38        
Core2: 21.32        Core3: 32.49        
Core4: 19.81        Core5: 52.77        
Core6: 22.10        Core7: 44.92        
Core8: 29.77        Core9: 21.64        
Core10: 29.69        Core11: 37.87        
Core12: 26.92        Core13: 67.70        
Core14: 29.37        Core15: 33.17        
Core16: 24.16        Core17: 29.20        
Core18: 19.31        Core19: 40.47        
Core20: 23.46        Core21: 35.29        
Core22: 15.25        Core23: 40.49        
Core24: 30.38        Core25: 35.52        
Core26: 20.04        Core27: 39.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.48
Socket1: 43.57
DDR read Latency(ns)
Socket0: 70791.55
Socket1: 224.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.15        Core1: 48.11        
Core2: 19.59        Core3: 33.85        
Core4: 27.23        Core5: 50.03        
Core6: 22.86        Core7: 35.64        
Core8: 29.58        Core9: 21.39        
Core10: 20.75        Core11: 38.08        
Core12: 19.36        Core13: 63.96        
Core14: 21.54        Core15: 25.90        
Core16: 31.36        Core17: 26.63        
Core18: 22.10        Core19: 40.59        
Core20: 18.38        Core21: 37.18        
Core22: 10.05        Core23: 35.16        
Core24: 17.33        Core25: 35.24        
Core26: 26.75        Core27: 14.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.18
Socket1: 37.60
DDR read Latency(ns)
Socket0: 75462.57
Socket1: 231.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.49        Core1: 72.38        
Core2: 19.47        Core3: 36.49        
Core4: 20.47        Core5: 66.64        
Core6: 22.81        Core7: 45.98        
Core8: 22.21        Core9: 25.13        
Core10: 9.48        Core11: 48.62        
Core12: 21.34        Core13: 79.33        
Core14: 18.45        Core15: 67.83        
Core16: 21.30        Core17: 43.67        
Core18: 23.08        Core19: 42.65        
Core20: 23.13        Core21: 42.52        
Core22: 22.18        Core23: 46.40        
Core24: 22.82        Core25: 25.75        
Core26: 21.45        Core27: 81.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.58
Socket1: 56.95
DDR read Latency(ns)
Socket0: 64355.37
Socket1: 213.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 74.72        
Core2: 20.12        Core3: 32.02        
Core4: 14.87        Core5: 66.80        
Core6: 20.05        Core7: 55.69        
Core8: 19.97        Core9: 25.55        
Core10: 21.06        Core11: 43.55        
Core12: 9.99        Core13: 79.01        
Core14: 17.65        Core15: 69.18        
Core16: 18.29        Core17: 45.37        
Core18: 20.12        Core19: 40.45        
Core20: 21.22        Core21: 43.68        
Core22: 28.96        Core23: 42.15        
Core24: 31.67        Core25: 37.22        
Core26: 21.36        Core27: 81.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.49
Socket1: 57.58
DDR read Latency(ns)
Socket0: 67815.04
Socket1: 212.41
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18074
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409584558; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409591822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204798795; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204798795; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204896592; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204896592; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004113022; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4018734; Consumed Joules: 245.28; Watts: 40.85; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 680131; Consumed DRAM Joules: 10.41; DRAM Watts: 1.73
S1P0; QPIClocks: 14409755770; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409760286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204968095; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204968095; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204885959; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204885959; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004155934; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5628853; Consumed Joules: 343.56; Watts: 57.22; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1668490; Consumed DRAM Joules: 25.53; DRAM Watts: 4.25
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 47cf
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.56   0.01    0.60     274 K    833 K    0.67    0.17    0.01    0.02     7168        9        6     71
   1    1     0.13   0.18   0.76    1.20      65 M     83 M    0.22    0.24    0.05    0.06     5992     2784        2     59
   2    0     0.00   1.47   0.00    0.64      36 K    123 K    0.71    0.33    0.00    0.00      952        2        0     69
   3    1     0.20   0.40   0.49    0.98      24 M     40 M    0.39    0.56    0.01    0.02     1736      737        7     59
   4    0     0.02   2.20   0.01    0.81      49 K    188 K    0.74    0.50    0.00    0.00     1680        2        2     70
   5    1     0.11   0.14   0.80    1.20      78 M     95 M    0.18    0.23    0.07    0.08     8344     3550        7     60
   6    0     0.00   0.76   0.00    0.60      22 K     87 K    0.75    0.35    0.00    0.01      728        1        1     70
   7    1     0.08   0.44   0.19    0.61      12 M     19 M    0.36    0.56    0.02    0.02      784      348        2     60
   8    0     0.00   0.53   0.00    0.60      13 K     67 K    0.81    0.33    0.00    0.01      224        1        0     69
   9    1     0.15   0.88   0.17    0.61    1971 K   7265 K    0.73    0.54    0.00    0.00      280       73        3     60
  10    0     0.00   0.56   0.00    0.60      21 K     89 K    0.76    0.35    0.00    0.01     1176        4        1     68
  11    1     0.09   0.39   0.22    0.63      16 M     24 M    0.30    0.46    0.02    0.03     2128      529        0     60
  12    0     0.00   1.56   0.00    0.64      36 K    101 K    0.64    0.37    0.00    0.00     1064        1        1     70
  13    1     0.13   0.23   0.55    1.08      50 M     61 M    0.19    0.19    0.04    0.05     4480     2038       14     59
  14    0     0.01   1.33   0.01    0.95      30 K    228 K    0.87    0.60    0.00    0.00     6216       10        0     70
  15    1     0.12   0.45   0.27    0.72      15 M     25 M    0.39    0.48    0.01    0.02     1176      489        5     59
  16    0     0.01   1.10   0.01    0.97      26 K    214 K    0.88    0.61    0.00    0.00     2184        3        0     70
  17    1     0.14   0.50   0.28    0.73      14 M     25 M    0.44    0.46    0.01    0.02      504      355        8     60
  18    0     0.00   0.55   0.00    0.60      19 K     82 K    0.77    0.31    0.00    0.01     1232        4        0     71
  19    1     0.11   0.43   0.25    0.69      15 M     25 M    0.40    0.50    0.01    0.02      560      468        1     62
  20    0     0.01   1.84   0.01    0.75      28 K    132 K    0.78    0.41    0.00    0.00     1344        1        2     71
  21    1     0.06   0.40   0.15    0.60      13 M     18 M    0.30    0.49    0.02    0.03      448      231        2     62
  22    0     0.00   0.48   0.00    0.60      13 K     72 K    0.82    0.26    0.00    0.01      560        1        0     71
  23    1     0.11   0.43   0.26    0.70      16 M     26 M    0.37    0.47    0.02    0.02     2016      625       12     62
  24    0     0.01   1.36   0.01    0.99      38 K    260 K    0.85    0.58    0.00    0.00     6048        6        1     71
  25    1     0.08   0.44   0.18    0.60      12 M     18 M    0.33    0.52    0.02    0.02      112      228        0     61
  26    0     0.02   1.59   0.01    0.97      35 K    272 K    0.87    0.59    0.00    0.00     1736        2        2     70
  27    1     0.10   0.46   0.22    0.64      17 M     25 M    0.31    0.42    0.02    0.03     1904      637        4     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.35   0.01    0.80     644 K   2754 K    0.77    0.44    0.00    0.00    32312       47       16     62
 SKT    1     0.12   0.34   0.34    0.85     354 M    498 M    0.29    0.39    0.02    0.03    30464    13092       67     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.35   0.17    0.85     355 M    500 M    0.29    0.40    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   49 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.49 %

 C1 core residency: 30.71 %; C3 core residency: 0.04 %; C6 core residency: 48.76 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.84 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.54 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4970 M   4975 M   |    5%     5%   
 SKT    1     4925 M   4925 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.21     0.10     205.95       8.73         171.30
 SKT   1    29.59    48.48     287.44      21.42         196.35
---------------------------------------------------------------------------------------------------------------
       *    29.80    48.58     493.38      30.15         196.32
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 49ad
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6887.90 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8815.46 --|
|-- Mem Ch  2: Reads (MB/s):    41.73 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    21.14 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    41.73 --||-- NODE 1 Mem Read (MB/s) :  6887.90 --|
|-- NODE 0 Mem Write(MB/s) :    21.14 --||-- NODE 1 Mem Write(MB/s) :  8815.46 --|
|-- NODE 0 P. Write (T/s):      31100 --||-- NODE 1 P. Write (T/s):     105241 --|
|-- NODE 0 Memory (MB/s):       62.87 --||-- NODE 1 Memory (MB/s):    15703.36 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       6929.63                --|
            |--                System Write Throughput(MB/s):       8836.60                --|
            |--               System Memory Throughput(MB/s):      15766.23                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4ae2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8580          72    1239 K   325 K    276       0      36  
 1     572 K       617 K    29 M   180 M    142 M     0     837 K
-----------------------------------------------------------------------
 *     581 K       617 K    30 M   180 M    142 M     0     837 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.50        Core1: 73.40        
Core2: 21.81        Core3: 33.13        
Core4: 28.77        Core5: 60.05        
Core6: 28.72        Core7: 35.24        
Core8: 20.42        Core9: 19.80        
Core10: 22.33        Core11: 33.15        
Core12: 18.33        Core13: 38.34        
Core14: 19.90        Core15: 79.21        
Core16: 28.44        Core17: 39.06        
Core18: 21.80        Core19: 35.43        
Core20: 23.53        Core21: 78.34        
Core22: 29.32        Core23: 78.72        
Core24: 30.00        Core25: 35.12        
Core26: 24.30        Core27: 52.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.86
Socket1: 54.05
DDR read Latency(ns)
Socket0: 77271.04
Socket1: 216.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.09        Core1: 70.92        
Core2: 19.21        Core3: 28.09        
Core4: 17.02        Core5: 56.41        
Core6: 19.31        Core7: 36.22        
Core8: 19.64        Core9: 24.09        
Core10: 19.65        Core11: 36.94        
Core12: 26.84        Core13: 37.73        
Core14: 19.72        Core15: 75.30        
Core16: 18.26        Core17: 38.97        
Core18: 18.92        Core19: 31.62        
Core20: 29.48        Core21: 78.04        
Core22: 11.03        Core23: 77.50        
Core24: 21.37        Core25: 31.24        
Core26: 19.22        Core27: 29.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.81
Socket1: 50.46
DDR read Latency(ns)
Socket0: 76068.95
Socket1: 217.78
irq_total: 165113.659771314
cpu_total: 19.17
cpu_0: 1.13
cpu_1: 73.74
cpu_2: 0.33
cpu_3: 50.66
cpu_4: 0.40
cpu_5: 66.82
cpu_6: 0.47
cpu_7: 28.39
cpu_8: 0.47
cpu_9: 3.52
cpu_10: 0.66
cpu_11: 29.12
cpu_12: 0.73
cpu_13: 30.39
cpu_14: 0.53
cpu_15: 49.73
cpu_16: 0.80
cpu_17: 29.32
cpu_18: 0.66
cpu_19: 31.32
cpu_20: 0.60
cpu_21: 29.06
cpu_22: 0.73
cpu_23: 47.94
cpu_24: 0.53
cpu_25: 29.99
cpu_26: 0.86
cpu_27: 27.73
enp130s0f0_rx_bytes_phy: 4751988853
enp130s0f1_rx_bytes_phy: 4125269399
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4
Total_rx_bytes_phy: 8877258256
enp130s0f0_tx_packets_phy: 106987
enp130s0f1_tx_packets_phy: 110589
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 217576
enp130s0f0_rx_packets_phy: 526945
enp130s0f1_rx_packets_phy: 457448
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 984393
enp130s0f0_tx_packets: 45082
enp130s0f1_tx_packets: 52539
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 97621
enp130s0f0_tx_bytes_phy: 7117709
enp130s0f1_tx_bytes_phy: 7392927
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 14510636
enp130s0f0_tx_bytes: 2975474
enp130s0f1_tx_bytes: 3467577
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 6443051
enp130s0f0_rx_packets: 526955
enp130s0f1_rx_packets: 457453
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 984408
enp130s0f0_rx_bytes: 4725704307
enp130s0f1_rx_bytes: 4103685637
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8829389944


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.55        Core1: 71.03        
Core2: 20.28        Core3: 29.36        
Core4: 22.49        Core5: 58.86        
Core6: 18.91        Core7: 39.12        
Core8: 17.82        Core9: 23.98        
Core10: 30.21        Core11: 37.94        
Core12: 20.68        Core13: 36.61        
Core14: 20.34        Core15: 76.89        
Core16: 19.83        Core17: 39.28        
Core18: 19.93        Core19: 31.48        
Core20: 18.90        Core21: 78.59        
Core22: 20.33        Core23: 78.27        
Core24: 20.13        Core25: 35.96        
Core26: 10.13        Core27: 39.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.69
Socket1: 52.37
DDR read Latency(ns)
Socket0: 58625.28
Socket1: 215.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.27        Core1: 73.07        
Core2: 21.13        Core3: 30.64        
Core4: 30.83        Core5: 61.16        
Core6: 19.35        Core7: 41.49        
Core8: 22.70        Core9: 24.78        
Core10: 23.84        Core11: 36.55        
Core12: 17.99        Core13: 40.90        
Core14: 19.43        Core15: 78.03        
Core16: 12.75        Core17: 42.56        
Core18: 18.82        Core19: 31.89        
Core20: 20.93        Core21: 79.86        
Core22: 22.62        Core23: 78.40        
Core24: 9.42        Core25: 44.88        
Core26: 19.84        Core27: 40.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.88
Socket1: 54.46
DDR read Latency(ns)
Socket0: 71401.15
Socket1: 213.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.27        Core1: 76.18        
Core2: 29.61        Core3: 34.13        
Core4: 28.58        Core5: 76.04        
Core6: 30.60        Core7: 45.61        
Core8: 31.68        Core9: 26.24        
Core10: 23.30        Core11: 39.68        
Core12: 23.37        Core13: 39.19        
Core14: 20.09        Core15: 80.66        
Core16: 27.56        Core17: 47.69        
Core18: 22.29        Core19: 32.11        
Core20: 22.47        Core21: 81.92        
Core22: 16.63        Core23: 81.91        
Core24: 21.85        Core25: 77.90        
Core26: 29.12        Core27: 43.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.41
Socket1: 61.10
DDR read Latency(ns)
Socket0: 73650.27
Socket1: 211.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.17        Core1: 65.95        
Core2: 32.76        Core3: 25.70        
Core4: 21.67        Core5: 64.95        
Core6: 20.27        Core7: 23.70        
Core8: 18.64        Core9: 24.10        
Core10: 16.12        Core11: 34.87        
Core12: 18.16        Core13: 39.26        
Core14: 29.38        Core15: 72.73        
Core16: 31.42        Core17: 39.84        
Core18: 30.48        Core19: 19.50        
Core20: 29.21        Core21: 77.15        
Core22: 9.00        Core23: 74.38        
Core24: 20.86        Core25: 53.20        
Core26: 31.30        Core27: 26.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.40
Socket1: 49.69
DDR read Latency(ns)
Socket0: 78427.66
Socket1: 218.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19786
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410211722; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410218210; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205111620; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205111620; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205191086; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205191086; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004374339; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4019554; Consumed Joules: 245.33; Watts: 40.86; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 679000; Consumed DRAM Joules: 10.39; DRAM Watts: 1.73
S1P0; QPIClocks: 14410420802; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410430082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205291629; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205291629; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205226792; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205226792; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004440511; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5721115; Consumed Joules: 349.19; Watts: 58.16; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1668151; Consumed DRAM Joules: 25.52; DRAM Watts: 4.25
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4e80
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.92   0.02    0.73     253 K    927 K    0.73    0.27    0.00    0.01     3192        6        1     70
   1    1     0.11   0.13   0.88    1.20      75 M     91 M    0.17    0.19    0.07    0.08     8960     4204        6     59
   2    0     0.01   1.13   0.01    0.91      53 K    344 K    0.84    0.56    0.00    0.00     6496        9        1     69
   3    1     0.21   0.37   0.58    1.11      23 M     41 M    0.44    0.45    0.01    0.02     1232      216        7     59
   4    0     0.00   0.63   0.00    0.60      24 K    118 K    0.79    0.35    0.00    0.01     1288        1        1     70
   5    1     0.13   0.15   0.82    1.20      61 M     77 M    0.21    0.30    0.05    0.06     8120     3052        6     60
   6    0     0.00   0.56   0.00    0.60      19 K     95 K    0.80    0.32    0.00    0.01      392        2        0     70
   7    1     0.11   0.53   0.20    0.62      11 M     18 M    0.38    0.52    0.01    0.02      392       99        5     60
   8    0     0.00   0.49   0.00    0.60      14 K     73 K    0.80    0.29    0.00    0.01      448        1        1     69
   9    1     0.02   0.44   0.05    0.68     240 K   1652 K    0.85    0.12    0.00    0.01      112       25        1     60
  10    0     0.01   1.75   0.00    0.76      47 K    127 K    0.63    0.39    0.00    0.00     1008        1        4     68
  11    1     0.08   0.42   0.18    0.60      12 M     17 M    0.31    0.47    0.02    0.02      336       92        1     59
  12    0     0.02   2.23   0.01    0.80      48 K    198 K    0.75    0.49    0.00    0.00     1792        4        3     70
  13    1     0.11   0.48   0.22    0.65      13 M     20 M    0.34    0.50    0.01    0.02      392      178        5     59
  14    0     0.00   0.56   0.00    0.60      18 K     83 K    0.78    0.34    0.00    0.01      504        1        1     70
  15    1     0.10   0.19   0.51    1.03      40 M     50 M    0.19    0.22    0.04    0.05     2520      895        2     59
  16    0     0.01   1.77   0.01    0.75      28 K    145 K    0.80    0.42    0.00    0.00     1568        1        1     70
  17    1     0.10   0.50   0.20    0.61      13 M     19 M    0.32    0.50    0.01    0.02      504      204        3     60
  18    0     0.00   0.53   0.00    0.60      10 K     74 K    0.86    0.31    0.00    0.01      168        0        1     71
  19    1     0.16   0.38   0.43    0.90      23 M     36 M    0.35    0.44    0.01    0.02      560      185        5     61
  20    0     0.00   0.42   0.00    0.60      16 K     86 K    0.81    0.22    0.00    0.01      392        2        5     70
  21    1     0.04   0.18   0.20    0.62      28 M     33 M    0.15    0.20    0.08    0.09     2576     1197        0     61
  22    0     0.02   1.42   0.01    1.05      30 K    274 K    0.89    0.59    0.00    0.00     7280       12        0     71
  23    1     0.07   0.16   0.46    0.97      40 M     49 M    0.19    0.20    0.05    0.07     2800      837       14     61
  24    0     0.01   1.05   0.01    1.01      24 K    242 K    0.90    0.59    0.00    0.00     4928        6        0     71
  25    1     0.10   0.41   0.25    0.69      13 M     22 M    0.39    0.49    0.01    0.02      728      251        0     60
  26    0     0.01   1.90   0.01    0.87      29 K    158 K    0.81    0.41    0.00    0.00     3136        9        2     70
  27    1     0.09   0.20   0.44    0.94      37 M     46 M    0.18    0.22    0.04    0.05     2016      659        5     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.32   0.01    0.81     622 K   2950 K    0.79    0.43    0.00    0.00    32592       55       20     62
 SKT    1     0.10   0.26   0.39    0.92     395 M    526 M    0.25    0.33    0.03    0.04    31248    12094       60     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.28   0.20    0.92     395 M    529 M    0.25    0.34    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   55 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.48 %

 C1 core residency: 29.40 %; C3 core residency: 1.01 %; C6 core residency: 48.11 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.28 => corresponds to 6.98 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.37 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4984 M   4988 M   |    5%     5%   
 SKT    1     4943 M   4942 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.20     0.10     204.77       8.69         183.87
 SKT   1    34.02    44.46     293.14      21.32         227.74
---------------------------------------------------------------------------------------------------------------
       *    34.22    44.56     497.92      30.01         227.72
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5069
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7358.60 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8341.02 --|
|-- Mem Ch  2: Reads (MB/s):    41.71 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    23.34 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    41.71 --||-- NODE 1 Mem Read (MB/s) :  7358.60 --|
|-- NODE 0 Mem Write(MB/s) :    23.34 --||-- NODE 1 Mem Write(MB/s) :  8341.02 --|
|-- NODE 0 P. Write (T/s):      31101 --||-- NODE 1 P. Write (T/s):      92847 --|
|-- NODE 0 Memory (MB/s):       65.05 --||-- NODE 1 Memory (MB/s):    15699.63 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7400.31                --|
            |--                System Write Throughput(MB/s):       8364.36                --|
            |--               System Memory Throughput(MB/s):      15764.68                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 51a3
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8328          60    1083 K  1405 K    360       0     216  
 1     660 K       395 K    23 M   171 M    131 M     0     642 K
-----------------------------------------------------------------------
 *     668 K       395 K    25 M   173 M    131 M     0     643 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.92        Core1: 71.84        
Core2: 22.17        Core3: 59.37        
Core4: 14.10        Core5: 69.50        
Core6: 17.48        Core7: 76.33        
Core8: 10.08        Core9: 25.18        
Core10: 22.31        Core11: 75.63        
Core12: 18.50        Core13: 70.23        
Core14: 21.04        Core15: 34.93        
Core16: 20.17        Core17: 82.77        
Core18: 20.30        Core19: 53.66        
Core20: 24.18        Core21: 33.79        
Core22: 22.02        Core23: 77.46        
Core24: 26.33        Core25: 42.23        
Core26: 24.03        Core27: 30.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.45
Socket1: 62.94
DDR read Latency(ns)
Socket0: 66920.75
Socket1: 203.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.30        Core1: 68.22        
Core2: 21.14        Core3: 57.24        
Core4: 20.82        Core5: 62.27        
Core6: 18.07        Core7: 68.96        
Core8: 21.80        Core9: 24.64        
Core10: 9.17        Core11: 51.73        
Core12: 24.80        Core13: 66.41        
Core14: 19.03        Core15: 30.62        
Core16: 28.56        Core17: 80.00        
Core18: 21.91        Core19: 43.94        
Core20: 21.28        Core21: 28.19        
Core22: 19.80        Core23: 72.80        
Core24: 26.26        Core25: 38.56        
Core26: 24.97        Core27: 29.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.04
Socket1: 56.46
DDR read Latency(ns)
Socket0: 69551.09
Socket1: 204.84
irq_total: 131578.126257671
cpu_total: 20.69
cpu_0: 1.53
cpu_1: 84.64
cpu_2: 1.20
cpu_3: 42.09
cpu_4: 0.60
cpu_5: 50.60
cpu_6: 1.46
cpu_7: 49.20
cpu_8: 0.73
cpu_9: 9.77
cpu_10: 0.53
cpu_11: 43.75
cpu_12: 0.27
cpu_13: 50.20
cpu_14: 0.27
cpu_15: 26.93
cpu_16: 0.13
cpu_17: 46.61
cpu_18: 0.20
cpu_19: 43.55
cpu_20: 0.33
cpu_21: 20.61
cpu_22: 0.27
cpu_23: 54.06
cpu_24: 0.27
cpu_25: 21.41
cpu_26: 0.27
cpu_27: 27.73
enp130s0f0_rx_packets: 489554
enp130s0f1_rx_packets: 429275
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 918829
enp130s0f0_tx_packets_phy: 97449
enp130s0f1_tx_packets_phy: 116375
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 213824
enp130s0f0_rx_bytes_phy: 4415077069
enp130s0f1_rx_bytes_phy: 3871153634
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8286230703
enp130s0f0_tx_bytes: 2462207
enp130s0f1_tx_bytes: 3974293
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 6436500
enp130s0f0_rx_bytes: 4396007270
enp130s0f1_rx_bytes: 3858383089
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8254390359
enp130s0f0_tx_bytes_phy: 6460608
enp130s0f1_tx_bytes_phy: 7809297
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 14269905
enp130s0f0_tx_packets: 37306
enp130s0f1_tx_packets: 60216
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 97522
enp130s0f0_rx_packets_phy: 489585
enp130s0f1_rx_packets_phy: 429269
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 918854


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.38        Core1: 68.81        
Core2: 21.19        Core3: 59.37        
Core4: 26.17        Core5: 62.76        
Core6: 22.11        Core7: 71.38        
Core8: 28.98        Core9: 24.17        
Core10: 27.54        Core11: 39.50        
Core12: 28.55        Core13: 67.96        
Core14: 16.96        Core15: 33.99        
Core16: 19.41        Core17: 80.48        
Core18: 23.14        Core19: 44.21        
Core20: 21.99        Core21: 29.91        
Core22: 29.42        Core23: 73.66        
Core24: 29.50        Core25: 43.66        
Core26: 31.63        Core27: 38.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.89
Socket1: 57.68
DDR read Latency(ns)
Socket0: 71050.00
Socket1: 204.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.44        Core1: 68.92        
Core2: 25.36        Core3: 59.57        
Core4: 19.84        Core5: 61.39        
Core6: 22.24        Core7: 73.00        
Core8: 18.99        Core9: 25.53        
Core10: 10.13        Core11: 38.93        
Core12: 18.27        Core13: 68.48        
Core14: 19.08        Core15: 37.37        
Core16: 19.45        Core17: 81.47        
Core18: 25.09        Core19: 45.50        
Core20: 21.66        Core21: 30.63        
Core22: 19.40        Core23: 74.81        
Core24: 23.24        Core25: 46.46        
Core26: 19.26        Core27: 41.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.68
Socket1: 58.61
DDR read Latency(ns)
Socket0: 66511.87
Socket1: 204.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.88        Core1: 68.81        
Core2: 21.37        Core3: 59.85        
Core4: 13.46        Core5: 60.44        
Core6: 9.72        Core7: 71.74        
Core8: 18.39        Core9: 25.11        
Core10: 19.34        Core11: 38.80        
Core12: 16.86        Core13: 67.65        
Core14: 19.30        Core15: 36.23        
Core16: 30.51        Core17: 80.55        
Core18: 19.45        Core19: 45.82        
Core20: 23.84        Core21: 27.08        
Core22: 23.87        Core23: 73.83        
Core24: 19.27        Core25: 39.50        
Core26: 17.06        Core27: 36.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.82
Socket1: 57.29
DDR read Latency(ns)
Socket0: 70598.05
Socket1: 205.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.20        Core1: 69.15        
Core2: 24.23        Core3: 62.97        
Core4: 13.90        Core5: 64.46        
Core6: 24.88        Core7: 71.35        
Core8: 22.09        Core9: 25.10        
Core10: 9.77        Core11: 56.51        
Core12: 18.46        Core13: 67.41        
Core14: 20.85        Core15: 36.71        
Core16: 21.00        Core17: 80.53        
Core18: 30.80        Core19: 49.81        
Core20: 19.90        Core21: 27.88        
Core22: 23.78        Core23: 75.00        
Core24: 20.85        Core25: 39.29        
Core26: 20.21        Core27: 34.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.80
Socket1: 59.44
DDR read Latency(ns)
Socket0: 67658.44
Socket1: 203.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21517
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412173806; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412180038; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206094342; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206094342; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206182464; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206182464; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005196642; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4014594; Consumed Joules: 245.03; Watts: 40.81; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 684461; Consumed DRAM Joules: 10.47; DRAM Watts: 1.74
S1P0; QPIClocks: 14412336646; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412340558; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206258116; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206258116; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206175097; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206175097; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005224098; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5718157; Consumed Joules: 349.01; Watts: 58.13; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1659369; Consumed DRAM Joules: 25.39; DRAM Watts: 4.23
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5543
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.80   0.02    0.77     260 K    962 K    0.73    0.29    0.00    0.01     5768        7        2     70
   1    1     0.19   0.19   1.00    1.20      85 M    103 M    0.17    0.18    0.04    0.05    13272     2016        1     59
   2    0     0.00   0.52   0.00    0.60      32 K    109 K    0.70    0.24    0.00    0.01      392        0        1     69
   3    1     0.08   0.19   0.42    0.90      32 M     42 M    0.25    0.35    0.04    0.05      616       84        7     60
   4    0     0.00   1.07   0.00    0.60      92 K    183 K    0.49    0.30    0.00    0.01     2912        4        6     70
   5    1     0.07   0.18   0.39    0.87      37 M     46 M    0.20    0.28    0.05    0.07      560       95        4     60
   6    0     0.00   0.49   0.00    0.60      23 K     95 K    0.75    0.23    0.00    0.01     1120        3        1     70
   7    1     0.14   0.31   0.45    0.97      28 M     38 M    0.26    0.26    0.02    0.03      672       22       11     59
   8    0     0.00   1.10   0.00    0.61      33 K    112 K    0.70    0.25    0.00    0.00     1064        2        2     69
   9    1     0.07   0.76   0.09    0.61     946 K   3374 K    0.72    0.48    0.00    0.00       56       24        4     60
  10    0     0.00   0.51   0.00    0.60      27 K    109 K    0.75    0.27    0.00    0.01      840        3        0     68
  11    1     0.11   0.38   0.29    0.75      22 M     30 M    0.26    0.37    0.02    0.03     2520      198        1     59
  12    0     0.00   0.93   0.00    0.60      27 K     98 K    0.73    0.35    0.00    0.00     1680        2        0     70
  13    1     0.13   0.21   0.62    1.18      42 M     55 M    0.23    0.23    0.03    0.04     7336     1030        5     58
  14    0     0.00   1.32   0.00    0.60      19 K     89 K    0.78    0.38    0.00    0.00      728        2        2     69
  15    1     0.11   0.50   0.22    0.64      10 M     18 M    0.42    0.54    0.01    0.02      672       62        3     59
  16    0     0.00   0.43   0.00    0.60      18 K     99 K    0.81    0.26    0.00    0.01     1232        4        0     71
  17    1     0.07   0.16   0.44    0.91      44 M     53 M    0.16    0.17    0.06    0.08     1064      248       10     60
  18    0     0.00   0.51   0.00    0.60      16 K    101 K    0.84    0.28    0.00    0.01      784        3        0     71
  19    1     0.14   0.31   0.45    0.93      26 M     37 M    0.31    0.39    0.02    0.03      728      168        8     61
  20    0     0.00   0.53   0.00    0.60      31 K    109 K    0.71    0.29    0.00    0.01      448        1        0     70
  21    1     0.06   0.43   0.14    0.60    9005 K     13 M    0.35    0.58    0.01    0.02      448       42        1     61
  22    0     0.03   1.34   0.02    1.04      58 K    440 K    0.87    0.61    0.00    0.00    10808       14        1     70
  23    1     0.14   0.21   0.68    1.20      42 M     54 M    0.22    0.20    0.03    0.04      392       85        1     61
  24    0     0.01   1.16   0.01    0.92      45 K    278 K    0.84    0.57    0.00    0.00     3024        7        0     71
  25    1     0.05   0.35   0.15    0.60      12 M     17 M    0.27    0.48    0.02    0.03      392       71        0     61
  26    0     0.03   2.14   0.01    0.78      54 K    228 K    0.76    0.49    0.00    0.00     1288        2        1     70
  27    1     0.11   0.46   0.24    0.67      12 M     20 M    0.40    0.49    0.01    0.02      392       68        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.18   0.01    0.78     743 K   3019 K    0.75    0.42    0.00    0.00    32088       54       14     62
 SKT    1     0.11   0.27   0.40    0.93     407 M    536 M    0.24    0.31    0.03    0.04    29120     4213       57     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.28   0.20    0.93     408 M    539 M    0.24    0.31    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   56 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.78 %

 C1 core residency: 29.53 %; C3 core residency: 0.31 %; C6 core residency: 48.38 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.28 => corresponds to 6.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.40 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4963 M   4966 M   |    5%     5%   
 SKT    1     4926 M   4927 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.20     0.11     204.62       8.76         185.63
 SKT   1    34.94    43.23     294.78      21.18         229.19
---------------------------------------------------------------------------------------------------------------
       *    35.14    43.34     499.40      29.94         229.12
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 571d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7309.58 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8482.53 --|
|-- Mem Ch  2: Reads (MB/s):    43.25 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    20.64 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    43.25 --||-- NODE 1 Mem Read (MB/s) :  7309.58 --|
|-- NODE 0 Mem Write(MB/s) :    20.64 --||-- NODE 1 Mem Write(MB/s) :  8482.53 --|
|-- NODE 0 P. Write (T/s):      31107 --||-- NODE 1 P. Write (T/s):     108897 --|
|-- NODE 0 Memory (MB/s):       63.89 --||-- NODE 1 Memory (MB/s):    15792.11 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7352.83                --|
            |--                System Write Throughput(MB/s):       8503.17                --|
            |--               System Memory Throughput(MB/s):      15856.00                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5855
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8592         120    2531 K   486 K    264     372      36  
 1     539 K       613 K    27 M   178 M    136 M     0     498 K
-----------------------------------------------------------------------
 *     547 K       614 K    30 M   178 M    136 M   372     498 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.50        Core1: 53.42        
Core2: 24.85        Core3: 66.73        
Core4: 22.00        Core5: 61.93        
Core6: 22.49        Core7: 30.07        
Core8: 27.08        Core9: 31.03        
Core10: 22.23        Core11: 84.69        
Core12: 20.58        Core13: 37.52        
Core14: 26.53        Core15: 55.75        
Core16: 23.61        Core17: 74.94        
Core18: 20.99        Core19: 36.58        
Core20: 16.96        Core21: 51.34        
Core22: 10.47        Core23: 31.52        
Core24: 17.72        Core25: 34.26        
Core26: 18.69        Core27: 86.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.92
Socket1: 58.88
DDR read Latency(ns)
Socket0: 70591.08
Socket1: 211.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.13        Core1: 52.29        
Core2: 25.88        Core3: 67.27        
Core4: 21.92        Core5: 63.02        
Core6: 29.46        Core7: 36.84        
Core8: 29.66        Core9: 30.86        
Core10: 21.19        Core11: 88.90        
Core12: 25.88        Core13: 37.59        
Core14: 22.22        Core15: 54.00        
Core16: 21.89        Core17: 74.31        
Core18: 8.92        Core19: 32.30        
Core20: 19.80        Core21: 49.90        
Core22: 19.44        Core23: 21.40        
Core24: 19.17        Core25: 37.17        
Core26: 22.45        Core27: 89.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.48
Socket1: 58.94
DDR read Latency(ns)
Socket0: 72010.50
Socket1: 216.23
irq_total: 108178.251633346
cpu_total: 19.64
cpu_0: 1.13
cpu_1: 49.40
cpu_2: 0.60
cpu_3: 66.22
cpu_4: 0.33
cpu_5: 66.95
cpu_6: 0.47
cpu_7: 21.28
cpu_8: 0.20
cpu_9: 19.68
cpu_10: 0.33
cpu_11: 40.89
cpu_12: 0.20
cpu_13: 24.60
cpu_14: 0.27
cpu_15: 39.76
cpu_16: 0.80
cpu_17: 50.86
cpu_18: 0.86
cpu_19: 33.31
cpu_20: 1.06
cpu_21: 49.47
cpu_22: 0.86
cpu_23: 17.55
cpu_24: 0.33
cpu_25: 21.28
cpu_26: 0.33
cpu_27: 40.82
enp130s0f0_tx_bytes_phy: 6876699
enp130s0f1_tx_bytes_phy: 6263498
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 13140197
enp130s0f0_tx_packets_phy: 103495
enp130s0f1_tx_packets_phy: 94368
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 197863
enp130s0f0_tx_packets: 42163
enp130s0f1_tx_packets: 37317
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 79480
enp130s0f0_tx_bytes: 2782775
enp130s0f1_tx_bytes: 2462944
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5245719
enp130s0f0_rx_packets: 511449
enp130s0f1_rx_packets: 439231
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 950680
enp130s0f0_rx_bytes: 4586696010
enp130s0f1_rx_bytes: 3942538538
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8529234548
enp130s0f0_rx_packets_phy: 511455
enp130s0f1_rx_packets_phy: 439233
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 950688
enp130s0f0_rx_bytes_phy: 4612298022
enp130s0f1_rx_bytes_phy: 3961010641
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8573308663


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.88        Core1: 64.60        
Core2: 22.44        Core3: 71.47        
Core4: 22.66        Core5: 69.10        
Core6: 34.90        Core7: 40.01        
Core8: 21.41        Core9: 32.16        
Core10: 20.40        Core11: 90.89        
Core12: 27.77        Core13: 43.49        
Core14: 20.02        Core15: 59.90        
Core16: 18.58        Core17: 78.35        
Core18: 22.69        Core19: 19.90        
Core20: 17.24        Core21: 60.22        
Core22: 23.75        Core23: 35.97        
Core24: 10.34        Core25: 50.95        
Core26: 21.42        Core27: 90.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.64
Socket1: 64.95
DDR read Latency(ns)
Socket0: 62301.78
Socket1: 210.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.15        Core1: 56.43        
Core2: 21.66        Core3: 68.42        
Core4: 23.82        Core5: 63.53        
Core6: 28.74        Core7: 38.21        
Core8: 23.71        Core9: 31.87        
Core10: 20.57        Core11: 87.92        
Core12: 28.33        Core13: 44.16        
Core14: 23.51        Core15: 58.11        
Core16: 21.63        Core17: 76.47        
Core18: 23.37        Core19: 19.56        
Core20: 27.49        Core21: 52.80        
Core22: 27.18        Core23: 35.23        
Core24: 27.90        Core25: 42.36        
Core26: 24.32        Core27: 87.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.61
Socket1: 60.93
DDR read Latency(ns)
Socket0: 83914.08
Socket1: 212.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.61        Core1: 54.34        
Core2: 21.07        Core3: 68.40        
Core4: 22.49        Core5: 62.86        
Core6: 26.29        Core7: 36.73        
Core8: 20.43        Core9: 28.06        
Core10: 18.32        Core11: 87.87        
Core12: 29.75        Core13: 39.14        
Core14: 27.21        Core15: 56.71        
Core16: 21.33        Core17: 77.02        
Core18: 21.50        Core19: 19.48        
Core20: 18.82        Core21: 50.57        
Core22: 29.44        Core23: 34.95        
Core24: 21.06        Core25: 39.13        
Core26: 28.17        Core27: 87.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.41
Socket1: 59.73
DDR read Latency(ns)
Socket0: 86093.13
Socket1: 213.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.03        Core1: 55.47        
Core2: 27.40        Core3: 69.35        
Core4: 23.98        Core5: 66.96        
Core6: 21.43        Core7: 38.76        
Core8: 27.89        Core9: 32.15        
Core10: 22.17        Core11: 88.94        
Core12: 23.53        Core13: 39.22        
Core14: 25.23        Core15: 57.22        
Core16: 19.19        Core17: 78.89        
Core18: 9.87        Core19: 19.72        
Core20: 21.88        Core21: 51.56        
Core22: 22.84        Core23: 36.69        
Core24: 25.58        Core25: 41.15        
Core26: 31.79        Core27: 89.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.83
Socket1: 61.47
DDR read Latency(ns)
Socket0: 75390.16
Socket1: 215.39
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 
4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23232
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410167958; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410169150; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205087998; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205087998; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205171309; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205171309; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004348048; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4016740; Consumed Joules: 245.16; Watts: 40.83; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 684931; Consumed DRAM Joules: 10.48; DRAM Watts: 1.75
S1P0; QPIClocks: 14410293438; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410297398; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205236480; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205236480; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205155030; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205155030; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004383398; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5680927; Consumed Joules: 346.74; Watts: 57.75; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1662325; Consumed DRAM Joules: 25.43; DRAM Watts: 4.24
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5bf5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.74   0.01    0.75     261 K    903 K    0.71    0.25    0.00    0.01     5320        8        2     70
   1    1     0.11   0.22   0.50    1.01      35 M     46 M    0.25    0.34    0.03    0.04     2632      626        2     59
   2    0     0.00   0.66   0.00    0.60      37 K    119 K    0.68    0.30    0.00    0.01     2240        5        0     69
   3    1     0.11   0.13   0.83    1.20      66 M     81 M    0.19    0.22    0.06    0.08     2184     1087        6     59
   4    0     0.02   1.48   0.01    0.90      50 K    274 K    0.82    0.57    0.00    0.00     4312        8        0     71
   5    1     0.14   0.18   0.80    1.20      58 M     75 M    0.23    0.27    0.04    0.05     7672     2515        4     60
   6    0     0.00   0.63   0.00    0.60      17 K     95 K    0.82    0.37    0.00    0.01      896        2        0     70
   7    1     0.09   0.57   0.15    0.62    7862 K     12 M    0.39    0.52    0.01    0.02      504       66       77     60
   8    0     0.01   1.07   0.01    1.01      29 K    235 K    0.87    0.59    0.00    0.00     3976        6        0     69
   9    1     0.14   0.86   0.16    0.62    2516 K   6323 K    0.60    0.35    0.00    0.00      336       45       27     60
  10    0     0.01   1.19   0.01    0.91      34 K    250 K    0.86    0.59    0.00    0.00     3080        6        0     68
  11    1     0.05   0.13   0.38    0.87      41 M     47 M    0.14    0.18    0.08    0.10     1960      783        4     59
  12    0     0.01   1.62   0.00    0.71      37 K    135 K    0.72    0.43    0.00    0.00     1120        2        0     70
  13    1     0.10   0.56   0.18    0.62    9933 K     15 M    0.35    0.49    0.01    0.02      840      155       11     59
  14    0     0.00   0.62   0.00    0.60      67 K    150 K    0.55    0.36    0.00    0.01     2240        5        2     70
  15    1     0.11   0.30   0.35    0.82      31 M     40 M    0.23    0.30    0.03    0.04      616      302        5     59
  16    0     0.00   0.57   0.00    0.60      43 K    132 K    0.67    0.31    0.00    0.01     1624        2        1     70
  17    1     0.06   0.12   0.54    1.07      50 M     60 M    0.17    0.19    0.08    0.10     6888     2605       14     59
  18    0     0.01   1.79   0.01    0.78      45 K    146 K    0.69    0.41    0.00    0.00     1064        2        5     70
  19    1     0.07   0.57   0.13    0.60    8164 K     12 M    0.34    0.47    0.01    0.02      392       46       11     61
  20    0     0.00   0.64   0.00    0.61      24 K     82 K    0.71    0.29    0.00    0.01      672        0        1     71
  21    1     0.12   0.23   0.52    1.04      34 M     47 M    0.28    0.32    0.03    0.04     3752      829       14     61
  22    0     0.00   1.29   0.00    0.60      16 K     65 K    0.75    0.23    0.00    0.00      448        1        0     71
  23    1     0.06   0.48   0.12    0.60    6483 K     10 M    0.37    0.57    0.01    0.02      168       47        1     62
  24    0     0.00   0.73   0.00    0.60      18 K     76 K    0.76    0.28    0.00    0.01     2072        6        1     71
  25    1     0.07   0.46   0.15    0.60    9146 K     14 M    0.38    0.50    0.01    0.02      504      139        0     61
  26    0     0.00   0.49   0.00    0.60      16 K     74 K    0.78    0.28    0.00    0.01     1064        1        1     70
  27    1     0.04   0.10   0.36    0.84      40 M     47 M    0.14    0.18    0.11    0.13     1344      729        3     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.11   0.00    0.77     700 K   2743 K    0.74    0.41    0.00    0.00    30128       54       12     62
 SKT    1     0.09   0.24   0.37    0.92     401 M    520 M    0.23    0.30    0.03    0.04    29792     9974      179     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.25   0.19    0.92     402 M    523 M    0.23    0.30    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   52 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.41 %

 C1 core residency: 30.24 %; C3 core residency: 0.75 %; C6 core residency: 48.61 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.35 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.19 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5034 M   5030 M   |    5%     5%   
 SKT    1     4988 M   4989 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.20     0.10     204.36       8.73         177.08
 SKT   1    34.60    44.01     290.74      21.29         229.42
---------------------------------------------------------------------------------------------------------------
       *    34.79    44.10     495.10      30.02         229.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"

    are supported and installed on your system.
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5ddd
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6276.50 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  9160.67 --|
|-- Mem Ch  2: Reads (MB/s):    38.34 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    17.48 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    38.34 --||-- NODE 1 Mem Read (MB/s) :  6276.50 --|
|-- NODE 0 Mem Write(MB/s) :    17.48 --||-- NODE 1 Mem Write(MB/s) :  9160.67 --|
|-- NODE 0 P. Write (T/s):      31106 --||-- NODE 1 P. Write (T/s):      88653 --|
|-- NODE 0 Memory (MB/s):       55.82 --||-- NODE 1 Memory (MB/s):    15437.18 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       6314.84                --|
            |--                System Write Throughput(MB/s):       9178.15                --|
            |--               System Memory Throughput(MB/s):      15493.00                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5f08
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      17 K        36     790 K   531 K    300       0     300  
 1     749 K       504 K    28 M   189 M    145 M     0     731 K
-----------------------------------------------------------------------
 *     767 K       504 K    29 M   190 M    145 M     0     731 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.65        Core1: 59.97        
Core2: 25.80        Core3: 61.64        
Core4: 18.71        Core5: 50.85        
Core6: 19.35        Core7: 46.07        
Core8: 28.47        Core9: 25.32        
Core10: 28.57        Core11: 38.60        
Core12: 18.59        Core13: 35.15        
Core14: 25.28        Core15: 18.37        
Core16: 28.59        Core17: 44.47        
Core18: 28.85        Core19: 46.80        
Core20: 31.40        Core21: 28.78        
Core22: 10.80        Core23: 43.63        
Core24: 30.63        Core25: 36.58        
Core26: 27.77        Core27: 51.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.51
Socket1: 47.19
DDR read Latency(ns)
Socket0: 77198.72
Socket1: 206.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.14        Core1: 62.28        
Core2: 29.66        Core3: 59.26        
Core4: 27.70        Core5: 57.43        
Core6: 28.10        Core7: 50.09        
Core8: 23.00        Core9: 24.24        
Core10: 27.46        Core11: 36.32        
Core12: 22.54        Core13: 32.52        
Core14: 21.22        Core15: 36.44        
Core16: 9.96        Core17: 52.25        
Core18: 19.98        Core19: 46.44        
Core20: 22.35        Core21: 25.11        
Core22: 20.54        Core23: 24.35        
Core24: 21.51        Core25: 34.75        
Core26: 17.98        Core27: 50.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.64
Socket1: 47.61
DDR read Latency(ns)
Socket0: 71185.45
Socket1: 216.59
irq_total: 161983.969594064
cpu_total: 18.11
cpu_0: 1.20
cpu_1: 71.54
cpu_2: 0.53
cpu_3: 53.79
cpu_4: 0.66
cpu_5: 60.04
cpu_6: 0.33
cpu_7: 30.05
cpu_8: 0.33
cpu_9: 15.23
cpu_10: 0.66
cpu_11: 28.26
cpu_12: 0.60
cpu_13: 24.40
cpu_14: 0.53
cpu_15: 28.99
cpu_16: 0.73
cpu_17: 32.91
cpu_18: 0.47
cpu_19: 32.18
cpu_20: 0.33
cpu_21: 21.68
cpu_22: 0.86
cpu_23: 21.61
cpu_24: 0.80
cpu_25: 33.64
cpu_26: 0.33
cpu_27: 44.41
enp130s0f0_tx_bytes: 3371598
enp130s0f1_tx_bytes: 3773475
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 7145073
enp130s0f0_tx_packets_phy: 113744
enp130s0f1_tx_packets_phy: 116956
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 230700
enp130s0f0_rx_packets: 545125
enp130s0f1_rx_packets: 483582
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1028707
enp130s0f0_tx_packets: 51084
enp130s0f1_tx_packets: 57173
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 108257
enp130s0f0_tx_bytes_phy: 7586184
enp130s0f1_tx_bytes_phy: 7828269
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 15414453
enp130s0f0_rx_bytes_phy: 4915953636
enp130s0f1_rx_bytes_phy: 4361122636
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 9277076272
enp130s0f0_rx_packets_phy: 545128
enp130s0f1_rx_packets_phy: 483602
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1028730
enp130s0f0_rx_bytes: 4892799369
enp130s0f1_rx_bytes: 4337354664
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9230154033


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.92        Core1: 65.98        
Core2: 24.58        Core3: 59.21        
Core4: 21.32        Core5: 57.93        
Core6: 23.59        Core7: 49.93        
Core8: 21.31        Core9: 25.55        
Core10: 26.10        Core11: 37.21        
Core12: 21.49        Core13: 36.69        
Core14: 17.38        Core15: 37.36        
Core16: 20.59        Core17: 53.75        
Core18: 9.81        Core19: 46.25        
Core20: 20.51        Core21: 25.32        
Core22: 18.71        Core23: 41.92        
Core24: 16.20        Core25: 30.99        
Core26: 20.29        Core27: 49.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.51
Socket1: 49.22
DDR read Latency(ns)
Socket0: 64058.34
Socket1: 215.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.65        Core1: 66.44        
Core2: 20.68        Core3: 63.70        
Core4: 18.11        Core5: 58.76        
Core6: 30.22        Core7: 51.23        
Core8: 20.40        Core9: 25.88        
Core10: 25.40        Core11: 39.75        
Core12: 23.32        Core13: 34.78        
Core14: 22.24        Core15: 39.60        
Core16: 21.37        Core17: 57.27        
Core18: 10.99        Core19: 50.17        
Core20: 17.21        Core21: 24.91        
Core22: 18.62        Core23: 42.90        
Core24: 16.34        Core25: 30.47        
Core26: 19.79        Core27: 56.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.00
Socket1: 51.16
DDR read Latency(ns)
Socket0: 70642.22
Socket1: 210.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.74        Core1: 65.79        
Core2: 22.07        Core3: 61.21        
Core4: 19.40        Core5: 58.19        
Core6: 19.66        Core7: 51.22        
Core8: 14.96        Core9: 25.30        
Core10: 18.35        Core11: 36.67        
Core12: 26.74        Core13: 32.51        
Core14: 21.31        Core15: 37.55        
Core16: 21.21        Core17: 55.48        
Core18: 21.36        Core19: 47.14        
Core20: 9.79        Core21: 24.26        
Core22: 19.98        Core23: 38.65        
Core24: 20.94        Core25: 28.69        
Core26: 20.87        Core27: 50.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.42
Socket1: 49.01
DDR read Latency(ns)
Socket0: 72445.84
Socket1: 214.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.63        Core1: 64.39        
Core2: 21.71        Core3: 57.23        
Core4: 31.30        Core5: 56.33        
Core6: 31.88        Core7: 49.23        
Core8: 31.31        Core9: 25.23        
Core10: 22.74        Core11: 34.09        
Core12: 30.00        Core13: 32.30        
Core14: 29.15        Core15: 33.75        
Core16: 31.06        Core17: 52.78        
Core18: 28.74        Core19: 45.68        
Core20: 31.24        Core21: 24.33        
Core22: 31.57        Core23: 34.45        
Core24: 31.34        Core25: 29.22        
Core26: 27.79        Core27: 42.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.88
Socket1: 46.48
DDR read Latency(ns)
Socket0: 92098.38
Socket1: 218.31
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24944
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409210650; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409216926; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204612213; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204612213; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204690493; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204690493; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003958552; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4013106; Consumed Joules: 244.94; Watts: 40.80; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 686788; Consumed DRAM Joules: 10.51; DRAM Watts: 1.75
S1P0; QPIClocks: 14409355562; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409359918; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204767920; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204767920; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204682749; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204682749; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003987573; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5618919; Consumed Joules: 342.95; Watts: 57.12; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1660637; Consumed DRAM Joules: 25.41; DRAM Watts: 4.23
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 62a2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.79   0.01    0.60     218 K    753 K    0.71    0.12    0.00    0.01     2464        5        4     71
   1    1     0.07   0.09   0.85    1.20      92 M    110 M    0.16    0.20    0.13    0.15    13664     5212        2     59
   2    0     0.00   0.71   0.00    0.60      25 K    121 K    0.79    0.37    0.00    0.01     1120        2        2     70
   3    1     0.09   0.14   0.65    1.20      61 M     76 M    0.19    0.27    0.07    0.08     3024     2814       15     59
   4    0     0.01   1.72   0.01    0.73      96 K    216 K    0.55    0.39    0.00    0.00     3528        5        7     70
   5    1     0.13   0.17   0.74    1.20      56 M     78 M    0.27    0.30    0.04    0.06     6160     1923        2     60
   6    0     0.00   0.59   0.00    0.60      29 K     99 K    0.71    0.32    0.00    0.01      952        2        2     70
   7    1     0.12   0.46   0.26    0.70      16 M     25 M    0.36    0.45    0.01    0.02     1176      324       16     60
   8    0     0.00   0.49   0.00    0.60      25 K     87 K    0.71    0.26    0.00    0.01      840        2        1     69
   9    1     0.11   0.80   0.14    0.61    1455 K   5853 K    0.75    0.50    0.00    0.01      224       69        5     60
  10    0     0.00   1.29   0.00    0.60      20 K     76 K    0.73    0.29    0.00    0.00      784        1        2     68
  11    1     0.12   0.56   0.21    0.64      13 M     21 M    0.37    0.50    0.01    0.02      448      189        3     60
  12    0     0.01   1.96   0.00    0.79      25 K    105 K    0.75    0.44    0.00    0.00     1176        2        2     70
  13    1     0.11   0.60   0.19    0.61      10 M     16 M    0.37    0.51    0.01    0.01      952      307       10     60
  14    0     0.00   0.84   0.00    0.60      27 K    115 K    0.76    0.35    0.00    0.00     1736        3        1     70
  15    1     0.11   0.48   0.23    0.66      13 M     22 M    0.39    0.50    0.01    0.02      672      191        2     60
  16    0     0.01   1.88   0.00    0.87      32 K    121 K    0.73    0.41    0.00    0.00      840        1        1     71
  17    1     0.17   0.65   0.27    0.72      17 M     25 M    0.33    0.35    0.01    0.01      616      293        1     61
  18    0     0.00   0.48   0.00    0.60      14 K     83 K    0.82    0.27    0.00    0.01      448        2        1     70
  19    1     0.14   0.50   0.28    0.72      16 M     25 M    0.38    0.44    0.01    0.02      560      284        2     61
  20    0     0.00   1.09   0.00    0.60      31 K    105 K    0.70    0.31    0.00    0.00      952        2        1     71
  21    1     0.10   0.58   0.18    0.60    5994 K     13 M    0.56    0.62    0.01    0.01      896      153        3     62
  22    0     0.01   1.55   0.00    0.78      34 K    122 K    0.71    0.39    0.00    0.00      952        4        2     71
  23    1     0.08   0.46   0.17    0.60    9169 K     15 M    0.40    0.60    0.01    0.02      280      120        0     62
  24    0     0.02   1.10   0.02    1.13      42 K    402 K    0.89    0.62    0.00    0.00     8456       13        1     71
  25    1     0.15   0.53   0.29    0.74      13 M     24 M    0.47    0.52    0.01    0.02     1120      371        2     61
  26    0     0.02   1.18   0.02    1.08      45 K    387 K    0.88    0.62    0.00    0.00     8176       14        1     70
  27    1     0.15   0.33   0.45    0.93      30 M     46 M    0.35    0.39    0.02    0.03     1456      755        4     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.20   0.01    0.81     670 K   2797 K    0.76    0.43    0.00    0.00    32424       58       28     63
 SKT    1     0.12   0.34   0.35    0.87     358 M    509 M    0.30    0.38    0.02    0.03    31248    13005       67     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.35   0.18    0.86     359 M    511 M    0.30    0.38    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   50 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.63 %

 C1 core residency: 31.23 %; C3 core residency: 0.05 %; C6 core residency: 48.09 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.78 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.57 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4866 M   4869 M   |    5%     5%   
 SKT    1     4822 M   4821 M   |    5%     4%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.20     0.09     205.20       8.78         175.16
 SKT   1    29.80    47.11     287.94      21.22         196.25
---------------------------------------------------------------------------------------------------------------
       *    30.00    47.20     493.15      30.00         195.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6489
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7421.71 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8340.40 --|
|-- Mem Ch  2: Reads (MB/s):    41.48 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    21.30 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    41.48 --||-- NODE 1 Mem Read (MB/s) :  7421.71 --|
|-- NODE 0 Mem Write(MB/s) :    21.30 --||-- NODE 1 Mem Write(MB/s) :  8340.40 --|
|-- NODE 0 P. Write (T/s):      31118 --||-- NODE 1 P. Write (T/s):      99762 --|
|-- NODE 0 Memory (MB/s):       62.78 --||-- NODE 1 Memory (MB/s):    15762.11 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7463.18                --|
            |--                System Write Throughput(MB/s):       8361.70                --|
            |--               System Memory Throughput(MB/s):      15824.88                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 65c2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9084          24     917 K   437 K   2736      36       0  
 1     536 K       430 K    21 M   164 M    130 M     0     536 K
-----------------------------------------------------------------------
 *     546 K       430 K    22 M   164 M    130 M    36     536 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.54        Core1: 76.98        
Core2: 20.43        Core3: 80.68        
Core4: 19.13        Core5: 83.22        
Core6: 18.60        Core7: 98.67        
Core8: 22.47        Core9: 32.93        
Core10: 20.28        Core11: 52.08        
Core12: 25.42        Core13: 87.29        
Core14: 20.80        Core15: 59.25        
Core16: 28.24        Core17: 60.41        
Core18: 22.80        Core19: 65.57        
Core20: 24.90        Core21: 89.50        
Core22: 23.38        Core23: 52.60        
Core24: 21.89        Core25: 74.77        
Core26: 25.07        Core27: 98.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.00
Socket1: 78.06
DDR read Latency(ns)
Socket0: 69408.28
Socket1: 211.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.18        Core1: 72.75        
Core2: 27.75        Core3: 80.23        
Core4: 29.64        Core5: 78.56        
Core6: 21.83        Core7: 95.84        
Core8: 23.65        Core9: 30.79        
Core10: 20.24        Core11: 52.48        
Core12: 21.33        Core13: 84.77        
Core14: 15.66        Core15: 59.92        
Core16: 21.91        Core17: 51.50        
Core18: 20.58        Core19: 65.97        
Core20: 24.99        Core21: 88.40        
Core22: 25.31        Core23: 47.98        
Core24: 26.54        Core25: 63.73        
Core26: 28.93        Core27: 99.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.08
Socket1: 75.24
DDR read Latency(ns)
Socket0: 89306.89
Socket1: 211.34
irq_total: 111951.387930101
cpu_total: 21.52
cpu_0: 1.40
cpu_1: 65.96
cpu_2: 0.73
cpu_3: 72.01
cpu_4: 0.33
cpu_5: 59.71
cpu_6: 0.40
cpu_7: 48.54
cpu_8: 0.73
cpu_9: 15.69
cpu_10: 0.66
cpu_11: 29.99
cpu_12: 0.73
cpu_13: 55.78
cpu_14: 0.47
cpu_15: 43.55
cpu_16: 0.27
cpu_17: 27.73
cpu_18: 0.27
cpu_19: 28.86
cpu_20: 0.20
cpu_21: 44.28
cpu_22: 0.40
cpu_23: 28.92
cpu_24: 0.47
cpu_25: 28.92
cpu_26: 0.27
cpu_27: 45.48
enp130s0f0_rx_bytes: 4372031089
enp130s0f1_rx_bytes: 3854163823
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8226194912
enp130s0f0_rx_bytes_phy: 4388131303
enp130s0f1_rx_bytes_phy: 3872567345
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8260698648
enp130s0f0_tx_packets: 44535
enp130s0f1_tx_packets: 36770
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 81305
enp130s0f0_rx_packets_phy: 486597
enp130s0f1_rx_packets_phy: 429426
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 916023
enp130s0f0_rx_packets: 486625
enp130s0f1_rx_packets: 429445
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 916070
enp130s0f0_tx_packets_phy: 104476
enp130s0f1_tx_packets_phy: 92970
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 197446
enp130s0f0_tx_bytes_phy: 6953722
enp130s0f1_tx_bytes_phy: 6170742
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 13124464
enp130s0f0_tx_bytes: 2939315
enp130s0f1_tx_bytes: 2426862
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5366177


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.34        Core1: 73.75        
Core2: 26.67        Core3: 77.47        
Core4: 22.80        Core5: 73.10        
Core6: 19.01        Core7: 94.65        
Core8: 26.10        Core9: 29.38        
Core10: 22.25        Core11: 49.75        
Core12: 9.92        Core13: 84.31        
Core14: 19.18        Core15: 56.38        
Core16: 20.77        Core17: 67.47        
Core18: 28.14        Core19: 61.67        
Core20: 30.69        Core21: 87.37        
Core22: 28.28        Core23: 59.18        
Core24: 21.14        Core25: 50.73        
Core26: 20.31        Core27: 99.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.66
Socket1: 74.28
DDR read Latency(ns)
Socket0: 68923.46
Socket1: 211.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.34        Core1: 74.22        
Core2: 11.12        Core3: 80.59        
Core4: 23.77        Core5: 74.84        
Core6: 18.83        Core7: 96.17        
Core8: 26.85        Core9: 29.69        
Core10: 18.63        Core11: 51.46        
Core12: 19.98        Core13: 84.90        
Core14: 21.99        Core15: 58.24        
Core16: 22.08        Core17: 69.07        
Core18: 21.89        Core19: 63.38        
Core20: 26.40        Core21: 90.33        
Core22: 22.07        Core23: 57.67        
Core24: 23.28        Core25: 50.89        
Core26: 23.07        Core27: 101.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.43
Socket1: 75.80
DDR read Latency(ns)
Socket0: 69500.40
Socket1: 214.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.68        Core1: 75.07        
Core2: 25.44        Core3: 79.65        
Core4: 10.06        Core5: 77.60        
Core6: 19.34        Core7: 97.55        
Core8: 22.66        Core9: 29.16        
Core10: 24.72        Core11: 51.40        
Core12: 24.47        Core13: 85.63        
Core14: 20.66        Core15: 58.97        
Core16: 19.73        Core17: 69.53        
Core18: 18.42        Core19: 63.05        
Core20: 22.18        Core21: 91.60        
Core22: 22.32        Core23: 59.89        
Core24: 26.62        Core25: 58.52        
Core26: 22.55        Core27: 101.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.42
Socket1: 76.97
DDR read Latency(ns)
Socket0: 69578.21
Socket1: 214.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.51        Core1: 78.21        
Core2: 25.48        Core3: 81.23        
Core4: 20.93        Core5: 81.54        
Core6: 21.45        Core7: 98.55        
Core8: 22.90        Core9: 32.67        
Core10: 10.10        Core11: 51.72        
Core12: 20.83        Core13: 87.44        
Core14: 19.87        Core15: 59.40        
Core16: 18.97        Core17: 69.85        
Core18: 23.06        Core19: 63.31        
Core20: 30.25        Core21: 90.79        
Core22: 22.07        Core23: 61.63        
Core24: 27.48        Core25: 70.61        
Core26: 20.96        Core27: 101.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.49
Socket1: 79.09
DDR read Latency(ns)
Socket0: 72284.27
Socket1: 213.04
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26665
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410246370; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410255482; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205132280; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205132280; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205215447; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205215447; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004356370; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4014730; Consumed Joules: 245.04; Watts: 40.81; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 691334; Consumed DRAM Joules: 10.58; DRAM Watts: 1.76
S1P0; QPIClocks: 14410303586; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410309854; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205249116; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205249116; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205162585; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205162585; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004436760; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5829519; Consumed Joules: 355.81; Watts: 59.26; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1663204; Consumed DRAM Joules: 25.45; DRAM Watts: 4.24
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 695e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.82   0.02    0.74     265 K    995 K    0.73    0.27    0.00    0.01     7224        7        2     71
   1    1     0.11   0.14   0.81    1.20      51 M     65 M    0.22    0.27    0.05    0.06      280       41        4     59
   2    0     0.00   1.18   0.00    0.60      33 K    116 K    0.71    0.30    0.00    0.00     1232        2        2     70
   3    1     0.09   0.10   0.88    1.20      66 M     78 M    0.15    0.21    0.07    0.09     6496      665        6     59
   4    0     0.00   0.81   0.00    0.60      27 K    101 K    0.73    0.33    0.00    0.01     1624        3        2     70
   5    1     0.06   0.09   0.73    1.20      53 M     64 M    0.17    0.22    0.08    0.10     5544      759        4     59
   6    0     0.00   1.47   0.00    0.61      23 K    109 K    0.79    0.29    0.00    0.00      504        2        6     70
   7    1     0.06   0.12   0.52    1.05      36 M     45 M    0.19    0.19    0.06    0.07     3528      469        4     59
   8    0     0.00   0.61   0.00    0.60      22 K    103 K    0.79    0.30    0.00    0.01     1512        1        0     69
   9    1     0.11   0.78   0.14    0.62    1776 K   4538 K    0.61    0.39    0.00    0.00      728       25        8     60
  10    0     0.00   0.46   0.00    0.60      11 K     65 K    0.82    0.22    0.00    0.01      616        1        1     69
  11    1     0.12   0.52   0.22    0.65      14 M     20 M    0.31    0.39    0.01    0.02      728       55        9     59
  12    0     0.01   1.04   0.01    0.94      36 K    264 K    0.86    0.58    0.00    0.00     5376        8        0     70
  13    1     0.12   0.18   0.70    1.20      42 M     54 M    0.22    0.22    0.03    0.04      616       38        7     59
  14    0     0.02   1.31   0.01    0.87      63 K    338 K    0.81    0.53    0.00    0.00     4760       10        1     70
  15    1     0.20   0.49   0.41    0.89      17 M     26 M    0.36    0.32    0.01    0.01     1288       83        5     58
  16    0     0.00   0.71   0.00    0.60      25 K    117 K    0.78    0.36    0.00    0.01     2520        4        1     70
  17    1     0.08   0.43   0.19    0.61      13 M     18 M    0.25    0.49    0.02    0.02      784      100        3     60
  18    0     0.01   1.03   0.01    0.99      30 K    270 K    0.89    0.56    0.00    0.00     3528        5        1     71
  19    1     0.07   0.34   0.20    0.61      15 M     20 M    0.26    0.36    0.02    0.03      616       77        1     61
  20    0     0.00   0.55   0.00    0.60      25 K    123 K    0.80    0.25    0.00    0.01     1512        2        4     70
  21    1     0.05   0.11   0.44    0.96      41 M     48 M    0.14    0.19    0.09    0.10     5208      636        4     60
  22    0     0.00   0.61   0.00    0.60      24 K    100 K    0.76    0.29    0.00    0.01     1008        1        1     70
  23    1     0.09   0.46   0.20    0.62      14 M     20 M    0.28    0.39    0.02    0.02      224       69        1     62
  24    0     0.00   0.59   0.00    0.60      25 K    107 K    0.76    0.30    0.00    0.01      392        0        1     71
  25    1     0.08   0.38   0.21    0.62      17 M     22 M    0.23    0.34    0.02    0.03      896       96        2     61
  26    0     0.00   0.62   0.00    0.60      36 K    127 K    0.71    0.30    0.00    0.01      728        1        2     70
  27    1     0.04   0.08   0.44    0.94      36 M     43 M    0.15    0.18    0.10    0.12     2912      410        3     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.96   0.00    0.75     651 K   2941 K    0.78    0.40    0.00    0.00    32536       47       24     62
 SKT    1     0.09   0.21   0.44    0.96     423 M    534 M    0.21    0.27    0.03    0.04    29848     3523       61     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.22   0.22    0.96     424 M    537 M    0.21    0.27    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   61 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.03 %

 C1 core residency: 28.85 %; C3 core residency: 0.84 %; C6 core residency: 47.27 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.22 => corresponds to 5.47 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.20 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5022 M   5021 M   |    5%     5%   
 SKT    1     4980 M   4980 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.20     0.10     205.05       8.83         182.85
 SKT   1    37.26    41.77     299.05      21.22         256.41
---------------------------------------------------------------------------------------------------------------
       *    37.46    41.88     504.10      30.05         256.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6b32
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6878.54 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8814.42 --|
|-- Mem Ch  2: Reads (MB/s):    38.13 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    19.67 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    38.13 --||-- NODE 1 Mem Read (MB/s) :  6878.54 --|
|-- NODE 0 Mem Write(MB/s) :    19.67 --||-- NODE 1 Mem Write(MB/s) :  8814.42 --|
|-- NODE 0 P. Write (T/s):      31113 --||-- NODE 1 P. Write (T/s):     101185 --|
|-- NODE 0 Memory (MB/s):       57.79 --||-- NODE 1 Memory (MB/s):    15692.96 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       6916.66                --|
            |--                System Write Throughput(MB/s):       8834.09                --|
            |--               System Memory Throughput(MB/s):      15750.75                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6c6b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8820         144    1577 K   438 K     24       0       0  
 1     563 K       486 K    23 M   170 M    133 M     0     594 K
-----------------------------------------------------------------------
 *     571 K       487 K    25 M   170 M    133 M     0     594 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.29        Core1: 35.74        
Core2: 23.96        Core3: 75.35        
Core4: 18.45        Core5: 38.41        
Core6: 27.89        Core7: 63.97        
Core8: 21.23        Core9: 33.84        
Core10: 25.32        Core11: 78.32        
Core12: 23.05        Core13: 81.83        
Core14: 24.25        Core15: 85.47        
Core16: 29.55        Core17: 80.46        
Core18: 23.36        Core19: 88.78        
Core20: 16.76        Core21: 37.51        
Core22: 20.96        Core23: 94.79        
Core24: 29.49        Core25: 84.03        
Core26: 23.55        Core27: 81.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.78
Socket1: 69.79
DDR read Latency(ns)
Socket0: 65991.86
Socket1: 211.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.41        Core1: 36.32        
Core2: 24.08        Core3: 70.78        
Core4: 18.49        Core5: 36.76        
Core6: 21.48        Core7: 52.35        
Core8: 25.30        Core9: 34.95        
Core10: 19.65        Core11: 74.45        
Core12: 22.43        Core13: 80.06        
Core14: 27.00        Core15: 86.22        
Core16: 23.05        Core17: 79.66        
Core18: 22.22        Core19: 87.81        
Core20: 23.65        Core21: 37.24        
Core22: 10.37        Core23: 93.24        
Core24: 18.91        Core25: 85.31        
Core26: 19.02        Core27: 77.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.18
Socket1: 68.00
DDR read Latency(ns)
Socket0: 70348.51
Socket1: 213.17
irq_total: 125921.87830847
cpu_total: 19.98
cpu_0: 1.26
cpu_1: 42.75
cpu_2: 0.40
cpu_3: 55.05
cpu_4: 0.33
cpu_5: 39.83
cpu_6: 0.60
cpu_7: 23.20
cpu_8: 0.47
cpu_9: 18.42
cpu_10: 0.80
cpu_11: 48.60
cpu_12: 0.66
cpu_13: 53.86
cpu_14: 0.73
cpu_15: 47.41
cpu_16: 0.53
cpu_17: 51.53
cpu_18: 0.80
cpu_19: 26.33
cpu_20: 0.47
cpu_21: 31.91
cpu_22: 0.47
cpu_23: 31.32
cpu_24: 0.20
cpu_25: 44.75
cpu_26: 0.73
cpu_27: 35.97
enp130s0f0_tx_bytes: 2759845
enp130s0f1_tx_bytes: 2475947
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5235792
enp130s0f0_tx_bytes_phy: 6837225
enp130s0f1_tx_bytes_phy: 6270241
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 13107466
enp130s0f0_rx_packets_phy: 508352
enp130s0f1_rx_packets_phy: 441855
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 950207
enp130s0f0_rx_bytes: 4558588251
enp130s0f1_rx_bytes: 3966859973
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8525448224
enp130s0f0_tx_packets: 41815
enp130s0f1_tx_packets: 37514
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 79329
enp130s0f0_tx_packets_phy: 102911
enp130s0f1_tx_packets_phy: 94455
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 197366
enp130s0f0_rx_bytes_phy: 4584317415
enp130s0f1_rx_bytes_phy: 3984648669
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8568966084
enp130s0f0_rx_packets: 508339
enp130s0f1_rx_packets: 441857
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 950196


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.27        Core1: 33.12        
Core2: 23.96        Core3: 72.39        
Core4: 19.67        Core5: 37.64        
Core6: 28.77        Core7: 57.65        
Core8: 23.72        Core9: 34.11        
Core10: 13.95        Core11: 74.89        
Core12: 20.73        Core13: 82.81        
Core14: 18.41        Core15: 88.36        
Core16: 23.38        Core17: 80.54        
Core18: 18.57        Core19: 87.88        
Core20: 10.13        Core21: 40.10        
Core22: 19.29        Core23: 93.50        
Core24: 19.55        Core25: 85.98        
Core26: 19.70        Core27: 80.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.45
Socket1: 69.02
DDR read Latency(ns)
Socket0: 65342.73
Socket1: 215.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.47        Core1: 38.30        
Core2: 22.67        Core3: 81.63        
Core4: 31.70        Core5: 34.65        
Core6: 22.40        Core7: 76.70        
Core8: 29.04        Core9: 35.62        
Core10: 27.47        Core11: 80.38        
Core12: 18.86        Core13: 82.04        
Core14: 27.15        Core15: 88.43        
Core16: 27.90        Core17: 81.46        
Core18: 21.85        Core19: 89.17        
Core20: 22.60        Core21: 38.22        
Core22: 20.16        Core23: 95.97        
Core24: 20.48        Core25: 85.06        
Core26: 9.60        Core27: 85.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.19
Socket1: 71.62
DDR read Latency(ns)
Socket0: 74951.26
Socket1: 213.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.20        Core1: 48.68        
Core2: 30.71        Core3: 80.15        
Core4: 29.49        Core5: 48.66        
Core6: 33.93        Core7: 70.70        
Core8: 32.67        Core9: 36.30        
Core10: 23.58        Core11: 81.63        
Core12: 29.44        Core13: 83.94        
Core14: 30.58        Core15: 88.37        
Core16: 23.80        Core17: 83.80        
Core18: 31.96        Core19: 90.75        
Core20: 32.10        Core21: 37.22        
Core22: 21.31        Core23: 98.67        
Core24: 18.51        Core25: 86.64        
Core26: 29.21        Core27: 86.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.26
Socket1: 74.99
DDR read Latency(ns)
Socket0: 86494.50
Socket1: 212.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.64        Core1: 35.99        
Core2: 22.14        Core3: 65.21        
Core4: 23.40        Core5: 40.55        
Core6: 31.46        Core7: 45.86        
Core8: 21.43        Core9: 33.85        
Core10: 26.64        Core11: 54.65        
Core12: 20.50        Core13: 78.52        
Core14: 25.70        Core15: 60.55        
Core16: 24.30        Core17: 76.74        
Core18: 24.37        Core19: 72.77        
Core20: 10.18        Core21: 31.66        
Core22: 19.37        Core23: 75.04        
Core24: 18.06        Core25: 82.62        
Core26: 24.98        Core27: 63.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.92
Socket1: 60.70
DDR read Latency(ns)
Socket0: 65037.87
Socket1: 215.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28371
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410795854; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410805838; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205406967; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205406967; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205494561; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205494561; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004618321; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4012419; Consumed Joules: 244.90; Watts: 40.79; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 685891; Consumed DRAM Joules: 10.49; DRAM Watts: 1.75
S1P0; QPIClocks: 14410943174; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410945690; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205567519; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205567519; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205480078; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205480078; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004658549; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5694745; Consumed Joules: 347.58; Watts: 57.89; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1664640; Consumed DRAM Joules: 25.47; DRAM Watts: 4.24
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 700a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     258 K    805 K    0.68    0.08    0.01    0.02     3528        6        0     70
   1    1     0.13   0.30   0.43    0.91      24 M     41 M    0.41    0.46    0.02    0.03     1904      933        1     60
   2    0     0.01   1.04   0.01    0.96      39 K    251 K    0.85    0.58    0.00    0.00     4928        5        2     70
   3    1     0.12   0.17   0.74    1.20      62 M     79 M    0.21    0.26    0.05    0.06     7784     3433       10     60
   4    0     0.01   1.83   0.01    0.80      53 K    173 K    0.69    0.42    0.00    0.00     1008        2        3     70
   5    1     0.14   0.36   0.38    0.85      24 M     36 M    0.33    0.52    0.02    0.03     1232      855        5     61
   6    0     0.02   1.47   0.01    0.92      81 K    352 K    0.77    0.55    0.00    0.00     5656        8        6     70
   7    1     0.07   0.39   0.17    0.60      14 M     19 M    0.29    0.48    0.02    0.03      672      280        4     60
   8    0     0.00   0.74   0.00    0.60      43 K    169 K    0.74    0.38    0.00    0.01     1568        3        3     69
   9    1     0.21   1.01   0.21    0.63    2896 K   9212 K    0.69    0.33    0.00    0.00      336       56        8     60
  10    0     0.01   1.34   0.01    0.88      39 K    249 K    0.84    0.60    0.00    0.00     5096        7        0     69
  11    1     0.14   0.54   0.26    0.70      10 M     20 M    0.47    0.57    0.01    0.01      560      214        9     60
  12    0     0.00   1.25   0.00    0.60      18 K     83 K    0.78    0.36    0.00    0.00      672        1        0     70
  13    1     0.10   0.23   0.46    0.98      34 M     45 M    0.23    0.31    0.03    0.04     1288     2040        6     60
  14    0     0.00   0.62   0.00    0.60      16 K     73 K    0.77    0.36    0.00    0.01      672        1        0     70
  15    1     0.09   0.46   0.20    0.61      14 M     21 M    0.34    0.46    0.02    0.02     1288      294        5     59
  16    0     0.00   1.78   0.00    0.65      23 K     73 K    0.67    0.29    0.00    0.00     1176        2        2     71
  17    1     0.12   0.20   0.61    1.13      55 M     67 M    0.17    0.22    0.05    0.05    13496     4953        2     60
  18    0     0.00   0.58   0.00    0.60      21 K     91 K    0.77    0.32    0.00    0.01      616        1        0     70
  19    1     0.06   0.29   0.20    0.61      19 M     26 M    0.25    0.34    0.03    0.04      280       20        1     61
  20    0     0.00   1.19   0.00    0.60      21 K     72 K    0.70    0.25    0.00    0.00      728        1        1     71
  21    1     0.16   0.58   0.28    0.72      11 M     22 M    0.50    0.50    0.01    0.01     1008      325        3     61
  22    0     0.00   0.53   0.00    0.60      16 K     68 K    0.76    0.25    0.00    0.01     1456        4        0     71
  23    1     0.07   0.17   0.39    0.87      38 M     50 M    0.24    0.27    0.06    0.08      224       24        1     62
  24    0     0.00   0.64   0.00    0.60      21 K     89 K    0.76    0.31    0.00    0.01      728        3        0     71
  25    1     0.05   0.14   0.35    0.88      34 M     42 M    0.18    0.29    0.07    0.09     1232     2011        1     61
  26    0     0.01   1.23   0.01    0.96      34 K    238 K    0.86    0.61    0.00    0.00     4480        7        1     70
  27    1     0.13   0.40   0.33    0.80      20 M     31 M    0.36    0.39    0.01    0.02      280       43        2     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.18   0.01    0.78     690 K   2794 K    0.75    0.42    0.00    0.00    32312       51       18     62
 SKT    1     0.11   0.32   0.36    0.86     367 M    513 M    0.28    0.37    0.02    0.03    31584    15481       58     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.33   0.18    0.86     368 M    516 M    0.29    0.37    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.13 %

 C1 core residency: 29.78 %; C3 core residency: 0.31 %; C6 core residency: 48.78 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.50 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4912 M   4920 M   |    5%     5%   
 SKT    1     4870 M   4869 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.20     0.10     206.30       8.82         181.47
 SKT   1    30.58    46.99     290.28      21.42         211.33
---------------------------------------------------------------------------------------------------------------
       *    30.78    47.09     496.58      30.24         211.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
