// Seed: 1650035869
module module_0;
  wire id_1, id_2;
  assign module_1.id_16 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd46,
    parameter id_8  = 32'd68
) (
    input supply1 id_0,
    output wand id_1,
    input wor id_2,
    input supply0 id_3,
    output wand id_4,
    input wor id_5,
    output tri id_6,
    output tri1 id_7,
    input uwire _id_8,
    input wand id_9
    , id_20,
    input tri1 id_10,
    input wor id_11,
    output uwire id_12,
    input supply1 id_13
    , id_21,
    input tri _id_14
    , id_22,
    output wor id_15,
    output uwire id_16,
    output supply0 id_17,
    input supply0 id_18
);
  wire [-1 'b0 : id_14  &&  id_8] id_23, id_24;
  xor primCall (
      id_1, id_10, id_11, id_13, id_18, id_2, id_20, id_21, id_22, id_23, id_24, id_3, id_5, id_9
  );
  module_0 modCall_1 ();
endmodule
