//Counter
module counter (	input clk, rst, button,
						output [7:0] validin,
						output reg match
						);
		
	reg [7:0] counter_data_8;
	wire countertoshift;
		
	always @(posedge clk)
		begin
			if(rst)
				begin
					counter_data_8 <= 8'd0;
			end
				else 
				if (button)
					counter_data_8 <= counter_data_8 + 8'd1;
				end
				
		always @(counter_data_8)	
			if (counter_data_8 == match)
				match = 1'b1;
			else
				match = 1'b0;
			
	assign validin = counter_data_8;	

	valid_in instat(.valid_in(button));	
						
endmodule