/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [7:0] _06_;
  reg [7:0] _07_;
  wire [3:0] _08_;
  wire [6:0] _09_;
  wire [6:0] _10_;
  wire [8:0] _11_;
  wire [7:0] _12_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [18:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = celloutsig_0_26z ? celloutsig_0_9z : celloutsig_0_19z[9];
  assign celloutsig_0_4z = ~(celloutsig_0_3z[3] | celloutsig_0_1z);
  assign celloutsig_1_4z = ~(in_data[96] | in_data[160]);
  assign celloutsig_0_1z = ~(_03_ | in_data[50]);
  assign celloutsig_0_28z = ~celloutsig_0_2z;
  assign celloutsig_1_0z = ~((in_data[129] | in_data[147]) & (in_data[172] | in_data[120]));
  assign celloutsig_1_5z = ~((celloutsig_1_4z | celloutsig_1_2z[3]) & (celloutsig_1_3z | celloutsig_1_0z));
  assign celloutsig_1_8z = ~((celloutsig_1_6z | celloutsig_1_4z) & (_04_ | celloutsig_1_6z));
  assign celloutsig_1_10z = ~((celloutsig_1_5z | celloutsig_1_0z) & (celloutsig_1_2z[0] | in_data[152]));
  assign celloutsig_1_1z = celloutsig_1_0z | in_data[188];
  assign celloutsig_0_11z = ~(celloutsig_0_9z ^ celloutsig_0_1z);
  reg [2:0] _24_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _24_ <= 3'h0;
    else _24_ <= in_data[21:19];
  assign { _03_, _09_[5:4] } = _24_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 8'h00;
    else _07_ <= { _06_[7:6], celloutsig_0_29z, celloutsig_0_18z };
  reg [3:0] _26_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _26_ <= 4'h0;
    else _26_ <= { celloutsig_1_2z[5:4], celloutsig_1_1z, celloutsig_1_3z };
  assign { _08_[3], _04_, _02_, _08_[0] } = _26_;
  reg [6:0] _27_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _27_ <= 7'h00;
    else _27_ <= { _03_, _09_[5:4], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z };
  assign { _01_, _10_[5:0] } = _27_;
  reg [8:0] _28_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _28_ <= 9'h000;
    else _28_ <= { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_15z };
  assign { _11_[8:5], _06_[7:6], _11_[2:0] } = _28_;
  reg [7:0] _29_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _29_ <= 8'h00;
    else _29_ <= celloutsig_0_7z[8:1];
  assign { _12_[7:6], _05_, _12_[4:2], _00_, _12_[0] } = _29_;
  assign celloutsig_1_2z = { in_data[120:116], celloutsig_1_0z, celloutsig_1_1z } / { 1'h1, in_data[131:127], celloutsig_1_0z };
  assign celloutsig_1_19z = { _08_[3], _04_, celloutsig_1_4z, celloutsig_1_3z } / { 1'h1, _08_[0], celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z } / { 1'h1, _10_[3:0], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, in_data[0] };
  assign celloutsig_0_29z = { _06_[7], celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_28z } / { 1'h1, celloutsig_0_27z, celloutsig_0_11z };
  assign celloutsig_0_46z = { celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_1z, _11_[8:5], _06_[7:6], _11_[2:0] } >= { _07_[6:5], _07_, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_30z };
  assign celloutsig_1_3z = { celloutsig_1_2z[4], celloutsig_1_2z } >= { in_data[182:176], celloutsig_1_0z };
  assign celloutsig_1_18z = { in_data[131:130], celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_13z } >= { in_data[139], celloutsig_1_12z, celloutsig_1_14z };
  assign celloutsig_0_13z = { in_data[40:36], celloutsig_0_12z } >= { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_17z = { celloutsig_0_7z[2:1], celloutsig_0_8z, celloutsig_0_13z } >= { in_data[24:22], celloutsig_0_12z };
  assign celloutsig_0_25z = { celloutsig_0_1z, _11_[8:5], _06_[7:6], _11_[2:0], celloutsig_0_13z } >= { _11_[7:5], _06_[7:6], _11_[2:0], _03_, _09_[5:4] };
  assign celloutsig_0_26z = { _11_[7:5], _12_[7:6], _05_, _12_[4:2], _00_, _12_[0] } >= { _11_[7:5], _06_[7:6], celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_2z = { in_data[58:48], celloutsig_0_1z } >= { in_data[26:24], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, _03_, _09_[5:4], _03_, _09_[5:4] };
  assign celloutsig_0_47z = celloutsig_0_31z[7:0] <= celloutsig_0_7z[7:0];
  assign celloutsig_0_6z = _10_[4:1] <= { _03_, _09_[5:4], celloutsig_0_1z };
  assign celloutsig_0_8z = { in_data[40:29], celloutsig_0_2z } && { _03_, _09_[5], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_12z = { _01_, _10_[5:0], celloutsig_0_2z, _03_, _09_[5:4] } && { celloutsig_0_7z[7:0], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_14z = { in_data[2:0], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_8z } && in_data[12:7];
  assign celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_1z } < { in_data[118:117], _08_[3], _04_, _02_, _08_[0], _08_[3], _04_, _02_, _08_[0], celloutsig_1_0z };
  assign celloutsig_0_10z = { in_data[85:83], celloutsig_0_9z, celloutsig_0_6z } < celloutsig_0_7z[8:4];
  assign celloutsig_0_23z = { celloutsig_0_19z[9:1], celloutsig_0_14z, celloutsig_0_17z, _12_[7:6], _05_, _12_[4:2], _00_, _12_[0], celloutsig_0_6z } < { _11_[6:5], _06_[7:6], _11_[2:1], celloutsig_0_11z, _11_[8:5], _06_[7:6], _11_[2:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_3z = { celloutsig_0_2z, _03_, _09_[5:4] } % { 1'h1, _03_, _09_[5], in_data[0] };
  assign celloutsig_0_15z = { _09_[4], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z } != { celloutsig_0_7z[4:3], celloutsig_0_14z, _03_, _09_[5:4], celloutsig_0_11z };
  assign celloutsig_1_9z = - { in_data[151:146], celloutsig_1_3z };
  assign celloutsig_1_14z = - { celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_27z = ~ { celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_31z = ~ { _11_[8:5], _06_[7:6], _11_[2:1], celloutsig_0_2z };
  assign celloutsig_0_19z = { _10_[1], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_6z } | { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_9z, _01_, _10_[5:0], _03_, _09_[5:4], celloutsig_0_12z };
  assign celloutsig_1_6z = | { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_18z = | { celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, _09_[5:4], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, _03_, celloutsig_0_1z };
  assign celloutsig_1_12z = ^ { celloutsig_1_2z[3:2], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_9z = ^ { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z, _03_, _09_[5:4] };
  assign celloutsig_0_16z = _10_[5:2] - { celloutsig_0_3z[3:1], celloutsig_0_2z };
  assign celloutsig_1_13z = ~((celloutsig_1_12z & celloutsig_1_0z) | celloutsig_1_3z);
  assign celloutsig_0_22z = ~((celloutsig_0_12z & _11_[8]) | celloutsig_0_16z[0]);
  assign _06_[5:0] = { celloutsig_0_29z, celloutsig_0_18z };
  assign _08_[2:1] = { _04_, _02_ };
  assign { _09_[6], _09_[3:0] } = { _03_, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z };
  assign _10_[6] = _01_;
  assign _11_[4:3] = _06_[7:6];
  assign { _12_[5], _12_[1] } = { _05_, _00_ };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
