// Seed: 2496753084
module module_0 (
    input  logic id_0,
    input  tri0  id_1,
    output logic id_2,
    input  wire  id_3,
    input  wire  id_4,
    output logic id_5
);
  always @(posedge id_4)
    if (id_4) begin
      id_2 <= id_0;
    end else id_5 <= 1;
  wand id_7;
  assign id_5 = 1;
  always @(posedge id_4) begin
    id_7 = 1'b0;
  end
endmodule
program module_1 (
    input uwire id_0,
    input tri1 id_1,
    output wire id_2,
    output uwire id_3,
    output wand id_4,
    output logic id_5,
    output wor id_6,
    input wand id_7,
    input logic id_8,
    output supply1 id_9,
    output uwire id_10,
    input supply1 id_11,
    input wire id_12,
    input supply0 id_13,
    output supply0 id_14,
    output logic id_15,
    output wire id_16,
    output uwire id_17,
    input tri id_18,
    output wand id_19,
    input wor id_20
);
  module_0(
      id_8, id_13, id_15, id_13, id_0, id_15
  );
  always @(posedge 1, id_1 - id_1) begin
    if (id_12) begin
      id_16 = 1;
      id_5 <= id_8;
    end
    id_15 <= 1;
  end
endprogram
