;redcode
;assert 1
	CMP 430, 9
	SPL 0, <402
	CMP -207, <-110
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -811, <-728
	JMN <-121, #106
	SPL 0, <402
	ADD #270, 1
	ADD 30, 9
	SPL 0, <406
	CMP 1, <-1
	JMZ @300, 90
	SLT 30, 9
	MOV -811, <-728
	MOV -811, <-728
	SPL 0, <402
	JMN 0, <402
	ADD 270, 0
	ADD 270, 0
	MOV 930, 9
	JMN 0, <402
	JMZ 430, 9
	ADD #270, 1
	ADD @-121, @106
	MOV 721, @0
	JMP 721
	SLT 430, 9
	SUB 721, @0
	MOV 721, @0
	SUB -811, <-728
	DAT #30, #9
	MOV -811, <-728
	SUB 721, 0
	MOV -7, <-20
	SLT 721, 0
	SLT 270, 0
	ADD 270, 0
	MOV -811, <-728
	MOV -1, <-20
	ADD 430, 9
	SLT 30, 9
	JMZ <-121, #106
	SPL 0, <402
	CMP 430, 9
	MOV -811, <-728
	SPL 0, <402
	CMP 430, 9
	CMP 430, 9
	CMP 430, 9
	DJN -1, @-20
