{
  "name": "core_arch::x86::avx512f::_mm512_mul_epi32",
  "safe": false,
  "callees": {
    "core_arch::x86::__m512i::as_i64x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x8": "Constructor"
      }
    },
    "intrinsics::simd::simd_cast": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Numerically casts a vector, elementwise.\n\n `T` and `U` must be vectors of integers or floats, and must have the same length.\n\n When casting floats to integers, the result is truncated. Out-of-bounds result lead to UB.\n When casting integers to floats, the result is rounded.\n Otherwise, truncates or extends the value, maintaining the sign for signed integers.\n\n # Safety\n Casting from integer types is always safe.\n Casting between two float types is also always safe.\n\n Casting floats to integers truncates, following the same rules as `to_int_unchecked`.\n Specifically, each element must:\n * Not be `NaN`\n * Not be infinite\n * Be representable in the return type, after truncating off its fractional part\n",
      "adt": {}
    },
    "intrinsics::simd::simd_mul": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Multiplies two simd vectors elementwise.\n\n `T` must be a vector of integers or floats.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512i": [
      "Plain"
    ],
    "core_arch::simd::i64x8": [
      "Plain"
    ],
    "core_arch::simd::i32x8": [
      "Plain"
    ]
  },
  "path": 9155,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:1392:1: 1398:2",
  "src": "pub fn _mm512_mul_epi32(a: __m512i, b: __m512i) -> __m512i {\n    unsafe {\n        let a = simd_cast::<_, i64x8>(simd_cast::<_, i32x8>(a.as_i64x8()));\n        let b = simd_cast::<_, i64x8>(simd_cast::<_, i32x8>(b.as_i64x8()));\n        transmute(simd_mul(a, b))\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_mul_epi32(_1: core_arch::x86::__m512i, _2: core_arch::x86::__m512i) -> core_arch::x86::__m512i {\n    let mut _0: core_arch::x86::__m512i;\n    let  _3: core_arch::simd::i64x8;\n    let mut _4: core_arch::simd::i32x8;\n    let mut _5: core_arch::simd::i64x8;\n    let  _6: core_arch::simd::i64x8;\n    let mut _7: core_arch::simd::i32x8;\n    let mut _8: core_arch::simd::i64x8;\n    let mut _9: core_arch::simd::i64x8;\n    debug a => _1;\n    debug b => _2;\n    debug a => _3;\n    debug b => _6;\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = core_arch::x86::__m512i::as_i64x8(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = intrinsics::simd::simd_cast::<core_arch::simd::i64x8, core_arch::simd::i32x8>(move _5) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        _3 = intrinsics::simd::simd_cast::<core_arch::simd::i32x8, core_arch::simd::i64x8>(move _4) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_4);\n        StorageLive(_7);\n        StorageLive(_8);\n        _8 = core_arch::x86::__m512i::as_i64x8(_2) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _7 = intrinsics::simd::simd_cast::<core_arch::simd::i64x8, core_arch::simd::i32x8>(move _8) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_8);\n        _6 = intrinsics::simd::simd_cast::<core_arch::simd::i32x8, core_arch::simd::i64x8>(move _7) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_7);\n        StorageLive(_9);\n        _9 = intrinsics::simd::simd_mul::<core_arch::simd::i64x8>(_3, _6) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        _0 = move _9 as core_arch::x86::__m512i;\n        StorageDead(_9);\n        return;\n    }\n}\n",
  "doc": " Multiply the low signed 32-bit integers from each packed 64-bit element in a and b, and store the signed 64-bit results in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_mul_epi32&expand=3907)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}