module tb_ram;
  reg clk;
  reg we;
  reg [2:0] addr;
  reg [7:0] din;
  wire [7:0] dout;

  ram uut (.clk(clk), .we(we), .addr(addr), .din(din), .dout(dout));
  always #5 clk = ~clk;

  initial begin
    clk = 0;
    we = 1;
    addr = 3'b000; din = 8'hA5; #10;
    addr = 3'b001; din = 8'h3C; #10;
    addr = 3'b010; din = 8'hF0; #10;
    we = 0;
    addr = 3'b000; #10;
    addr = 3'b001; #10;
    addr = 3'b010; #10;

    $finish;
  end
endmodule
