

================================================================
== Vitis HLS Report for 'jacobi_1d'
================================================================
* Date:           Wed Apr  5 23:36:05 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        jacobi_1d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.474 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      910|      910|  4.550 us|  4.550 us|  911|  911|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_jacobi_1d_Pipeline_VITIS_LOOP_11_2_fu_46  |jacobi_1d_Pipeline_VITIS_LOOP_11_2  |      199|      199|  0.995 us|  0.995 us|  199|  199|       no|
        |grp_jacobi_1d_Pipeline_VITIS_LOOP_15_3_fu_54  |jacobi_1d_Pipeline_VITIS_LOOP_15_3  |      100|      100|  0.500 us|  0.500 us|  100|  100|       no|
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |      909|      909|       303|          -|          -|     3|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     17|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     147|    296|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     156|    390|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |grp_jacobi_1d_Pipeline_VITIS_LOOP_11_2_fu_46  |jacobi_1d_Pipeline_VITIS_LOOP_11_2  |        0|   0|  130|  234|    0|
    |grp_jacobi_1d_Pipeline_VITIS_LOOP_15_3_fu_54  |jacobi_1d_Pipeline_VITIS_LOOP_15_3  |        0|   0|   17|   62|    0|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                    |        0|   0|  147|  296|    0|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |t_2_fu_76_p2       |         +|   0|  0|   9|           2|           1|
    |icmp_ln8_fu_70_p2  |      icmp|   0|  0|   8|           2|           2|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  17|           4|           3|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |B_address0  |  14|          3|    7|         21|
    |B_ce0       |  14|          3|    1|          3|
    |B_we0       |   9|          2|    1|          2|
    |ap_NS_fsm   |  31|          6|    1|          6|
    |t_fu_42     |   9|          2|    2|          4|
    +------------+----+-----------+-----+-----------+
    |Total       |  77|         16|   12|         36|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  5|   0|    5|          0|
    |grp_jacobi_1d_Pipeline_VITIS_LOOP_11_2_fu_46_ap_start_reg  |  1|   0|    1|          0|
    |grp_jacobi_1d_Pipeline_VITIS_LOOP_15_3_fu_54_ap_start_reg  |  1|   0|    1|          0|
    |t_fu_42                                                    |  2|   0|    2|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      |  9|   0|    9|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     jacobi_1d|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     jacobi_1d|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     jacobi_1d|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     jacobi_1d|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     jacobi_1d|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     jacobi_1d|  return value|
|A_1_address0  |  out|    7|   ap_memory|           A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0        |   in|   32|   ap_memory|           A_1|         array|
|A_1_address1  |  out|    7|   ap_memory|           A_1|         array|
|A_1_ce1       |  out|    1|   ap_memory|           A_1|         array|
|A_1_q1        |   in|   32|   ap_memory|           A_1|         array|
|A_2_address0  |  out|    7|   ap_memory|           A_2|         array|
|A_2_ce0       |  out|    1|   ap_memory|           A_2|         array|
|A_2_we0       |  out|    1|   ap_memory|           A_2|         array|
|A_2_d0        |  out|   32|   ap_memory|           A_2|         array|
|B_address0    |  out|    7|   ap_memory|             B|         array|
|B_ce0         |  out|    1|   ap_memory|             B|         array|
|B_we0         |  out|    1|   ap_memory|             B|         array|
|B_d0          |  out|   32|   ap_memory|             B|         array|
|B_q0          |   in|   32|   ap_memory|             B|         array|
+--------------+-----+-----+------------+--------------+--------------+

