<profile>

<section name = "Vitis HLS Report for 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3'" level="0">
<item name = "Date">Thu Sep 12 16:26:59 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.824 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 10, 50.000 ns, 50.000 ns, 10, 10, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_457_3">8, 8, 2, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 30, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 7, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c4_3_fu_76_p2">+, 0, 0, 12, 4, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln457_fu_70_p2">icmp, 0, 0, 12, 4, 5</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_c4">9, 2, 4, 8</column>
<column name="c4_2_fu_44">9, 2, 4, 8</column>
<column name="fifo_B_B_IO_L2_in_0_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_B_IO_L2_in_1_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="c4_2_fu_44">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3, return value</column>
<column name="fifo_B_B_IO_L2_in_0_dout">in, 512, ap_fifo, fifo_B_B_IO_L2_in_0, pointer</column>
<column name="fifo_B_B_IO_L2_in_0_num_data_valid">in, 2, ap_fifo, fifo_B_B_IO_L2_in_0, pointer</column>
<column name="fifo_B_B_IO_L2_in_0_fifo_cap">in, 2, ap_fifo, fifo_B_B_IO_L2_in_0, pointer</column>
<column name="fifo_B_B_IO_L2_in_0_empty_n">in, 1, ap_fifo, fifo_B_B_IO_L2_in_0, pointer</column>
<column name="fifo_B_B_IO_L2_in_0_read">out, 1, ap_fifo, fifo_B_B_IO_L2_in_0, pointer</column>
<column name="fifo_B_B_IO_L2_in_1_din">out, 512, ap_fifo, fifo_B_B_IO_L2_in_1, pointer</column>
<column name="fifo_B_B_IO_L2_in_1_num_data_valid">in, 2, ap_fifo, fifo_B_B_IO_L2_in_1, pointer</column>
<column name="fifo_B_B_IO_L2_in_1_fifo_cap">in, 2, ap_fifo, fifo_B_B_IO_L2_in_1, pointer</column>
<column name="fifo_B_B_IO_L2_in_1_full_n">in, 1, ap_fifo, fifo_B_B_IO_L2_in_1, pointer</column>
<column name="fifo_B_B_IO_L2_in_1_write">out, 1, ap_fifo, fifo_B_B_IO_L2_in_1, pointer</column>
</table>
</item>
</section>
</profile>
