# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LSI_template.srcs/sources_1/imports/zynq/AXI_LITE_source_1.0/hdl/AXI_LITE_source_v1_0_S00_AXI.vhd" \
"../../../../LSI_template.srcs/sources_1/imports/zynq/LGI_AXIwithDMD256256/LGI_AXIwithDMD256256.srcs/sources_1/imports/new/fifo.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../LSI_template.srcs/sources_1/imports/zynq/AXI_LITE_source_1.0/hdl/ram.vhd" \

vhdl xil_defaultlib  \
"../../../../LSI_template.srcs/sources_1/imports/zynq/AXI_LITE_source_1.0/hdl/AXI_LITE_source_v1_0.vhd" \
"../../../../LSI_template.ip_user_files/bd/design_1/ip/design_1_AXI_LITE_source_v1_0_0_0_1/sim/design_1_AXI_LITE_source_v1_0_0_0.vhd" \
"../../../../LSI_template.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../LSI_template.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
