<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Slow Model Minimum Pulse Width: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[2]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>Actual Width</TH>
<TH>Required Width</TH>
<TH>Type</TH>
<TH>Clock</TH>
<TH>Clock Edge</TH>
<TH>Target</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|DREQ_</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|DREQ_</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|FLUSHFIFO</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|FLUSHFIFO</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_o</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[10]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[10]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[11]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[11]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[12]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[12]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[13]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[13]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[14]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[14]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[3]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[3]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[4]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[4]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[5]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[5]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[6]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[6]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[7]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[7]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[8]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[8]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[9]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[9]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[12]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[12]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[13]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[13]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[14]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[14]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[15]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[15]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[3]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[3]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[4]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[4]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[5]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[5]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[6]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[6]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[7]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[7]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[8]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[8]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >High Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.758</TD>
<TD >20.000</TD>
<TD >1.242</TD>
<TD >Low Pulse Width</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
