\hypertarget{struct_m_c_m___mem_map}{}\section{M\+C\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_m_c_m___mem_map}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_m_c_m___mem_map_aa03546833695c701bce946849c4acf8b}\label{struct_m_c_m___mem_map_aa03546833695c701bce946849c4acf8b}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}8\mbox{]}
\item 
uint16\+\_\+t \hyperlink{struct_m_c_m___mem_map_ad68f64d82524bb0b181a837967b8e248}{P\+L\+A\+SC}
\item 
uint16\+\_\+t \hyperlink{struct_m_c_m___mem_map_a7d749b910777a6b67ea94f2379c628ee}{P\+L\+A\+MC}
\item 
uint32\+\_\+t \hyperlink{struct_m_c_m___mem_map_a520575ffc4561724479404679213900b}{P\+L\+A\+CR}
\item 
\mbox{\Hypertarget{struct_m_c_m___mem_map_a11d8df331970d7ffaf79e23b95c82b89}\label{struct_m_c_m___mem_map_a11d8df331970d7ffaf79e23b95c82b89}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}48\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_m_c_m___mem_map_a887b6813ace7322a6dd2af1f71d7e6c6}{C\+PO}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
M\+CM -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_m_c_m___mem_map_a887b6813ace7322a6dd2af1f71d7e6c6}\label{struct_m_c_m___mem_map_a887b6813ace7322a6dd2af1f71d7e6c6}} 
\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!C\+PO@{C\+PO}}
\index{C\+PO@{C\+PO}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+PO}{CPO}}
{\footnotesize\ttfamily uint32\+\_\+t M\+C\+M\+\_\+\+Mem\+Map\+::\+C\+PO}

Compute Operation Control Register, offset\+: 0x40 \mbox{\Hypertarget{struct_m_c_m___mem_map_a520575ffc4561724479404679213900b}\label{struct_m_c_m___mem_map_a520575ffc4561724479404679213900b}} 
\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!P\+L\+A\+CR@{P\+L\+A\+CR}}
\index{P\+L\+A\+CR@{P\+L\+A\+CR}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+L\+A\+CR}{PLACR}}
{\footnotesize\ttfamily uint32\+\_\+t M\+C\+M\+\_\+\+Mem\+Map\+::\+P\+L\+A\+CR}

Platform Control Register, offset\+: 0xC \mbox{\Hypertarget{struct_m_c_m___mem_map_a7d749b910777a6b67ea94f2379c628ee}\label{struct_m_c_m___mem_map_a7d749b910777a6b67ea94f2379c628ee}} 
\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!P\+L\+A\+MC@{P\+L\+A\+MC}}
\index{P\+L\+A\+MC@{P\+L\+A\+MC}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+L\+A\+MC}{PLAMC}}
{\footnotesize\ttfamily uint16\+\_\+t M\+C\+M\+\_\+\+Mem\+Map\+::\+P\+L\+A\+MC}

Crossbar Switch (A\+X\+BS) Master Configuration, offset\+: 0xA \mbox{\Hypertarget{struct_m_c_m___mem_map_ad68f64d82524bb0b181a837967b8e248}\label{struct_m_c_m___mem_map_ad68f64d82524bb0b181a837967b8e248}} 
\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!P\+L\+A\+SC@{P\+L\+A\+SC}}
\index{P\+L\+A\+SC@{P\+L\+A\+SC}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+L\+A\+SC}{PLASC}}
{\footnotesize\ttfamily uint16\+\_\+t M\+C\+M\+\_\+\+Mem\+Map\+::\+P\+L\+A\+SC}

Crossbar Switch (A\+X\+BS) Slave Configuration, offset\+: 0x8 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
