Analysis & Synthesis report for MUL
Sat Jul 17 01:17:14 2010
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 11. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 12. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 13. lpm_mult Parameter Settings by Entity Instance
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat Jul 17 01:17:14 2010    ;
; Quartus II Version          ; 7.2 Build 151 09/26/2007 SJ Full Version ;
; Revision Name               ; MUL                                      ;
; Top-level Entity Name       ; MUL                                      ;
; Family                      ; Cyclone                                  ;
; Total logic elements        ; 3,536                                    ;
; Total pins                  ; 103                                      ;
; Total virtual pins          ; 0                                        ;
; Total memory bits           ; 0                                        ;
; DSP block 9-bit elements    ; N/A until Partition Merge                ;
; Total PLLs                  ; 0                                        ;
; Total DLLs                  ; N/A until Partition Merge                ;
+-----------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP1C12Q240C8       ;                    ;
; Top-level entity name                                                          ; MUL                ; MUL                ;
; Family name                                                                    ; Cyclone            ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone                                              ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+
; MUL.v                            ; yes             ; User Verilog HDL File        ; D:/编程/verilog HDL/cpu/new/MUL/MUL.v                                        ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/lpm_mult.tdf        ;
; aglobal72.inc                    ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/aglobal72.inc       ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc     ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/multcore.inc        ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/bypassff.inc        ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/altshift.inc        ;
; db/mult_nn01.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf                             ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/lpm_divide.tdf      ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/abs_divider.inc     ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc ;
; db/lpm_divide_d8m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/lpm_divide_d8m.tdf                        ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/sign_div_unsign_9nh.tdf                   ;
; db/alt_u_div_2ue.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf                         ;
; db/add_sub_3dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_3dc.tdf                           ;
; db/add_sub_4dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_4dc.tdf                           ;
; db/add_sub_kec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_kec.tdf                           ;
; db/add_sub_lec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_lec.tdf                           ;
; db/add_sub_mec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_mec.tdf                           ;
; db/add_sub_nec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_nec.tdf                           ;
; db/add_sub_oec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_oec.tdf                           ;
; db/add_sub_pec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_pec.tdf                           ;
; db/add_sub_qec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_qec.tdf                           ;
; db/add_sub_rec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_rec.tdf                           ;
; db/add_sub_sec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_sec.tdf                           ;
; db/add_sub_tec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_tec.tdf                           ;
; db/add_sub_5dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_5dc.tdf                           ;
; db/add_sub_uec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_uec.tdf                           ;
; db/add_sub_vec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_vec.tdf                           ;
; db/add_sub_0fc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_0fc.tdf                           ;
; db/add_sub_1fc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_1fc.tdf                           ;
; db/add_sub_2fc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_2fc.tdf                           ;
; db/add_sub_3fc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_3fc.tdf                           ;
; db/add_sub_4fc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_4fc.tdf                           ;
; db/add_sub_5fc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_5fc.tdf                           ;
; db/add_sub_6fc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_6fc.tdf                           ;
; db/add_sub_7fc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_7fc.tdf                           ;
; db/add_sub_6dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_6dc.tdf                           ;
; db/add_sub_8fc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_8fc.tdf                           ;
; db/add_sub_9fc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_9fc.tdf                           ;
; db/add_sub_7dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_7dc.tdf                           ;
; db/add_sub_8dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_8dc.tdf                           ;
; db/add_sub_9dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_9dc.tdf                           ;
; db/add_sub_adc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_adc.tdf                           ;
; db/add_sub_bdc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_bdc.tdf                           ;
; db/add_sub_jec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_jec.tdf                           ;
; db/add_sub_mac.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_mac.tdf                           ;
; db/lpm_divide_g0m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/new/MUL/db/lpm_divide_g0m.tdf                        ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Total logic elements                        ; 3536       ;
;     -- Combinational with no register       ; 3406       ;
;     -- Register only                        ; 0          ;
;     -- Combinational with a register        ; 130        ;
;                                             ;            ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 1562       ;
;     -- 3 input functions                    ; 1727       ;
;     -- 2 input functions                    ; 141        ;
;     -- 1 input functions                    ; 104        ;
;     -- 0 input functions                    ; 2          ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 1871       ;
;     -- arithmetic mode                      ; 1665       ;
;     -- qfbk mode                            ; 0          ;
;     -- register cascade mode                ; 0          ;
;     -- synchronous clear/load mode          ; 65         ;
;     -- asynchronous clear/load mode         ; 0          ;
;                                             ;            ;
; Total registers                             ; 130        ;
; Total logic cells in carry chains           ; 1743       ;
; I/O pins                                    ; 103        ;
; Maximum fan-out node                        ; MUL_DB[31] ;
; Maximum fan-out                             ; 100        ;
; Total fan-out                               ; 12172      ;
; Average fan-out                             ; 3.34       ;
+---------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                         ; Library Name ;
+-----------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; |MUL                                    ; 3536 (228)  ; 130          ; 0           ; 103  ; 0            ; 3406 (98)    ; 0 (0)             ; 130 (130)        ; 1743 (33)       ; 0 (0)      ; |MUL                                                                                                                        ; work         ;
;    |lpm_divide:Div0|                    ; 1048 (0)    ; 0            ; 0           ; 0    ; 0            ; 1048 (0)     ; 0 (0)             ; 0 (0)            ; 522 (0)         ; 0 (0)      ; |MUL|lpm_divide:Div0                                                                                                        ; work         ;
;       |lpm_divide_d8m:auto_generated|   ; 1048 (0)    ; 0            ; 0           ; 0    ; 0            ; 1048 (0)     ; 0 (0)             ; 0 (0)            ; 522 (0)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated                                                                          ; work         ;
;          |sign_div_unsign_9nh:divider|  ; 1048 (0)    ; 0            ; 0           ; 0    ; 0            ; 1048 (0)     ; 0 (0)             ; 0 (0)            ; 522 (0)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider                                              ; work         ;
;             |alt_u_div_2ue:divider|     ; 1048 (525)  ; 0            ; 0           ; 0    ; 0            ; 1048 (525)   ; 0 (0)             ; 0 (0)            ; 522 (0)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider                        ; work         ;
;                |add_sub_0fc:add_sub_22| ; 24 (24)     ; 0            ; 0           ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; 24 (24)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22 ; work         ;
;                |add_sub_1fc:add_sub_23| ; 25 (25)     ; 0            ; 0           ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 0 (0)            ; 25 (25)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23 ; work         ;
;                |add_sub_2fc:add_sub_24| ; 26 (26)     ; 0            ; 0           ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 0 (0)            ; 26 (26)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24 ; work         ;
;                |add_sub_3fc:add_sub_25| ; 27 (27)     ; 0            ; 0           ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 0 (0)            ; 27 (27)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25 ; work         ;
;                |add_sub_4dc:add_sub_1|  ; 1 (1)       ; 0            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4dc:add_sub_1  ; work         ;
;                |add_sub_4fc:add_sub_26| ; 28 (28)     ; 0            ; 0           ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; 28 (28)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26 ; work         ;
;                |add_sub_5dc:add_sub_2|  ; 4 (4)       ; 0            ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2  ; work         ;
;                |add_sub_5fc:add_sub_27| ; 29 (29)     ; 0            ; 0           ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27 ; work         ;
;                |add_sub_6dc:add_sub_3|  ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3  ; work         ;
;                |add_sub_6fc:add_sub_28| ; 30 (30)     ; 0            ; 0           ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 0 (0)            ; 30 (30)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28 ; work         ;
;                |add_sub_7dc:add_sub_4|  ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7dc:add_sub_4  ; work         ;
;                |add_sub_7fc:add_sub_29| ; 31 (31)     ; 0            ; 0           ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 0 (0)            ; 31 (31)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29 ; work         ;
;                |add_sub_8dc:add_sub_5|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8dc:add_sub_5  ; work         ;
;                |add_sub_8fc:add_sub_30| ; 32 (32)     ; 0            ; 0           ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; 32 (32)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30 ; work         ;
;                |add_sub_9dc:add_sub_6|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6  ; work         ;
;                |add_sub_adc:add_sub_7|  ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_adc:add_sub_7  ; work         ;
;                |add_sub_bdc:add_sub_8|  ; 10 (10)     ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8  ; work         ;
;                |add_sub_jec:add_sub_9|  ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9  ; work         ;
;                |add_sub_kec:add_sub_10| ; 12 (12)     ; 0            ; 0           ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10 ; work         ;
;                |add_sub_lec:add_sub_11| ; 13 (13)     ; 0            ; 0           ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 13 (13)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11 ; work         ;
;                |add_sub_mec:add_sub_12| ; 14 (14)     ; 0            ; 0           ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12 ; work         ;
;                |add_sub_nec:add_sub_13| ; 15 (15)     ; 0            ; 0           ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 15 (15)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13 ; work         ;
;                |add_sub_oec:add_sub_14| ; 16 (16)     ; 0            ; 0           ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 16 (16)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14 ; work         ;
;                |add_sub_pec:add_sub_15| ; 17 (17)     ; 0            ; 0           ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 17 (17)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15 ; work         ;
;                |add_sub_qec:add_sub_16| ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16 ; work         ;
;                |add_sub_rec:add_sub_17| ; 19 (19)     ; 0            ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17 ; work         ;
;                |add_sub_sec:add_sub_18| ; 20 (20)     ; 0            ; 0           ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 20 (20)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18 ; work         ;
;                |add_sub_tec:add_sub_19| ; 21 (21)     ; 0            ; 0           ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; 21 (21)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19 ; work         ;
;                |add_sub_uec:add_sub_20| ; 22 (22)     ; 0            ; 0           ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 0 (0)            ; 22 (22)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20 ; work         ;
;                |add_sub_vec:add_sub_21| ; 23 (23)     ; 0            ; 0           ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; 23 (23)         ; 0 (0)      ; |MUL|lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21 ; work         ;
;    |lpm_divide:Mod0|                    ; 1050 (0)    ; 0            ; 0           ; 0    ; 0            ; 1050 (0)     ; 0 (0)             ; 0 (0)            ; 555 (0)         ; 0 (0)      ; |MUL|lpm_divide:Mod0                                                                                                        ; work         ;
;       |lpm_divide_g0m:auto_generated|   ; 1050 (0)    ; 0            ; 0           ; 0    ; 0            ; 1050 (0)     ; 0 (0)             ; 0 (0)            ; 555 (0)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated                                                                          ; work         ;
;          |sign_div_unsign_9nh:divider|  ; 1050 (0)    ; 0            ; 0           ; 0    ; 0            ; 1050 (0)     ; 0 (0)             ; 0 (0)            ; 555 (0)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider                                              ; work         ;
;             |alt_u_div_2ue:divider|     ; 1050 (495)  ; 0            ; 0           ; 0    ; 0            ; 1050 (495)   ; 0 (0)             ; 0 (0)            ; 555 (0)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider                        ; work         ;
;                |add_sub_0fc:add_sub_22| ; 24 (24)     ; 0            ; 0           ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; 24 (24)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22 ; work         ;
;                |add_sub_1fc:add_sub_23| ; 25 (25)     ; 0            ; 0           ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 0 (0)            ; 25 (25)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23 ; work         ;
;                |add_sub_2fc:add_sub_24| ; 26 (26)     ; 0            ; 0           ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 0 (0)            ; 26 (26)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24 ; work         ;
;                |add_sub_3fc:add_sub_25| ; 27 (27)     ; 0            ; 0           ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 0 (0)            ; 27 (27)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25 ; work         ;
;                |add_sub_4fc:add_sub_26| ; 28 (28)     ; 0            ; 0           ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; 28 (28)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26 ; work         ;
;                |add_sub_5dc:add_sub_2|  ; 4 (4)       ; 0            ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2  ; work         ;
;                |add_sub_5fc:add_sub_27| ; 29 (29)     ; 0            ; 0           ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27 ; work         ;
;                |add_sub_6dc:add_sub_3|  ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3  ; work         ;
;                |add_sub_6fc:add_sub_28| ; 30 (30)     ; 0            ; 0           ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 0 (0)            ; 30 (30)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28 ; work         ;
;                |add_sub_7dc:add_sub_4|  ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7dc:add_sub_4  ; work         ;
;                |add_sub_7fc:add_sub_29| ; 31 (31)     ; 0            ; 0           ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 0 (0)            ; 31 (31)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29 ; work         ;
;                |add_sub_8dc:add_sub_5|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8dc:add_sub_5  ; work         ;
;                |add_sub_8fc:add_sub_30| ; 32 (32)     ; 0            ; 0           ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; 32 (32)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30 ; work         ;
;                |add_sub_9dc:add_sub_6|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6  ; work         ;
;                |add_sub_9fc:add_sub_31| ; 33 (33)     ; 0            ; 0           ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; 33 (33)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9fc:add_sub_31 ; work         ;
;                |add_sub_adc:add_sub_7|  ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_adc:add_sub_7  ; work         ;
;                |add_sub_bdc:add_sub_8|  ; 10 (10)     ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8  ; work         ;
;                |add_sub_jec:add_sub_9|  ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9  ; work         ;
;                |add_sub_kec:add_sub_10| ; 12 (12)     ; 0            ; 0           ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10 ; work         ;
;                |add_sub_lec:add_sub_11| ; 13 (13)     ; 0            ; 0           ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 13 (13)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11 ; work         ;
;                |add_sub_mec:add_sub_12| ; 14 (14)     ; 0            ; 0           ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12 ; work         ;
;                |add_sub_nec:add_sub_13| ; 15 (15)     ; 0            ; 0           ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 15 (15)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13 ; work         ;
;                |add_sub_oec:add_sub_14| ; 16 (16)     ; 0            ; 0           ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 16 (16)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14 ; work         ;
;                |add_sub_pec:add_sub_15| ; 17 (17)     ; 0            ; 0           ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 17 (17)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15 ; work         ;
;                |add_sub_qec:add_sub_16| ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16 ; work         ;
;                |add_sub_rec:add_sub_17| ; 19 (19)     ; 0            ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17 ; work         ;
;                |add_sub_sec:add_sub_18| ; 20 (20)     ; 0            ; 0           ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 20 (20)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18 ; work         ;
;                |add_sub_tec:add_sub_19| ; 21 (21)     ; 0            ; 0           ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; 21 (21)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19 ; work         ;
;                |add_sub_uec:add_sub_20| ; 22 (22)     ; 0            ; 0           ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 0 (0)            ; 22 (22)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20 ; work         ;
;                |add_sub_vec:add_sub_21| ; 23 (23)     ; 0            ; 0           ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; 23 (23)         ; 0 (0)      ; |MUL|lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21 ; work         ;
;    |lpm_mult:Mult0|                     ; 1210 (0)    ; 0            ; 0           ; 0    ; 0            ; 1210 (0)     ; 0 (0)             ; 0 (0)            ; 633 (0)         ; 0 (0)      ; |MUL|lpm_mult:Mult0                                                                                                         ; work         ;
;       |mult_nn01:auto_generated|        ; 1210 (1210) ; 0            ; 0           ; 0    ; 0            ; 1210 (1210)  ; 0 (0)             ; 0 (0)            ; 633 (633)       ; 0 (0)      ; |MUL|lpm_mult:Mult0|mult_nn01:auto_generated                                                                                ; work         ;
+-----------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; finish2                               ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 130   ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 128   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |MUL|hi[3]                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |MUL|lo[8]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MUL|MUL_DC~41             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                  ;
+------------------------------------------------+-----------+---------------------+
; Parameter Name                                 ; Value     ; Type                ;
+------------------------------------------------+-----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32        ; Untyped             ;
; LPM_WIDTHB                                     ; 32        ; Untyped             ;
; LPM_WIDTHP                                     ; 64        ; Untyped             ;
; LPM_WIDTHR                                     ; 64        ; Untyped             ;
; LPM_WIDTHS                                     ; 1         ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0         ; Untyped             ;
; LATENCY                                        ; 0         ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped             ;
; USE_EAB                                        ; OFF       ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_nn01 ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped             ;
+------------------------------------------------+-----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_d8m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_g0m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32             ;
;     -- LPM_WIDTHB                     ; 32             ;
;     -- LPM_WIDTHP                     ; 64             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Sat Jul 17 01:16:36 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MUL -c MUL
Info: Found 1 design units, including 1 entities, in source file MUL.v
    Info: Found entity 1: MUL
Info: Elaborating entity "MUL" for the top level hierarchy
Info: Power-up level of register "finish2" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "finish2" with stuck data_in port to stuck value VCC
Info: Inferred 3 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
Info: Found 1 design units, including 1 entities, in source file ../../../../../program files/quartus/quartus/libraries/megafunctions/lpm_mult.tdf
    Info: Found entity 1: lpm_mult
Info: Elaborated megafunction instantiation "lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/mult_nn01.tdf
    Info: Found entity 1: mult_nn01
Info: Found 1 design units, including 1 entities, in source file ../../../../../program files/quartus/quartus/libraries/megafunctions/lpm_divide.tdf
    Info: Found entity 1: lpm_divide
Info: Elaborated megafunction instantiation "lpm_divide:Div0"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_d8m.tdf
    Info: Found entity 1: lpm_divide_d8m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info: Found entity 1: sign_div_unsign_9nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_2ue.tdf
    Info: Found entity 1: alt_u_div_2ue
Info: Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf
    Info: Found entity 1: add_sub_3dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf
    Info: Found entity 1: add_sub_4dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_kec.tdf
    Info: Found entity 1: add_sub_kec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lec.tdf
    Info: Found entity 1: add_sub_lec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mec.tdf
    Info: Found entity 1: add_sub_mec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_nec.tdf
    Info: Found entity 1: add_sub_nec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_oec.tdf
    Info: Found entity 1: add_sub_oec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_pec.tdf
    Info: Found entity 1: add_sub_pec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_qec.tdf
    Info: Found entity 1: add_sub_qec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_rec.tdf
    Info: Found entity 1: add_sub_rec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_sec.tdf
    Info: Found entity 1: add_sub_sec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_tec.tdf
    Info: Found entity 1: add_sub_tec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf
    Info: Found entity 1: add_sub_5dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_uec.tdf
    Info: Found entity 1: add_sub_uec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_vec.tdf
    Info: Found entity 1: add_sub_vec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_0fc.tdf
    Info: Found entity 1: add_sub_0fc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_1fc.tdf
    Info: Found entity 1: add_sub_1fc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_2fc.tdf
    Info: Found entity 1: add_sub_2fc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_3fc.tdf
    Info: Found entity 1: add_sub_3fc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_4fc.tdf
    Info: Found entity 1: add_sub_4fc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_5fc.tdf
    Info: Found entity 1: add_sub_5fc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_6fc.tdf
    Info: Found entity 1: add_sub_6fc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7fc.tdf
    Info: Found entity 1: add_sub_7fc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf
    Info: Found entity 1: add_sub_6dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8fc.tdf
    Info: Found entity 1: add_sub_8fc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_9fc.tdf
    Info: Found entity 1: add_sub_9fc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf
    Info: Found entity 1: add_sub_7dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf
    Info: Found entity 1: add_sub_8dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_9dc.tdf
    Info: Found entity 1: add_sub_9dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_adc.tdf
    Info: Found entity 1: add_sub_adc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_bdc.tdf
    Info: Found entity 1: add_sub_bdc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_jec.tdf
    Info: Found entity 1: add_sub_jec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mac.tdf
    Info: Found entity 1: add_sub_mac
Info: Elaborated megafunction instantiation "lpm_divide:Mod0"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_g0m.tdf
    Info: Found entity 1: lpm_divide_g0m
Info: Ignored 1736 buffer(s)
    Info: Ignored 1736 SOFT buffer(s)
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_mult:Mult0|mult_nn01:auto_generated|le17a[33]"
    Info (17048): Logic cell "lpm_mult:Mult0|mult_nn01:auto_generated|le18a[33]"
    Info (17048): Logic cell "lpm_mult:Mult0|mult_nn01:auto_generated|le19a[32]"
    Info (17048): Logic cell "lpm_mult:Mult0|mult_nn01:auto_generated|le13a[33]"
    Info (17048): Logic cell "lpm_mult:Mult0|mult_nn01:auto_generated|le14a[33]"
    Info (17048): Logic cell "lpm_mult:Mult0|mult_nn01:auto_generated|le15a[33]"
    Info (17048): Logic cell "lpm_mult:Mult0|mult_nn01:auto_generated|le16a[33]"
    Info (17048): Logic cell "lpm_mult:Mult0|mult_nn01:auto_generated|le3a[33]"
    Info (17048): Logic cell "lpm_mult:Mult0|mult_nn01:auto_generated|le5a[33]"
    Info (17048): Logic cell "lpm_mult:Mult0|mult_nn01:auto_generated|le6a[33]"
    Info (17048): Logic cell "lpm_mult:Mult0|mult_nn01:auto_generated|le7a[33]"
    Info (17048): Logic cell "lpm_mult:Mult0|mult_nn01:auto_generated|le8a[33]"
    Info (17048): Logic cell "lpm_mult:Mult0|mult_nn01:auto_generated|le9a[33]"
    Info (17048): Logic cell "lpm_mult:Mult0|mult_nn01:auto_generated|le10a[33]"
    Info (17048): Logic cell "lpm_mult:Mult0|mult_nn01:auto_generated|le11a[33]"
    Info (17048): Logic cell "lpm_mult:Mult0|mult_nn01:auto_generated|le12a[33]"
    Info (17048): Logic cell "lpm_mult:Mult0|mult_nn01:auto_generated|le4a[33]"
Info: Generated suppressed messages file D:/编程/verilog HDL/cpu/new/MUL/MUL.map.smsg
Info: Implemented 3639 device resources after synthesis - the final resource count might be different
    Info: Implemented 70 input pins
    Info: Implemented 33 output pins
    Info: Implemented 3536 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Allocated 226 megabytes of memory during processing
    Info: Processing ended: Sat Jul 17 01:17:14 2010
    Info: Elapsed time: 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/编程/verilog HDL/cpu/new/MUL/MUL.map.smsg.


