{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671115176788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671115176788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 06:39:36 2022 " "Processing started: Thu Dec 15 06:39:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671115176788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1671115176788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off padlock -c padlock --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off padlock -c padlock --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1671115176793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1671115177528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1671115177528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "padlock.v 1 1 " "Found 1 design units, including 1 entities, in source file padlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 padlock " "Found entity 1: padlock" {  } { { "padlock.v" "" { Text "C:/Users/carib/CST133/final_5/padlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671115194599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671115194599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "padlock " "Elaborating entity \"padlock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1671115194708 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset padlock.v(59) " "Verilog HDL Always Construct warning at padlock.v(59): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "padlock.v" "" { Text "C:/Users/carib/CST133/final_5/padlock.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1671115194724 "|padlock"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "padlock.v(28) " "Verilog HDL Case Statement warning at padlock.v(28): incomplete case statement has no default case item" {  } { { "padlock.v" "" { Text "C:/Users/carib/CST133/final_5/padlock.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1671115194724 "|padlock"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "padlock.v(28) " "Verilog HDL Case Statement information at padlock.v(28): all case item expressions in this case statement are onehot" {  } { { "padlock.v" "" { Text "C:/Users/carib/CST133/final_5/padlock.v" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1671115194724 "|padlock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next padlock.v(25) " "Verilog HDL Always Construct warning at padlock.v(25): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "padlock.v" "" { Text "C:/Users/carib/CST133/final_5/padlock.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1671115194724 "|padlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.error padlock.v(25) " "Inferred latch for \"next.error\" at padlock.v(25)" {  } { { "padlock.v" "" { Text "C:/Users/carib/CST133/final_5/padlock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671115194724 "|padlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.unlocked padlock.v(25) " "Inferred latch for \"next.unlocked\" at padlock.v(25)" {  } { { "padlock.v" "" { Text "C:/Users/carib/CST133/final_5/padlock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671115194724 "|padlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.c padlock.v(25) " "Inferred latch for \"next.c\" at padlock.v(25)" {  } { { "padlock.v" "" { Text "C:/Users/carib/CST133/final_5/padlock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671115194724 "|padlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.b padlock.v(25) " "Inferred latch for \"next.b\" at padlock.v(25)" {  } { { "padlock.v" "" { Text "C:/Users/carib/CST133/final_5/padlock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671115194724 "|padlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.a padlock.v(25) " "Inferred latch for \"next.a\" at padlock.v(25)" {  } { { "padlock.v" "" { Text "C:/Users/carib/CST133/final_5/padlock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1671115194724 "|padlock"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671115195958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 06:39:55 2022 " "Processing ended: Thu Dec 15 06:39:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671115195958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671115195958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671115195958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1671115195958 ""}
