// Seed: 2163582867
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41
);
  input wire id_41;
  inout wire id_40;
  input wire id_39;
  output wire id_38;
  input wire id_37;
  input wire id_36;
  inout wire id_35;
  output wire id_34;
  inout wire id_33;
  output wire id_32;
  input wire id_31;
  output wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  assign module_1.id_13 = 0;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout uwire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_10 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd44,
    parameter id_8  = 32'd2
) (
    output tri1 id_0,
    output tri1 id_1,
    input wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    output wand id_5,
    input wor id_6,
    output wand id_7,
    input supply0 _id_8,
    input wor id_9,
    input wor _id_10,
    output wire id_11,
    output tri1 id_12,
    output tri1 id_13,
    input tri id_14
);
  logic id_16;
  ;
  wire [id_10 : id_8] id_17;
  assign id_5 = id_4;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_16,
      id_16,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_16,
      id_17,
      id_16,
      id_17,
      id_17,
      id_16,
      id_16,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17,
      id_16
  );
endmodule
