// Seed: 1387658087
module module_0 (
    input  tri0 id_0,
    output tri0 id_1
);
  wand id_3;
  assign id_3 = id_0 == id_3;
  assign module_1.type_18 = 0;
  wand id_4;
  final #1;
  tri0 id_5;
  assign id_5 = id_5;
  assign id_5 = 1;
  assign id_5 = id_3;
  always $display(id_4, 1);
  assign id_4 = 1;
  wire id_6;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    output tri0 id_2,
    input wor id_3,
    output supply1 id_4,
    input uwire id_5,
    input tri0 id_6,
    output wand id_7,
    output wor id_8,
    output tri id_9,
    input wor id_10,
    output supply0 id_11,
    input tri id_12
);
  assign id_11 = 1;
  and primCall (id_11, id_10, id_12, id_3, id_6, id_1);
  module_0 modCall_1 (
      id_6,
      id_11
  );
  assign id_8 = id_12;
  wire id_14, id_15;
endmodule
