

================================================================
== Vivado HLS Report for 'fft'
================================================================
* Date:           Wed Nov 16 10:26:46 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        fft1024
* Solution:       best
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+------+------+----------+
    |    Latency    |   Interval  | Pipeline |
    |  min  |  max  |  min |  max |   Type   |
    +-------+-------+------+------+----------+
    |  11454|  11454|  1043|  1043| dataflow |
    +-------+-------+------+------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+------+------+------+------+---------+
        |                             |                  |   Latency   |   Interval  | Pipeline|
        |           Instance          |      Module      |  min |  max |  min |  max |   Type  |
        +-----------------------------+------------------+------+------+------+------+---------+
        |grp_fft_bit_reverse_fu_227   |fft_bit_reverse   |  1026|  1026|  1026|  1026|   none  |
        |grp_fft_fft_stages8_fu_124   |fft_fft_stages8   |  1042|  1042|  1042|  1042|   none  |
        |grp_fft_fft_stages9_fu_134   |fft_fft_stages9   |  1042|  1042|  1042|  1042|   none  |
        |grp_fft_fft_stages10_fu_144  |fft_fft_stages10  |  1042|  1042|  1042|  1042|   none  |
        |grp_fft_fft_stages11_fu_154  |fft_fft_stages11  |  1042|  1042|  1042|  1042|   none  |
        |grp_fft_fft_stages12_fu_164  |fft_fft_stages12  |  1042|  1042|  1042|  1042|   none  |
        |grp_fft_fft_stages13_fu_174  |fft_fft_stages13  |  1042|  1042|  1042|  1042|   none  |
        |grp_fft_fft_stages14_fu_184  |fft_fft_stages14  |  1042|  1042|  1042|  1042|   none  |
        |grp_fft_fft_stages15_fu_194  |fft_fft_stages15  |  1042|  1042|  1042|  1042|   none  |
        |grp_fft_fft_stages16_fu_204  |fft_fft_stages16  |  1042|  1042|  1042|  1042|   none  |
        |grp_fft_fft_stages17_fu_214  |fft_fft_stages17  |  1040|  1040|  1040|  1040|   none  |
        +-----------------------------+------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |       20|    120|   18203|  27559|
|Memory           |       80|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      12|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      100|    120|   18215|  27559|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       35|     54|      17|     51|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+-------+------+------+
    |       Instance      |      Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------+------------------+---------+-------+------+------+
    |fft_bit_reverse_U0   |fft_bit_reverse   |        0|      0|    29|    54|
    |fft_fft_stages10_U0  |fft_fft_stages10  |        2|     12|  1854|  2789|
    |fft_fft_stages11_U0  |fft_fft_stages11  |        2|     12|  1854|  2789|
    |fft_fft_stages12_U0  |fft_fft_stages12  |        2|     12|  1854|  2789|
    |fft_fft_stages13_U0  |fft_fft_stages13  |        2|     12|  1854|  2789|
    |fft_fft_stages14_U0  |fft_fft_stages14  |        2|     12|  1854|  2789|
    |fft_fft_stages15_U0  |fft_fft_stages15  |        2|     12|  1854|  2789|
    |fft_fft_stages16_U0  |fft_fft_stages16  |        2|     12|  1854|  2785|
    |fft_fft_stages17_U0  |fft_fft_stages17  |        2|     12|  1488|  2408|
    |fft_fft_stages8_U0   |fft_fft_stages8   |        2|     12|  1854|  2789|
    |fft_fft_stages9_U0   |fft_fft_stages9   |        2|     12|  1854|  2789|
    +---------------------+------------------+---------+-------+------+------+
    |Total                |                  |       20|    120| 18203| 27559|
    +---------------------+------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+--------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------+---------+---+----+------+-----+------+-------------+
    |merged_stage_9_U  |fft_merged_stage_9  |        8|  0|   0|  2048|   32|     2|       131072|
    |merged_stage_8_U  |fft_merged_stage_9  |        8|  0|   0|  2048|   32|     2|       131072|
    |merged_stage_7_U  |fft_merged_stage_9  |        8|  0|   0|  2048|   32|     2|       131072|
    |merged_stage_6_U  |fft_merged_stage_9  |        8|  0|   0|  2048|   32|     2|       131072|
    |merged_stage_5_U  |fft_merged_stage_9  |        8|  0|   0|  2048|   32|     2|       131072|
    |merged_stage_4_U  |fft_merged_stage_9  |        8|  0|   0|  2048|   32|     2|       131072|
    |merged_stage_3_U  |fft_merged_stage_9  |        8|  0|   0|  2048|   32|     2|       131072|
    |merged_stage_2_U  |fft_merged_stage_9  |        8|  0|   0|  2048|   32|     2|       131072|
    |merged_stage_1_U  |fft_merged_stage_9  |        8|  0|   0|  2048|   32|     2|       131072|
    |merged_stage_0_U  |fft_merged_stage_9  |        8|  0|   0|  2048|   32|     2|       131072|
    +------------------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                    |       80|  0|   0| 20480|  320|    20|      1310720|
    +------------------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_CS                                |  1|   0|    1|          0|
    |ap_reg_procdone_fft_bit_reverse_U0   |  1|   0|    1|          0|
    |ap_reg_procdone_fft_fft_stages10_U0  |  1|   0|    1|          0|
    |ap_reg_procdone_fft_fft_stages11_U0  |  1|   0|    1|          0|
    |ap_reg_procdone_fft_fft_stages12_U0  |  1|   0|    1|          0|
    |ap_reg_procdone_fft_fft_stages13_U0  |  1|   0|    1|          0|
    |ap_reg_procdone_fft_fft_stages14_U0  |  1|   0|    1|          0|
    |ap_reg_procdone_fft_fft_stages15_U0  |  1|   0|    1|          0|
    |ap_reg_procdone_fft_fft_stages16_U0  |  1|   0|    1|          0|
    |ap_reg_procdone_fft_fft_stages17_U0  |  1|   0|    1|          0|
    |ap_reg_procdone_fft_fft_stages8_U0   |  1|   0|    1|          0|
    |ap_reg_procdone_fft_fft_stages9_U0   |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 12|   0|   12|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_done         | out |    1| ap_ctrl_hs |      fft     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |      fft     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |      fft     | return value |
|X_R_address0    | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce0         | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d0          | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q0          |  in |   32|  ap_memory |      X_R     |     array    |
|X_R_we0         | out |    1|  ap_memory |      X_R     |     array    |
|X_R_address1    | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce1         | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d1          | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q1          |  in |   32|  ap_memory |      X_R     |     array    |
|X_R_we1         | out |    1|  ap_memory |      X_R     |     array    |
|X_I_address0    | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce0         | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d0          | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q0          |  in |   32|  ap_memory |      X_I     |     array    |
|X_I_we0         | out |    1|  ap_memory |      X_I     |     array    |
|X_I_address1    | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce1         | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d1          | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q1          |  in |   32|  ap_memory |      X_I     |     array    |
|X_I_we1         | out |    1|  ap_memory |      X_I     |     array    |
|OUT_R_address0  | out |   10|  ap_memory |     OUT_R    |     array    |
|OUT_R_ce0       | out |    1|  ap_memory |     OUT_R    |     array    |
|OUT_R_d0        | out |   32|  ap_memory |     OUT_R    |     array    |
|OUT_R_q0        |  in |   32|  ap_memory |     OUT_R    |     array    |
|OUT_R_we0       | out |    1|  ap_memory |     OUT_R    |     array    |
|OUT_R_address1  | out |   10|  ap_memory |     OUT_R    |     array    |
|OUT_R_ce1       | out |    1|  ap_memory |     OUT_R    |     array    |
|OUT_R_d1        | out |   32|  ap_memory |     OUT_R    |     array    |
|OUT_R_q1        |  in |   32|  ap_memory |     OUT_R    |     array    |
|OUT_R_we1       | out |    1|  ap_memory |     OUT_R    |     array    |
|OUT_I_address0  | out |   10|  ap_memory |     OUT_I    |     array    |
|OUT_I_ce0       | out |    1|  ap_memory |     OUT_I    |     array    |
|OUT_I_d0        | out |   32|  ap_memory |     OUT_I    |     array    |
|OUT_I_q0        |  in |   32|  ap_memory |     OUT_I    |     array    |
|OUT_I_we0       | out |    1|  ap_memory |     OUT_I    |     array    |
|OUT_I_address1  | out |   10|  ap_memory |     OUT_I    |     array    |
|OUT_I_ce1       | out |    1|  ap_memory |     OUT_I    |     array    |
|OUT_I_d1        | out |   32|  ap_memory |     OUT_I    |     array    |
|OUT_I_q1        |  in |   32|  ap_memory |     OUT_I    |     array    |
|OUT_I_we1       | out |    1|  ap_memory |     OUT_I    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

