# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Test_SPI.srcs/sources_1/new/Histogram.vhd" \
"../../../../../test_spi_ONERA/SPI_CONTROLER.vhdl" \
"../../../../../test_spi_ONERA/SPI_PERIPHERAL.vhdl" \
"../../../../Test_SPI.srcs/sources_1/new/ram_intel.vhd" \
"../../../../../test_spi_ONERA/wishbone_master.vhdl" \
"../../../../Test_SPI.srcs/sim_1/new/tb_histogramm.vhd" \

# Do not sort compile order
nosort
