create_project -force -part xcu200-fsgd2104-2-e fpga
add_files -fileset sources_1 defines.v  ../rtl/fpga.v  ../rtl/fpga_core.v  ../rtl/eth_xcvr_phy_wrapper.v  ../rtl/debounce_switch.v  ../rtl/sync_signal.v  ../lib/eth/rtl/eth_mac_10g_fifo.v  ../lib/eth/rtl/eth_phy_10g_rx_frame_sync.v  ../lib/eth/rtl/eth_phy_10g_rx_ber_mon.v  ../lib/eth/rtl/eth_phy_10g_rx_watchdog.v  ../../../../IPG_RTL/eth_mac_10g.v  ../../../../IPG_RTL/axis_xgmii_rx_64.v  ../../../../IPG_RTL/axis_xgmii_tx_64.v  ../../../../IPG_RTL/eth_phy_10g.v  ../../../../IPG_RTL/eth_phy_10g_rx.v  ../../../../IPG_RTL/eth_phy_10g_rx_if.v  ../../../../IPG_RTL/eth_phy_10g_tx.v  ../../../../IPG_RTL/eth_phy_10g_tx_if.v  ../../../../IPG_RTL/ipg_rreq_proc.v  ../../../../IPG_RTL/ipg_wreq_proc.v  ../../../../IPG_RTL/ipg_rresp_proc.v  ../../../../IPG_RTL/ipg_tx.v  ../../../../IPG_RTL/ipg_rx.v  ../../../../IPG_RTL/resp_adapter.v  ../../../../IPG_RTL/shim_control.v  ../../../../Buffer_RTL/job_fifo_buf.v  ../../../../Buffer_RTL/fifo_buf.v  ../../../../Buffer_RTL/buf_mon.v  ../../../../Buffer_RTL/net_fifo_buf.v  ../../../../Buffer_RTL/req_fifo_buf.v  ../../../../Buffer_RTL/resp_fifo_buf.v  ../../../../Buffer_RTL/req_gen.v  ../../../../Buffer_RTL/shim_fifo_buf.v  ../../../../Buffer_RTL/mem_fifo_buf.v  ../../../../IPG_RTL/xgmii_baser_dec_64.v  ../../../../IPG_RTL/xgmii_baser_enc_64.v  ../lib/eth/rtl/lfsr.v  ../lib/eth/rtl/eth_axis_rx.v  ../lib/eth/rtl/eth_axis_tx.v  ../lib/eth/rtl/udp_complete_64.v  ../lib/eth/rtl/udp_checksum_gen_64.v  ../lib/eth/rtl/udp_64.v  ../lib/eth/rtl/udp_ip_rx_64.v  ../lib/eth/rtl/udp_ip_tx_64.v  ../lib/eth/rtl/ip_complete_64.v  ../lib/eth/rtl/ip_64.v  ../lib/eth/rtl/ip_eth_rx_64.v  ../lib/eth/rtl/ip_eth_tx_64.v  ../lib/eth/rtl/ip_arb_mux.v  ../lib/eth/rtl/arp.v  ../lib/eth/rtl/arp_cache.v  ../lib/eth/rtl/arp_eth_rx.v  ../lib/eth/rtl/arp_eth_tx.v  ../lib/eth/rtl/eth_arb_mux.v  ../lib/eth/lib/axis/rtl/arbiter.v  ../lib/eth/lib/axis/rtl/priority_encoder.v  ../lib/eth/lib/axis/rtl/axis_fifo.v  ../lib/eth/lib/axis/rtl/axis_register.v  ../lib/eth/lib/axis/rtl/axis_async_fifo.v  ../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v  ../lib/eth/lib/axis/rtl/sync_reset.v
set_property top fpga [current_fileset]
add_files -fileset constrs_1  ../fpga.xdc  ../lib/eth/syn/vivado/eth_mac_fifo.tcl  ../lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl  ../lib/eth/lib/axis/syn/vivado/sync_reset.tcl
source ../ip/eth_xcvr_gt.tcl
