
*** Running vivado
    with args -log Security.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Security.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Security.tcl -notrace
Command: synth_design -top Security -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 310.836 ; gain = 139.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Security' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:51]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: report statement [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:344]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: report statement [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:349]
WARNING: [Synth 8-614] signal 'int' is read in the process but is not in the sensitivity list [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:174]
WARNING: [Synth 8-614] signal 'FlagNew' is read in the process but is not in the sensitivity list [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:174]
WARNING: [Synth 8-614] signal 'Flag' is read in the process but is not in the sensitivity list [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:174]
WARNING: [Synth 8-614] signal 'Passwords' is read in the process but is not in the sensitivity list [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'Security' (1#1) [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:51]
WARNING: [Synth 8-3331] design Security has unconnected port Command[31]
WARNING: [Synth 8-3331] design Security has unconnected port Command[30]
WARNING: [Synth 8-3331] design Security has unconnected port Command[29]
WARNING: [Synth 8-3331] design Security has unconnected port Command[28]
WARNING: [Synth 8-3331] design Security has unconnected port Command[27]
WARNING: [Synth 8-3331] design Security has unconnected port Command[26]
WARNING: [Synth 8-3331] design Security has unconnected port Command[25]
WARNING: [Synth 8-3331] design Security has unconnected port Command[24]
WARNING: [Synth 8-3331] design Security has unconnected port Command[23]
WARNING: [Synth 8-3331] design Security has unconnected port Command[22]
WARNING: [Synth 8-3331] design Security has unconnected port Command[21]
WARNING: [Synth 8-3331] design Security has unconnected port Command[20]
WARNING: [Synth 8-3331] design Security has unconnected port Command[19]
WARNING: [Synth 8-3331] design Security has unconnected port Command[18]
WARNING: [Synth 8-3331] design Security has unconnected port Command[17]
WARNING: [Synth 8-3331] design Security has unconnected port Command[16]
WARNING: [Synth 8-3331] design Security has unconnected port Command[15]
WARNING: [Synth 8-3331] design Security has unconnected port Command[14]
WARNING: [Synth 8-3331] design Security has unconnected port Command[13]
WARNING: [Synth 8-3331] design Security has unconnected port Command[12]
WARNING: [Synth 8-3331] design Security has unconnected port Command[11]
WARNING: [Synth 8-3331] design Security has unconnected port Command[10]
WARNING: [Synth 8-3331] design Security has unconnected port Command[9]
WARNING: [Synth 8-3331] design Security has unconnected port Command[8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 338.918 ; gain = 167.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 338.918 ; gain = 167.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 338.918 ; gain = 167.617
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-802] inferred FSM for state register 'CURS_reg' in module 'Security'
INFO: [Synth 8-5544] ROM "puls" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oldPass[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Passwords_reg[1][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Passwords_reg[2][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Passwords_reg[3][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Passwords_reg[4][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Char_To_Int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NEXTS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NEXTS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "puls" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oldPass[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Passwords_reg[1][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Passwords_reg[2][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Passwords_reg[3][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Passwords_reg[4][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NEXTS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NEXTS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXTS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'enM_reg' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:154]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                            00000 |                            00000
                      s0 |                            00001 |                            00001
                      s1 |                            00010 |                            00010
                      s2 |                            00011 |                            00011
                      s3 |                            00100 |                            00100
            cnt30tostart |                            00101 |                            10001
               system_on |                            00110 |                            10000
               dooralarm |                            00111 |                            10010
                   pass1 |                            01000 |                            10100
                   pass2 |                            01001 |                            10101
                   pass3 |                            01010 |                            10110
                   pass4 |                            01011 |                            10111
                 passend |                            01100 |                            11000
                alarming |                            01101 |                            10011
                    usr1 |                            01110 |                            00101
                    usr2 |                            01111 |                            00110
                    usr3 |                            10000 |                            00111
                   newu1 |                            10001 |                            01111
                 change1 |                            10010 |                            01000
                 change2 |                            10011 |                            01001
                 change3 |                            10100 |                            01010
                 change4 |                            10101 |                            01011
                 change5 |                            10110 |                            01100
                    done |                            10111 |                            01101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CURS_reg' using encoding 'sequential' in module 'Security'
WARNING: [Synth 8-327] inferring latch for variable 'Alarm_reg' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:346]
WARNING: [Synth 8-327] inferring latch for variable 'en_reg' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:123]
WARNING: [Synth 8-327] inferring latch for variable 'user_reg' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:194]
WARNING: [Synth 8-327] inferring latch for variable 'Passwords_reg[1][1]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:254]
WARNING: [Synth 8-327] inferring latch for variable 'Passwords_reg[2][1]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:254]
WARNING: [Synth 8-327] inferring latch for variable 'Passwords_reg[3][1]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:254]
WARNING: [Synth 8-327] inferring latch for variable 'Passwords_reg[4][1]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:254]
WARNING: [Synth 8-327] inferring latch for variable 'newPass_reg[1]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:292]
WARNING: [Synth 8-327] inferring latch for variable 'Passwords_reg[1][2]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:254]
WARNING: [Synth 8-327] inferring latch for variable 'Passwords_reg[2][2]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:254]
WARNING: [Synth 8-327] inferring latch for variable 'Passwords_reg[3][2]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:254]
WARNING: [Synth 8-327] inferring latch for variable 'Passwords_reg[4][2]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:254]
WARNING: [Synth 8-327] inferring latch for variable 'newPass_reg[2]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:292]
WARNING: [Synth 8-327] inferring latch for variable 'Passwords_reg[1][3]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:254]
WARNING: [Synth 8-327] inferring latch for variable 'Passwords_reg[2][3]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:254]
WARNING: [Synth 8-327] inferring latch for variable 'Passwords_reg[3][3]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:254]
WARNING: [Synth 8-327] inferring latch for variable 'Passwords_reg[4][3]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:254]
WARNING: [Synth 8-327] inferring latch for variable 'newPass_reg[3]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:292]
WARNING: [Synth 8-327] inferring latch for variable 'Passwords_reg[1][0]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:254]
WARNING: [Synth 8-327] inferring latch for variable 'Passwords_reg[2][0]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:254]
WARNING: [Synth 8-327] inferring latch for variable 'Passwords_reg[3][0]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:254]
WARNING: [Synth 8-327] inferring latch for variable 'Passwords_reg[4][0]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:254]
WARNING: [Synth 8-327] inferring latch for variable 'newPass_reg[0]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:292]
WARNING: [Synth 8-327] inferring latch for variable 'oldPass_reg[0]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:215]
WARNING: [Synth 8-327] inferring latch for variable 'oldPass_reg[1]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:215]
WARNING: [Synth 8-327] inferring latch for variable 'oldPass_reg[2]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:215]
WARNING: [Synth 8-327] inferring latch for variable 'oldPass_reg[3]' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:215]
WARNING: [Synth 8-327] inferring latch for variable 'en10_reg' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:138]
WARNING: [Synth 8-327] inferring latch for variable 'AlarmNum_reg' [C:/Users/negfi/Documents/AUT/5thSemester/DigitalDesignAutomation/Phaze4/Phaze4/Phaze4.srcs/sources_1/new/Security.vhd:478]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 474.445 ; gain = 303.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	  83 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  24 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Security 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	  83 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  24 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 619.586 ; gain = 448.285
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Security has unconnected port Command[31]
WARNING: [Synth 8-3331] design Security has unconnected port Command[30]
WARNING: [Synth 8-3331] design Security has unconnected port Command[29]
WARNING: [Synth 8-3331] design Security has unconnected port Command[28]
WARNING: [Synth 8-3331] design Security has unconnected port Command[27]
WARNING: [Synth 8-3331] design Security has unconnected port Command[26]
WARNING: [Synth 8-3331] design Security has unconnected port Command[25]
WARNING: [Synth 8-3331] design Security has unconnected port Command[24]
WARNING: [Synth 8-3331] design Security has unconnected port Command[23]
WARNING: [Synth 8-3331] design Security has unconnected port Command[22]
WARNING: [Synth 8-3331] design Security has unconnected port Command[21]
WARNING: [Synth 8-3331] design Security has unconnected port Command[20]
WARNING: [Synth 8-3331] design Security has unconnected port Command[19]
WARNING: [Synth 8-3331] design Security has unconnected port Command[18]
WARNING: [Synth 8-3331] design Security has unconnected port Command[17]
WARNING: [Synth 8-3331] design Security has unconnected port Command[16]
WARNING: [Synth 8-3331] design Security has unconnected port Command[15]
WARNING: [Synth 8-3331] design Security has unconnected port Command[14]
WARNING: [Synth 8-3331] design Security has unconnected port Command[13]
WARNING: [Synth 8-3331] design Security has unconnected port Command[12]
WARNING: [Synth 8-3331] design Security has unconnected port Command[11]
WARNING: [Synth 8-3331] design Security has unconnected port Command[10]
WARNING: [Synth 8-3331] design Security has unconnected port Command[9]
WARNING: [Synth 8-3331] design Security has unconnected port Command[8]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 619.586 ; gain = 448.285
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 619.586 ; gain = 448.285

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 639.406 ; gain = 468.105
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 639.406 ; gain = 468.105

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 639.406 ; gain = 468.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 639.406 ; gain = 468.105
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 639.406 ; gain = 468.105

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 639.406 ; gain = 468.105
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 639.406 ; gain = 468.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 639.406 ; gain = 468.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 639.406 ; gain = 468.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 639.406 ; gain = 468.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 639.406 ; gain = 468.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 639.406 ; gain = 468.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |    70|
|4     |LUT2   |    48|
|5     |LUT3   |    17|
|6     |LUT4   |    23|
|7     |LUT5   |    46|
|8     |LUT6   |    85|
|9     |MUXF7  |     6|
|10    |FDRE   |    75|
|11    |LD     |   108|
|12    |IBUF   |    12|
|13    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   516|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 639.406 ; gain = 468.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 84 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 639.406 ; gain = 336.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 639.406 ; gain = 468.105
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  LD => LDCE: 108 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 699.977 ; gain = 494.496
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 699.977 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 20 19:00:10 2018...
