// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new_1.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new_1::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new_1::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_state7 = "100";
const bool Conv1DMac_new_1::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Conv1DMac_new_1::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new_1::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new_1::ap_const_lv1_1 = "1";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_1 = "1";
const sc_lv<25> Conv1DMac_new_1::ap_const_lv25_0 = "0000000000000000000000000";
const sc_lv<16> Conv1DMac_new_1::ap_const_lv16_0 = "0000000000000000";
const sc_lv<7> Conv1DMac_new_1::ap_const_lv7_0 = "0000000";
const sc_lv<9> Conv1DMac_new_1::ap_const_lv9_0 = "000000000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_0 = "00000000";
const sc_lv<25> Conv1DMac_new_1::ap_const_lv25_1000000 = "1000000000000000000000000";
const sc_lv<25> Conv1DMac_new_1::ap_const_lv25_1 = "1";
const sc_lv<16> Conv1DMac_new_1::ap_const_lv16_4000 = "100000000000000";
const sc_lv<14> Conv1DMac_new_1::ap_const_lv14_0 = "00000000000000";
const sc_lv<6> Conv1DMac_new_1::ap_const_lv6_0 = "000000";
const sc_lv<9> Conv1DMac_new_1::ap_const_lv9_100 = "100000000";
const sc_lv<7> Conv1DMac_new_1::ap_const_lv7_1 = "1";
const sc_lv<9> Conv1DMac_new_1::ap_const_lv9_FF = "11111111";
const sc_lv<9> Conv1DMac_new_1::ap_const_lv9_1 = "1";
const sc_lv<16> Conv1DMac_new_1::ap_const_lv16_1 = "1";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_D = "1101";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_6 = "110";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_5 = "101";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_E = "1110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_8 = "1000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F9 = "11111001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FB = "11111011";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_17 = "10111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_10 = "10000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FE = "11111110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F = "1111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_4 = "100";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F8 = "11111000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F0 = "11110000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_2B = "101011";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_9 = "1001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FF = "11111111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_1E = "11110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_1 = "1";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_6 = "110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FD = "11111101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_1C = "11100";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_11 = "10001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F7 = "11110111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_3 = "11";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_5 = "101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F4 = "11110100";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F1 = "11110001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F5 = "11110101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_1A = "11010";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_E = "1110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FC = "11111100";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_A = "1010";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_2 = "10";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_22 = "100010";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F6 = "11110110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_18 = "11000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_19 = "11001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_21 = "100001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_23 = "100011";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_1F = "11111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_13 = "10011";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_14 = "10100";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_2 = "10";

Conv1DMac_new_1::Conv1DMac_new_1(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights15_m_weights_3_U = new Conv1DMac_new_1_wPgM("weights15_m_weights_3_U");
    weights15_m_weights_3_U->clk(ap_clk);
    weights15_m_weights_3_U->reset(ap_rst);
    weights15_m_weights_3_U->address0(weights15_m_weights_3_address0);
    weights15_m_weights_3_U->ce0(weights15_m_weights_3_ce0);
    weights15_m_weights_3_U->q0(weights15_m_weights_3_q0);
    weights15_m_weights_2_U = new Conv1DMac_new_1_wQgW("weights15_m_weights_2_U");
    weights15_m_weights_2_U->clk(ap_clk);
    weights15_m_weights_2_U->reset(ap_rst);
    weights15_m_weights_2_U->address0(weights15_m_weights_2_address0);
    weights15_m_weights_2_U->ce0(weights15_m_weights_2_ce0);
    weights15_m_weights_2_U->q0(weights15_m_weights_2_q0);
    weights15_m_weights_1_U = new Conv1DMac_new_1_wRg6("weights15_m_weights_1_U");
    weights15_m_weights_1_U->clk(ap_clk);
    weights15_m_weights_1_U->reset(ap_rst);
    weights15_m_weights_1_U->address0(weights15_m_weights_1_address0);
    weights15_m_weights_1_U->ce0(weights15_m_weights_1_ce0);
    weights15_m_weights_1_U->q0(weights15_m_weights_1_q0);
    weights15_m_weights_s_U = new Conv1DMac_new_1_wShg("weights15_m_weights_s_U");
    weights15_m_weights_s_U->clk(ap_clk);
    weights15_m_weights_s_U->reset(ap_rst);
    weights15_m_weights_s_U->address0(weights15_m_weights_s_address0);
    weights15_m_weights_s_U->ce0(weights15_m_weights_s_ce0);
    weights15_m_weights_s_U->q0(weights15_m_weights_s_q0);
    computeS3_mux_646yd2_x_x_x_x_U107 = new computeS3_mux_646yd2_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_U107");
    computeS3_mux_646yd2_x_x_x_x_U107->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din1(ap_var_for_const1);
    computeS3_mux_646yd2_x_x_x_x_U107->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din6(ap_var_for_const2);
    computeS3_mux_646yd2_x_x_x_x_U107->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din10(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_U107->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din20(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din22(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din29(ap_var_for_const4);
    computeS3_mux_646yd2_x_x_x_x_U107->din30(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_U107->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din34(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_U107->din35(ap_var_for_const7);
    computeS3_mux_646yd2_x_x_x_x_U107->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din37(ap_var_for_const8);
    computeS3_mux_646yd2_x_x_x_x_U107->din38(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din39(ap_var_for_const9);
    computeS3_mux_646yd2_x_x_x_x_U107->din40(ap_var_for_const10);
    computeS3_mux_646yd2_x_x_x_x_U107->din41(ap_var_for_const11);
    computeS3_mux_646yd2_x_x_x_x_U107->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din47(ap_var_for_const12);
    computeS3_mux_646yd2_x_x_x_x_U107->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din50(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_U107->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din52(ap_var_for_const13);
    computeS3_mux_646yd2_x_x_x_x_U107->din53(ap_var_for_const14);
    computeS3_mux_646yd2_x_x_x_x_U107->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din57(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din58(ap_var_for_const15);
    computeS3_mux_646yd2_x_x_x_x_U107->din59(ap_var_for_const16);
    computeS3_mux_646yd2_x_x_x_x_U107->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din61(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_U107->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U107->din64(nm_t_mid2_reg_1536_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_U107->dout(tmp_174_fu_934_p66);
    computeS3_mux_646yd2_x_x_x_x_U108 = new computeS3_mux_646yd2_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_U108");
    computeS3_mux_646yd2_x_x_x_x_U108->din0(ap_var_for_const18);
    computeS3_mux_646yd2_x_x_x_x_U108->din1(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din3(ap_var_for_const19);
    computeS3_mux_646yd2_x_x_x_x_U108->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din6(ap_var_for_const9);
    computeS3_mux_646yd2_x_x_x_x_U108->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din9(ap_var_for_const20);
    computeS3_mux_646yd2_x_x_x_x_U108->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din11(ap_var_for_const15);
    computeS3_mux_646yd2_x_x_x_x_U108->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din20(ap_var_for_const21);
    computeS3_mux_646yd2_x_x_x_x_U108->din21(ap_var_for_const12);
    computeS3_mux_646yd2_x_x_x_x_U108->din22(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din25(ap_var_for_const22);
    computeS3_mux_646yd2_x_x_x_x_U108->din26(ap_var_for_const23);
    computeS3_mux_646yd2_x_x_x_x_U108->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din28(ap_var_for_const24);
    computeS3_mux_646yd2_x_x_x_x_U108->din29(ap_var_for_const25);
    computeS3_mux_646yd2_x_x_x_x_U108->din30(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din38(ap_var_for_const26);
    computeS3_mux_646yd2_x_x_x_x_U108->din39(ap_var_for_const27);
    computeS3_mux_646yd2_x_x_x_x_U108->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din42(ap_var_for_const1);
    computeS3_mux_646yd2_x_x_x_x_U108->din43(ap_var_for_const25);
    computeS3_mux_646yd2_x_x_x_x_U108->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din52(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din53(ap_var_for_const28);
    computeS3_mux_646yd2_x_x_x_x_U108->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din57(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din60(ap_var_for_const29);
    computeS3_mux_646yd2_x_x_x_x_U108->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U108->din64(nm_t_mid2_reg_1536_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_U108->dout(tmp_175_fu_1073_p66);
    computeS3_mux_646yd2_x_x_x_x_U109 = new computeS3_mux_646yd2_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_U109");
    computeS3_mux_646yd2_x_x_x_x_U109->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din1(ap_var_for_const30);
    computeS3_mux_646yd2_x_x_x_x_U109->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din6(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din19(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_U109->din20(ap_var_for_const21);
    computeS3_mux_646yd2_x_x_x_x_U109->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din22(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_U109->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din27(ap_var_for_const23);
    computeS3_mux_646yd2_x_x_x_x_U109->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din30(ap_var_for_const31);
    computeS3_mux_646yd2_x_x_x_x_U109->din31(ap_var_for_const21);
    computeS3_mux_646yd2_x_x_x_x_U109->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din38(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_U109->din39(ap_var_for_const2);
    computeS3_mux_646yd2_x_x_x_x_U109->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din45(ap_var_for_const32);
    computeS3_mux_646yd2_x_x_x_x_U109->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din52(ap_var_for_const18);
    computeS3_mux_646yd2_x_x_x_x_U109->din53(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din56(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_U109->din57(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din60(ap_var_for_const33);
    computeS3_mux_646yd2_x_x_x_x_U109->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U109->din64(nm_t_mid2_reg_1536_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_U109->dout(tmp_176_fu_1212_p66);
    computeS3_mux_646yd2_x_x_x_x_U110 = new computeS3_mux_646yd2_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_U110");
    computeS3_mux_646yd2_x_x_x_x_U110->din0(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_U110->din1(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din3(ap_var_for_const34);
    computeS3_mux_646yd2_x_x_x_x_U110->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din6(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din7(ap_var_for_const28);
    computeS3_mux_646yd2_x_x_x_x_U110->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din11(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_U110->din12(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_U110->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din14(ap_var_for_const35);
    computeS3_mux_646yd2_x_x_x_x_U110->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din20(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din22(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din30(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din35(ap_var_for_const7);
    computeS3_mux_646yd2_x_x_x_x_U110->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din38(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din39(ap_var_for_const36);
    computeS3_mux_646yd2_x_x_x_x_U110->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din47(ap_var_for_const4);
    computeS3_mux_646yd2_x_x_x_x_U110->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din49(ap_var_for_const37);
    computeS3_mux_646yd2_x_x_x_x_U110->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din52(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din53(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din57(ap_var_for_const34);
    computeS3_mux_646yd2_x_x_x_x_U110->din58(ap_var_for_const12);
    computeS3_mux_646yd2_x_x_x_x_U110->din59(ap_var_for_const38);
    computeS3_mux_646yd2_x_x_x_x_U110->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U110->din62(ap_var_for_const31);
    computeS3_mux_646yd2_x_x_x_x_U110->din63(ap_var_for_const39);
    computeS3_mux_646yd2_x_x_x_x_U110->din64(nm_t_mid2_reg_1536_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_U110->dout(tmp_177_fu_1351_p66);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1527_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_249_reg_1554_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1527_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_249_reg_1554_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1527_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_249_reg_1554_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten_reg_1527_pp0_iter1_reg );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_249_reg_1554_pp0_iter3_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten_fu_367_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten3_fu_379_p2);
    sensitive << ( indvar_flatten_reg_302 );
    sensitive << ( exitcond_flatten_fu_367_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_367_p2);
    sensitive << ( indvar_flatten3_reg_291 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten_reg_1527_pp0_iter1_reg );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1527_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next1_fu_373_p2);
    sensitive << ( indvar_flatten3_reg_291 );

    SC_METHOD(thread_indvar_flatten_next_fu_511_p3);
    sensitive << ( exitcond_flatten3_fu_379_p2 );
    sensitive << ( indvar_flatten_op_fu_505_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_505_p2);
    sensitive << ( indvar_flatten_reg_302 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_macRegisters_0_V_fu_843_p2);
    sensitive << ( tmp_165_fu_826_p1 );
    sensitive << ( tmp1_fu_837_p2 );

    SC_METHOD(thread_macRegisters_1_V_fu_863_p2);
    sensitive << ( tmp_167_reg_1603 );
    sensitive << ( tmp2_fu_857_p2 );

    SC_METHOD(thread_macRegisters_2_V_fu_885_p2);
    sensitive << ( tmp_170_fu_868_p1 );
    sensitive << ( tmp3_fu_879_p2 );

    SC_METHOD(thread_macRegisters_3_V_fu_908_p2);
    sensitive << ( tmp_173_fu_891_p1 );
    sensitive << ( tmp4_fu_902_p2 );

    SC_METHOD(thread_nm_2_fu_427_p2);
    sensitive << ( nm_mid_fu_385_p3 );

    SC_METHOD(thread_nm_mid2_fu_475_p3);
    sensitive << ( nm_mid_fu_385_p3 );
    sensitive << ( tmp_259_mid_fu_421_p2 );
    sensitive << ( nm_2_fu_427_p2 );

    SC_METHOD(thread_nm_mid_fu_385_p3);
    sensitive << ( nm_reg_313 );
    sensitive << ( exitcond_flatten3_fu_379_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_467_p3);
    sensitive << ( tmp_259_mid_fu_421_p2 );
    sensitive << ( tmp_1009_fu_447_p1 );
    sensitive << ( nm_t_mid_fu_401_p3 );

    SC_METHOD(thread_nm_t_mid_fu_401_p3);
    sensitive << ( tmp_fu_355_p1 );
    sensitive << ( exitcond_flatten3_fu_379_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_409_p2);
    sensitive << ( exitcond_flatten3_fu_379_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_249_reg_1554_pp0_iter3_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_249_reg_1554_pp0_iter3_reg );
    sensitive << ( p_Val2_s_reg_1648 );
    sensitive << ( p_Val2_23_1_reg_1653 );
    sensitive << ( p_Val2_23_2_reg_1658 );
    sensitive << ( p_Val2_23_3_reg_1663 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_249_reg_1554_pp0_iter3_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_08_cast4_cast_fu_530_p0);
    sensitive << ( in_V_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_08_cast4_cast_fu_530_p1);
    sensitive << ( p_08_cast4_cast_fu_530_p0 );

    SC_METHOD(thread_p_08_cast4_fu_526_p0);
    sensitive << ( in_V_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_1_fu_608_p0);
    sensitive << ( weights15_m_weights_2_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_1_fu_608_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast4_fu_526_p0 );

    SC_METHOD(thread_p_Val2_1_fu_608_p2);
    sensitive << ( p_Val2_1_fu_608_p0 );
    sensitive << ( p_Val2_1_fu_608_p1 );

    SC_METHOD(thread_p_Val2_23_1_fu_1206_p2);
    sensitive << ( macRegisters_1_V_fu_863_p2 );
    sensitive << ( tmp_175_fu_1073_p66 );

    SC_METHOD(thread_p_Val2_23_2_fu_1345_p2);
    sensitive << ( macRegisters_2_V_fu_885_p2 );
    sensitive << ( tmp_176_fu_1212_p66 );

    SC_METHOD(thread_p_Val2_23_3_fu_1484_p2);
    sensitive << ( macRegisters_3_V_fu_908_p2 );
    sensitive << ( tmp_177_fu_1351_p66 );

    SC_METHOD(thread_p_Val2_2_fu_678_p0);
    sensitive << ( weights15_m_weights_1_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_2_fu_678_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast4_cast_fu_530_p1 );

    SC_METHOD(thread_p_Val2_2_fu_678_p2);
    sensitive << ( p_Val2_2_fu_678_p0 );
    sensitive << ( p_Val2_2_fu_678_p1 );

    SC_METHOD(thread_p_Val2_3_fu_748_p0);
    sensitive << ( weights15_m_weights_s_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_3_fu_748_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast4_cast_fu_530_p1 );

    SC_METHOD(thread_p_Val2_3_fu_748_p2);
    sensitive << ( p_Val2_3_fu_748_p0 );
    sensitive << ( p_Val2_3_fu_748_p1 );

    SC_METHOD(thread_p_Val2_s_187_fu_538_p0);
    sensitive << ( weights15_m_weights_3_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_s_187_fu_538_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast4_cast_fu_530_p1 );

    SC_METHOD(thread_p_Val2_s_187_fu_538_p2);
    sensitive << ( p_Val2_s_187_fu_538_p0 );
    sensitive << ( p_Val2_s_187_fu_538_p1 );

    SC_METHOD(thread_p_Val2_s_fu_1067_p2);
    sensitive << ( macRegisters_0_V_fu_843_p2 );
    sensitive << ( tmp_174_fu_934_p66 );

    SC_METHOD(thread_qb_assign_2_1_fu_849_p2);
    sensitive << ( tmp_1014_reg_1608 );
    sensitive << ( tmp_279_1_reg_1613 );

    SC_METHOD(thread_qb_assign_2_2_fu_871_p2);
    sensitive << ( tmp_1017_reg_1623 );
    sensitive << ( tmp_279_2_reg_1628 );

    SC_METHOD(thread_qb_assign_2_3_fu_894_p2);
    sensitive << ( tmp_1020_reg_1638 );
    sensitive << ( tmp_279_3_reg_1643 );

    SC_METHOD(thread_qb_assign_2_fu_829_p2);
    sensitive << ( tmp_1011_reg_1593 );
    sensitive << ( tmp_235_reg_1598 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sf_2_fu_499_p2);
    sensitive << ( sf_mid2_fu_439_p3 );

    SC_METHOD(thread_sf_cast1_fu_483_p1);
    sensitive << ( sf_mid2_fu_439_p3 );

    SC_METHOD(thread_sf_mid2_fu_439_p3);
    sensitive << ( sf_reg_324 );
    sensitive << ( tmp_865_fu_433_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_fu_837_p2);
    sensitive << ( macRegisters_0_V_8_fu_210 );
    sensitive << ( tmp_236_fu_833_p1 );

    SC_METHOD(thread_tmp2_fu_857_p2);
    sensitive << ( macRegisters_1_V_8_fu_214 );
    sensitive << ( tmp_280_1_fu_853_p1 );

    SC_METHOD(thread_tmp3_fu_879_p2);
    sensitive << ( macRegisters_2_V_8_fu_218 );
    sensitive << ( tmp_280_2_fu_875_p1 );

    SC_METHOD(thread_tmp4_fu_902_p2);
    sensitive << ( macRegisters_3_V_8_fu_222 );
    sensitive << ( tmp_280_3_fu_898_p1 );

    SC_METHOD(thread_tmp_1009_fu_447_p1);
    sensitive << ( nm_2_fu_427_p2 );

    SC_METHOD(thread_tmp_1010_fu_544_p3);
    sensitive << ( p_Val2_s_187_fu_538_p2 );

    SC_METHOD(thread_tmp_1012_fu_570_p1);
    sensitive << ( p_Val2_s_187_fu_538_p2 );

    SC_METHOD(thread_tmp_1013_fu_614_p3);
    sensitive << ( p_Val2_1_fu_608_p2 );

    SC_METHOD(thread_tmp_1015_fu_640_p1);
    sensitive << ( p_Val2_1_fu_608_p2 );

    SC_METHOD(thread_tmp_1016_fu_684_p3);
    sensitive << ( p_Val2_2_fu_678_p2 );

    SC_METHOD(thread_tmp_1018_fu_710_p1);
    sensitive << ( p_Val2_2_fu_678_p2 );

    SC_METHOD(thread_tmp_1019_fu_754_p3);
    sensitive << ( p_Val2_3_fu_748_p2 );

    SC_METHOD(thread_tmp_1021_fu_780_p1);
    sensitive << ( p_Val2_3_fu_748_p2 );

    SC_METHOD(thread_tmp_165_fu_826_p1);
    sensitive << ( tmp_164_reg_1588 );

    SC_METHOD(thread_tmp_170_fu_868_p1);
    sensitive << ( tmp_169_reg_1618 );

    SC_METHOD(thread_tmp_173_fu_891_p1);
    sensitive << ( tmp_172_reg_1633 );

    SC_METHOD(thread_tmp_229_fu_487_p2);
    sensitive << ( sf_cast1_fu_483_p1 );
    sensitive << ( tmp_258_mid2_fu_459_p3 );

    SC_METHOD(thread_tmp_230_fu_519_p1);
    sensitive << ( tmp_229_reg_1549 );

    SC_METHOD(thread_tmp_232_fu_574_p2);
    sensitive << ( tmp_1012_fu_570_p1 );
    sensitive << ( tmp_1010_fu_544_p3 );

    SC_METHOD(thread_tmp_233_fu_580_p4);
    sensitive << ( p_Val2_s_187_fu_538_p2 );

    SC_METHOD(thread_tmp_234_fu_590_p3);
    sensitive << ( tmp_233_fu_580_p4 );
    sensitive << ( tmp_232_fu_574_p2 );

    SC_METHOD(thread_tmp_235_fu_598_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1527_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_234_fu_590_p3 );

    SC_METHOD(thread_tmp_236_fu_833_p1);
    sensitive << ( qb_assign_2_fu_829_p2 );

    SC_METHOD(thread_tmp_238_fu_644_p2);
    sensitive << ( tmp_1015_fu_640_p1 );
    sensitive << ( tmp_1013_fu_614_p3 );

    SC_METHOD(thread_tmp_239_fu_650_p4);
    sensitive << ( p_Val2_1_fu_608_p2 );

    SC_METHOD(thread_tmp_240_fu_660_p3);
    sensitive << ( tmp_239_fu_650_p4 );
    sensitive << ( tmp_238_fu_644_p2 );

    SC_METHOD(thread_tmp_242_fu_714_p2);
    sensitive << ( tmp_1018_fu_710_p1 );
    sensitive << ( tmp_1016_fu_684_p3 );

    SC_METHOD(thread_tmp_243_fu_720_p4);
    sensitive << ( p_Val2_2_fu_678_p2 );

    SC_METHOD(thread_tmp_244_fu_730_p3);
    sensitive << ( tmp_243_fu_720_p4 );
    sensitive << ( tmp_242_fu_714_p2 );

    SC_METHOD(thread_tmp_246_fu_784_p2);
    sensitive << ( tmp_1021_fu_780_p1 );
    sensitive << ( tmp_1019_fu_754_p3 );

    SC_METHOD(thread_tmp_247_fu_790_p4);
    sensitive << ( p_Val2_3_fu_748_p2 );

    SC_METHOD(thread_tmp_248_fu_800_p3);
    sensitive << ( tmp_247_fu_790_p4 );
    sensitive << ( tmp_246_fu_784_p2 );

    SC_METHOD(thread_tmp_249_fu_493_p2);
    sensitive << ( exitcond_flatten_fu_367_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_439_p3 );

    SC_METHOD(thread_tmp_258_mid1_fu_451_p3);
    sensitive << ( tmp_1009_fu_447_p1 );

    SC_METHOD(thread_tmp_258_mid2_fu_459_p3);
    sensitive << ( tmp_259_mid_fu_421_p2 );
    sensitive << ( tmp_258_mid1_fu_451_p3 );
    sensitive << ( tmp_258_mid_fu_393_p3 );

    SC_METHOD(thread_tmp_258_mid_fu_393_p3);
    sensitive << ( exitcond_flatten3_fu_379_p2 );
    sensitive << ( tmp_s_fu_359_p3 );

    SC_METHOD(thread_tmp_259_mid_fu_421_p2);
    sensitive << ( tmp_888_fu_415_p2 );
    sensitive << ( not_exitcond_flatten_fu_409_p2 );

    SC_METHOD(thread_tmp_279_1_fu_668_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1527_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_240_fu_660_p3 );

    SC_METHOD(thread_tmp_279_2_fu_738_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1527_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_244_fu_730_p3 );

    SC_METHOD(thread_tmp_279_3_fu_808_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1527_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_248_fu_800_p3 );

    SC_METHOD(thread_tmp_280_1_fu_853_p1);
    sensitive << ( qb_assign_2_1_fu_849_p2 );

    SC_METHOD(thread_tmp_280_2_fu_875_p1);
    sensitive << ( qb_assign_2_2_fu_871_p2 );

    SC_METHOD(thread_tmp_280_3_fu_898_p1);
    sensitive << ( qb_assign_2_3_fu_894_p2 );

    SC_METHOD(thread_tmp_865_fu_433_p2);
    sensitive << ( exitcond_flatten3_fu_379_p2 );
    sensitive << ( tmp_259_mid_fu_421_p2 );

    SC_METHOD(thread_tmp_888_fu_415_p2);
    sensitive << ( sf_reg_324 );
    sensitive << ( exitcond_flatten_fu_367_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_fu_355_p1);
    sensitive << ( nm_reg_313 );

    SC_METHOD(thread_tmp_s_fu_359_p3);
    sensitive << ( tmp_fu_355_p1 );

    SC_METHOD(thread_weights15_m_weights_1_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_230_fu_519_p1 );

    SC_METHOD(thread_weights15_m_weights_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights15_m_weights_2_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_230_fu_519_p1 );

    SC_METHOD(thread_weights15_m_weights_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights15_m_weights_3_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_230_fu_519_p1 );

    SC_METHOD(thread_weights15_m_weights_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights15_m_weights_s_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_230_fu_519_p1 );

    SC_METHOD(thread_weights15_m_weights_s_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( exitcond_flatten_fu_367_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const17);

    SC_THREAD(thread_ap_var_for_const18);

    SC_THREAD(thread_ap_var_for_const19);

    SC_THREAD(thread_ap_var_for_const20);

    SC_THREAD(thread_ap_var_for_const21);

    SC_THREAD(thread_ap_var_for_const22);

    SC_THREAD(thread_ap_var_for_const23);

    SC_THREAD(thread_ap_var_for_const24);

    SC_THREAD(thread_ap_var_for_const25);

    SC_THREAD(thread_ap_var_for_const26);

    SC_THREAD(thread_ap_var_for_const27);

    SC_THREAD(thread_ap_var_for_const28);

    SC_THREAD(thread_ap_var_for_const29);

    SC_THREAD(thread_ap_var_for_const30);

    SC_THREAD(thread_ap_var_for_const31);

    SC_THREAD(thread_ap_var_for_const32);

    SC_THREAD(thread_ap_var_for_const33);

    SC_THREAD(thread_ap_var_for_const34);

    SC_THREAD(thread_ap_var_for_const35);

    SC_THREAD(thread_ap_var_for_const36);

    SC_THREAD(thread_ap_var_for_const37);

    SC_THREAD(thread_ap_var_for_const38);

    SC_THREAD(thread_ap_var_for_const39);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new_1_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights15_m_weights_3_address0, "weights15_m_weights_3_address0");
    sc_trace(mVcdFile, weights15_m_weights_3_ce0, "weights15_m_weights_3_ce0");
    sc_trace(mVcdFile, weights15_m_weights_3_q0, "weights15_m_weights_3_q0");
    sc_trace(mVcdFile, weights15_m_weights_2_address0, "weights15_m_weights_2_address0");
    sc_trace(mVcdFile, weights15_m_weights_2_ce0, "weights15_m_weights_2_ce0");
    sc_trace(mVcdFile, weights15_m_weights_2_q0, "weights15_m_weights_2_q0");
    sc_trace(mVcdFile, weights15_m_weights_1_address0, "weights15_m_weights_1_address0");
    sc_trace(mVcdFile, weights15_m_weights_1_ce0, "weights15_m_weights_1_ce0");
    sc_trace(mVcdFile, weights15_m_weights_1_q0, "weights15_m_weights_1_q0");
    sc_trace(mVcdFile, weights15_m_weights_s_address0, "weights15_m_weights_s_address0");
    sc_trace(mVcdFile, weights15_m_weights_s_ce0, "weights15_m_weights_s_ce0");
    sc_trace(mVcdFile, weights15_m_weights_s_q0, "weights15_m_weights_s_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten_reg_1527, "exitcond_flatten_reg_1527");
    sc_trace(mVcdFile, exitcond_flatten_reg_1527_pp0_iter1_reg, "exitcond_flatten_reg_1527_pp0_iter1_reg");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, tmp_249_reg_1554, "tmp_249_reg_1554");
    sc_trace(mVcdFile, tmp_249_reg_1554_pp0_iter3_reg, "tmp_249_reg_1554_pp0_iter3_reg");
    sc_trace(mVcdFile, indvar_flatten3_reg_291, "indvar_flatten3_reg_291");
    sc_trace(mVcdFile, indvar_flatten_reg_302, "indvar_flatten_reg_302");
    sc_trace(mVcdFile, nm_reg_313, "nm_reg_313");
    sc_trace(mVcdFile, sf_reg_324, "sf_reg_324");
    sc_trace(mVcdFile, exitcond_flatten_fu_367_p2, "exitcond_flatten_fu_367_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, indvar_flatten_next1_fu_373_p2, "indvar_flatten_next1_fu_373_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_467_p3, "nm_t_mid2_fu_467_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1536, "nm_t_mid2_reg_1536");
    sc_trace(mVcdFile, nm_t_mid2_reg_1536_pp0_iter1_reg, "nm_t_mid2_reg_1536_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1536_pp0_iter2_reg, "nm_t_mid2_reg_1536_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_mid2_fu_475_p3, "nm_mid2_fu_475_p3");
    sc_trace(mVcdFile, tmp_229_fu_487_p2, "tmp_229_fu_487_p2");
    sc_trace(mVcdFile, tmp_229_reg_1549, "tmp_229_reg_1549");
    sc_trace(mVcdFile, tmp_249_fu_493_p2, "tmp_249_fu_493_p2");
    sc_trace(mVcdFile, tmp_249_reg_1554_pp0_iter1_reg, "tmp_249_reg_1554_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_249_reg_1554_pp0_iter2_reg, "tmp_249_reg_1554_pp0_iter2_reg");
    sc_trace(mVcdFile, sf_2_fu_499_p2, "sf_2_fu_499_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_511_p3, "indvar_flatten_next_fu_511_p3");
    sc_trace(mVcdFile, tmp_164_reg_1588, "tmp_164_reg_1588");
    sc_trace(mVcdFile, tmp_1011_reg_1593, "tmp_1011_reg_1593");
    sc_trace(mVcdFile, tmp_235_fu_598_p2, "tmp_235_fu_598_p2");
    sc_trace(mVcdFile, tmp_235_reg_1598, "tmp_235_reg_1598");
    sc_trace(mVcdFile, tmp_167_reg_1603, "tmp_167_reg_1603");
    sc_trace(mVcdFile, tmp_1014_reg_1608, "tmp_1014_reg_1608");
    sc_trace(mVcdFile, tmp_279_1_fu_668_p2, "tmp_279_1_fu_668_p2");
    sc_trace(mVcdFile, tmp_279_1_reg_1613, "tmp_279_1_reg_1613");
    sc_trace(mVcdFile, tmp_169_reg_1618, "tmp_169_reg_1618");
    sc_trace(mVcdFile, tmp_1017_reg_1623, "tmp_1017_reg_1623");
    sc_trace(mVcdFile, tmp_279_2_fu_738_p2, "tmp_279_2_fu_738_p2");
    sc_trace(mVcdFile, tmp_279_2_reg_1628, "tmp_279_2_reg_1628");
    sc_trace(mVcdFile, tmp_172_reg_1633, "tmp_172_reg_1633");
    sc_trace(mVcdFile, tmp_1020_reg_1638, "tmp_1020_reg_1638");
    sc_trace(mVcdFile, tmp_279_3_fu_808_p2, "tmp_279_3_fu_808_p2");
    sc_trace(mVcdFile, tmp_279_3_reg_1643, "tmp_279_3_reg_1643");
    sc_trace(mVcdFile, p_Val2_s_fu_1067_p2, "p_Val2_s_fu_1067_p2");
    sc_trace(mVcdFile, p_Val2_s_reg_1648, "p_Val2_s_reg_1648");
    sc_trace(mVcdFile, p_Val2_23_1_fu_1206_p2, "p_Val2_23_1_fu_1206_p2");
    sc_trace(mVcdFile, p_Val2_23_1_reg_1653, "p_Val2_23_1_reg_1653");
    sc_trace(mVcdFile, p_Val2_23_2_fu_1345_p2, "p_Val2_23_2_fu_1345_p2");
    sc_trace(mVcdFile, p_Val2_23_2_reg_1658, "p_Val2_23_2_reg_1658");
    sc_trace(mVcdFile, p_Val2_23_3_fu_1484_p2, "p_Val2_23_3_fu_1484_p2");
    sc_trace(mVcdFile, p_Val2_23_3_reg_1663, "p_Val2_23_3_reg_1663");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_230_fu_519_p1, "tmp_230_fu_519_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_8_fu_210, "macRegisters_0_V_8_fu_210");
    sc_trace(mVcdFile, macRegisters_0_V_fu_843_p2, "macRegisters_0_V_fu_843_p2");
    sc_trace(mVcdFile, macRegisters_1_V_8_fu_214, "macRegisters_1_V_8_fu_214");
    sc_trace(mVcdFile, macRegisters_1_V_fu_863_p2, "macRegisters_1_V_fu_863_p2");
    sc_trace(mVcdFile, macRegisters_2_V_8_fu_218, "macRegisters_2_V_8_fu_218");
    sc_trace(mVcdFile, macRegisters_2_V_fu_885_p2, "macRegisters_2_V_fu_885_p2");
    sc_trace(mVcdFile, macRegisters_3_V_8_fu_222, "macRegisters_3_V_8_fu_222");
    sc_trace(mVcdFile, macRegisters_3_V_fu_908_p2, "macRegisters_3_V_fu_908_p2");
    sc_trace(mVcdFile, tmp_fu_355_p1, "tmp_fu_355_p1");
    sc_trace(mVcdFile, exitcond_flatten3_fu_379_p2, "exitcond_flatten3_fu_379_p2");
    sc_trace(mVcdFile, tmp_s_fu_359_p3, "tmp_s_fu_359_p3");
    sc_trace(mVcdFile, tmp_888_fu_415_p2, "tmp_888_fu_415_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_409_p2, "not_exitcond_flatten_fu_409_p2");
    sc_trace(mVcdFile, nm_mid_fu_385_p3, "nm_mid_fu_385_p3");
    sc_trace(mVcdFile, tmp_259_mid_fu_421_p2, "tmp_259_mid_fu_421_p2");
    sc_trace(mVcdFile, tmp_865_fu_433_p2, "tmp_865_fu_433_p2");
    sc_trace(mVcdFile, nm_2_fu_427_p2, "nm_2_fu_427_p2");
    sc_trace(mVcdFile, tmp_1009_fu_447_p1, "tmp_1009_fu_447_p1");
    sc_trace(mVcdFile, tmp_258_mid1_fu_451_p3, "tmp_258_mid1_fu_451_p3");
    sc_trace(mVcdFile, tmp_258_mid_fu_393_p3, "tmp_258_mid_fu_393_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_401_p3, "nm_t_mid_fu_401_p3");
    sc_trace(mVcdFile, sf_mid2_fu_439_p3, "sf_mid2_fu_439_p3");
    sc_trace(mVcdFile, sf_cast1_fu_483_p1, "sf_cast1_fu_483_p1");
    sc_trace(mVcdFile, tmp_258_mid2_fu_459_p3, "tmp_258_mid2_fu_459_p3");
    sc_trace(mVcdFile, indvar_flatten_op_fu_505_p2, "indvar_flatten_op_fu_505_p2");
    sc_trace(mVcdFile, p_08_cast4_fu_526_p0, "p_08_cast4_fu_526_p0");
    sc_trace(mVcdFile, p_08_cast4_cast_fu_530_p0, "p_08_cast4_cast_fu_530_p0");
    sc_trace(mVcdFile, p_Val2_s_187_fu_538_p0, "p_Val2_s_187_fu_538_p0");
    sc_trace(mVcdFile, p_Val2_s_187_fu_538_p1, "p_Val2_s_187_fu_538_p1");
    sc_trace(mVcdFile, p_08_cast4_cast_fu_530_p1, "p_08_cast4_cast_fu_530_p1");
    sc_trace(mVcdFile, p_Val2_s_187_fu_538_p2, "p_Val2_s_187_fu_538_p2");
    sc_trace(mVcdFile, tmp_1012_fu_570_p1, "tmp_1012_fu_570_p1");
    sc_trace(mVcdFile, tmp_1010_fu_544_p3, "tmp_1010_fu_544_p3");
    sc_trace(mVcdFile, tmp_233_fu_580_p4, "tmp_233_fu_580_p4");
    sc_trace(mVcdFile, tmp_232_fu_574_p2, "tmp_232_fu_574_p2");
    sc_trace(mVcdFile, tmp_234_fu_590_p3, "tmp_234_fu_590_p3");
    sc_trace(mVcdFile, p_Val2_1_fu_608_p0, "p_Val2_1_fu_608_p0");
    sc_trace(mVcdFile, p_Val2_1_fu_608_p1, "p_Val2_1_fu_608_p1");
    sc_trace(mVcdFile, p_Val2_1_fu_608_p2, "p_Val2_1_fu_608_p2");
    sc_trace(mVcdFile, tmp_1015_fu_640_p1, "tmp_1015_fu_640_p1");
    sc_trace(mVcdFile, tmp_1013_fu_614_p3, "tmp_1013_fu_614_p3");
    sc_trace(mVcdFile, tmp_239_fu_650_p4, "tmp_239_fu_650_p4");
    sc_trace(mVcdFile, tmp_238_fu_644_p2, "tmp_238_fu_644_p2");
    sc_trace(mVcdFile, tmp_240_fu_660_p3, "tmp_240_fu_660_p3");
    sc_trace(mVcdFile, p_Val2_2_fu_678_p0, "p_Val2_2_fu_678_p0");
    sc_trace(mVcdFile, p_Val2_2_fu_678_p1, "p_Val2_2_fu_678_p1");
    sc_trace(mVcdFile, p_Val2_2_fu_678_p2, "p_Val2_2_fu_678_p2");
    sc_trace(mVcdFile, tmp_1018_fu_710_p1, "tmp_1018_fu_710_p1");
    sc_trace(mVcdFile, tmp_1016_fu_684_p3, "tmp_1016_fu_684_p3");
    sc_trace(mVcdFile, tmp_243_fu_720_p4, "tmp_243_fu_720_p4");
    sc_trace(mVcdFile, tmp_242_fu_714_p2, "tmp_242_fu_714_p2");
    sc_trace(mVcdFile, tmp_244_fu_730_p3, "tmp_244_fu_730_p3");
    sc_trace(mVcdFile, p_Val2_3_fu_748_p0, "p_Val2_3_fu_748_p0");
    sc_trace(mVcdFile, p_Val2_3_fu_748_p1, "p_Val2_3_fu_748_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_748_p2, "p_Val2_3_fu_748_p2");
    sc_trace(mVcdFile, tmp_1021_fu_780_p1, "tmp_1021_fu_780_p1");
    sc_trace(mVcdFile, tmp_1019_fu_754_p3, "tmp_1019_fu_754_p3");
    sc_trace(mVcdFile, tmp_247_fu_790_p4, "tmp_247_fu_790_p4");
    sc_trace(mVcdFile, tmp_246_fu_784_p2, "tmp_246_fu_784_p2");
    sc_trace(mVcdFile, tmp_248_fu_800_p3, "tmp_248_fu_800_p3");
    sc_trace(mVcdFile, qb_assign_2_fu_829_p2, "qb_assign_2_fu_829_p2");
    sc_trace(mVcdFile, tmp_236_fu_833_p1, "tmp_236_fu_833_p1");
    sc_trace(mVcdFile, tmp_165_fu_826_p1, "tmp_165_fu_826_p1");
    sc_trace(mVcdFile, tmp1_fu_837_p2, "tmp1_fu_837_p2");
    sc_trace(mVcdFile, qb_assign_2_1_fu_849_p2, "qb_assign_2_1_fu_849_p2");
    sc_trace(mVcdFile, tmp_280_1_fu_853_p1, "tmp_280_1_fu_853_p1");
    sc_trace(mVcdFile, tmp2_fu_857_p2, "tmp2_fu_857_p2");
    sc_trace(mVcdFile, qb_assign_2_2_fu_871_p2, "qb_assign_2_2_fu_871_p2");
    sc_trace(mVcdFile, tmp_280_2_fu_875_p1, "tmp_280_2_fu_875_p1");
    sc_trace(mVcdFile, tmp_170_fu_868_p1, "tmp_170_fu_868_p1");
    sc_trace(mVcdFile, tmp3_fu_879_p2, "tmp3_fu_879_p2");
    sc_trace(mVcdFile, qb_assign_2_3_fu_894_p2, "qb_assign_2_3_fu_894_p2");
    sc_trace(mVcdFile, tmp_280_3_fu_898_p1, "tmp_280_3_fu_898_p1");
    sc_trace(mVcdFile, tmp_173_fu_891_p1, "tmp_173_fu_891_p1");
    sc_trace(mVcdFile, tmp4_fu_902_p2, "tmp4_fu_902_p2");
    sc_trace(mVcdFile, tmp_174_fu_934_p66, "tmp_174_fu_934_p66");
    sc_trace(mVcdFile, tmp_175_fu_1073_p66, "tmp_175_fu_1073_p66");
    sc_trace(mVcdFile, tmp_176_fu_1212_p66, "tmp_176_fu_1212_p66");
    sc_trace(mVcdFile, tmp_177_fu_1351_p66, "tmp_177_fu_1351_p66");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new_1::~Conv1DMac_new_1() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights15_m_weights_3_U;
    delete weights15_m_weights_2_U;
    delete weights15_m_weights_1_U;
    delete weights15_m_weights_s_U;
    delete computeS3_mux_646yd2_x_x_x_x_U107;
    delete computeS3_mux_646yd2_x_x_x_x_U108;
    delete computeS3_mux_646yd2_x_x_x_x_U109;
    delete computeS3_mux_646yd2_x_x_x_x_U110;
}

void Conv1DMac_new_1::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_0;
}

void Conv1DMac_new_1::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_8;
}

void Conv1DMac_new_1::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_F9;
}

void Conv1DMac_new_1::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_FB;
}

void Conv1DMac_new_1::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv8_17;
}

void Conv1DMac_new_1::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv8_10;
}

void Conv1DMac_new_1::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv8_FE;
}

void Conv1DMac_new_1::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv8_F;
}

void Conv1DMac_new_1::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv8_4;
}

void Conv1DMac_new_1::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv8_F8;
}

void Conv1DMac_new_1::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv8_F0;
}

void Conv1DMac_new_1::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv8_2B;
}

void Conv1DMac_new_1::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv8_9;
}

void Conv1DMac_new_1::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv8_FF;
}

void Conv1DMac_new_1::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv8_1E;
}

void Conv1DMac_new_1::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv8_1;
}

void Conv1DMac_new_1::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv8_6;
}

void Conv1DMac_new_1::thread_ap_var_for_const17() {
    ap_var_for_const17 = ap_const_lv8_FD;
}

void Conv1DMac_new_1::thread_ap_var_for_const18() {
    ap_var_for_const18 = ap_const_lv8_1C;
}

void Conv1DMac_new_1::thread_ap_var_for_const19() {
    ap_var_for_const19 = ap_const_lv8_11;
}

void Conv1DMac_new_1::thread_ap_var_for_const20() {
    ap_var_for_const20 = ap_const_lv8_F7;
}

void Conv1DMac_new_1::thread_ap_var_for_const21() {
    ap_var_for_const21 = ap_const_lv8_3;
}

void Conv1DMac_new_1::thread_ap_var_for_const22() {
    ap_var_for_const22 = ap_const_lv8_5;
}

void Conv1DMac_new_1::thread_ap_var_for_const23() {
    ap_var_for_const23 = ap_const_lv8_F4;
}

void Conv1DMac_new_1::thread_ap_var_for_const24() {
    ap_var_for_const24 = ap_const_lv8_F1;
}

void Conv1DMac_new_1::thread_ap_var_for_const25() {
    ap_var_for_const25 = ap_const_lv8_F5;
}

void Conv1DMac_new_1::thread_ap_var_for_const26() {
    ap_var_for_const26 = ap_const_lv8_1A;
}

void Conv1DMac_new_1::thread_ap_var_for_const27() {
    ap_var_for_const27 = ap_const_lv8_E;
}

void Conv1DMac_new_1::thread_ap_var_for_const28() {
    ap_var_for_const28 = ap_const_lv8_FC;
}

void Conv1DMac_new_1::thread_ap_var_for_const29() {
    ap_var_for_const29 = ap_const_lv8_A;
}

void Conv1DMac_new_1::thread_ap_var_for_const30() {
    ap_var_for_const30 = ap_const_lv8_2;
}

void Conv1DMac_new_1::thread_ap_var_for_const31() {
    ap_var_for_const31 = ap_const_lv8_22;
}

void Conv1DMac_new_1::thread_ap_var_for_const32() {
    ap_var_for_const32 = ap_const_lv8_F6;
}

void Conv1DMac_new_1::thread_ap_var_for_const33() {
    ap_var_for_const33 = ap_const_lv8_18;
}

void Conv1DMac_new_1::thread_ap_var_for_const34() {
    ap_var_for_const34 = ap_const_lv8_19;
}

void Conv1DMac_new_1::thread_ap_var_for_const35() {
    ap_var_for_const35 = ap_const_lv8_21;
}

void Conv1DMac_new_1::thread_ap_var_for_const36() {
    ap_var_for_const36 = ap_const_lv8_23;
}

void Conv1DMac_new_1::thread_ap_var_for_const37() {
    ap_var_for_const37 = ap_const_lv8_1F;
}

void Conv1DMac_new_1::thread_ap_var_for_const38() {
    ap_var_for_const38 = ap_const_lv8_13;
}

void Conv1DMac_new_1::thread_ap_var_for_const39() {
    ap_var_for_const39 = ap_const_lv8_14;
}

void Conv1DMac_new_1::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter4 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_367_p2.read()))) {
        indvar_flatten3_reg_291 = indvar_flatten_next1_fu_373_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten3_reg_291 = ap_const_lv25_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_367_p2.read()))) {
        indvar_flatten_reg_302 = indvar_flatten_next_fu_511_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten_reg_302 = ap_const_lv16_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_249_reg_1554_pp0_iter2_reg.read()))) {
        macRegisters_0_V_8_fu_210 = macRegisters_0_V_fu_843_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_249_reg_1554_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_0_V_8_fu_210 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_249_reg_1554_pp0_iter2_reg.read()))) {
        macRegisters_1_V_8_fu_214 = macRegisters_1_V_fu_863_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_249_reg_1554_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_1_V_8_fu_214 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_249_reg_1554_pp0_iter2_reg.read()))) {
        macRegisters_2_V_8_fu_218 = macRegisters_2_V_fu_885_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_249_reg_1554_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_2_V_8_fu_218 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_249_reg_1554_pp0_iter2_reg.read()))) {
        macRegisters_3_V_8_fu_222 = macRegisters_3_V_fu_908_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_249_reg_1554_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_3_V_8_fu_222 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_367_p2.read()))) {
        nm_reg_313 = nm_mid2_fu_475_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        nm_reg_313 = ap_const_lv7_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_367_p2.read()))) {
        sf_reg_324 = sf_2_fu_499_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        sf_reg_324 = ap_const_lv9_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten_reg_1527 = exitcond_flatten_fu_367_p2.read();
        exitcond_flatten_reg_1527_pp0_iter1_reg = exitcond_flatten_reg_1527.read();
        nm_t_mid2_reg_1536_pp0_iter1_reg = nm_t_mid2_reg_1536.read();
        tmp_249_reg_1554_pp0_iter1_reg = tmp_249_reg_1554.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_367_p2.read()))) {
        nm_t_mid2_reg_1536 = nm_t_mid2_fu_467_p3.read();
        tmp_229_reg_1549 = tmp_229_fu_487_p2.read();
        tmp_249_reg_1554 = tmp_249_fu_493_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        nm_t_mid2_reg_1536_pp0_iter2_reg = nm_t_mid2_reg_1536_pp0_iter1_reg.read();
        tmp_249_reg_1554_pp0_iter2_reg = tmp_249_reg_1554_pp0_iter1_reg.read();
        tmp_249_reg_1554_pp0_iter3_reg = tmp_249_reg_1554_pp0_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_249_reg_1554_pp0_iter2_reg.read()))) {
        p_Val2_23_1_reg_1653 = p_Val2_23_1_fu_1206_p2.read();
        p_Val2_23_2_reg_1658 = p_Val2_23_2_fu_1345_p2.read();
        p_Val2_23_3_reg_1663 = p_Val2_23_3_fu_1484_p2.read();
        p_Val2_s_reg_1648 = p_Val2_s_fu_1067_p2.read();
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten_reg_1527_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_1011_reg_1593 = p_Val2_s_187_fu_538_p2.read().range(6, 6);
        tmp_1014_reg_1608 = p_Val2_1_fu_608_p2.read().range(6, 6);
        tmp_1017_reg_1623 = p_Val2_2_fu_678_p2.read().range(6, 6);
        tmp_1020_reg_1638 = p_Val2_3_fu_748_p2.read().range(6, 6);
        tmp_164_reg_1588 = p_Val2_s_187_fu_538_p2.read().range(13, 7);
        tmp_167_reg_1603 = p_Val2_1_fu_608_p2.read().range(14, 7);
        tmp_169_reg_1618 = p_Val2_2_fu_678_p2.read().range(13, 7);
        tmp_172_reg_1633 = p_Val2_3_fu_748_p2.read().range(13, 7);
        tmp_235_reg_1598 = tmp_235_fu_598_p2.read();
        tmp_279_1_reg_1613 = tmp_279_1_fu_668_p2.read();
        tmp_279_2_reg_1628 = tmp_279_2_fu_738_p2.read();
        tmp_279_3_reg_1643 = tmp_279_3_fu_808_p2.read();
    }
}

void Conv1DMac_new_1::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new_1::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new_1::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten_reg_1527_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_249_reg_1554_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten_reg_1527_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_249_reg_1554_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten_reg_1527_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_249_reg_1554_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new_1::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = (esl_seteq<1,1,1>(exitcond_flatten_reg_1527_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new_1::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = (esl_seteq<1,1,1>(tmp_249_reg_1554_pp0_iter3_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new_1::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten_fu_367_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new_1::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new_1::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new_1::thread_exitcond_flatten3_fu_379_p2() {
    exitcond_flatten3_fu_379_p2 = (!indvar_flatten_reg_302.read().is_01() || !ap_const_lv16_4000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_302.read() == ap_const_lv16_4000);
}

void Conv1DMac_new_1::thread_exitcond_flatten_fu_367_p2() {
    exitcond_flatten_fu_367_p2 = (!indvar_flatten3_reg_291.read().is_01() || !ap_const_lv25_1000000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten3_reg_291.read() == ap_const_lv25_1000000);
}

void Conv1DMac_new_1::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1527_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new_1::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1527_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_indvar_flatten_next1_fu_373_p2() {
    indvar_flatten_next1_fu_373_p2 = (!ap_const_lv25_1.is_01() || !indvar_flatten3_reg_291.read().is_01())? sc_lv<25>(): (sc_biguint<25>(ap_const_lv25_1) + sc_biguint<25>(indvar_flatten3_reg_291.read()));
}

void Conv1DMac_new_1::thread_indvar_flatten_next_fu_511_p3() {
    indvar_flatten_next_fu_511_p3 = (!exitcond_flatten3_fu_379_p2.read()[0].is_01())? sc_lv<16>(): ((exitcond_flatten3_fu_379_p2.read()[0].to_bool())? ap_const_lv16_1: indvar_flatten_op_fu_505_p2.read());
}

void Conv1DMac_new_1::thread_indvar_flatten_op_fu_505_p2() {
    indvar_flatten_op_fu_505_p2 = (!indvar_flatten_reg_302.read().is_01() || !ap_const_lv16_1.is_01())? sc_lv<16>(): (sc_biguint<16>(indvar_flatten_reg_302.read()) + sc_biguint<16>(ap_const_lv16_1));
}

void Conv1DMac_new_1::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_macRegisters_0_V_fu_843_p2() {
    macRegisters_0_V_fu_843_p2 = (!tmp_165_fu_826_p1.read().is_01() || !tmp1_fu_837_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_165_fu_826_p1.read()) + sc_biguint<8>(tmp1_fu_837_p2.read()));
}

void Conv1DMac_new_1::thread_macRegisters_1_V_fu_863_p2() {
    macRegisters_1_V_fu_863_p2 = (!tmp_167_reg_1603.read().is_01() || !tmp2_fu_857_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_167_reg_1603.read()) + sc_biguint<8>(tmp2_fu_857_p2.read()));
}

void Conv1DMac_new_1::thread_macRegisters_2_V_fu_885_p2() {
    macRegisters_2_V_fu_885_p2 = (!tmp_170_fu_868_p1.read().is_01() || !tmp3_fu_879_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_170_fu_868_p1.read()) + sc_biguint<8>(tmp3_fu_879_p2.read()));
}

void Conv1DMac_new_1::thread_macRegisters_3_V_fu_908_p2() {
    macRegisters_3_V_fu_908_p2 = (!tmp_173_fu_891_p1.read().is_01() || !tmp4_fu_902_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_173_fu_891_p1.read()) + sc_biguint<8>(tmp4_fu_902_p2.read()));
}

void Conv1DMac_new_1::thread_nm_2_fu_427_p2() {
    nm_2_fu_427_p2 = (!ap_const_lv7_1.is_01() || !nm_mid_fu_385_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(nm_mid_fu_385_p3.read()));
}

void Conv1DMac_new_1::thread_nm_mid2_fu_475_p3() {
    nm_mid2_fu_475_p3 = (!tmp_259_mid_fu_421_p2.read()[0].is_01())? sc_lv<7>(): ((tmp_259_mid_fu_421_p2.read()[0].to_bool())? nm_2_fu_427_p2.read(): nm_mid_fu_385_p3.read());
}

void Conv1DMac_new_1::thread_nm_mid_fu_385_p3() {
    nm_mid_fu_385_p3 = (!exitcond_flatten3_fu_379_p2.read()[0].is_01())? sc_lv<7>(): ((exitcond_flatten3_fu_379_p2.read()[0].to_bool())? ap_const_lv7_0: nm_reg_313.read());
}

void Conv1DMac_new_1::thread_nm_t_mid2_fu_467_p3() {
    nm_t_mid2_fu_467_p3 = (!tmp_259_mid_fu_421_p2.read()[0].is_01())? sc_lv<6>(): ((tmp_259_mid_fu_421_p2.read()[0].to_bool())? tmp_1009_fu_447_p1.read(): nm_t_mid_fu_401_p3.read());
}

void Conv1DMac_new_1::thread_nm_t_mid_fu_401_p3() {
    nm_t_mid_fu_401_p3 = (!exitcond_flatten3_fu_379_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond_flatten3_fu_379_p2.read()[0].to_bool())? ap_const_lv6_0: tmp_fu_355_p1.read());
}

void Conv1DMac_new_1::thread_not_exitcond_flatten_fu_409_p2() {
    not_exitcond_flatten_fu_409_p2 = (exitcond_flatten3_fu_379_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new_1::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_249_reg_1554_pp0_iter3_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new_1::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(p_Val2_23_3_reg_1663.read(), p_Val2_23_2_reg_1658.read()), p_Val2_23_1_reg_1653.read()), p_Val2_s_reg_1648.read());
}

void Conv1DMac_new_1::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_249_reg_1554_pp0_iter3_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_p_08_cast4_cast_fu_530_p0() {
    p_08_cast4_cast_fu_530_p0 = in_V_V_dout.read();
}

void Conv1DMac_new_1::thread_p_08_cast4_cast_fu_530_p1() {
    p_08_cast4_cast_fu_530_p1 = esl_sext<14,8>(p_08_cast4_cast_fu_530_p0.read());
}

void Conv1DMac_new_1::thread_p_08_cast4_fu_526_p0() {
    p_08_cast4_fu_526_p0 = in_V_V_dout.read();
}

void Conv1DMac_new_1::thread_p_Val2_1_fu_608_p0() {
    p_Val2_1_fu_608_p0 = weights15_m_weights_2_q0.read();
}

void Conv1DMac_new_1::thread_p_Val2_1_fu_608_p1() {
    p_Val2_1_fu_608_p1 = p_08_cast4_fu_526_p0.read();
}

void Conv1DMac_new_1::thread_p_Val2_1_fu_608_p2() {
    p_Val2_1_fu_608_p2 = (!p_Val2_1_fu_608_p0.read().is_01() || !p_Val2_1_fu_608_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_1_fu_608_p0.read()) * sc_bigint<8>(p_Val2_1_fu_608_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_23_1_fu_1206_p2() {
    p_Val2_23_1_fu_1206_p2 = (!macRegisters_1_V_fu_863_p2.read().is_01() || !tmp_175_fu_1073_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_863_p2.read()) + sc_biguint<8>(tmp_175_fu_1073_p66.read()));
}

void Conv1DMac_new_1::thread_p_Val2_23_2_fu_1345_p2() {
    p_Val2_23_2_fu_1345_p2 = (!macRegisters_2_V_fu_885_p2.read().is_01() || !tmp_176_fu_1212_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_885_p2.read()) + sc_biguint<8>(tmp_176_fu_1212_p66.read()));
}

void Conv1DMac_new_1::thread_p_Val2_23_3_fu_1484_p2() {
    p_Val2_23_3_fu_1484_p2 = (!macRegisters_3_V_fu_908_p2.read().is_01() || !tmp_177_fu_1351_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_908_p2.read()) + sc_biguint<8>(tmp_177_fu_1351_p66.read()));
}

void Conv1DMac_new_1::thread_p_Val2_2_fu_678_p0() {
    p_Val2_2_fu_678_p0 = weights15_m_weights_1_q0.read();
}

void Conv1DMac_new_1::thread_p_Val2_2_fu_678_p1() {
    p_Val2_2_fu_678_p1 =  (sc_lv<8>) (p_08_cast4_cast_fu_530_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_2_fu_678_p2() {
    p_Val2_2_fu_678_p2 = (!p_Val2_2_fu_678_p0.read().is_01() || !p_Val2_2_fu_678_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_2_fu_678_p0.read()) * sc_bigint<8>(p_Val2_2_fu_678_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_3_fu_748_p0() {
    p_Val2_3_fu_748_p0 = weights15_m_weights_s_q0.read();
}

void Conv1DMac_new_1::thread_p_Val2_3_fu_748_p1() {
    p_Val2_3_fu_748_p1 =  (sc_lv<8>) (p_08_cast4_cast_fu_530_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_3_fu_748_p2() {
    p_Val2_3_fu_748_p2 = (!p_Val2_3_fu_748_p0.read().is_01() || !p_Val2_3_fu_748_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_3_fu_748_p0.read()) * sc_bigint<8>(p_Val2_3_fu_748_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_s_187_fu_538_p0() {
    p_Val2_s_187_fu_538_p0 = weights15_m_weights_3_q0.read();
}

void Conv1DMac_new_1::thread_p_Val2_s_187_fu_538_p1() {
    p_Val2_s_187_fu_538_p1 =  (sc_lv<8>) (p_08_cast4_cast_fu_530_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_s_187_fu_538_p2() {
    p_Val2_s_187_fu_538_p2 = (!p_Val2_s_187_fu_538_p0.read().is_01() || !p_Val2_s_187_fu_538_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_s_187_fu_538_p0.read()) * sc_bigint<8>(p_Val2_s_187_fu_538_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_s_fu_1067_p2() {
    p_Val2_s_fu_1067_p2 = (!macRegisters_0_V_fu_843_p2.read().is_01() || !tmp_174_fu_934_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_843_p2.read()) + sc_biguint<8>(tmp_174_fu_934_p66.read()));
}

void Conv1DMac_new_1::thread_qb_assign_2_1_fu_849_p2() {
    qb_assign_2_1_fu_849_p2 = (tmp_279_1_reg_1613.read() & tmp_1014_reg_1608.read());
}

void Conv1DMac_new_1::thread_qb_assign_2_2_fu_871_p2() {
    qb_assign_2_2_fu_871_p2 = (tmp_279_2_reg_1628.read() & tmp_1017_reg_1623.read());
}

void Conv1DMac_new_1::thread_qb_assign_2_3_fu_894_p2() {
    qb_assign_2_3_fu_894_p2 = (tmp_279_3_reg_1643.read() & tmp_1020_reg_1638.read());
}

void Conv1DMac_new_1::thread_qb_assign_2_fu_829_p2() {
    qb_assign_2_fu_829_p2 = (tmp_235_reg_1598.read() & tmp_1011_reg_1593.read());
}

void Conv1DMac_new_1::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new_1::thread_sf_2_fu_499_p2() {
    sf_2_fu_499_p2 = (!sf_mid2_fu_439_p3.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(sf_mid2_fu_439_p3.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void Conv1DMac_new_1::thread_sf_cast1_fu_483_p1() {
    sf_cast1_fu_483_p1 = esl_zext<14,9>(sf_mid2_fu_439_p3.read());
}

void Conv1DMac_new_1::thread_sf_mid2_fu_439_p3() {
    sf_mid2_fu_439_p3 = (!tmp_865_fu_433_p2.read()[0].is_01())? sc_lv<9>(): ((tmp_865_fu_433_p2.read()[0].to_bool())? ap_const_lv9_0: sf_reg_324.read());
}

void Conv1DMac_new_1::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new_1::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_tmp1_fu_837_p2() {
    tmp1_fu_837_p2 = (!tmp_236_fu_833_p1.read().is_01() || !macRegisters_0_V_8_fu_210.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_236_fu_833_p1.read()) + sc_biguint<8>(macRegisters_0_V_8_fu_210.read()));
}

void Conv1DMac_new_1::thread_tmp2_fu_857_p2() {
    tmp2_fu_857_p2 = (!tmp_280_1_fu_853_p1.read().is_01() || !macRegisters_1_V_8_fu_214.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_280_1_fu_853_p1.read()) + sc_biguint<8>(macRegisters_1_V_8_fu_214.read()));
}

void Conv1DMac_new_1::thread_tmp3_fu_879_p2() {
    tmp3_fu_879_p2 = (!tmp_280_2_fu_875_p1.read().is_01() || !macRegisters_2_V_8_fu_218.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_280_2_fu_875_p1.read()) + sc_biguint<8>(macRegisters_2_V_8_fu_218.read()));
}

void Conv1DMac_new_1::thread_tmp4_fu_902_p2() {
    tmp4_fu_902_p2 = (!tmp_280_3_fu_898_p1.read().is_01() || !macRegisters_3_V_8_fu_222.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_280_3_fu_898_p1.read()) + sc_biguint<8>(macRegisters_3_V_8_fu_222.read()));
}

void Conv1DMac_new_1::thread_tmp_1009_fu_447_p1() {
    tmp_1009_fu_447_p1 = nm_2_fu_427_p2.read().range(6-1, 0);
}

void Conv1DMac_new_1::thread_tmp_1010_fu_544_p3() {
    tmp_1010_fu_544_p3 = p_Val2_s_187_fu_538_p2.read().range(13, 13);
}

void Conv1DMac_new_1::thread_tmp_1012_fu_570_p1() {
    tmp_1012_fu_570_p1 = p_Val2_s_187_fu_538_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_1013_fu_614_p3() {
    tmp_1013_fu_614_p3 = p_Val2_1_fu_608_p2.read().range(14, 14);
}

void Conv1DMac_new_1::thread_tmp_1015_fu_640_p1() {
    tmp_1015_fu_640_p1 = p_Val2_1_fu_608_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_1016_fu_684_p3() {
    tmp_1016_fu_684_p3 = p_Val2_2_fu_678_p2.read().range(13, 13);
}

void Conv1DMac_new_1::thread_tmp_1018_fu_710_p1() {
    tmp_1018_fu_710_p1 = p_Val2_2_fu_678_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_1019_fu_754_p3() {
    tmp_1019_fu_754_p3 = p_Val2_3_fu_748_p2.read().range(13, 13);
}

void Conv1DMac_new_1::thread_tmp_1021_fu_780_p1() {
    tmp_1021_fu_780_p1 = p_Val2_3_fu_748_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_165_fu_826_p1() {
    tmp_165_fu_826_p1 = esl_sext<8,7>(tmp_164_reg_1588.read());
}

void Conv1DMac_new_1::thread_tmp_170_fu_868_p1() {
    tmp_170_fu_868_p1 = esl_sext<8,7>(tmp_169_reg_1618.read());
}

void Conv1DMac_new_1::thread_tmp_173_fu_891_p1() {
    tmp_173_fu_891_p1 = esl_sext<8,7>(tmp_172_reg_1633.read());
}

void Conv1DMac_new_1::thread_tmp_229_fu_487_p2() {
    tmp_229_fu_487_p2 = (!sf_cast1_fu_483_p1.read().is_01() || !tmp_258_mid2_fu_459_p3.read().is_01())? sc_lv<14>(): (sc_biguint<14>(sf_cast1_fu_483_p1.read()) + sc_biguint<14>(tmp_258_mid2_fu_459_p3.read()));
}

void Conv1DMac_new_1::thread_tmp_230_fu_519_p1() {
    tmp_230_fu_519_p1 = esl_zext<64,14>(tmp_229_reg_1549.read());
}

void Conv1DMac_new_1::thread_tmp_232_fu_574_p2() {
    tmp_232_fu_574_p2 = (tmp_1012_fu_570_p1.read() | tmp_1010_fu_544_p3.read());
}

void Conv1DMac_new_1::thread_tmp_233_fu_580_p4() {
    tmp_233_fu_580_p4 = p_Val2_s_187_fu_538_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_234_fu_590_p3() {
    tmp_234_fu_590_p3 = esl_concat<5,1>(tmp_233_fu_580_p4.read(), tmp_232_fu_574_p2.read());
}

void Conv1DMac_new_1::thread_tmp_235_fu_598_p2() {
    tmp_235_fu_598_p2 = (!tmp_234_fu_590_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_234_fu_590_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_236_fu_833_p1() {
    tmp_236_fu_833_p1 = esl_zext<8,1>(qb_assign_2_fu_829_p2.read());
}

void Conv1DMac_new_1::thread_tmp_238_fu_644_p2() {
    tmp_238_fu_644_p2 = (tmp_1015_fu_640_p1.read() | tmp_1013_fu_614_p3.read());
}

void Conv1DMac_new_1::thread_tmp_239_fu_650_p4() {
    tmp_239_fu_650_p4 = p_Val2_1_fu_608_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_240_fu_660_p3() {
    tmp_240_fu_660_p3 = esl_concat<5,1>(tmp_239_fu_650_p4.read(), tmp_238_fu_644_p2.read());
}

void Conv1DMac_new_1::thread_tmp_242_fu_714_p2() {
    tmp_242_fu_714_p2 = (tmp_1018_fu_710_p1.read() | tmp_1016_fu_684_p3.read());
}

void Conv1DMac_new_1::thread_tmp_243_fu_720_p4() {
    tmp_243_fu_720_p4 = p_Val2_2_fu_678_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_244_fu_730_p3() {
    tmp_244_fu_730_p3 = esl_concat<5,1>(tmp_243_fu_720_p4.read(), tmp_242_fu_714_p2.read());
}

void Conv1DMac_new_1::thread_tmp_246_fu_784_p2() {
    tmp_246_fu_784_p2 = (tmp_1021_fu_780_p1.read() | tmp_1019_fu_754_p3.read());
}

void Conv1DMac_new_1::thread_tmp_247_fu_790_p4() {
    tmp_247_fu_790_p4 = p_Val2_3_fu_748_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_248_fu_800_p3() {
    tmp_248_fu_800_p3 = esl_concat<5,1>(tmp_247_fu_790_p4.read(), tmp_246_fu_784_p2.read());
}

void Conv1DMac_new_1::thread_tmp_249_fu_493_p2() {
    tmp_249_fu_493_p2 = (!sf_mid2_fu_439_p3.read().is_01() || !ap_const_lv9_FF.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_439_p3.read() == ap_const_lv9_FF);
}

void Conv1DMac_new_1::thread_tmp_258_mid1_fu_451_p3() {
    tmp_258_mid1_fu_451_p3 = esl_concat<6,8>(tmp_1009_fu_447_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new_1::thread_tmp_258_mid2_fu_459_p3() {
    tmp_258_mid2_fu_459_p3 = (!tmp_259_mid_fu_421_p2.read()[0].is_01())? sc_lv<14>(): ((tmp_259_mid_fu_421_p2.read()[0].to_bool())? tmp_258_mid1_fu_451_p3.read(): tmp_258_mid_fu_393_p3.read());
}

void Conv1DMac_new_1::thread_tmp_258_mid_fu_393_p3() {
    tmp_258_mid_fu_393_p3 = (!exitcond_flatten3_fu_379_p2.read()[0].is_01())? sc_lv<14>(): ((exitcond_flatten3_fu_379_p2.read()[0].to_bool())? ap_const_lv14_0: tmp_s_fu_359_p3.read());
}

void Conv1DMac_new_1::thread_tmp_259_mid_fu_421_p2() {
    tmp_259_mid_fu_421_p2 = (tmp_888_fu_415_p2.read() & not_exitcond_flatten_fu_409_p2.read());
}

void Conv1DMac_new_1::thread_tmp_279_1_fu_668_p2() {
    tmp_279_1_fu_668_p2 = (!tmp_240_fu_660_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_240_fu_660_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_279_2_fu_738_p2() {
    tmp_279_2_fu_738_p2 = (!tmp_244_fu_730_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_244_fu_730_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_279_3_fu_808_p2() {
    tmp_279_3_fu_808_p2 = (!tmp_248_fu_800_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_248_fu_800_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_280_1_fu_853_p1() {
    tmp_280_1_fu_853_p1 = esl_zext<8,1>(qb_assign_2_1_fu_849_p2.read());
}

void Conv1DMac_new_1::thread_tmp_280_2_fu_875_p1() {
    tmp_280_2_fu_875_p1 = esl_zext<8,1>(qb_assign_2_2_fu_871_p2.read());
}

void Conv1DMac_new_1::thread_tmp_280_3_fu_898_p1() {
    tmp_280_3_fu_898_p1 = esl_zext<8,1>(qb_assign_2_3_fu_894_p2.read());
}

void Conv1DMac_new_1::thread_tmp_865_fu_433_p2() {
    tmp_865_fu_433_p2 = (tmp_259_mid_fu_421_p2.read() | exitcond_flatten3_fu_379_p2.read());
}

void Conv1DMac_new_1::thread_tmp_888_fu_415_p2() {
    tmp_888_fu_415_p2 = (!sf_reg_324.read().is_01() || !ap_const_lv9_100.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_324.read() == ap_const_lv9_100);
}

void Conv1DMac_new_1::thread_tmp_fu_355_p1() {
    tmp_fu_355_p1 = nm_reg_313.read().range(6-1, 0);
}

void Conv1DMac_new_1::thread_tmp_s_fu_359_p3() {
    tmp_s_fu_359_p3 = esl_concat<6,8>(tmp_fu_355_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new_1::thread_weights15_m_weights_1_address0() {
    weights15_m_weights_1_address0 =  (sc_lv<14>) (tmp_230_fu_519_p1.read());
}

void Conv1DMac_new_1::thread_weights15_m_weights_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights15_m_weights_1_ce0 = ap_const_logic_1;
    } else {
        weights15_m_weights_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights15_m_weights_2_address0() {
    weights15_m_weights_2_address0 =  (sc_lv<14>) (tmp_230_fu_519_p1.read());
}

void Conv1DMac_new_1::thread_weights15_m_weights_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights15_m_weights_2_ce0 = ap_const_logic_1;
    } else {
        weights15_m_weights_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights15_m_weights_3_address0() {
    weights15_m_weights_3_address0 =  (sc_lv<14>) (tmp_230_fu_519_p1.read());
}

void Conv1DMac_new_1::thread_weights15_m_weights_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights15_m_weights_3_ce0 = ap_const_logic_1;
    } else {
        weights15_m_weights_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights15_m_weights_s_address0() {
    weights15_m_weights_s_address0 =  (sc_lv<14>) (tmp_230_fu_519_p1.read());
}

void Conv1DMac_new_1::thread_weights15_m_weights_s_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights15_m_weights_s_ce0 = ap_const_logic_1;
    } else {
        weights15_m_weights_s_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(exitcond_flatten_fu_367_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)) && !(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)) || (esl_seteq<1,1,1>(exitcond_flatten_fu_367_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

