--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 488 paths analyzed, 112 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.543ns.
--------------------------------------------------------------------------------
Slack:                  15.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.490ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.288 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.DQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    SLICE_X7Y30.B2       net (fanout=13)       2.248   M_state_q_FSM_FFd3
    SLICE_X7Y30.B        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In1
    SLICE_X14Y26.A4      net (fanout=1)        1.204   M_state_q_FSM_FFd4-In1
    SLICE_X14Y26.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.490ns (1.038ns logic, 3.452ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  16.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.875ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.288 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X17Y26.C1      net (fanout=2)        0.802   M_counter_q[4]
    SLICE_X17Y26.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>1
    SLICE_X17Y30.A4      net (fanout=2)        0.733   M_counter_q[25]_GND_1_o_equal_4_o[25]
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X14Y26.A6      net (fanout=4)        0.948   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X14Y26.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (1.392ns logic, 2.483ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  16.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.842ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X17Y26.C1      net (fanout=2)        0.802   M_counter_q[4]
    SLICE_X17Y26.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>1
    SLICE_X17Y30.A4      net (fanout=2)        0.733   M_counter_q[25]_GND_1_o_equal_4_o[25]
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X17Y26.D4      net (fanout=4)        0.891   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X17Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.842ns (1.416ns logic, 2.426ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  16.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.782ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X17Y26.C1      net (fanout=2)        0.802   M_counter_q[4]
    SLICE_X17Y26.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>1
    SLICE_X17Y30.A4      net (fanout=2)        0.733   M_counter_q[25]_GND_1_o_equal_4_o[25]
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X17Y26.A5      net (fanout=4)        0.831   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X17Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (1.416ns logic, 2.366ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  16.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.724ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.288 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.AQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    SLICE_X7Y30.B1       net (fanout=9)        1.482   M_state_q_FSM_FFd1
    SLICE_X7Y30.B        Tilo                  0.259   M_state_q_FSM_FFd4-In1
                                                       M_state_q_FSM_FFd4-In1
    SLICE_X14Y26.A4      net (fanout=1)        1.204   M_state_q_FSM_FFd4-In1
    SLICE_X14Y26.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (1.038ns logic, 2.686ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  16.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_2 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.625ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.288 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_2 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.CQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_2
    SLICE_X17Y26.C3      net (fanout=2)        0.552   M_counter_q[2]
    SLICE_X17Y26.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>1
    SLICE_X17Y30.A4      net (fanout=2)        0.733   M_counter_q[25]_GND_1_o_equal_4_o[25]
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X14Y26.A6      net (fanout=4)        0.948   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X14Y26.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (1.392ns logic, 2.233ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  16.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_20 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.614ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.288 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_20 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_20
    SLICE_X17Y30.C2      net (fanout=2)        0.724   M_counter_q[20]
    SLICE_X17Y30.C       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>4
    SLICE_X17Y30.A2      net (fanout=2)        0.550   M_counter_q[25]_GND_1_o_equal_4_o<25>3
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X14Y26.A6      net (fanout=4)        0.948   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X14Y26.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.614ns (1.392ns logic, 2.222ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  16.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.614ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.288 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.AQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X17Y26.C2      net (fanout=2)        0.541   M_counter_q[0]
    SLICE_X17Y26.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>1
    SLICE_X17Y30.A4      net (fanout=2)        0.733   M_counter_q[25]_GND_1_o_equal_4_o[25]
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X14Y26.A6      net (fanout=4)        0.948   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X14Y26.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.614ns (1.392ns logic, 2.222ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  16.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_22 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.288 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_22 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_22
    SLICE_X17Y30.C1      net (fanout=2)        0.714   M_counter_q[22]
    SLICE_X17Y30.C       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>4
    SLICE_X17Y30.A2      net (fanout=2)        0.550   M_counter_q[25]_GND_1_o_equal_4_o<25>3
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X14Y26.A6      net (fanout=4)        0.948   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X14Y26.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (1.392ns logic, 2.212ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  16.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_2 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.592ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_2 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.CQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_2
    SLICE_X17Y26.C3      net (fanout=2)        0.552   M_counter_q[2]
    SLICE_X17Y26.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>1
    SLICE_X17Y30.A4      net (fanout=2)        0.733   M_counter_q[25]_GND_1_o_equal_4_o[25]
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X17Y26.D4      net (fanout=4)        0.891   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X17Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.592ns (1.416ns logic, 2.176ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  16.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_20 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.188 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_20 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_20
    SLICE_X17Y30.C2      net (fanout=2)        0.724   M_counter_q[20]
    SLICE_X17Y30.C       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>4
    SLICE_X17Y30.A2      net (fanout=2)        0.550   M_counter_q[25]_GND_1_o_equal_4_o<25>3
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X17Y26.D4      net (fanout=4)        0.891   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X17Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (1.416ns logic, 2.165ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  16.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.AQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X17Y26.C2      net (fanout=2)        0.541   M_counter_q[0]
    SLICE_X17Y26.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>1
    SLICE_X17Y30.A4      net (fanout=2)        0.733   M_counter_q[25]_GND_1_o_equal_4_o[25]
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X17Y26.D4      net (fanout=4)        0.891   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X17Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (1.416ns logic, 2.165ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  16.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_22 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.188 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_22 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_22
    SLICE_X17Y30.C1      net (fanout=2)        0.714   M_counter_q[22]
    SLICE_X17Y30.C       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>4
    SLICE_X17Y30.A2      net (fanout=2)        0.550   M_counter_q[25]_GND_1_o_equal_4_o<25>3
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X17Y26.D4      net (fanout=4)        0.891   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X17Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (1.416ns logic, 2.155ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  16.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_2 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.532ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_2 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.CQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_2
    SLICE_X17Y26.C3      net (fanout=2)        0.552   M_counter_q[2]
    SLICE_X17Y26.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>1
    SLICE_X17Y30.A4      net (fanout=2)        0.733   M_counter_q[25]_GND_1_o_equal_4_o[25]
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X17Y26.A5      net (fanout=4)        0.831   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X17Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (1.416ns logic, 2.116ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  16.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_20 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.521ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.188 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_20 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_20
    SLICE_X17Y30.C2      net (fanout=2)        0.724   M_counter_q[20]
    SLICE_X17Y30.C       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>4
    SLICE_X17Y30.A2      net (fanout=2)        0.550   M_counter_q[25]_GND_1_o_equal_4_o<25>3
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X17Y26.A5      net (fanout=4)        0.831   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X17Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (1.416ns logic, 2.105ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  16.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.521ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.AQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X17Y26.C2      net (fanout=2)        0.541   M_counter_q[0]
    SLICE_X17Y26.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>1
    SLICE_X17Y30.A4      net (fanout=2)        0.733   M_counter_q[25]_GND_1_o_equal_4_o[25]
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X17Y26.A5      net (fanout=4)        0.831   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X17Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (1.416ns logic, 2.105ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  16.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_22 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.511ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.188 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_22 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_22
    SLICE_X17Y30.C1      net (fanout=2)        0.714   M_counter_q[22]
    SLICE_X17Y30.C       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>4
    SLICE_X17Y30.A2      net (fanout=2)        0.550   M_counter_q[25]_GND_1_o_equal_4_o<25>3
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X17Y26.A5      net (fanout=4)        0.831   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X17Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.511ns (1.416ns logic, 2.095ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  16.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.288 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.DQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X17Y26.C5      net (fanout=2)        0.410   M_counter_q[3]
    SLICE_X17Y26.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>1
    SLICE_X17Y30.A4      net (fanout=2)        0.733   M_counter_q[25]_GND_1_o_equal_4_o[25]
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X14Y26.A6      net (fanout=4)        0.948   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X14Y26.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (1.392ns logic, 2.091ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  16.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_8 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.288 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_8 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_8
    SLICE_X17Y28.A2      net (fanout=2)        0.751   M_counter_q[8]
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>1
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>2
    SLICE_X17Y30.A6      net (fanout=2)        0.366   M_counter_q[25]_GND_1_o_equal_4_o<25>1
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X14Y26.A6      net (fanout=4)        0.948   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X14Y26.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (1.392ns logic, 2.065ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  16.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_18 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.442ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.288 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_18 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.CQ      Tcko                  0.525   M_counter_q[19]
                                                       M_counter_q_18
    SLICE_X17Y30.C3      net (fanout=2)        0.552   M_counter_q[18]
    SLICE_X17Y30.C       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>4
    SLICE_X17Y30.A2      net (fanout=2)        0.550   M_counter_q[25]_GND_1_o_equal_4_o<25>3
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X14Y26.A6      net (fanout=4)        0.948   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X14Y26.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (1.392ns logic, 2.050ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  16.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.DQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X17Y26.C5      net (fanout=2)        0.410   M_counter_q[3]
    SLICE_X17Y26.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>1
    SLICE_X17Y30.A4      net (fanout=2)        0.733   M_counter_q[25]_GND_1_o_equal_4_o[25]
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X17Y26.D4      net (fanout=4)        0.891   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X17Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (1.416ns logic, 2.034ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  16.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_7 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.288 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_7 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_7
    SLICE_X17Y28.A1      net (fanout=2)        0.733   M_counter_q[7]
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>1
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>2
    SLICE_X17Y30.A6      net (fanout=2)        0.366   M_counter_q[25]_GND_1_o_equal_4_o<25>1
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X14Y26.A6      net (fanout=4)        0.948   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X14Y26.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (1.392ns logic, 2.047ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  16.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_14 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.430ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.288 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_14 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.CQ      Tcko                  0.525   M_counter_q[15]
                                                       M_counter_q_14
    SLICE_X17Y30.D1      net (fanout=2)        0.725   M_counter_q[14]
    SLICE_X17Y30.D       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>3
    SLICE_X17Y30.A3      net (fanout=2)        0.365   M_counter_q[25]_GND_1_o_equal_4_o<25>2
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X14Y26.A6      net (fanout=4)        0.948   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X14Y26.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (1.392ns logic, 2.038ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  16.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_8 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.424ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_8 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_8
    SLICE_X17Y28.A2      net (fanout=2)        0.751   M_counter_q[8]
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>1
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>2
    SLICE_X17Y30.A6      net (fanout=2)        0.366   M_counter_q[25]_GND_1_o_equal_4_o<25>1
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X17Y26.D4      net (fanout=4)        0.891   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X17Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (1.416ns logic, 2.008ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  16.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_5 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.410ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.288 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_5 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.BQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_5
    SLICE_X17Y26.C6      net (fanout=2)        0.337   M_counter_q[5]
    SLICE_X17Y26.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>1
    SLICE_X17Y30.A4      net (fanout=2)        0.733   M_counter_q[25]_GND_1_o_equal_4_o[25]
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X14Y26.A6      net (fanout=4)        0.948   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X14Y26.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.410ns (1.392ns logic, 2.018ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  16.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_23 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.404ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.288 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_23 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.DQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_23
    SLICE_X17Y30.C4      net (fanout=2)        0.514   M_counter_q[23]
    SLICE_X17Y30.C       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>4
    SLICE_X17Y30.A2      net (fanout=2)        0.550   M_counter_q[25]_GND_1_o_equal_4_o<25>3
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X14Y26.A6      net (fanout=4)        0.948   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X14Y26.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.404ns (1.392ns logic, 2.012ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  16.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_18 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.409ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_18 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.CQ      Tcko                  0.525   M_counter_q[19]
                                                       M_counter_q_18
    SLICE_X17Y30.C3      net (fanout=2)        0.552   M_counter_q[18]
    SLICE_X17Y30.C       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>4
    SLICE_X17Y30.A2      net (fanout=2)        0.550   M_counter_q[25]_GND_1_o_equal_4_o<25>3
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X17Y26.D4      net (fanout=4)        0.891   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X17Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.409ns (1.416ns logic, 1.993ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  16.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.404ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.288 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.BQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_1
    SLICE_X17Y26.C4      net (fanout=2)        0.331   M_counter_q[1]
    SLICE_X17Y26.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>1
    SLICE_X17Y30.A4      net (fanout=2)        0.733   M_counter_q[25]_GND_1_o_equal_4_o[25]
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X14Y26.A6      net (fanout=4)        0.948   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X14Y26.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In3
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.404ns (1.392ns logic, 2.012ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  16.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_7 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.406ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_7 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_7
    SLICE_X17Y28.A1      net (fanout=2)        0.733   M_counter_q[7]
    SLICE_X17Y28.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>1
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>2
    SLICE_X17Y30.A6      net (fanout=2)        0.366   M_counter_q[25]_GND_1_o_equal_4_o<25>1
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X17Y26.D4      net (fanout=4)        0.891   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X17Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.406ns (1.416ns logic, 1.990ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  16.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_14 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.397ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.188 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_14 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.CQ      Tcko                  0.525   M_counter_q[15]
                                                       M_counter_q_14
    SLICE_X17Y30.D1      net (fanout=2)        0.725   M_counter_q[14]
    SLICE_X17Y30.D       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>3
    SLICE_X17Y30.A3      net (fanout=2)        0.365   M_counter_q[25]_GND_1_o_equal_4_o<25>2
    SLICE_X17Y30.A       Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_4_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_4_o<25>5
    SLICE_X17Y26.D4      net (fanout=4)        0.891   M_counter_q[25]_GND_1_o_equal_4_o
    SLICE_X17Y26.CLK     Tas                   0.373   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.397ns (1.416ns logic, 1.981ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_15/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_17/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_22/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_23/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_24/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_25/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X6Y14.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X6Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X6Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.543|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 488 paths, 0 nets, and 115 connections

Design statistics:
   Minimum period:   4.543ns{1}   (Maximum frequency: 220.119MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 10 23:25:31 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



