<stg><name>merge.1_Pipeline_merge_label1</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
newFuncRoot:2 %add_ln7_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %add_ln7

]]></Node>
<StgValue><ssdm name="add_ln7_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %start_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %start_r

]]></Node>
<StgValue><ssdm name="start_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i32 %start_read, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc:0 %i_5 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="33" op_0_bw="32">
<![CDATA[
for.inc:1 %i_cast = sext i32 %i_5

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc:3 %icmp_ln7 = icmp_slt  i33 %i_cast, i33 %add_ln7_read

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln7 = br i1 %icmp_ln7, void %merge_label2.loopexit.exitStub, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="32">
<![CDATA[
for.inc.split:3 %trunc_ln9 = trunc i32 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:4 %zext_ln9 = zext i11 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:6 %a_load = load i11 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:9 %add_ln7_1 = add i32 %i_5, i32 1

]]></Node>
<StgValue><ssdm name="add_ln7_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:10 %store_ln7 = store i32 %add_ln7_1, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
merge_label2.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:0 %i_cast2 = zext i32 %i_5

]]></Node>
<StgValue><ssdm name="i_cast2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln8 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2048, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln8"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="11">
<![CDATA[
for.inc.split:6 %a_load = load i11 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %temp_addr = getelementptr i32 %temp, i64 0, i64 %i_cast2

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc.split:8 %store_ln9 = store i32 %a_load, i11 %temp_addr

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:11 %br_ln7 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="start_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="start_r"/></StgValue>
</port>
<port id="40" name="add_ln7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln7"/></StgValue>
</port>
<port id="41" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="temp" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="i" fromId="43" toId="5">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="47" from="a" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="49" from="empty" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="54" from="empty_0" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="58" from="empty_0" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="65" from="empty_0" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="67" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="70" from="_ssdm_op_Read.ap_auto.i33" to="add_ln7_read" fromId="69" toId="7">
</dataflow>
<dataflow id="71" from="add_ln7" to="add_ln7_read" fromId="40" toId="7">
</dataflow>
<dataflow id="73" from="_ssdm_op_Read.ap_auto.i32" to="start_read" fromId="72" toId="8">
</dataflow>
<dataflow id="74" from="start_r" to="start_read" fromId="39" toId="8">
</dataflow>
<dataflow id="75" from="start_read" to="store_ln0" fromId="8" toId="9">
</dataflow>
<dataflow id="76" from="i" to="store_ln0" fromId="5" toId="9">
</dataflow>
<dataflow id="77" from="i" to="i_5" fromId="5" toId="11">
</dataflow>
<dataflow id="78" from="i_5" to="i_cast" fromId="11" toId="12">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="13">
</dataflow>
<dataflow id="82" from="StgValue_50" to="specpipeline_ln0" fromId="50" toId="13">
</dataflow>
<dataflow id="83" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="13">
</dataflow>
<dataflow id="84" from="StgValue_50" to="specpipeline_ln0" fromId="50" toId="13">
</dataflow>
<dataflow id="86" from="p_str" to="specpipeline_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="87" from="i_cast" to="icmp_ln7" fromId="12" toId="14">
</dataflow>
<dataflow id="88" from="add_ln7_read" to="icmp_ln7" fromId="7" toId="14">
</dataflow>
<dataflow id="89" from="icmp_ln7" to="br_ln7" fromId="14" toId="15">
</dataflow>
<dataflow id="90" from="i_5" to="trunc_ln9" fromId="11" toId="16">
</dataflow>
<dataflow id="91" from="trunc_ln9" to="zext_ln9" fromId="16" toId="17">
</dataflow>
<dataflow id="92" from="a" to="a_addr" fromId="41" toId="18">
</dataflow>
<dataflow id="94" from="StgValue_93" to="a_addr" fromId="93" toId="18">
</dataflow>
<dataflow id="95" from="zext_ln9" to="a_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="96" from="a_addr" to="a_load" fromId="18" toId="19">
</dataflow>
<dataflow id="97" from="i_5" to="add_ln7_1" fromId="11" toId="20">
</dataflow>
<dataflow id="98" from="StgValue_43" to="add_ln7_1" fromId="43" toId="20">
</dataflow>
<dataflow id="99" from="add_ln7_1" to="store_ln7" fromId="20" toId="21">
</dataflow>
<dataflow id="100" from="i" to="store_ln7" fromId="5" toId="21">
</dataflow>
<dataflow id="101" from="i_5" to="i_cast2" fromId="11" toId="22">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln8" fromId="102" toId="23">
</dataflow>
<dataflow id="105" from="StgValue_104" to="speclooptripcount_ln8" fromId="104" toId="23">
</dataflow>
<dataflow id="107" from="StgValue_106" to="speclooptripcount_ln8" fromId="106" toId="23">
</dataflow>
<dataflow id="109" from="StgValue_108" to="speclooptripcount_ln8" fromId="108" toId="23">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="110" toId="24">
</dataflow>
<dataflow id="113" from="empty_6" to="specloopname_ln5" fromId="112" toId="24">
</dataflow>
<dataflow id="114" from="a_addr" to="a_load" fromId="18" toId="25">
</dataflow>
<dataflow id="115" from="temp" to="temp_addr" fromId="42" toId="26">
</dataflow>
<dataflow id="116" from="StgValue_93" to="temp_addr" fromId="93" toId="26">
</dataflow>
<dataflow id="117" from="i_cast2" to="temp_addr" fromId="22" toId="26">
</dataflow>
<dataflow id="118" from="a_load" to="store_ln9" fromId="25" toId="27">
</dataflow>
<dataflow id="119" from="temp_addr" to="store_ln9" fromId="26" toId="27">
</dataflow>
<dataflow id="120" from="icmp_ln7" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
