Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Thu Nov  5 10:32:10 2020
| Host              : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu5ev-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.159        0.000                      0                   82        0.065        0.000                      0                   82        0.750        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_design_1_clk_wiz_0_0                       {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0                       {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    0.750        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                             8.159        0.000                      0                   82        0.065        0.000                      0                   82        4.725        0.000                       0                    32  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                         3.501        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         5.000       3.750      MMCM_X0Y1  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y1  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.634ns (38.124%)  route 1.029ns (61.876%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.960ns = ( 9.040 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    -0.138ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.892ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.810ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.559    -3.155 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255    -2.900    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.872 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.817    -1.055    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096    -0.959 f  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/Q
                         net (fo=2, routed)           0.130    -0.829    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]
    SLICE_X10Y16         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    -0.652 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7/O
                         net (fo=1, routed)           0.297    -0.355    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7_n_2
    SLICE_X10Y20         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182    -0.173 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2/O
                         net (fo=5, routed)           0.199     0.026    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2_n_2
    SLICE_X10Y21         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     0.205 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65[0]_i_1/O
                         net (fo=26, routed)          0.403     0.608    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_533_out
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                  IBUFCTRL                     0.000    10.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.153     7.198 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.425    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.449 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.591     9.040    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[10]/C
                         clock pessimism             -0.138     8.902    
                         clock uncertainty           -0.064     8.839    
    SLICE_X10Y18         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     8.767    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[10]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.634ns (38.124%)  route 1.029ns (61.876%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.960ns = ( 9.040 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    -0.138ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.892ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.810ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.559    -3.155 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255    -2.900    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.872 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.817    -1.055    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096    -0.959 f  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/Q
                         net (fo=2, routed)           0.130    -0.829    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]
    SLICE_X10Y16         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    -0.652 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7/O
                         net (fo=1, routed)           0.297    -0.355    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7_n_2
    SLICE_X10Y20         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182    -0.173 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2/O
                         net (fo=5, routed)           0.199     0.026    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2_n_2
    SLICE_X10Y21         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     0.205 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65[0]_i_1/O
                         net (fo=26, routed)          0.403     0.608    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_533_out
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                  IBUFCTRL                     0.000    10.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.153     7.198 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.425    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.449 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.591     9.040    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[11]/C
                         clock pessimism             -0.138     8.902    
                         clock uncertainty           -0.064     8.839    
    SLICE_X10Y18         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     8.767    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[11]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.634ns (38.124%)  route 1.029ns (61.876%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.960ns = ( 9.040 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    -0.138ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.892ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.810ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.559    -3.155 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255    -2.900    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.872 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.817    -1.055    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096    -0.959 f  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/Q
                         net (fo=2, routed)           0.130    -0.829    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]
    SLICE_X10Y16         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    -0.652 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7/O
                         net (fo=1, routed)           0.297    -0.355    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7_n_2
    SLICE_X10Y20         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182    -0.173 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2/O
                         net (fo=5, routed)           0.199     0.026    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2_n_2
    SLICE_X10Y21         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     0.205 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65[0]_i_1/O
                         net (fo=26, routed)          0.403     0.608    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_533_out
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                  IBUFCTRL                     0.000    10.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.153     7.198 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.425    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.449 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.591     9.040    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[8]/C
                         clock pessimism             -0.138     8.902    
                         clock uncertainty           -0.064     8.839    
    SLICE_X10Y18         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     8.767    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[8]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.634ns (38.124%)  route 1.029ns (61.876%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.960ns = ( 9.040 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    -0.138ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.892ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.810ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.559    -3.155 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255    -2.900    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.872 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.817    -1.055    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096    -0.959 f  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/Q
                         net (fo=2, routed)           0.130    -0.829    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]
    SLICE_X10Y16         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    -0.652 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7/O
                         net (fo=1, routed)           0.297    -0.355    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7_n_2
    SLICE_X10Y20         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182    -0.173 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2/O
                         net (fo=5, routed)           0.199     0.026    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2_n_2
    SLICE_X10Y21         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     0.205 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65[0]_i_1/O
                         net (fo=26, routed)          0.403     0.608    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_533_out
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                  IBUFCTRL                     0.000    10.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.153     7.198 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.425    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.449 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.591     9.040    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[9]/C
                         clock pessimism             -0.138     8.902    
                         clock uncertainty           -0.064     8.839    
    SLICE_X10Y18         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072     8.767    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[9]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.161ns  (required time - arrival time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.634ns (38.170%)  route 1.027ns (61.830%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.960ns = ( 9.040 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    -0.138ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.892ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.810ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.559    -3.155 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255    -2.900    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.872 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.817    -1.055    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096    -0.959 f  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/Q
                         net (fo=2, routed)           0.130    -0.829    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]
    SLICE_X10Y16         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    -0.652 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7/O
                         net (fo=1, routed)           0.297    -0.355    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7_n_2
    SLICE_X10Y20         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182    -0.173 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2/O
                         net (fo=5, routed)           0.199     0.026    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2_n_2
    SLICE_X10Y21         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     0.205 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65[0]_i_1/O
                         net (fo=26, routed)          0.401     0.606    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_533_out
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                  IBUFCTRL                     0.000    10.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.153     7.198 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.425    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.449 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.591     9.040    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[12]/C
                         clock pessimism             -0.138     8.902    
                         clock uncertainty           -0.064     8.839    
    SLICE_X10Y18         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     8.767    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[12]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  8.161    

Slack (MET) :             8.161ns  (required time - arrival time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.634ns (38.170%)  route 1.027ns (61.830%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.960ns = ( 9.040 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    -0.138ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.892ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.810ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.559    -3.155 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255    -2.900    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.872 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.817    -1.055    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096    -0.959 f  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/Q
                         net (fo=2, routed)           0.130    -0.829    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]
    SLICE_X10Y16         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    -0.652 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7/O
                         net (fo=1, routed)           0.297    -0.355    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7_n_2
    SLICE_X10Y20         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182    -0.173 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2/O
                         net (fo=5, routed)           0.199     0.026    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2_n_2
    SLICE_X10Y21         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     0.205 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65[0]_i_1/O
                         net (fo=26, routed)          0.401     0.606    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_533_out
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                  IBUFCTRL                     0.000    10.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.153     7.198 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.425    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.449 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.591     9.040    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[13]/C
                         clock pessimism             -0.138     8.902    
                         clock uncertainty           -0.064     8.839    
    SLICE_X10Y18         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     8.767    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[13]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  8.161    

Slack (MET) :             8.161ns  (required time - arrival time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.634ns (38.170%)  route 1.027ns (61.830%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.960ns = ( 9.040 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    -0.138ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.892ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.810ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.559    -3.155 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255    -2.900    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.872 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.817    -1.055    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096    -0.959 f  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/Q
                         net (fo=2, routed)           0.130    -0.829    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]
    SLICE_X10Y16         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    -0.652 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7/O
                         net (fo=1, routed)           0.297    -0.355    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7_n_2
    SLICE_X10Y20         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182    -0.173 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2/O
                         net (fo=5, routed)           0.199     0.026    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2_n_2
    SLICE_X10Y21         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     0.205 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65[0]_i_1/O
                         net (fo=26, routed)          0.401     0.606    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_533_out
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                  IBUFCTRL                     0.000    10.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.153     7.198 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.425    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.449 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.591     9.040    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[14]/C
                         clock pessimism             -0.138     8.902    
                         clock uncertainty           -0.064     8.839    
    SLICE_X10Y18         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072     8.767    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[14]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  8.161    

Slack (MET) :             8.161ns  (required time - arrival time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.634ns (38.170%)  route 1.027ns (61.830%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.960ns = ( 9.040 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    -0.138ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.892ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.810ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.559    -3.155 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255    -2.900    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.872 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.817    -1.055    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096    -0.959 f  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/Q
                         net (fo=2, routed)           0.130    -0.829    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]
    SLICE_X10Y16         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    -0.652 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7/O
                         net (fo=1, routed)           0.297    -0.355    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7_n_2
    SLICE_X10Y20         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182    -0.173 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2/O
                         net (fo=5, routed)           0.199     0.026    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2_n_2
    SLICE_X10Y21         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     0.205 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65[0]_i_1/O
                         net (fo=26, routed)          0.401     0.606    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_533_out
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                  IBUFCTRL                     0.000    10.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.153     7.198 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.425    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.449 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.591     9.040    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[15]/C
                         clock pessimism             -0.138     8.902    
                         clock uncertainty           -0.064     8.839    
    SLICE_X10Y18         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072     8.767    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[15]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  8.161    

Slack (MET) :             8.168ns  (required time - arrival time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.634ns (38.032%)  route 1.033ns (61.968%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.959ns = ( 9.041 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.892ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.810ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.559    -3.155 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255    -2.900    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.872 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.817    -1.055    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096    -0.959 f  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/Q
                         net (fo=2, routed)           0.130    -0.829    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]
    SLICE_X10Y16         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    -0.652 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7/O
                         net (fo=1, routed)           0.297    -0.355    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7_n_2
    SLICE_X10Y20         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182    -0.173 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2/O
                         net (fo=5, routed)           0.199     0.026    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2_n_2
    SLICE_X10Y21         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     0.205 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65[0]_i_1/O
                         net (fo=26, routed)          0.407     0.612    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_533_out
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                  IBUFCTRL                     0.000    10.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.153     7.198 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.425    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.449 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.592     9.041    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[4]/C
                         clock pessimism             -0.126     8.915    
                         clock uncertainty           -0.064     8.852    
    SLICE_X10Y17         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     8.780    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[4]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  8.168    

Slack (MET) :             8.168ns  (required time - arrival time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.634ns (38.032%)  route 1.033ns (61.968%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.959ns = ( 9.041 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.892ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.810ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.559    -3.155 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255    -2.900    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.872 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.817    -1.055    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096    -0.959 f  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/Q
                         net (fo=2, routed)           0.130    -0.829    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]
    SLICE_X10Y16         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    -0.652 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7/O
                         net (fo=1, routed)           0.297    -0.355    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_7_n_2
    SLICE_X10Y20         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182    -0.173 f  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2/O
                         net (fo=5, routed)           0.199     0.026    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53[0]_i_2_n_2
    SLICE_X10Y21         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     0.205 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65[0]_i_1/O
                         net (fo=26, routed)          0.407     0.612    i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_533_out
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                  IBUFCTRL                     0.000    10.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.153     7.198 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.425    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.449 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.592     9.041    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[5]/C
                         clock pessimism             -0.126     8.915    
                         clock uncertainty           -0.064     8.852    
    SLICE_X10Y17         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     8.780    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[5]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  8.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.076ns (64.407%)  route 0.042ns (35.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      0.922ns (routing 0.459ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.510ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.926    -1.730 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.585    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.568 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          0.922    -0.646    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y21         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039    -0.607 r  i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=7, routed)           0.033    -0.574    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_state2
    SLICE_X10Y21         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037    -0.537 r  i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.009    -0.528    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_NS_fsm[2]
    SLICE_X10Y21         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.191    -1.969 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.804    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.785 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.044    -0.741    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y21         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.101    -0.640    
    SLICE_X10Y21         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047    -0.593    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      0.924ns (routing 0.459ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.510ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.926    -1.730 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.585    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.568 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          0.924    -0.644    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    -0.606 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[1]/Q
                         net (fo=2, routed)           0.055    -0.551    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[1]
    SLICE_X10Y17         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018    -0.533 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.007    -0.526    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[0]_i_3_n_16
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.191    -1.969 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.804    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.785 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.047    -0.738    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[1]/C
                         clock pessimism              0.100    -0.638    
    SLICE_X10Y17         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046    -0.592    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[1]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      0.919ns (routing 0.459ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.510ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.926    -1.730 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.585    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.568 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          0.919    -0.649    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y20         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    -0.611 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[25]/Q
                         net (fo=8, routed)           0.055    -0.556    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[25]
    SLICE_X10Y20         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018    -0.538 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.007    -0.531    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[24]_i_1_n_16
    SLICE_X10Y20         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.191    -1.969 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.804    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.785 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.041    -0.744    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y20         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[25]/C
                         clock pessimism              0.101    -0.643    
    SLICE_X10Y20         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046    -0.597    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[25]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      0.924ns (routing 0.459ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.510ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.926    -1.730 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.585    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.568 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          0.924    -0.644    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    -0.606 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[9]/Q
                         net (fo=3, routed)           0.055    -0.551    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[9]
    SLICE_X10Y18         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018    -0.533 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007    -0.526    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[8]_i_1_n_16
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.191    -1.969 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.804    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.785 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.046    -0.739    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[9]/C
                         clock pessimism              0.101    -0.638    
    SLICE_X10Y18         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046    -0.592    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[9]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.057ns (47.500%)  route 0.063ns (52.500%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      0.924ns (routing 0.459ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.510ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.926    -1.730 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.585    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.568 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          0.924    -0.644    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    -0.606 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[2]/Q
                         net (fo=2, routed)           0.056    -0.550    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[2]
    SLICE_X10Y17         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019    -0.531 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.007    -0.524    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[0]_i_3_n_15
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.191    -1.969 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.804    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.785 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.047    -0.738    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y17         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[2]/C
                         clock pessimism              0.100    -0.638    
    SLICE_X10Y17         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046    -0.592    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[2]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.056ns (46.281%)  route 0.065ns (53.719%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      0.923ns (routing 0.459ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.510ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.926    -1.730 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.585    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.568 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          0.923    -0.645    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y19         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    -0.607 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[17]/Q
                         net (fo=3, routed)           0.058    -0.549    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[17]
    SLICE_X10Y19         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018    -0.531 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007    -0.524    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[16]_i_1_n_16
    SLICE_X10Y19         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.191    -1.969 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.804    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.785 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.046    -0.739    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y19         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[17]/C
                         clock pessimism              0.100    -0.639    
    SLICE_X10Y19         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046    -0.593    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[17]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      0.924ns (routing 0.459ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.510ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.926    -1.730 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.585    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.568 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          0.924    -0.644    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    -0.606 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[10]/Q
                         net (fo=3, routed)           0.058    -0.548    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[10]
    SLICE_X10Y18         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019    -0.529 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007    -0.522    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[8]_i_1_n_15
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.191    -1.969 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.804    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.785 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.046    -0.739    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[10]/C
                         clock pessimism              0.101    -0.638    
    SLICE_X10Y18         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046    -0.592    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[10]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      0.923ns (routing 0.459ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.510ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.926    -1.730 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.585    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.568 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          0.923    -0.645    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y19         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    -0.607 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[18]/Q
                         net (fo=3, routed)           0.058    -0.549    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[18]
    SLICE_X10Y19         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019    -0.530 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.007    -0.523    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[16]_i_1_n_15
    SLICE_X10Y19         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.191    -1.969 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.804    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.785 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.046    -0.739    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y19         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[18]/C
                         clock pessimism              0.100    -0.639    
    SLICE_X10Y19         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046    -0.593    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[18]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.341%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      0.923ns (routing 0.459ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.510ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.926    -1.730 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.585    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.568 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          0.923    -0.645    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039    -0.606 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[15]/Q
                         net (fo=3, routed)           0.059    -0.547    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[15]
    SLICE_X10Y18         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018    -0.529 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007    -0.522    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[8]_i_1_n_10
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.191    -1.969 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.804    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.785 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.045    -0.740    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y18         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[15]/C
                         clock pessimism              0.101    -0.639    
    SLICE_X10Y18         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046    -0.593    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[15]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.057ns (45.600%)  route 0.068ns (54.400%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      0.922ns (routing 0.459ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.510ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.926    -1.730 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.585    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.568 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          0.922    -0.646    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y19         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039    -0.607 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[23]/Q
                         net (fo=3, routed)           0.061    -0.546    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[23]
    SLICE_X10Y19         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018    -0.528 r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.007    -0.521    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[16]_i_1_n_10
    SLICE_X10Y19         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.191    -1.969 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.804    i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.785 r  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=30, routed)          1.045    -0.740    i_design_1_wrapper/design_1_i/led_control_0/inst/ap_clk
    SLICE_X10Y19         FDRE                                         r  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[23]/C
                         clock pessimism              0.100    -0.640    
    SLICE_X10Y19         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046    -0.594    i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[23]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y38  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         10.000      8.750      MMCM_X0Y1     i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            0.550         10.000      9.450      SLICE_X10Y21  i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y21  i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y21  i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y17  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y18  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y18  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y18  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y18  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X10Y21  i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y21  i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y21  i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y21  i_design_1_wrapper/design_1_i/led_control_0/inst/storemerge_reg_53_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y17  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y18  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y18  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y18  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y18  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y18  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X10Y21  i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y17  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y17  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y17  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y17  i_design_1_wrapper/design_1_i/led_control_0/inst/i_reg_65_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X10Y21  i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y21  i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y21  i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y21  i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y21  i_design_1_wrapper/design_1_i/led_control_0/inst/ap_CS_fsm_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.499         5.000       3.501      BUFGCE_X0Y44  i_design_1_wrapper/design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.250         5.000       3.750      MMCM_X0Y1     i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.250         5.000       3.750      MMCM_X0Y1     i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCM_X0Y1     i_design_1_wrapper/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBIN



