-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity accel_conv2d_aggregate_channels_14u_14u_32u_64u_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_channel_map_stream_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_0_empty_n : IN STD_LOGIC;
    in_channel_map_stream_0_read : OUT STD_LOGIC;
    in_channel_map_stream_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_1_empty_n : IN STD_LOGIC;
    in_channel_map_stream_1_read : OUT STD_LOGIC;
    in_channel_map_stream_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_2_empty_n : IN STD_LOGIC;
    in_channel_map_stream_2_read : OUT STD_LOGIC;
    in_channel_map_stream_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_3_empty_n : IN STD_LOGIC;
    in_channel_map_stream_3_read : OUT STD_LOGIC;
    in_channel_map_stream_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_4_empty_n : IN STD_LOGIC;
    in_channel_map_stream_4_read : OUT STD_LOGIC;
    in_channel_map_stream_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_5_empty_n : IN STD_LOGIC;
    in_channel_map_stream_5_read : OUT STD_LOGIC;
    in_channel_map_stream_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_6_empty_n : IN STD_LOGIC;
    in_channel_map_stream_6_read : OUT STD_LOGIC;
    in_channel_map_stream_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_7_empty_n : IN STD_LOGIC;
    in_channel_map_stream_7_read : OUT STD_LOGIC;
    in_channel_map_stream_8_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_8_empty_n : IN STD_LOGIC;
    in_channel_map_stream_8_read : OUT STD_LOGIC;
    in_channel_map_stream_9_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_9_empty_n : IN STD_LOGIC;
    in_channel_map_stream_9_read : OUT STD_LOGIC;
    in_channel_map_stream_10_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_10_empty_n : IN STD_LOGIC;
    in_channel_map_stream_10_read : OUT STD_LOGIC;
    in_channel_map_stream_11_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_11_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_11_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_11_empty_n : IN STD_LOGIC;
    in_channel_map_stream_11_read : OUT STD_LOGIC;
    in_channel_map_stream_1213_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_1213_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_1213_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_1213_empty_n : IN STD_LOGIC;
    in_channel_map_stream_1213_read : OUT STD_LOGIC;
    in_channel_map_stream_13_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_13_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_13_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_13_empty_n : IN STD_LOGIC;
    in_channel_map_stream_13_read : OUT STD_LOGIC;
    in_channel_map_stream_14_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_14_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_14_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_14_empty_n : IN STD_LOGIC;
    in_channel_map_stream_14_read : OUT STD_LOGIC;
    in_channel_map_stream_15_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_15_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_15_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_15_empty_n : IN STD_LOGIC;
    in_channel_map_stream_15_read : OUT STD_LOGIC;
    in_channel_map_stream_16_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_16_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_16_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_16_empty_n : IN STD_LOGIC;
    in_channel_map_stream_16_read : OUT STD_LOGIC;
    in_channel_map_stream_17_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_17_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_17_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_17_empty_n : IN STD_LOGIC;
    in_channel_map_stream_17_read : OUT STD_LOGIC;
    in_channel_map_stream_18_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_18_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_18_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_18_empty_n : IN STD_LOGIC;
    in_channel_map_stream_18_read : OUT STD_LOGIC;
    in_channel_map_stream_19_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_19_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_19_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_19_empty_n : IN STD_LOGIC;
    in_channel_map_stream_19_read : OUT STD_LOGIC;
    in_channel_map_stream_20_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_20_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_20_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_20_empty_n : IN STD_LOGIC;
    in_channel_map_stream_20_read : OUT STD_LOGIC;
    in_channel_map_stream_21_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_21_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_21_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_21_empty_n : IN STD_LOGIC;
    in_channel_map_stream_21_read : OUT STD_LOGIC;
    in_channel_map_stream_22_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_22_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_22_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_22_empty_n : IN STD_LOGIC;
    in_channel_map_stream_22_read : OUT STD_LOGIC;
    in_channel_map_stream_2325_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_2325_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_2325_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_2325_empty_n : IN STD_LOGIC;
    in_channel_map_stream_2325_read : OUT STD_LOGIC;
    in_channel_map_stream_24_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_24_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_24_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_24_empty_n : IN STD_LOGIC;
    in_channel_map_stream_24_read : OUT STD_LOGIC;
    in_channel_map_stream_25_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_25_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_25_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_25_empty_n : IN STD_LOGIC;
    in_channel_map_stream_25_read : OUT STD_LOGIC;
    in_channel_map_stream_26_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_26_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_26_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_26_empty_n : IN STD_LOGIC;
    in_channel_map_stream_26_read : OUT STD_LOGIC;
    in_channel_map_stream_27_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_27_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_27_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_27_empty_n : IN STD_LOGIC;
    in_channel_map_stream_27_read : OUT STD_LOGIC;
    in_channel_map_stream_28_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_28_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_28_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_28_empty_n : IN STD_LOGIC;
    in_channel_map_stream_28_read : OUT STD_LOGIC;
    in_channel_map_stream_29_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_29_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_29_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_29_empty_n : IN STD_LOGIC;
    in_channel_map_stream_29_read : OUT STD_LOGIC;
    in_channel_map_stream_30_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_30_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_30_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_30_empty_n : IN STD_LOGIC;
    in_channel_map_stream_30_read : OUT STD_LOGIC;
    in_channel_map_stream_31_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_channel_map_stream_31_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_31_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_channel_map_stream_31_empty_n : IN STD_LOGIC;
    in_channel_map_stream_31_read : OUT STD_LOGIC;
    conv2d_64_feature_map_stream125_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv2d_64_feature_map_stream125_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    conv2d_64_feature_map_stream125_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    conv2d_64_feature_map_stream125_full_n : IN STD_LOGIC;
    conv2d_64_feature_map_stream125_write : OUT STD_LOGIC;
    conv2d_64_activations_stream126_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    conv2d_64_activations_stream126_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
    conv2d_64_activations_stream126_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
    conv2d_64_activations_stream126_full_n : IN STD_LOGIC;
    conv2d_64_activations_stream126_write : OUT STD_LOGIC;
    conv2d_64_f_map_out132_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv2d_64_f_map_out132_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
    conv2d_64_f_map_out132_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
    conv2d_64_f_map_out132_full_n : IN STD_LOGIC;
    conv2d_64_f_map_out132_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    biases_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    biases_ce0 : OUT STD_LOGIC;
    biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of accel_conv2d_aggregate_channels_14u_14u_32u_64u_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv14_3100 : STD_LOGIC_VECTOR (13 downto 0) := "11000100000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln323_fu_501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_delayed : STD_LOGIC;
    signal in_channel_map_stream_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal in_channel_map_stream_1_blk_n : STD_LOGIC;
    signal in_channel_map_stream_2_blk_n : STD_LOGIC;
    signal in_channel_map_stream_3_blk_n : STD_LOGIC;
    signal in_channel_map_stream_4_blk_n : STD_LOGIC;
    signal in_channel_map_stream_5_blk_n : STD_LOGIC;
    signal in_channel_map_stream_6_blk_n : STD_LOGIC;
    signal in_channel_map_stream_7_blk_n : STD_LOGIC;
    signal in_channel_map_stream_8_blk_n : STD_LOGIC;
    signal in_channel_map_stream_9_blk_n : STD_LOGIC;
    signal in_channel_map_stream_10_blk_n : STD_LOGIC;
    signal in_channel_map_stream_11_blk_n : STD_LOGIC;
    signal in_channel_map_stream_1213_blk_n : STD_LOGIC;
    signal in_channel_map_stream_13_blk_n : STD_LOGIC;
    signal in_channel_map_stream_14_blk_n : STD_LOGIC;
    signal in_channel_map_stream_15_blk_n : STD_LOGIC;
    signal in_channel_map_stream_16_blk_n : STD_LOGIC;
    signal in_channel_map_stream_17_blk_n : STD_LOGIC;
    signal in_channel_map_stream_18_blk_n : STD_LOGIC;
    signal in_channel_map_stream_19_blk_n : STD_LOGIC;
    signal in_channel_map_stream_20_blk_n : STD_LOGIC;
    signal in_channel_map_stream_21_blk_n : STD_LOGIC;
    signal in_channel_map_stream_22_blk_n : STD_LOGIC;
    signal in_channel_map_stream_2325_blk_n : STD_LOGIC;
    signal in_channel_map_stream_24_blk_n : STD_LOGIC;
    signal in_channel_map_stream_25_blk_n : STD_LOGIC;
    signal in_channel_map_stream_26_blk_n : STD_LOGIC;
    signal in_channel_map_stream_27_blk_n : STD_LOGIC;
    signal in_channel_map_stream_28_blk_n : STD_LOGIC;
    signal in_channel_map_stream_29_blk_n : STD_LOGIC;
    signal in_channel_map_stream_30_blk_n : STD_LOGIC;
    signal in_channel_map_stream_31_blk_n : STD_LOGIC;
    signal conv2d_64_feature_map_stream125_blk_n : STD_LOGIC;
    signal conv2d_64_activations_stream126_blk_n : STD_LOGIC;
    signal conv2d_64_f_map_out132_blk_n : STD_LOGIC;
    signal in_channel_map_stream_0_read_reg_710 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_1_read_reg_715 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_2_read_reg_720 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_3_read_reg_725 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_4_read_reg_730 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_5_read_reg_735 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_6_read_reg_740 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_7_read_reg_745 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_8_read_reg_750 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_9_read_reg_755 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_10_read_reg_760 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_11_read_reg_765 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_1213_read_reg_770 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_13_read_reg_775 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_14_read_reg_780 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_14_read_reg_780_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_14_read_reg_780_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_14_read_reg_780_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_15_read_reg_785 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_16_read_reg_790 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_17_read_reg_795 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_18_read_reg_800 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_19_read_reg_805 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_20_read_reg_810 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_21_read_reg_815 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_22_read_reg_820 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_2325_read_reg_825 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_24_read_reg_830 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_25_read_reg_835 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_26_read_reg_840 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_27_read_reg_845 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_28_read_reg_850 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_29_read_reg_855 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_29_read_reg_855_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_29_read_reg_855_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_29_read_reg_855_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_30_read_reg_860 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_channel_map_stream_31_read_reg_865 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_sum_reg_1025 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_354_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp34_reg_1030 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp34_reg_1030_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp34_reg_1030_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp34_reg_1030_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_358_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp36_reg_1035 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_362_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp37_reg_1040 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_366_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp40_reg_1045 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_370_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp41_reg_1050 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_374_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp43_reg_1055 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_378_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp44_reg_1060 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_382_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp48_reg_1065 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_386_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp49_reg_1070 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_390_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp51_reg_1075 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_394_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp52_reg_1080 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_398_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp55_reg_1085 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_402_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp56_reg_1090 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_406_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp58_reg_1095 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp58_reg_1095_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp58_reg_1095_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp58_reg_1095_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_410_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp60_reg_1100 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_414_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp33_reg_1115 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_418_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp35_reg_1120 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp35_reg_1120_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp35_reg_1120_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp35_reg_1120_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_422_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp39_reg_1125 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_426_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp42_reg_1130 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_430_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp47_reg_1135 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_434_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp50_reg_1140 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_438_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp54_reg_1145 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp54_reg_1145_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp54_reg_1145_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp54_reg_1145_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_442_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp59_reg_1150 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_446_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_reg_1155 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_450_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp38_reg_1160 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp38_reg_1160_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp38_reg_1160_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp38_reg_1160_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_454_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp46_reg_1165 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp46_reg_1165_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp46_reg_1165_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp46_reg_1165_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_458_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp57_reg_1170 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_462_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp31_reg_1175 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_466_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp53_reg_1180 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_470_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp30_reg_1185 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_474_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp45_reg_1190 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_478_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_sum_18720_s_reg_1195 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_sum_18720_s_reg_1195_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_1_cast_fu_655_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal filter_fu_120 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln324_fu_660_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_init_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_init_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_init_pp0_iter3_reg : STD_LOGIC;
    signal ap_sig_allocacmp_filter_load : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_fu_124 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln323_fu_507_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln174_fu_682_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_354_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_354_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_358_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_358_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_362_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_362_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_366_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_366_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_370_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_370_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_374_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_374_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_378_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_378_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_382_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_382_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_386_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_386_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_390_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_390_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_394_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_394_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_398_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_398_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_402_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_402_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_406_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_406_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_410_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_410_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_414_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_442_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln324_fu_641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln323_fu_647_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal bitcast_ln174_fu_679_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_354_ce : STD_LOGIC;
    signal grp_fu_358_ce : STD_LOGIC;
    signal grp_fu_362_ce : STD_LOGIC;
    signal grp_fu_366_ce : STD_LOGIC;
    signal grp_fu_370_ce : STD_LOGIC;
    signal grp_fu_374_ce : STD_LOGIC;
    signal grp_fu_378_ce : STD_LOGIC;
    signal grp_fu_382_ce : STD_LOGIC;
    signal grp_fu_386_ce : STD_LOGIC;
    signal grp_fu_390_ce : STD_LOGIC;
    signal grp_fu_394_ce : STD_LOGIC;
    signal grp_fu_398_ce : STD_LOGIC;
    signal grp_fu_402_ce : STD_LOGIC;
    signal grp_fu_406_ce : STD_LOGIC;
    signal grp_fu_410_ce : STD_LOGIC;
    signal grp_fu_414_ce : STD_LOGIC;
    signal grp_fu_418_ce : STD_LOGIC;
    signal grp_fu_422_ce : STD_LOGIC;
    signal grp_fu_426_ce : STD_LOGIC;
    signal grp_fu_430_ce : STD_LOGIC;
    signal grp_fu_434_ce : STD_LOGIC;
    signal grp_fu_438_ce : STD_LOGIC;
    signal grp_fu_442_ce : STD_LOGIC;
    signal grp_fu_446_ce : STD_LOGIC;
    signal grp_fu_450_ce : STD_LOGIC;
    signal grp_fu_454_ce : STD_LOGIC;
    signal grp_fu_458_ce : STD_LOGIC;
    signal grp_fu_462_ce : STD_LOGIC;
    signal grp_fu_466_ce : STD_LOGIC;
    signal grp_fu_470_ce : STD_LOGIC;
    signal grp_fu_474_ce : STD_LOGIC;
    signal grp_fu_478_ce : STD_LOGIC;
    signal grp_fu_482_ce : STD_LOGIC;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_917 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component accel_fadd_32ns_32ns_32_3_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component accel_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component accel_flow_control_loop_delay_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_loop_exit_ready_delayed : IN STD_LOGIC );
    end component;



begin
    fadd_32ns_32ns_32_3_full_dsp_1_U19692 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_354_p0,
        din1 => grp_fu_354_p1,
        ce => grp_fu_354_ce,
        dout => grp_fu_354_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19693 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_358_p0,
        din1 => grp_fu_358_p1,
        ce => grp_fu_358_ce,
        dout => grp_fu_358_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19694 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_362_p0,
        din1 => grp_fu_362_p1,
        ce => grp_fu_362_ce,
        dout => grp_fu_362_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19695 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_366_p0,
        din1 => grp_fu_366_p1,
        ce => grp_fu_366_ce,
        dout => grp_fu_366_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19696 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_370_p0,
        din1 => grp_fu_370_p1,
        ce => grp_fu_370_ce,
        dout => grp_fu_370_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19697 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_374_p0,
        din1 => grp_fu_374_p1,
        ce => grp_fu_374_ce,
        dout => grp_fu_374_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19698 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_378_p0,
        din1 => grp_fu_378_p1,
        ce => grp_fu_378_ce,
        dout => grp_fu_378_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19699 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_382_p0,
        din1 => grp_fu_382_p1,
        ce => grp_fu_382_ce,
        dout => grp_fu_382_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19700 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_386_p0,
        din1 => grp_fu_386_p1,
        ce => grp_fu_386_ce,
        dout => grp_fu_386_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19701 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_390_p0,
        din1 => grp_fu_390_p1,
        ce => grp_fu_390_ce,
        dout => grp_fu_390_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19702 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_394_p0,
        din1 => grp_fu_394_p1,
        ce => grp_fu_394_ce,
        dout => grp_fu_394_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19703 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_398_p0,
        din1 => grp_fu_398_p1,
        ce => grp_fu_398_ce,
        dout => grp_fu_398_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19704 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_402_p0,
        din1 => grp_fu_402_p1,
        ce => grp_fu_402_ce,
        dout => grp_fu_402_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19705 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_406_p0,
        din1 => grp_fu_406_p1,
        ce => grp_fu_406_ce,
        dout => grp_fu_406_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19706 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_410_p0,
        din1 => grp_fu_410_p1,
        ce => grp_fu_410_ce,
        dout => grp_fu_410_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19707 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => temp_sum_reg_1025,
        din1 => grp_fu_414_p1,
        ce => grp_fu_414_ce,
        dout => grp_fu_414_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19708 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp37_reg_1040,
        din1 => tmp36_reg_1035,
        ce => grp_fu_418_ce,
        dout => grp_fu_418_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19709 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp41_reg_1050,
        din1 => tmp40_reg_1045,
        ce => grp_fu_422_ce,
        dout => grp_fu_422_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19710 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp44_reg_1060,
        din1 => tmp43_reg_1055,
        ce => grp_fu_426_ce,
        dout => grp_fu_426_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19711 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp49_reg_1070,
        din1 => tmp48_reg_1065,
        ce => grp_fu_430_ce,
        dout => grp_fu_430_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19712 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp52_reg_1080,
        din1 => tmp51_reg_1075,
        ce => grp_fu_434_ce,
        dout => grp_fu_434_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19713 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp56_reg_1090,
        din1 => tmp55_reg_1085,
        ce => grp_fu_438_ce,
        dout => grp_fu_438_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19714 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp60_reg_1100,
        din1 => grp_fu_442_p1,
        ce => grp_fu_442_ce,
        dout => grp_fu_442_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19715 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp34_reg_1030_pp0_iter7_reg,
        din1 => tmp33_reg_1115,
        ce => grp_fu_446_ce,
        dout => grp_fu_446_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19716 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp42_reg_1130,
        din1 => tmp39_reg_1125,
        ce => grp_fu_450_ce,
        dout => grp_fu_450_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19717 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp50_reg_1140,
        din1 => tmp47_reg_1135,
        ce => grp_fu_454_ce,
        dout => grp_fu_454_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19718 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp59_reg_1150,
        din1 => tmp58_reg_1095_pp0_iter7_reg,
        ce => grp_fu_458_ce,
        dout => grp_fu_458_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19719 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp35_reg_1120_pp0_iter10_reg,
        din1 => tmp32_reg_1155,
        ce => grp_fu_462_ce,
        dout => grp_fu_462_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19720 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp57_reg_1170,
        din1 => tmp54_reg_1145_pp0_iter10_reg,
        ce => grp_fu_466_ce,
        dout => grp_fu_466_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19721 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp38_reg_1160_pp0_iter13_reg,
        din1 => tmp31_reg_1175,
        ce => grp_fu_470_ce,
        dout => grp_fu_470_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19722 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp53_reg_1180,
        din1 => tmp46_reg_1165_pp0_iter13_reg,
        ce => grp_fu_474_ce,
        dout => grp_fu_474_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U19723 : component accel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp45_reg_1190,
        din1 => tmp30_reg_1185,
        ce => grp_fu_478_ce,
        dout => grp_fu_478_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U19724 : component accel_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => temp_sum_18720_s_reg_1195,
        din1 => ap_const_lv32_0,
        ce => grp_fu_482_ce,
        opcode => ap_const_lv5_2,
        dout => grp_fu_482_p2);

    flow_control_loop_delay_pipe_U : component accel_flow_control_loop_delay_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue,
        ap_loop_exit_ready_delayed => ap_loop_exit_ready_delayed);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    filter_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                filter_fu_120 <= add_ln324_fu_660_p2;
            end if;
        end if;
    end process;

    indvar_flatten_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_917)) then
                if ((icmp_ln323_fu_501_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_124 <= add_ln323_fu_507_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_124 <= ap_const_lv14_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
                ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                ap_loop_init_pp0_iter1_reg <= ap_loop_init;
                ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
                in_channel_map_stream_0_read_reg_710 <= in_channel_map_stream_0_dout;
                in_channel_map_stream_10_read_reg_760 <= in_channel_map_stream_10_dout;
                in_channel_map_stream_11_read_reg_765 <= in_channel_map_stream_11_dout;
                in_channel_map_stream_1213_read_reg_770 <= in_channel_map_stream_1213_dout;
                in_channel_map_stream_13_read_reg_775 <= in_channel_map_stream_13_dout;
                in_channel_map_stream_14_read_reg_780 <= in_channel_map_stream_14_dout;
                in_channel_map_stream_15_read_reg_785 <= in_channel_map_stream_15_dout;
                in_channel_map_stream_16_read_reg_790 <= in_channel_map_stream_16_dout;
                in_channel_map_stream_17_read_reg_795 <= in_channel_map_stream_17_dout;
                in_channel_map_stream_18_read_reg_800 <= in_channel_map_stream_18_dout;
                in_channel_map_stream_19_read_reg_805 <= in_channel_map_stream_19_dout;
                in_channel_map_stream_1_read_reg_715 <= in_channel_map_stream_1_dout;
                in_channel_map_stream_20_read_reg_810 <= in_channel_map_stream_20_dout;
                in_channel_map_stream_21_read_reg_815 <= in_channel_map_stream_21_dout;
                in_channel_map_stream_22_read_reg_820 <= in_channel_map_stream_22_dout;
                in_channel_map_stream_2325_read_reg_825 <= in_channel_map_stream_2325_dout;
                in_channel_map_stream_24_read_reg_830 <= in_channel_map_stream_24_dout;
                in_channel_map_stream_25_read_reg_835 <= in_channel_map_stream_25_dout;
                in_channel_map_stream_26_read_reg_840 <= in_channel_map_stream_26_dout;
                in_channel_map_stream_27_read_reg_845 <= in_channel_map_stream_27_dout;
                in_channel_map_stream_28_read_reg_850 <= in_channel_map_stream_28_dout;
                in_channel_map_stream_29_read_reg_855 <= in_channel_map_stream_29_dout;
                in_channel_map_stream_2_read_reg_720 <= in_channel_map_stream_2_dout;
                in_channel_map_stream_30_read_reg_860 <= in_channel_map_stream_30_dout;
                in_channel_map_stream_31_read_reg_865 <= in_channel_map_stream_31_dout;
                in_channel_map_stream_3_read_reg_725 <= in_channel_map_stream_3_dout;
                in_channel_map_stream_4_read_reg_730 <= in_channel_map_stream_4_dout;
                in_channel_map_stream_5_read_reg_735 <= in_channel_map_stream_5_dout;
                in_channel_map_stream_6_read_reg_740 <= in_channel_map_stream_6_dout;
                in_channel_map_stream_7_read_reg_745 <= in_channel_map_stream_7_dout;
                in_channel_map_stream_8_read_reg_750 <= in_channel_map_stream_8_dout;
                in_channel_map_stream_9_read_reg_755 <= in_channel_map_stream_9_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                ap_loop_init_pp0_iter3_reg <= ap_loop_init_pp0_iter2_reg;
                in_channel_map_stream_14_read_reg_780_pp0_iter2_reg <= in_channel_map_stream_14_read_reg_780;
                in_channel_map_stream_14_read_reg_780_pp0_iter3_reg <= in_channel_map_stream_14_read_reg_780_pp0_iter2_reg;
                in_channel_map_stream_14_read_reg_780_pp0_iter4_reg <= in_channel_map_stream_14_read_reg_780_pp0_iter3_reg;
                in_channel_map_stream_29_read_reg_855_pp0_iter2_reg <= in_channel_map_stream_29_read_reg_855;
                in_channel_map_stream_29_read_reg_855_pp0_iter3_reg <= in_channel_map_stream_29_read_reg_855_pp0_iter2_reg;
                in_channel_map_stream_29_read_reg_855_pp0_iter4_reg <= in_channel_map_stream_29_read_reg_855_pp0_iter3_reg;
                temp_sum_18720_s_reg_1195 <= grp_fu_478_p2;
                temp_sum_18720_s_reg_1195_pp0_iter20_reg <= temp_sum_18720_s_reg_1195;
                temp_sum_reg_1025 <= biases_q0;
                tmp30_reg_1185 <= grp_fu_470_p2;
                tmp31_reg_1175 <= grp_fu_462_p2;
                tmp32_reg_1155 <= grp_fu_446_p2;
                tmp33_reg_1115 <= grp_fu_414_p2;
                tmp34_reg_1030 <= grp_fu_354_p2;
                tmp34_reg_1030_pp0_iter5_reg <= tmp34_reg_1030;
                tmp34_reg_1030_pp0_iter6_reg <= tmp34_reg_1030_pp0_iter5_reg;
                tmp34_reg_1030_pp0_iter7_reg <= tmp34_reg_1030_pp0_iter6_reg;
                tmp35_reg_1120 <= grp_fu_418_p2;
                tmp35_reg_1120_pp0_iter10_reg <= tmp35_reg_1120_pp0_iter9_reg;
                tmp35_reg_1120_pp0_iter8_reg <= tmp35_reg_1120;
                tmp35_reg_1120_pp0_iter9_reg <= tmp35_reg_1120_pp0_iter8_reg;
                tmp36_reg_1035 <= grp_fu_358_p2;
                tmp37_reg_1040 <= grp_fu_362_p2;
                tmp38_reg_1160 <= grp_fu_450_p2;
                tmp38_reg_1160_pp0_iter11_reg <= tmp38_reg_1160;
                tmp38_reg_1160_pp0_iter12_reg <= tmp38_reg_1160_pp0_iter11_reg;
                tmp38_reg_1160_pp0_iter13_reg <= tmp38_reg_1160_pp0_iter12_reg;
                tmp39_reg_1125 <= grp_fu_422_p2;
                tmp40_reg_1045 <= grp_fu_366_p2;
                tmp41_reg_1050 <= grp_fu_370_p2;
                tmp42_reg_1130 <= grp_fu_426_p2;
                tmp43_reg_1055 <= grp_fu_374_p2;
                tmp44_reg_1060 <= grp_fu_378_p2;
                tmp45_reg_1190 <= grp_fu_474_p2;
                tmp46_reg_1165 <= grp_fu_454_p2;
                tmp46_reg_1165_pp0_iter11_reg <= tmp46_reg_1165;
                tmp46_reg_1165_pp0_iter12_reg <= tmp46_reg_1165_pp0_iter11_reg;
                tmp46_reg_1165_pp0_iter13_reg <= tmp46_reg_1165_pp0_iter12_reg;
                tmp47_reg_1135 <= grp_fu_430_p2;
                tmp48_reg_1065 <= grp_fu_382_p2;
                tmp49_reg_1070 <= grp_fu_386_p2;
                tmp50_reg_1140 <= grp_fu_434_p2;
                tmp51_reg_1075 <= grp_fu_390_p2;
                tmp52_reg_1080 <= grp_fu_394_p2;
                tmp53_reg_1180 <= grp_fu_466_p2;
                tmp54_reg_1145 <= grp_fu_438_p2;
                tmp54_reg_1145_pp0_iter10_reg <= tmp54_reg_1145_pp0_iter9_reg;
                tmp54_reg_1145_pp0_iter8_reg <= tmp54_reg_1145;
                tmp54_reg_1145_pp0_iter9_reg <= tmp54_reg_1145_pp0_iter8_reg;
                tmp55_reg_1085 <= grp_fu_398_p2;
                tmp56_reg_1090 <= grp_fu_402_p2;
                tmp57_reg_1170 <= grp_fu_458_p2;
                tmp58_reg_1095 <= grp_fu_406_p2;
                tmp58_reg_1095_pp0_iter5_reg <= tmp58_reg_1095;
                tmp58_reg_1095_pp0_iter6_reg <= tmp58_reg_1095_pp0_iter5_reg;
                tmp58_reg_1095_pp0_iter7_reg <= tmp58_reg_1095_pp0_iter6_reg;
                tmp59_reg_1150 <= grp_fu_442_p2;
                tmp60_reg_1100 <= grp_fu_410_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln323_fu_507_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv14_1));
    add_ln324_fu_660_p2 <= std_logic_vector(unsigned(select_ln323_fu_647_p3) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_00001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter21, ap_done_reg, in_channel_map_stream_0_empty_n, in_channel_map_stream_1_empty_n, in_channel_map_stream_2_empty_n, in_channel_map_stream_3_empty_n, in_channel_map_stream_4_empty_n, in_channel_map_stream_5_empty_n, in_channel_map_stream_6_empty_n, in_channel_map_stream_7_empty_n, in_channel_map_stream_8_empty_n, in_channel_map_stream_9_empty_n, in_channel_map_stream_10_empty_n, in_channel_map_stream_11_empty_n, in_channel_map_stream_1213_empty_n, in_channel_map_stream_13_empty_n, in_channel_map_stream_14_empty_n, in_channel_map_stream_15_empty_n, in_channel_map_stream_16_empty_n, in_channel_map_stream_17_empty_n, in_channel_map_stream_18_empty_n, in_channel_map_stream_19_empty_n, in_channel_map_stream_20_empty_n, in_channel_map_stream_21_empty_n, in_channel_map_stream_22_empty_n, in_channel_map_stream_2325_empty_n, in_channel_map_stream_24_empty_n, in_channel_map_stream_25_empty_n, in_channel_map_stream_26_empty_n, in_channel_map_stream_27_empty_n, in_channel_map_stream_28_empty_n, in_channel_map_stream_29_empty_n, in_channel_map_stream_30_empty_n, in_channel_map_stream_31_empty_n, conv2d_64_feature_map_stream125_full_n, conv2d_64_activations_stream126_full_n, conv2d_64_f_map_out132_full_n, ap_start_int)
    begin
                ap_block_pp0_stage0_00001 <= (((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and ((conv2d_64_f_map_out132_full_n = ap_const_logic_0) or (conv2d_64_activations_stream126_full_n = ap_const_logic_0) or (conv2d_64_feature_map_stream125_full_n = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((in_channel_map_stream_31_empty_n = ap_const_logic_0) or (in_channel_map_stream_30_empty_n = ap_const_logic_0) or (in_channel_map_stream_29_empty_n = ap_const_logic_0) or (in_channel_map_stream_28_empty_n = ap_const_logic_0) or (in_channel_map_stream_27_empty_n = ap_const_logic_0) or (in_channel_map_stream_26_empty_n = ap_const_logic_0) or (in_channel_map_stream_25_empty_n = ap_const_logic_0) or (in_channel_map_stream_24_empty_n = ap_const_logic_0) or (in_channel_map_stream_2325_empty_n = ap_const_logic_0) or (in_channel_map_stream_22_empty_n = ap_const_logic_0) or (in_channel_map_stream_21_empty_n = ap_const_logic_0) or (in_channel_map_stream_20_empty_n = ap_const_logic_0) or (in_channel_map_stream_19_empty_n = ap_const_logic_0) or (in_channel_map_stream_18_empty_n = ap_const_logic_0) or (in_channel_map_stream_17_empty_n = ap_const_logic_0) or (in_channel_map_stream_16_empty_n = ap_const_logic_0) or (in_channel_map_stream_15_empty_n = ap_const_logic_0) or (in_channel_map_stream_14_empty_n = ap_const_logic_0) or (in_channel_map_stream_13_empty_n = ap_const_logic_0) or (in_channel_map_stream_1213_empty_n = ap_const_logic_0) or (in_channel_map_stream_11_empty_n = ap_const_logic_0) or (in_channel_map_stream_10_empty_n = ap_const_logic_0) or (in_channel_map_stream_9_empty_n = ap_const_logic_0) or (in_channel_map_stream_8_empty_n = ap_const_logic_0) or (in_channel_map_stream_7_empty_n = ap_const_logic_0) or (in_channel_map_stream_6_empty_n = ap_const_logic_0) or (in_channel_map_stream_5_empty_n = ap_const_logic_0) or (in_channel_map_stream_4_empty_n = ap_const_logic_0) or (in_channel_map_stream_3_empty_n = ap_const_logic_0) or (in_channel_map_stream_2_empty_n = ap_const_logic_0) or (in_channel_map_stream_1_empty_n = ap_const_logic_0) or (in_channel_map_stream_0_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter21, ap_done_reg, in_channel_map_stream_0_empty_n, in_channel_map_stream_1_empty_n, in_channel_map_stream_2_empty_n, in_channel_map_stream_3_empty_n, in_channel_map_stream_4_empty_n, in_channel_map_stream_5_empty_n, in_channel_map_stream_6_empty_n, in_channel_map_stream_7_empty_n, in_channel_map_stream_8_empty_n, in_channel_map_stream_9_empty_n, in_channel_map_stream_10_empty_n, in_channel_map_stream_11_empty_n, in_channel_map_stream_1213_empty_n, in_channel_map_stream_13_empty_n, in_channel_map_stream_14_empty_n, in_channel_map_stream_15_empty_n, in_channel_map_stream_16_empty_n, in_channel_map_stream_17_empty_n, in_channel_map_stream_18_empty_n, in_channel_map_stream_19_empty_n, in_channel_map_stream_20_empty_n, in_channel_map_stream_21_empty_n, in_channel_map_stream_22_empty_n, in_channel_map_stream_2325_empty_n, in_channel_map_stream_24_empty_n, in_channel_map_stream_25_empty_n, in_channel_map_stream_26_empty_n, in_channel_map_stream_27_empty_n, in_channel_map_stream_28_empty_n, in_channel_map_stream_29_empty_n, in_channel_map_stream_30_empty_n, in_channel_map_stream_31_empty_n, conv2d_64_feature_map_stream125_full_n, conv2d_64_activations_stream126_full_n, conv2d_64_f_map_out132_full_n, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and ((conv2d_64_f_map_out132_full_n = ap_const_logic_0) or (conv2d_64_activations_stream126_full_n = ap_const_logic_0) or (conv2d_64_feature_map_stream125_full_n = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((in_channel_map_stream_31_empty_n = ap_const_logic_0) or (in_channel_map_stream_30_empty_n = ap_const_logic_0) or (in_channel_map_stream_29_empty_n = ap_const_logic_0) or (in_channel_map_stream_28_empty_n = ap_const_logic_0) or (in_channel_map_stream_27_empty_n = ap_const_logic_0) or (in_channel_map_stream_26_empty_n = ap_const_logic_0) or (in_channel_map_stream_25_empty_n = ap_const_logic_0) or (in_channel_map_stream_24_empty_n = ap_const_logic_0) or (in_channel_map_stream_2325_empty_n = ap_const_logic_0) or (in_channel_map_stream_22_empty_n = ap_const_logic_0) or (in_channel_map_stream_21_empty_n = ap_const_logic_0) or (in_channel_map_stream_20_empty_n = ap_const_logic_0) or (in_channel_map_stream_19_empty_n = ap_const_logic_0) or (in_channel_map_stream_18_empty_n = ap_const_logic_0) or (in_channel_map_stream_17_empty_n = ap_const_logic_0) or (in_channel_map_stream_16_empty_n = ap_const_logic_0) or (in_channel_map_stream_15_empty_n = ap_const_logic_0) or (in_channel_map_stream_14_empty_n = ap_const_logic_0) or (in_channel_map_stream_13_empty_n = ap_const_logic_0) or (in_channel_map_stream_1213_empty_n = ap_const_logic_0) or (in_channel_map_stream_11_empty_n = ap_const_logic_0) or (in_channel_map_stream_10_empty_n = ap_const_logic_0) or (in_channel_map_stream_9_empty_n = ap_const_logic_0) or (in_channel_map_stream_8_empty_n = ap_const_logic_0) or (in_channel_map_stream_7_empty_n = ap_const_logic_0) or (in_channel_map_stream_6_empty_n = ap_const_logic_0) or (in_channel_map_stream_5_empty_n = ap_const_logic_0) or (in_channel_map_stream_4_empty_n = ap_const_logic_0) or (in_channel_map_stream_3_empty_n = ap_const_logic_0) or (in_channel_map_stream_2_empty_n = ap_const_logic_0) or (in_channel_map_stream_1_empty_n = ap_const_logic_0) or (in_channel_map_stream_0_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter21, ap_done_reg, in_channel_map_stream_0_empty_n, in_channel_map_stream_1_empty_n, in_channel_map_stream_2_empty_n, in_channel_map_stream_3_empty_n, in_channel_map_stream_4_empty_n, in_channel_map_stream_5_empty_n, in_channel_map_stream_6_empty_n, in_channel_map_stream_7_empty_n, in_channel_map_stream_8_empty_n, in_channel_map_stream_9_empty_n, in_channel_map_stream_10_empty_n, in_channel_map_stream_11_empty_n, in_channel_map_stream_1213_empty_n, in_channel_map_stream_13_empty_n, in_channel_map_stream_14_empty_n, in_channel_map_stream_15_empty_n, in_channel_map_stream_16_empty_n, in_channel_map_stream_17_empty_n, in_channel_map_stream_18_empty_n, in_channel_map_stream_19_empty_n, in_channel_map_stream_20_empty_n, in_channel_map_stream_21_empty_n, in_channel_map_stream_22_empty_n, in_channel_map_stream_2325_empty_n, in_channel_map_stream_24_empty_n, in_channel_map_stream_25_empty_n, in_channel_map_stream_26_empty_n, in_channel_map_stream_27_empty_n, in_channel_map_stream_28_empty_n, in_channel_map_stream_29_empty_n, in_channel_map_stream_30_empty_n, in_channel_map_stream_31_empty_n, conv2d_64_feature_map_stream125_full_n, conv2d_64_activations_stream126_full_n, conv2d_64_f_map_out132_full_n, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and ((conv2d_64_f_map_out132_full_n = ap_const_logic_0) or (conv2d_64_activations_stream126_full_n = ap_const_logic_0) or (conv2d_64_feature_map_stream125_full_n = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((in_channel_map_stream_31_empty_n = ap_const_logic_0) or (in_channel_map_stream_30_empty_n = ap_const_logic_0) or (in_channel_map_stream_29_empty_n = ap_const_logic_0) or (in_channel_map_stream_28_empty_n = ap_const_logic_0) or (in_channel_map_stream_27_empty_n = ap_const_logic_0) or (in_channel_map_stream_26_empty_n = ap_const_logic_0) or (in_channel_map_stream_25_empty_n = ap_const_logic_0) or (in_channel_map_stream_24_empty_n = ap_const_logic_0) or (in_channel_map_stream_2325_empty_n = ap_const_logic_0) or (in_channel_map_stream_22_empty_n = ap_const_logic_0) or (in_channel_map_stream_21_empty_n = ap_const_logic_0) or (in_channel_map_stream_20_empty_n = ap_const_logic_0) or (in_channel_map_stream_19_empty_n = ap_const_logic_0) or (in_channel_map_stream_18_empty_n = ap_const_logic_0) or (in_channel_map_stream_17_empty_n = ap_const_logic_0) or (in_channel_map_stream_16_empty_n = ap_const_logic_0) or (in_channel_map_stream_15_empty_n = ap_const_logic_0) or (in_channel_map_stream_14_empty_n = ap_const_logic_0) or (in_channel_map_stream_13_empty_n = ap_const_logic_0) or (in_channel_map_stream_1213_empty_n = ap_const_logic_0) or (in_channel_map_stream_11_empty_n = ap_const_logic_0) or (in_channel_map_stream_10_empty_n = ap_const_logic_0) or (in_channel_map_stream_9_empty_n = ap_const_logic_0) or (in_channel_map_stream_8_empty_n = ap_const_logic_0) or (in_channel_map_stream_7_empty_n = ap_const_logic_0) or (in_channel_map_stream_6_empty_n = ap_const_logic_0) or (in_channel_map_stream_5_empty_n = ap_const_logic_0) or (in_channel_map_stream_4_empty_n = ap_const_logic_0) or (in_channel_map_stream_3_empty_n = ap_const_logic_0) or (in_channel_map_stream_2_empty_n = ap_const_logic_0) or (in_channel_map_stream_1_empty_n = ap_const_logic_0) or (in_channel_map_stream_0_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter21, ap_done_reg, in_channel_map_stream_0_empty_n, in_channel_map_stream_1_empty_n, in_channel_map_stream_2_empty_n, in_channel_map_stream_3_empty_n, in_channel_map_stream_4_empty_n, in_channel_map_stream_5_empty_n, in_channel_map_stream_6_empty_n, in_channel_map_stream_7_empty_n, in_channel_map_stream_8_empty_n, in_channel_map_stream_9_empty_n, in_channel_map_stream_10_empty_n, in_channel_map_stream_11_empty_n, in_channel_map_stream_1213_empty_n, in_channel_map_stream_13_empty_n, in_channel_map_stream_14_empty_n, in_channel_map_stream_15_empty_n, in_channel_map_stream_16_empty_n, in_channel_map_stream_17_empty_n, in_channel_map_stream_18_empty_n, in_channel_map_stream_19_empty_n, in_channel_map_stream_20_empty_n, in_channel_map_stream_21_empty_n, in_channel_map_stream_22_empty_n, in_channel_map_stream_2325_empty_n, in_channel_map_stream_24_empty_n, in_channel_map_stream_25_empty_n, in_channel_map_stream_26_empty_n, in_channel_map_stream_27_empty_n, in_channel_map_stream_28_empty_n, in_channel_map_stream_29_empty_n, in_channel_map_stream_30_empty_n, in_channel_map_stream_31_empty_n, conv2d_64_feature_map_stream125_full_n, conv2d_64_activations_stream126_full_n, conv2d_64_f_map_out132_full_n, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and ((conv2d_64_f_map_out132_full_n = ap_const_logic_0) or (conv2d_64_activations_stream126_full_n = ap_const_logic_0) or (conv2d_64_feature_map_stream125_full_n = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((in_channel_map_stream_31_empty_n = ap_const_logic_0) or (in_channel_map_stream_30_empty_n = ap_const_logic_0) or (in_channel_map_stream_29_empty_n = ap_const_logic_0) or (in_channel_map_stream_28_empty_n = ap_const_logic_0) or (in_channel_map_stream_27_empty_n = ap_const_logic_0) or (in_channel_map_stream_26_empty_n = ap_const_logic_0) or (in_channel_map_stream_25_empty_n = ap_const_logic_0) or (in_channel_map_stream_24_empty_n = ap_const_logic_0) or (in_channel_map_stream_2325_empty_n = ap_const_logic_0) or (in_channel_map_stream_22_empty_n = ap_const_logic_0) or (in_channel_map_stream_21_empty_n = ap_const_logic_0) or (in_channel_map_stream_20_empty_n = ap_const_logic_0) or (in_channel_map_stream_19_empty_n = ap_const_logic_0) or (in_channel_map_stream_18_empty_n = ap_const_logic_0) or (in_channel_map_stream_17_empty_n = ap_const_logic_0) or (in_channel_map_stream_16_empty_n = ap_const_logic_0) or (in_channel_map_stream_15_empty_n = ap_const_logic_0) or (in_channel_map_stream_14_empty_n = ap_const_logic_0) or (in_channel_map_stream_13_empty_n = ap_const_logic_0) or (in_channel_map_stream_1213_empty_n = ap_const_logic_0) or (in_channel_map_stream_11_empty_n = ap_const_logic_0) or (in_channel_map_stream_10_empty_n = ap_const_logic_0) or (in_channel_map_stream_9_empty_n = ap_const_logic_0) or (in_channel_map_stream_8_empty_n = ap_const_logic_0) or (in_channel_map_stream_7_empty_n = ap_const_logic_0) or (in_channel_map_stream_6_empty_n = ap_const_logic_0) or (in_channel_map_stream_5_empty_n = ap_const_logic_0) or (in_channel_map_stream_4_empty_n = ap_const_logic_0) or (in_channel_map_stream_3_empty_n = ap_const_logic_0) or (in_channel_map_stream_2_empty_n = ap_const_logic_0) or (in_channel_map_stream_1_empty_n = ap_const_logic_0) or (in_channel_map_stream_0_empty_n = ap_const_logic_0))));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;

        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state22_pp0_stage0_iter21_assign_proc : process(conv2d_64_feature_map_stream125_full_n, conv2d_64_activations_stream126_full_n, conv2d_64_f_map_out132_full_n)
    begin
                ap_block_state22_pp0_stage0_iter21 <= ((conv2d_64_f_map_out132_full_n = ap_const_logic_0) or (conv2d_64_activations_stream126_full_n = ap_const_logic_0) or (conv2d_64_feature_map_stream125_full_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(in_channel_map_stream_0_empty_n, in_channel_map_stream_1_empty_n, in_channel_map_stream_2_empty_n, in_channel_map_stream_3_empty_n, in_channel_map_stream_4_empty_n, in_channel_map_stream_5_empty_n, in_channel_map_stream_6_empty_n, in_channel_map_stream_7_empty_n, in_channel_map_stream_8_empty_n, in_channel_map_stream_9_empty_n, in_channel_map_stream_10_empty_n, in_channel_map_stream_11_empty_n, in_channel_map_stream_1213_empty_n, in_channel_map_stream_13_empty_n, in_channel_map_stream_14_empty_n, in_channel_map_stream_15_empty_n, in_channel_map_stream_16_empty_n, in_channel_map_stream_17_empty_n, in_channel_map_stream_18_empty_n, in_channel_map_stream_19_empty_n, in_channel_map_stream_20_empty_n, in_channel_map_stream_21_empty_n, in_channel_map_stream_22_empty_n, in_channel_map_stream_2325_empty_n, in_channel_map_stream_24_empty_n, in_channel_map_stream_25_empty_n, in_channel_map_stream_26_empty_n, in_channel_map_stream_27_empty_n, in_channel_map_stream_28_empty_n, in_channel_map_stream_29_empty_n, in_channel_map_stream_30_empty_n, in_channel_map_stream_31_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((in_channel_map_stream_31_empty_n = ap_const_logic_0) or (in_channel_map_stream_30_empty_n = ap_const_logic_0) or (in_channel_map_stream_29_empty_n = ap_const_logic_0) or (in_channel_map_stream_28_empty_n = ap_const_logic_0) or (in_channel_map_stream_27_empty_n = ap_const_logic_0) or (in_channel_map_stream_26_empty_n = ap_const_logic_0) or (in_channel_map_stream_25_empty_n = ap_const_logic_0) or (in_channel_map_stream_24_empty_n = ap_const_logic_0) or (in_channel_map_stream_2325_empty_n = ap_const_logic_0) or (in_channel_map_stream_22_empty_n = ap_const_logic_0) or (in_channel_map_stream_21_empty_n = ap_const_logic_0) or (in_channel_map_stream_20_empty_n = ap_const_logic_0) or (in_channel_map_stream_19_empty_n = ap_const_logic_0) or (in_channel_map_stream_18_empty_n = ap_const_logic_0) or (in_channel_map_stream_17_empty_n = ap_const_logic_0) or (in_channel_map_stream_16_empty_n = ap_const_logic_0) or (in_channel_map_stream_15_empty_n = ap_const_logic_0) or (in_channel_map_stream_14_empty_n = ap_const_logic_0) or (in_channel_map_stream_13_empty_n = ap_const_logic_0) or (in_channel_map_stream_1213_empty_n = ap_const_logic_0) or (in_channel_map_stream_11_empty_n = ap_const_logic_0) or (in_channel_map_stream_10_empty_n = ap_const_logic_0) or (in_channel_map_stream_9_empty_n = ap_const_logic_0) or (in_channel_map_stream_8_empty_n = ap_const_logic_0) or (in_channel_map_stream_7_empty_n = ap_const_logic_0) or (in_channel_map_stream_6_empty_n = ap_const_logic_0) or (in_channel_map_stream_5_empty_n = ap_const_logic_0) or (in_channel_map_stream_4_empty_n = ap_const_logic_0) or (in_channel_map_stream_3_empty_n = ap_const_logic_0) or (in_channel_map_stream_2_empty_n = ap_const_logic_0) or (in_channel_map_stream_1_empty_n = ap_const_logic_0) or (in_channel_map_stream_0_empty_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_917_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_917 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln323_fu_501_p2, ap_start_int)
    begin
        if (((icmp_ln323_fu_501_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter20_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_loop_exit_ready_delayed_assign_proc : process(ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg))) then 
            ap_loop_exit_ready_delayed <= ap_const_logic_1;
        else 
            ap_loop_exit_ready_delayed <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_filter_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, filter_fu_120, ap_loop_init_pp0_iter3_reg)
    begin
        if (((ap_loop_init_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_filter_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_filter_load <= filter_fu_120;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_124, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv14_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_124;
        end if; 
    end process;

    biases_address0 <= filter_1_cast_fu_655_p1(6 - 1 downto 0);

    biases_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            biases_ce0 <= ap_const_logic_1;
        else 
            biases_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln174_fu_679_p1 <= temp_sum_18720_s_reg_1195_pp0_iter20_reg;

    conv2d_64_activations_stream126_blk_n_assign_proc : process(ap_enable_reg_pp0_iter21, conv2d_64_activations_stream126_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            conv2d_64_activations_stream126_blk_n <= conv2d_64_activations_stream126_full_n;
        else 
            conv2d_64_activations_stream126_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv2d_64_activations_stream126_din <= grp_fu_482_p2;

    conv2d_64_activations_stream126_write_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv2d_64_activations_stream126_write <= ap_const_logic_1;
        else 
            conv2d_64_activations_stream126_write <= ap_const_logic_0;
        end if; 
    end process;


    conv2d_64_f_map_out132_blk_n_assign_proc : process(ap_enable_reg_pp0_iter21, conv2d_64_f_map_out132_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            conv2d_64_f_map_out132_blk_n <= conv2d_64_f_map_out132_full_n;
        else 
            conv2d_64_f_map_out132_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv2d_64_f_map_out132_din <= select_ln174_fu_682_p3;

    conv2d_64_f_map_out132_write_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv2d_64_f_map_out132_write <= ap_const_logic_1;
        else 
            conv2d_64_f_map_out132_write <= ap_const_logic_0;
        end if; 
    end process;


    conv2d_64_feature_map_stream125_blk_n_assign_proc : process(ap_enable_reg_pp0_iter21, conv2d_64_feature_map_stream125_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            conv2d_64_feature_map_stream125_blk_n <= conv2d_64_feature_map_stream125_full_n;
        else 
            conv2d_64_feature_map_stream125_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv2d_64_feature_map_stream125_din <= select_ln174_fu_682_p3;

    conv2d_64_feature_map_stream125_write_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv2d_64_feature_map_stream125_write <= ap_const_logic_1;
        else 
            conv2d_64_feature_map_stream125_write <= ap_const_logic_0;
        end if; 
    end process;

    filter_1_cast_fu_655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln323_fu_647_p3),64));

    grp_fu_354_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_354_ce <= ap_const_logic_1;
        else 
            grp_fu_354_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_354_p0 <= in_channel_map_stream_30_read_reg_860;
    grp_fu_354_p1 <= in_channel_map_stream_28_read_reg_850;

    grp_fu_358_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_358_ce <= ap_const_logic_1;
        else 
            grp_fu_358_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_358_p0 <= in_channel_map_stream_27_read_reg_845;
    grp_fu_358_p1 <= in_channel_map_stream_24_read_reg_830;

    grp_fu_362_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_362_ce <= ap_const_logic_1;
        else 
            grp_fu_362_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_362_p0 <= in_channel_map_stream_2325_read_reg_825;
    grp_fu_362_p1 <= in_channel_map_stream_26_read_reg_840;

    grp_fu_366_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_366_ce <= ap_const_logic_1;
        else 
            grp_fu_366_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_366_p0 <= in_channel_map_stream_25_read_reg_835;
    grp_fu_366_p1 <= in_channel_map_stream_16_read_reg_790;

    grp_fu_370_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_370_ce <= ap_const_logic_1;
        else 
            grp_fu_370_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_370_p0 <= in_channel_map_stream_15_read_reg_785;
    grp_fu_370_p1 <= in_channel_map_stream_18_read_reg_800;

    grp_fu_374_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_374_ce <= ap_const_logic_1;
        else 
            grp_fu_374_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_374_p0 <= in_channel_map_stream_17_read_reg_795;
    grp_fu_374_p1 <= in_channel_map_stream_20_read_reg_810;

    grp_fu_378_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_378_ce <= ap_const_logic_1;
        else 
            grp_fu_378_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_378_p0 <= in_channel_map_stream_19_read_reg_805;
    grp_fu_378_p1 <= in_channel_map_stream_22_read_reg_820;

    grp_fu_382_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_382_ce <= ap_const_logic_1;
        else 
            grp_fu_382_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_382_p0 <= in_channel_map_stream_21_read_reg_815;
    grp_fu_382_p1 <= in_channel_map_stream_0_read_reg_710;

    grp_fu_386_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_386_ce <= ap_const_logic_1;
        else 
            grp_fu_386_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_386_p0 <= in_channel_map_stream_2_read_reg_720;
    grp_fu_386_p1 <= in_channel_map_stream_1_read_reg_715;

    grp_fu_390_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_390_ce <= ap_const_logic_1;
        else 
            grp_fu_390_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_390_p0 <= in_channel_map_stream_4_read_reg_730;
    grp_fu_390_p1 <= in_channel_map_stream_3_read_reg_725;

    grp_fu_394_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_394_ce <= ap_const_logic_1;
        else 
            grp_fu_394_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_394_p0 <= in_channel_map_stream_6_read_reg_740;
    grp_fu_394_p1 <= in_channel_map_stream_5_read_reg_735;

    grp_fu_398_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_398_ce <= ap_const_logic_1;
        else 
            grp_fu_398_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_398_p0 <= in_channel_map_stream_8_read_reg_750;
    grp_fu_398_p1 <= in_channel_map_stream_7_read_reg_745;

    grp_fu_402_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_402_ce <= ap_const_logic_1;
        else 
            grp_fu_402_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_402_p0 <= in_channel_map_stream_10_read_reg_760;
    grp_fu_402_p1 <= in_channel_map_stream_9_read_reg_755;

    grp_fu_406_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_406_ce <= ap_const_logic_1;
        else 
            grp_fu_406_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_406_p0 <= in_channel_map_stream_1213_read_reg_770;
    grp_fu_406_p1 <= in_channel_map_stream_11_read_reg_765;

    grp_fu_410_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_410_ce <= ap_const_logic_1;
        else 
            grp_fu_410_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_410_p0 <= in_channel_map_stream_13_read_reg_775;
    grp_fu_410_p1 <= in_channel_map_stream_31_read_reg_865;

    grp_fu_414_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_414_ce <= ap_const_logic_1;
        else 
            grp_fu_414_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_414_p1 <= in_channel_map_stream_29_read_reg_855_pp0_iter4_reg;

    grp_fu_418_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_418_ce <= ap_const_logic_1;
        else 
            grp_fu_418_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_422_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_422_ce <= ap_const_logic_1;
        else 
            grp_fu_422_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_426_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_426_ce <= ap_const_logic_1;
        else 
            grp_fu_426_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_430_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_430_ce <= ap_const_logic_1;
        else 
            grp_fu_430_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_434_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_434_ce <= ap_const_logic_1;
        else 
            grp_fu_434_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_438_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_438_ce <= ap_const_logic_1;
        else 
            grp_fu_438_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_442_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_442_ce <= ap_const_logic_1;
        else 
            grp_fu_442_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_442_p1 <= in_channel_map_stream_14_read_reg_780_pp0_iter4_reg;

    grp_fu_446_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_446_ce <= ap_const_logic_1;
        else 
            grp_fu_446_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_450_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_450_ce <= ap_const_logic_1;
        else 
            grp_fu_450_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_454_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_454_ce <= ap_const_logic_1;
        else 
            grp_fu_454_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_458_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_458_ce <= ap_const_logic_1;
        else 
            grp_fu_458_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_462_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_462_ce <= ap_const_logic_1;
        else 
            grp_fu_462_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_466_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_466_ce <= ap_const_logic_1;
        else 
            grp_fu_466_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_470_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_470_ce <= ap_const_logic_1;
        else 
            grp_fu_470_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_474_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_474_ce <= ap_const_logic_1;
        else 
            grp_fu_474_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_478_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_478_ce <= ap_const_logic_1;
        else 
            grp_fu_478_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_482_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_482_ce <= ap_const_logic_1;
        else 
            grp_fu_482_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln323_fu_501_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv14_3100) else "0";
    icmp_ln324_fu_641_p2 <= "1" when (ap_sig_allocacmp_filter_load = ap_const_lv7_40) else "0";

    in_channel_map_stream_0_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_0_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_0_blk_n <= in_channel_map_stream_0_empty_n;
        else 
            in_channel_map_stream_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_0_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_0_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_0_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_10_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_10_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_10_blk_n <= in_channel_map_stream_10_empty_n;
        else 
            in_channel_map_stream_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_10_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_10_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_10_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_11_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_11_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_11_blk_n <= in_channel_map_stream_11_empty_n;
        else 
            in_channel_map_stream_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_11_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_11_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_11_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_1213_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_1213_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_1213_blk_n <= in_channel_map_stream_1213_empty_n;
        else 
            in_channel_map_stream_1213_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_1213_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_1213_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_1213_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_13_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_13_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_13_blk_n <= in_channel_map_stream_13_empty_n;
        else 
            in_channel_map_stream_13_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_13_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_13_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_13_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_14_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_14_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_14_blk_n <= in_channel_map_stream_14_empty_n;
        else 
            in_channel_map_stream_14_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_14_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_14_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_14_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_15_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_15_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_15_blk_n <= in_channel_map_stream_15_empty_n;
        else 
            in_channel_map_stream_15_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_15_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_15_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_15_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_16_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_16_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_16_blk_n <= in_channel_map_stream_16_empty_n;
        else 
            in_channel_map_stream_16_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_16_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_16_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_16_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_17_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_17_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_17_blk_n <= in_channel_map_stream_17_empty_n;
        else 
            in_channel_map_stream_17_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_17_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_17_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_17_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_18_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_18_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_18_blk_n <= in_channel_map_stream_18_empty_n;
        else 
            in_channel_map_stream_18_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_18_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_18_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_18_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_19_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_19_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_19_blk_n <= in_channel_map_stream_19_empty_n;
        else 
            in_channel_map_stream_19_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_19_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_19_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_19_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_1_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_1_blk_n <= in_channel_map_stream_1_empty_n;
        else 
            in_channel_map_stream_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_1_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_1_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_1_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_20_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_20_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_20_blk_n <= in_channel_map_stream_20_empty_n;
        else 
            in_channel_map_stream_20_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_20_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_20_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_20_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_21_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_21_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_21_blk_n <= in_channel_map_stream_21_empty_n;
        else 
            in_channel_map_stream_21_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_21_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_21_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_21_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_22_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_22_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_22_blk_n <= in_channel_map_stream_22_empty_n;
        else 
            in_channel_map_stream_22_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_22_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_22_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_22_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_2325_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_2325_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_2325_blk_n <= in_channel_map_stream_2325_empty_n;
        else 
            in_channel_map_stream_2325_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_2325_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_2325_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_2325_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_24_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_24_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_24_blk_n <= in_channel_map_stream_24_empty_n;
        else 
            in_channel_map_stream_24_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_24_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_24_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_24_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_25_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_25_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_25_blk_n <= in_channel_map_stream_25_empty_n;
        else 
            in_channel_map_stream_25_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_25_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_25_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_25_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_26_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_26_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_26_blk_n <= in_channel_map_stream_26_empty_n;
        else 
            in_channel_map_stream_26_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_26_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_26_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_26_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_27_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_27_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_27_blk_n <= in_channel_map_stream_27_empty_n;
        else 
            in_channel_map_stream_27_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_27_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_27_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_27_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_28_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_28_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_28_blk_n <= in_channel_map_stream_28_empty_n;
        else 
            in_channel_map_stream_28_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_28_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_28_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_28_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_29_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_29_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_29_blk_n <= in_channel_map_stream_29_empty_n;
        else 
            in_channel_map_stream_29_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_29_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_29_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_29_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_2_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_2_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_2_blk_n <= in_channel_map_stream_2_empty_n;
        else 
            in_channel_map_stream_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_2_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_2_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_2_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_30_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_30_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_30_blk_n <= in_channel_map_stream_30_empty_n;
        else 
            in_channel_map_stream_30_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_30_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_30_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_30_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_31_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_31_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_31_blk_n <= in_channel_map_stream_31_empty_n;
        else 
            in_channel_map_stream_31_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_31_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_31_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_31_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_3_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_3_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_3_blk_n <= in_channel_map_stream_3_empty_n;
        else 
            in_channel_map_stream_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_3_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_3_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_3_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_4_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_4_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_4_blk_n <= in_channel_map_stream_4_empty_n;
        else 
            in_channel_map_stream_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_4_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_4_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_4_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_5_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_5_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_5_blk_n <= in_channel_map_stream_5_empty_n;
        else 
            in_channel_map_stream_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_5_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_5_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_5_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_6_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_6_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_6_blk_n <= in_channel_map_stream_6_empty_n;
        else 
            in_channel_map_stream_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_6_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_6_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_6_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_7_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_7_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_7_blk_n <= in_channel_map_stream_7_empty_n;
        else 
            in_channel_map_stream_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_7_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_7_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_7_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_8_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_8_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_8_blk_n <= in_channel_map_stream_8_empty_n;
        else 
            in_channel_map_stream_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_8_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_8_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_8_read <= ap_const_logic_0;
        end if; 
    end process;


    in_channel_map_stream_9_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_channel_map_stream_9_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_9_blk_n <= in_channel_map_stream_9_empty_n;
        else 
            in_channel_map_stream_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_channel_map_stream_9_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_channel_map_stream_9_read <= ap_const_logic_1;
        else 
            in_channel_map_stream_9_read <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln174_fu_682_p3 <= 
        bitcast_ln174_fu_679_p1 when (grp_fu_482_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln323_fu_647_p3 <= 
        ap_const_lv7_0 when (icmp_ln324_fu_641_p2(0) = '1') else 
        ap_sig_allocacmp_filter_load;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
