#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Thu May 19 13:52:19 2016
# Process ID: 8112
# Log file: C:/Users/teramoto_2/Documents/works/FPGA/project/and/planAhead_run_1/planAhead.log
# Journal file: C:/Users/teramoto_2/Documents/works/FPGA/project/and/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -536 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/teramoto_2/Documents/works/FPGA/project/and/pa.fromNetlist.tcl
# create_project -name and -dir "C:/Users/teramoto_2/Documents/works/FPGA/project/and/planAhead_run_1" -part xc3s700afg400-4
create_project: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 381.336 ; gain = 30.027
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/teramoto_2/Documents/works/FPGA/project/and/AND.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/teramoto_2/Documents/works/FPGA/project/and} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "AND.ucf" [current_fileset -constrset]
Adding file 'C:/Users/teramoto_2/Documents/works/FPGA/project/and/AND.ucf' to fileset 'constrs_1'
# add_files [list {AND.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s700afg400-4
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design AND.ngc ...
WARNING:NetListWriters:298 - No output is written to AND.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file AND.edif ...
ngc2edif: Total memory usage is 62128 kilobytes

Parsing EDIF File [./planAhead_run_1/and.data/cache/AND_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/and.data/cache/AND_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700a/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700a/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700a/fg400/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700a/fg400/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [C:/Users/teramoto_2/Documents/works/FPGA/project/and/AND.ucf]
Finished Parsing UCF File [C:/Users/teramoto_2/Documents/works/FPGA/project/and/AND.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 306d36a0
link_design: Time (s): elapsed = 00:00:20 . Memory (MB): peak = 445.465 ; gain = 53.523
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See C:/Users/teramoto_2/Documents/works/FPGA/project/and\planAhead_pid8112.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu May 19 13:56:47 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
