[
  {
    "Opcode": 37,
    "Instruction": "AAA",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "ASCII adjust AL after addition."
  },
  {
    "Opcode": "D5 0A",
    "Instruction": "AAD",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "ASCII adjust AX before division."
  },
  {
    "Opcode": "D5 ib",
    "Instruction": "AAD imm8",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Adjust AX before division to number base imm8."
  },
  {
    "Opcode": "D4 0A",
    "Instruction": "AAM",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "ASCII adjust AX after multiply."
  },
  {
    "Opcode": "D4 ib",
    "Instruction": "AAM imm8",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Adjust AX after multiply to number base imm8."
  },
  {
    "Opcode": "3F",
    "Instruction": "AAS",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "ASCII adjust AL after subtraction."
  },
  {
    "Opcode": "14 ib",
    "Instruction": "ADC AL, imm8",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcb",
    "Preferred": "",
    "Description": "Add with carry imm8 to AL"
  },
  {
    "Opcode": "15 iw",
    "Instruction": "ADC AX, imm16",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcw",
    "Preferred": "",
    "Description": "Add with carry imm16 to AX."
  },
  {
    "Opcode": "15 id",
    "Instruction": "ADC EAX, imm32",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcl",
    "Preferred": "",
    "Description": "Add with carry imm32 to EAX."
  },
  {
    "Opcode": "REX.W+ 15 id",
    "Instruction": "ADC RAX, imm32",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcq",
    "Preferred": "",
    "Description": "Add with carry imm32 sign extended to 64- bits to RAX."
  },
  {
    "Opcode": "80 /2 ib",
    "Instruction": "ADC r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcb",
    "Preferred": "",
    "Description": "Add with carry imm8 to r/m8."
  },
  {
    "Opcode": "REX+ 80 /2 ib",
    "Instruction": "ADC r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcb",
    "Preferred": "",
    "Description": "Add with carry imm8 to r/m8."
  },
  {
    "Opcode": "81 /2 iw",
    "Instruction": "ADC r/m16, imm16",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcw",
    "Preferred": "",
    "Description": "Add with carry imm16 to r/m16."
  },
  {
    "Opcode": "81 /2 id",
    "Instruction": "ADC r/m32, imm32",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcl",
    "Preferred": "",
    "Description": "Add with CF imm32 to r/m32."
  },
  {
    "Opcode": "REX.W+ 81 /2 id",
    "Instruction": "ADC r/m64, imm32",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcq",
    "Preferred": "",
    "Description": "Add with CF imm32 sign extended to 64-bits to r/m64."
  },
  {
    "Opcode": "83 /2 ib",
    "Instruction": "ADC r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcw",
    "Preferred": "YES",
    "Description": "Add with CF sign-extended imm8 to r/m16."
  },
  {
    "Opcode": "83 /2 ib",
    "Instruction": "ADC r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcl",
    "Preferred": "YES",
    "Description": "Add with CF sign-extended imm8 into r/m32."
  },
  {
    "Opcode": "REX.W+ 83 /2 ib",
    "Instruction": "ADC r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcq",
    "Preferred": "YES",
    "Description": "Add with CF sign-extended imm8 into r/m64."
  },
  {
    "Opcode": "10 /r",
    "Instruction": "ADC r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcb",
    "Preferred": "YES",
    "Description": "Add with carry byte register to r/m8."
  },
  {
    "Opcode": "REX+ 10 /r",
    "Instruction": "ADC r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcb",
    "Preferred": "YES",
    "Description": "Add with carry byte register to r/m8."
  },
  {
    "Opcode": "11 /r",
    "Instruction": "ADC r/m16, r16",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcw",
    "Preferred": "YES",
    "Description": "Add with carry r16 to r/m16."
  },
  {
    "Opcode": "11 /r",
    "Instruction": "ADC r/m32, r32",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcl",
    "Preferred": "YES",
    "Description": "Add with CF r32 to r/m32."
  },
  {
    "Opcode": "REX.W+ 11 /r",
    "Instruction": "ADC r/m64, r64",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcq",
    "Preferred": "YES",
    "Description": "Add with CF r64 to r/m64."
  },
  {
    "Opcode": "12 /r",
    "Instruction": "ADC r8, r/m8",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcb",
    "Preferred": "",
    "Description": "Add with carry r/m8 to byte register."
  },
  {
    "Opcode": "REX+ 12 /r",
    "Instruction": "ADC r8, r/m8",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcb",
    "Preferred": "",
    "Description": "Add with carry r/m64 to byte register."
  },
  {
    "Opcode": "13 /r",
    "Instruction": "ADC r16, r/m16",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcw",
    "Preferred": "",
    "Description": "Add with carry r/m16 to r16."
  },
  {
    "Opcode": "13 /r",
    "Instruction": "ADC r32, r/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcl",
    "Preferred": "",
    "Description": "Add with CF r/m32 to r32."
  },
  {
    "Opcode": "REX.W+ 13 /r",
    "Instruction": "ADC r64, r/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "adcq",
    "Preferred": "",
    "Description": "Add with CF r/m64 to r64."
  },
  {
    "Opcode": "04 ib",
    "Instruction": "ADD AL, imm8",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addb",
    "Preferred": "",
    "Description": "Add imm8 to AL."
  },
  {
    "Opcode": "05 iw",
    "Instruction": "ADD AX, imm16",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addw",
    "Preferred": "",
    "Description": "Add imm16 to AX."
  },
  {
    "Opcode": "05 id",
    "Instruction": "ADD EAX, imm32",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addl",
    "Preferred": "",
    "Description": "Add imm32 to EAX."
  },
  {
    "Opcode": "REX.W+ 05 id",
    "Instruction": "ADD RAX, imm32",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addq",
    "Preferred": "",
    "Description": "Add imm32 sign-extended to 64-bits to RAX."
  },
  {
    "Opcode": "80 /0 ib",
    "Instruction": "ADD r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addb",
    "Preferred": "",
    "Description": "Add imm8 to r/m8."
  },
  {
    "Opcode": "REX+ 80 /0 ib",
    "Instruction": "ADD r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addb",
    "Preferred": "",
    "Description": "Add sign-extended imm8 to r/m64."
  },
  {
    "Opcode": "81 /0 iw",
    "Instruction": "ADD r/m16, imm16",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addw",
    "Preferred": "",
    "Description": "Add imm16 to r/m16."
  },
  {
    "Opcode": "81 /0 id",
    "Instruction": "ADD r/m32, imm32",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addl",
    "Preferred": "",
    "Description": "Add imm32 to r/m32."
  },
  {
    "Opcode": "REX.W+ 81 /0 id",
    "Instruction": "ADD r/m64, imm32",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addq",
    "Preferred": "",
    "Description": "Add imm32 sign-extended to 64-bits to r/m64."
  },
  {
    "Opcode": "83 /0 ib",
    "Instruction": "ADD r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addw",
    "Preferred": "YES",
    "Description": "Add sign-extended imm8 to r/m16."
  },
  {
    "Opcode": "83 /0 ib",
    "Instruction": "ADD r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addl",
    "Preferred": "YES",
    "Description": "Add sign-extended imm8 to r/m32."
  },
  {
    "Opcode": "REX.W+ 83 /0 ib",
    "Instruction": "ADD r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addq",
    "Preferred": "YES",
    "Description": "Add sign-extended imm8 to r/m64."
  },
  {
    "Opcode": "00 /r",
    "Instruction": "ADD r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addb",
    "Preferred": "YES",
    "Description": "Add r8 to r/m8."
  },
  {
    "Opcode": "REX+ 00 /r",
    "Instruction": "ADD r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addb",
    "Preferred": "YES",
    "Description": "Add r8 to r/m8."
  },
  {
    "Opcode": "01 /r",
    "Instruction": "ADD r/m16, r16",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addw",
    "Preferred": "YES",
    "Description": "Add r16 to r/m16."
  },
  {
    "Opcode": "01 /r",
    "Instruction": "ADD r/m32, r32",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addl",
    "Preferred": "YES",
    "Description": "Add r32 to r/m32."
  },
  {
    "Opcode": "REX.W+ 01 /r",
    "Instruction": "ADD r/m64, r64",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addq",
    "Preferred": "YES",
    "Description": "Add r64 to r/m64."
  },
  {
    "Opcode": "02 /r",
    "Instruction": "ADD r8, r/m8",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addb",
    "Preferred": "",
    "Description": "Add r/m8 to r8."
  },
  {
    "Opcode": "REX+ 02 /r",
    "Instruction": "ADD r8, r/m8",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addb",
    "Preferred": "",
    "Description": "Add r/m8 to r8."
  },
  {
    "Opcode": "03 /r",
    "Instruction": "ADD r16, r/m16",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addw",
    "Preferred": "",
    "Description": "Add r/m16 to r16."
  },
  {
    "Opcode": "03 /r",
    "Instruction": "ADD r32, r/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addl",
    "Preferred": "",
    "Description": "Add r/m32 to r32."
  },
  {
    "Opcode": "REX.W+ 03 /r",
    "Instruction": "ADD r64, r/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "addq",
    "Preferred": "",
    "Description": "Add r/m64 to r64."
  },
  {
    "Opcode": "66 0F 58 /r",
    "Instruction": "ADDPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "addpd",
    "Preferred": "",
    "Description": "Add packed double-precision floating-point values from xmm2/m128 to xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 58 /r",
    "Instruction": "VADDPD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vaddpd",
    "Preferred": "",
    "Description": "Add packed double-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 58 /r",
    "Instruction": "VADDPD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vaddpd",
    "Preferred": "",
    "Description": "Add packed double-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1."
  },
  {
    "Opcode": "0F 58 /r",
    "Instruction": "ADDPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "addps",
    "Preferred": "",
    "Description": "Add packed single-precision floating-point values from xmm2/m128 to xmm1 and stores result in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG 58 /r",
    "Instruction": "VADDPS xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vaddps",
    "Preferred": "",
    "Description": "Add packed single-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.0F.WIG 58 /r",
    "Instruction": "VADDPS ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vaddps",
    "Preferred": "",
    "Description": "Add packed single-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1."
  },
  {
    "Opcode": "F2 0F 58 /r",
    "Instruction": "ADDSD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "addsd",
    "Preferred": "",
    "Description": "Add the low double-precision floating-point value from xmm2/m64 to xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F2.0F.WIG 58 /r",
    "Instruction": "VADDSD xmm1, xmm2, xmm3/m64",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vaddsd",
    "Preferred": "",
    "Description": "Add the low double-precision floating-point value from xmm3/mem to xmm2 and store the result in xmm1."
  },
  {
    "Opcode": "F3 0F 58 /r",
    "Instruction": "ADDSS xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "addss",
    "Preferred": "",
    "Description": "Add the low single-precision floating-point value from xmm2/m32 to xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F3.0F.WIG 58 /r",
    "Instruction": "VADDSS xmm1, xmm2, xmm3/m32",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vaddss",
    "Preferred": "",
    "Description": "Add the low single-precision floating-point value from xmm3/mem to xmm2 and store the result in xmm1."
  },
  {
    "Opcode": "66 0F D0 /r",
    "Instruction": "ADDSUBPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "PNI",
    "AT&T Mnemonic": "addsubpd",
    "Preferred": "",
    "Description": "Add/subtract double-precision floating-point values from xmm2/m128 to xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG D0 /r",
    "Instruction": "VADDSUBPD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vaddsubpd",
    "Preferred": "",
    "Description": "Add/subtract packed double-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG D0 /r",
    "Instruction": "VADDSUBPD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vaddsubpd",
    "Preferred": "",
    "Description": "Add / subtract packed double-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1."
  },
  {
    "Opcode": "F2 0F D0 /r",
    "Instruction": "ADDSUBPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "PNI",
    "AT&T Mnemonic": "addsubps",
    "Preferred": "",
    "Description": "Add/subtract single-precision floating-point values from xmm2/m128 to xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.F2.0F.WIG D0 /r",
    "Instruction": "VADDSUBPS xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vaddsubps",
    "Preferred": "",
    "Description": "Add/subtract single-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.F2.0F.WIG D0 /r",
    "Instruction": "VADDSUBPS ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vaddsubps",
    "Preferred": "",
    "Description": "Add / subtract single-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1."
  },
  {
    "Opcode": "66 0F 38 DE /r",
    "Instruction": "AESDEC xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AES",
    "AT&T Mnemonic": "aesdec",
    "Preferred": "",
    "Description": "Perform one round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from xmm1 with a 128-bit round key from xmm2/m128."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG DE /r",
    "Instruction": "VAESDEC xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AES AVX",
    "AT&T Mnemonic": "vaesdec",
    "Preferred": "",
    "Description": "Perform one round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from xmm2 with a 128-bit round key from xmm3/m128; store the result in xmm1."
  },
  {
    "Opcode": "66 0F 38 DF /r",
    "Instruction": "AESDECLAST xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AES",
    "AT&T Mnemonic": "aesdeclast",
    "Preferred": "",
    "Description": "Perform the last round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from xmm1 with a 128-bit round key from xmm2/m128."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG DF /r",
    "Instruction": "VAESDECLAST xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AES AVX",
    "AT&T Mnemonic": "vaesdeclast",
    "Preferred": "",
    "Description": "Perform the last round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from xmm2 with a 128-bit round key from xmm3/m128; store the result in xmm1."
  },
  {
    "Opcode": "66 0F 38 DC /r",
    "Instruction": "AESENC xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AES",
    "AT&T Mnemonic": "aesenc",
    "Preferred": "",
    "Description": "Perform one round of an AES encryption flow, operating on a 128-bit data (state) from xmm1 with a 128-bit round key from xmm2/m128."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG DC /r",
    "Instruction": "VAESENC xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AES AVX",
    "AT&T Mnemonic": "vaesenc",
    "Preferred": "",
    "Description": "Perform one round of an AES encryption flow, operating on a 128-bit data (state) from xmm2 with a 128-bit round key from the xmm3/m128; store the result in xmm1."
  },
  {
    "Opcode": "66 0F 38 DD /r",
    "Instruction": "AESENCLAST xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AES",
    "AT&T Mnemonic": "aesenclast",
    "Preferred": "",
    "Description": "Perform the last round of an AES encryption flow, operating on a 128-bit data (state) from xmm1 with a 128-bit round key from xmm2/m128."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG DD /r",
    "Instruction": "VAESENCLAST xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AES AVX",
    "AT&T Mnemonic": "vaesenclast",
    "Preferred": "",
    "Description": "Perform the last round of an AES encryption flow, operating on a 128-bit data (state) from xmm2 with a 128 bit round key from xmm3/m128; store the result in xmm1."
  },
  {
    "Opcode": "66 0F 38 DB /r",
    "Instruction": "AESIMC xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AES",
    "AT&T Mnemonic": "aesimc",
    "Preferred": "",
    "Description": "Perform the InvMixColumn transformation on a 128-bit round key from xmm2/m128 and store the result in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG DB /r",
    "Instruction": "VAESIMC xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AES AVX",
    "AT&T Mnemonic": "vaesimc",
    "Preferred": "",
    "Description": "Perform the InvMixColumn transformation on a 128-bit round key from xmm2/m128 and store the result in xmm1."
  },
  {
    "Opcode": "66 0F 3A DF /r ib",
    "Instruction": "AESKEYGENASSIST xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AES",
    "AT&T Mnemonic": "aeskeygenassist",
    "Preferred": "",
    "Description": "Assist in AES round key generation using an 8 bits Round Constant (RCON) specified in the immediate byte, operating on 128 bits of data specified in xmm2/m128 and stores the result in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F3A.WIG DF /r ib",
    "Instruction": "VAESKEYGENASSIST xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AES AVX",
    "AT&T Mnemonic": "vaeskeygenassist",
    "Preferred": "",
    "Description": "Assist in AES round key generation using 8 bits Round Constant (RCON) specified in the immediate byte, operating on 128 bits of data specified in xmm2/m128 and stores the result in xmm1."
  },
  {
    "Opcode": "24 ib",
    "Instruction": "AND AL, imm8",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andb",
    "Preferred": "",
    "Description": "AL AND imm8."
  },
  {
    "Opcode": "25 iw",
    "Instruction": "AND AX, imm16",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andw",
    "Preferred": "",
    "Description": "AX AND imm16."
  },
  {
    "Opcode": "25 id",
    "Instruction": "AND EAX, imm32",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andl",
    "Preferred": "",
    "Description": "EAX AND imm32."
  },
  {
    "Opcode": "REX.W+ 25 id",
    "Instruction": "AND RAX, imm32",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andq",
    "Preferred": "",
    "Description": "RAX AND imm32 sign-extended to 64-bits."
  },
  {
    "Opcode": "80 /4 ib",
    "Instruction": "AND r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andb",
    "Preferred": "",
    "Description": "r/m8 AND imm8."
  },
  {
    "Opcode": "REX+ 80 /4 ib",
    "Instruction": "AND r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andb",
    "Preferred": "",
    "Description": "r/m8 AND imm8."
  },
  {
    "Opcode": "81 /4 iw",
    "Instruction": "AND r/m16, imm16",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andw",
    "Preferred": "",
    "Description": "r/m16 AND imm16."
  },
  {
    "Opcode": "81 /4 id",
    "Instruction": "AND r/m32, imm32",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andl",
    "Preferred": "",
    "Description": "r/m32 AND imm32."
  },
  {
    "Opcode": "REX.W+ 81 /4 id",
    "Instruction": "AND r/m64, imm32",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andq",
    "Preferred": "",
    "Description": "r/m64 AND imm32 sign extended to 64-bits."
  },
  {
    "Opcode": "83 /4 ib",
    "Instruction": "AND r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andw",
    "Preferred": "YES",
    "Description": "r/m16 AND imm8 (sign-extended)."
  },
  {
    "Opcode": "83 /4 ib",
    "Instruction": "AND r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andl",
    "Preferred": "YES",
    "Description": "r/m32 AND imm8 (sign-extended)."
  },
  {
    "Opcode": "REX.W+ 83 /4 ib",
    "Instruction": "AND r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andq",
    "Preferred": "YES",
    "Description": "r/m64 AND imm8 (sign-extended)."
  },
  {
    "Opcode": "20 /r",
    "Instruction": "AND r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andb",
    "Preferred": "YES",
    "Description": "r/m8 AND r8."
  },
  {
    "Opcode": "REX+ 20 /r",
    "Instruction": "AND r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andb",
    "Preferred": "YES",
    "Description": "r/m64 AND r8 (sign-extended)."
  },
  {
    "Opcode": "21 /r",
    "Instruction": "AND r/m16, r16",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andw",
    "Preferred": "YES",
    "Description": "r/m16 AND r16."
  },
  {
    "Opcode": "21 /r",
    "Instruction": "AND r/m32, r32",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andl",
    "Preferred": "YES",
    "Description": "r/m32 AND r32."
  },
  {
    "Opcode": "REX.W+ 21 /r",
    "Instruction": "AND r/m64, r64",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andq",
    "Preferred": "YES",
    "Description": "r/m64 AND r32."
  },
  {
    "Opcode": "22 /r",
    "Instruction": "AND r8, r/m8",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andb",
    "Preferred": "",
    "Description": "r8 AND r/m8."
  },
  {
    "Opcode": "REX+ 22 /r",
    "Instruction": "AND r8, r/m8",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andb",
    "Preferred": "",
    "Description": "r/m64 AND r8 (sign-extended)."
  },
  {
    "Opcode": "23 /r",
    "Instruction": "AND r16, r/m16",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andw",
    "Preferred": "",
    "Description": "r16 AND r/m16."
  },
  {
    "Opcode": "23 /r",
    "Instruction": "AND r32, r/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andl",
    "Preferred": "",
    "Description": "r32 AND r/m32."
  },
  {
    "Opcode": "REX.W+ 23 /r",
    "Instruction": "AND r64, r/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "andq",
    "Preferred": "",
    "Description": "r64 AND r/m64."
  },
  {
    "Opcode": "VEX.NDS.LZ.0F38.W0 F2 /r",
    "Instruction": "ANDN r32a, r32b, r/m32",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "E.SF E.ZF E.OF E.CF",
    "Implicit Undef": "E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "BMI1",
    "AT&T Mnemonic": "andnl",
    "Preferred": "",
    "Description": "Bitwise AND of inverted r32b with r/m32, store result in r32a"
  },
  {
    "Opcode": "VEX.NDS.LZ.0F38.W1 F2 /r",
    "Instruction": "ANDN r64a, r64b, r/m64",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "E.SF E.ZF E.OF E.CF",
    "Implicit Undef": "E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "BMI1",
    "AT&T Mnemonic": "andnq",
    "Preferred": "",
    "Description": "Bitwise AND of inverted r64b with r/m64, store result in r64a"
  },
  {
    "Opcode": "66 0F 54 /r",
    "Instruction": "ANDPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "andpd",
    "Preferred": "",
    "Description": "Return the bitwise logical AND of packed double-precision floating-point values in xmm1 and xmm2/m128."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 54 /r",
    "Instruction": "VANDPD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vandpd",
    "Preferred": "",
    "Description": "Return the bitwise logical AND of packed double-precision floating-point values in xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 54 /r",
    "Instruction": "VANDPD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vandpd",
    "Preferred": "",
    "Description": "Return the bitwise logical AND of packed double-precision floating-point values in ymm2 and ymm3/mem."
  },
  {
    "Opcode": "0F 54 /r",
    "Instruction": "ANDPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "andps",
    "Preferred": "",
    "Description": "Bitwise logical AND of xmm2/m128 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG 54 /r",
    "Instruction": "VANDPS xmm1,xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vandps",
    "Preferred": "",
    "Description": "Return the bitwise logical AND of packed single-precision floating-point values in xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.0F.WIG 54 /r",
    "Instruction": "VANDPS ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vandps",
    "Preferred": "",
    "Description": "Return the bitwise logical AND of packed single-precision floating-point values in ymm2 and ymm3/mem."
  },
  {
    "Opcode": "66 0F 55 /r",
    "Instruction": "ANDNPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "andnpd",
    "Preferred": "",
    "Description": "Bitwise logical AND NOT of xmm2/m128 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 55 /r",
    "Instruction": "VANDNPD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vandnpd",
    "Preferred": "",
    "Description": "Return the bitwise logical AND NOT of packed double-precision floating-point values in xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 55 /r",
    "Instruction": "VANDNPD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vandnpd",
    "Preferred": "",
    "Description": "Return the bitwise logical AND NOT of packed double-precision floating-point values in ymm2 and ymm3/mem."
  },
  {
    "Opcode": "0F 55 /r",
    "Instruction": "ANDNPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "andnps",
    "Preferred": "",
    "Description": "Bitwise logical AND NOT of xmm2/m128 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG 55 /r",
    "Instruction": "VANDNPS xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vandnps",
    "Preferred": "",
    "Description": "Return the bitwise logical AND NOT of packed single-precision floating-point values in xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.0F.WIG 55 /r",
    "Instruction": "VANDNPS ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vandnps",
    "Preferred": "",
    "Description": "Return the bitwise logical AND NOT of packed single-precision floating-point values in ymm2 and ymm3/mem."
  },
  {
    "Opcode": "63 /r",
    "Instruction": "ARPL r/m16, r16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "YES",
    "Protected": "NO",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Adjust RPL of r/m16 to not less than RPL of r16."
  },
  {
    "Opcode": "66 0F 3A 0D /r ib",
    "Instruction": "BLENDPD xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "blendpd",
    "Preferred": "",
    "Description": "Select packed DP-FP values from xmm1 and xmm2/m128 from mask specified in imm8 and store the values into xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F3A.WIG 0D /r ib",
    "Instruction": "VBLENDPD xmm1, xmm2, xmm3/m128, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vblendpd",
    "Preferred": "",
    "Description": "Select packed double-precision floating-point values from xmm2 and xmm3/m128 from mask in imm8 and store the values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F3A.WIG 0D /r ib",
    "Instruction": "VBLENDPD ymm1, ymm2, ymm3/m256, imm8",
    "Op/En": "RVMI",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vblendpd",
    "Preferred": "",
    "Description": "Select packed double-precision floating-point values from ymm2 and ymm3/m256 from mask in imm8 and store the values in ymm1."
  },
  {
    "Opcode": "VEX.NDS.LZ.0F38.W0 F7 /r",
    "Instruction": "BEXTR r32a, r/m32, r32b",
    "Op/En": "RMV",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF E.OF E.CF",
    "Implicit Undef": "E.AF E.SF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "BMI1",
    "AT&T Mnemonic": "bextrl",
    "Preferred": "",
    "Description": "Contiguous bitwise extract from r/m32 using r32b as control; store result in r32a."
  },
  {
    "Opcode": "VEX.NDS.LZ.0F38.W1 F7 /r",
    "Instruction": "BEXTR r64a, r/m64, r64b",
    "Op/En": "RMV",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF E.OF E.CF",
    "Implicit Undef": "E.AF E.SF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "BMI1",
    "AT&T Mnemonic": "bextrq",
    "Preferred": "",
    "Description": "Contiguous bitwise extract from r/m64 using r64b as control; store result in r64a"
  },
  {
    "Opcode": "66 0F 3A 0C /r ib",
    "Instruction": "BLENDPS xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "blendps",
    "Preferred": "",
    "Description": "Select packed single precision floating-point values from xmm1 and xmm2/m128 from mask specified in imm8 and store the values into xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F3A.WIG 0C /r ib",
    "Instruction": "VBLENDPS xmm1, xmm2, xmm3/m128, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vblendps",
    "Preferred": "",
    "Description": "Select packed single-precision floating-point values from xmm2 and xmm3/m128 from mask in imm8 and store the values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F3A.WIG 0C /r ib",
    "Instruction": "VBLENDPS ymm1, ymm2, ymm3/m256, imm8",
    "Op/En": "RVMI",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vblendps",
    "Preferred": "",
    "Description": "Select packed single-precision floating-point values from ymm2 and ymm3/m256 from mask in imm8 and store the values in ymm1."
  },
  {
    "Opcode": "66 0F 38 15 /r",
    "Instruction": "BLENDVPD xmm1, xmm2/m128, <XMM0>",
    "Op/En": "RM0",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "blendvpd",
    "Preferred": "",
    "Description": "Select packed DP FP values from xmm1 and xmm2 from mask specified in XMM0 and store the values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F3A.W0 4B /r /is4",
    "Instruction": "VBLENDVPD xmm1, xmm2, xmm3/m128, xmm4",
    "Op/En": "RVMR",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vblendvpd",
    "Preferred": "",
    "Description": "Conditionally copy double-precision floating- point values from xmm2 or xmm3/m128 to xmm1, based on mask bits in the mask operand, xmm4."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F3A.W0 4B /r /is4",
    "Instruction": "VBLENDVPD ymm1, ymm2, ymm3/m256, ymm4",
    "Op/En": "RVMR",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vblendvpd",
    "Preferred": "",
    "Description": "Conditionally copy double-precision floating- point values from ymm2 or ymm3/m256 to ymm1, based on mask bits in the mask operand, ymm4."
  },
  {
    "Opcode": "66 0F 38 14 /r",
    "Instruction": "BLENDVPS xmm1, xmm2/m128, <XMM0>",
    "Op/En": "RM0",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "blendvps",
    "Preferred": "",
    "Description": "Select packed single precision floating-point values from xmm1 and xmm2/m128 from mask specified in XMM0 and store the values into xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F3A.W0 4A /r /is4",
    "Instruction": "VBLENDVPS xmm1, xmm2, xmm3/m128, xmm4",
    "Op/En": "RVMR",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vblendvps",
    "Preferred": "",
    "Description": "Conditionally copy single-precision floating- point values from xmm2 or xmm3/m128 to xmm1, based on mask bits in the specified mask operand, xmm4."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F3A.W0 4A /r /is4",
    "Instruction": "VBLENDVPS ymm1, ymm2, ymm3/m256, ymm4",
    "Op/En": "RVMR",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vblendvps",
    "Preferred": "",
    "Description": "Conditionally copy single-precision floating- point values from ymm2 or ymm3/m256 to ymm1, based on mask bits in the specified mask register, ymm4."
  },
  {
    "Opcode": "VEX.NDD.LZ.0F38.W0 F3 /3",
    "Instruction": "BLSI r32, r/m32",
    "Op/En": "VM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF E.SF E.OF E.CF",
    "Implicit Undef": "E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "BMI1",
    "AT&T Mnemonic": "blsil",
    "Preferred": "",
    "Description": "Extract lowest set bit from r/m32 and set that bit in r32."
  },
  {
    "Opcode": "VEX.NDD.LZ.0F38.W1 F3 /3",
    "Instruction": "BLSI r64, r/m64",
    "Op/En": "VM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF E.SF E.OF E.CF",
    "Implicit Undef": "E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "BMI1",
    "AT&T Mnemonic": "blsiq",
    "Preferred": "",
    "Description": "Extract lowest set bit from r/m64, and set that bit in r64."
  },
  {
    "Opcode": "VEX.NDD.LZ.0F38.W0 F3 /2",
    "Instruction": "BLSMSK r32, r/m32",
    "Op/En": "VM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF E.SF E.OF E.CF",
    "Implicit Undef": "E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "BMI1",
    "AT&T Mnemonic": "blsmskl",
    "Preferred": "",
    "Description": "Set all lower bits in r32 to \"1\" starting from bit 0 to lowest set bit in r/m32"
  },
  {
    "Opcode": "VEX.NDD.LZ.0F38.W1 F3 /2",
    "Instruction": "BLSMSK r64, r/m64",
    "Op/En": "VM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF E.SF E.OF E.CF",
    "Implicit Undef": "E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "BMI1",
    "AT&T Mnemonic": "blsmskq",
    "Preferred": "",
    "Description": "Set all lower bits in r64 to \"1\" starting from bit 0 to lowest set bit in r/m64"
  },
  {
    "Opcode": "VEX.NDD.LZ.0F38.W0 F3 /1",
    "Instruction": "BLSR r32, r/m32",
    "Op/En": "VM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF E.SF E.OF E.CF",
    "Implicit Undef": "E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "BMI1",
    "AT&T Mnemonic": "blsrl",
    "Preferred": "",
    "Description": "Reset lowest set bit of r/m32, keep all other bits of r/m32 and write result to r32."
  },
  {
    "Opcode": "VEX.NDD.LZ.0F38.W1 F3 /1",
    "Instruction": "BLSR r64, r/m64",
    "Op/En": "VM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF E.SF E.OF E.CF",
    "Implicit Undef": "E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "BMI1",
    "AT&T Mnemonic": "blsrq",
    "Preferred": "",
    "Description": "Reset lowest set bit of r/m64, keep all other bits of r/m64 and write result to r64."
  },
  {
    "Opcode": "62 /r",
    "Instruction": "BOUND r16, m16&16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Check if r16 (array index) is within bounds specified by m16&16."
  },
  {
    "Opcode": "62 /r",
    "Instruction": "BOUND r32, m32&32",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Check if r32 (array index) is within bounds specified by m16&16."
  },
  {
    "Opcode": "0F BC /r",
    "Instruction": "BSF r16, r/m16",
    "Op/En": "RM",
    "Properties": "uw, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF",
    "Implicit Undef": "E.CF E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "bsfw",
    "Preferred": "",
    "Description": "Bit scan forward on r/m16."
  },
  {
    "Opcode": "0F BC /r",
    "Instruction": "BSF r32, r/m32",
    "Op/En": "RM",
    "Properties": "uz, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF",
    "Implicit Undef": "E.CF E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "bsfl",
    "Preferred": "",
    "Description": "Bit scan forward on r/m32."
  },
  {
    "Opcode": "REX.W+ 0F BC",
    "Instruction": "BSF r64, r/m64",
    "Op/En": "RM",
    "Properties": "uw, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF",
    "Implicit Undef": "E.CF E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "bsfq",
    "Preferred": "",
    "Description": "Bit scan forward on r/m64."
  },
  {
    "Opcode": "0F BD /r",
    "Instruction": "BSR r16, r/m16",
    "Op/En": "RM",
    "Properties": "uw, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF",
    "Implicit Undef": "E.CF E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "bsrw",
    "Preferred": "",
    "Description": "Bit scan reverse on r/m16."
  },
  {
    "Opcode": "0F BD /r",
    "Instruction": "BSR r32, r/m32",
    "Op/En": "RM",
    "Properties": "uz, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF",
    "Implicit Undef": "E.CF E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "bsrl",
    "Preferred": "",
    "Description": "Bit scan reverse on r/m32."
  },
  {
    "Opcode": "REX.W+ 0F BD",
    "Instruction": "BSR r64, r/m64",
    "Op/En": "RM",
    "Properties": "uw, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF",
    "Implicit Undef": "E.CF E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "bsrq",
    "Preferred": "",
    "Description": "Bit scan reverse on r/m64."
  },
  {
    "Opcode": "0F C8 +rd",
    "Instruction": "BSWAP r32",
    "Op/En": "O",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "bswap",
    "Preferred": "",
    "Description": "Reverses the byte order of a 32-bit register."
  },
  {
    "Opcode": "REX.W+ 0F C8 +rd",
    "Instruction": "BSWAP r64",
    "Op/En": "O",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "bswap",
    "Preferred": "",
    "Description": "Reverses the byte order of a 64-bit register."
  },
  {
    "Opcode": "0F A3",
    "Instruction": "BT r/m16, r16",
    "Op/En": "MR",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btw",
    "Preferred": "",
    "Description": "Store selected bit in CF flag."
  },
  {
    "Opcode": "0F A3",
    "Instruction": "BT r/m32, r32",
    "Op/En": "MR",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btl",
    "Preferred": "",
    "Description": "Store selected bit in CF flag."
  },
  {
    "Opcode": "REX.W+ 0F A3",
    "Instruction": "BT r/m64, r64",
    "Op/En": "MR",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btq",
    "Preferred": "",
    "Description": "Store selected bit in CF flag."
  },
  {
    "Opcode": "0F BA /4 ib",
    "Instruction": "BT r/m16, imm8",
    "Op/En": "MI",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btw",
    "Preferred": "",
    "Description": "Store selected bit in CF flag."
  },
  {
    "Opcode": "0F BA /4 ib",
    "Instruction": "BT r/m32, imm8",
    "Op/En": "MI",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btl",
    "Preferred": "",
    "Description": "Store selected bit in CF flag."
  },
  {
    "Opcode": "REX.W+ 0F BA /4 ib",
    "Instruction": "BT r/m64, imm8",
    "Op/En": "MI",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btq",
    "Preferred": "",
    "Description": "Store selected bit in CF flag."
  },
  {
    "Opcode": "0F BB",
    "Instruction": "BTC r/m16, r16",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btcw",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and complement."
  },
  {
    "Opcode": "0F BB",
    "Instruction": "BTC r/m32, r32",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btcl",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and complement."
  },
  {
    "Opcode": "REX.W+ 0F BB",
    "Instruction": "BTC r/m64, r64",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btcq",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and complement."
  },
  {
    "Opcode": "0F BA /7 ib",
    "Instruction": "BTC r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btcw",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and complement."
  },
  {
    "Opcode": "0F BA /7 ib",
    "Instruction": "BTC r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btcl",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and complement."
  },
  {
    "Opcode": "REX.W+ 0F BA /7 ib",
    "Instruction": "BTC r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btcq",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and complement."
  },
  {
    "Opcode": "0F B3",
    "Instruction": "BTR r/m16, r16",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btrw",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and clear."
  },
  {
    "Opcode": "0F B3",
    "Instruction": "BTR r/m32, r32",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btrl",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and clear."
  },
  {
    "Opcode": "REX.W+ 0F B3",
    "Instruction": "BTR r/m64, r64",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btrq",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and clear."
  },
  {
    "Opcode": "0F BA /6 ib",
    "Instruction": "BTR r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btrw",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and clear."
  },
  {
    "Opcode": "0F BA /6 ib",
    "Instruction": "BTR r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btrl",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and clear."
  },
  {
    "Opcode": "REX.W+ 0F BA /6 ib",
    "Instruction": "BTR r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btrq",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and clear."
  },
  {
    "Opcode": "0F AB",
    "Instruction": "BTS r/m16, r16",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btsw",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and set."
  },
  {
    "Opcode": "0F AB",
    "Instruction": "BTS r/m32, r32",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btsl",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and set."
  },
  {
    "Opcode": "REX.W+ 0F AB",
    "Instruction": "BTS r/m64, r64",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btsq",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and set."
  },
  {
    "Opcode": "0F BA /5 ib",
    "Instruction": "BTS r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btsw",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and set."
  },
  {
    "Opcode": "0F BA /5 ib",
    "Instruction": "BTS r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btsl",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and set."
  },
  {
    "Opcode": "REX.W+ 0F BA /5 ib",
    "Instruction": "BTS r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "E.OF E.SF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "btsq",
    "Preferred": "",
    "Description": "Store selected bit in CF flag and set."
  },
  {
    "Opcode": "VEX.NDS.LZ.0F38.W0 F5 /r",
    "Instruction": "BZHI r32a, r/m32, r32b",
    "Op/En": "RMV",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF E.CF E.SF E.OF",
    "Implicit Undef": "E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "BMI2",
    "AT&T Mnemonic": "bzhil",
    "Preferred": "",
    "Description": "Zero bits in r/m32 starting with the position in r32b, write result to r32a."
  },
  {
    "Opcode": "VEX.NDS.LZ.0F38.W1 F5 /r",
    "Instruction": "BZHI r64a, r/m64, r64b",
    "Op/En": "RMV",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF E.CF E.SF E.OF",
    "Implicit Undef": "E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "BMI2",
    "AT&T Mnemonic": "bzhiq",
    "Preferred": "",
    "Description": "Zero bits in r/m64 starting with the position in r64b, write result to r64a."
  },
  {
    "Opcode": "E8 cw",
    "Instruction": "CALL rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "rdi rsi rdx rcx r8 r9 rax xmm0 xmm1 xmm2 xmm3 xmm4 xmm5 xmm6 xmm7",
    "Implicit Write": "RAX RDX XMM0 XMM1",
    "Implicit Undef": "RDI RSI RCX R8 R9 R10 R11 XMM2 XMM3 XMM4 XMM5 XMM6 XMM7 XMM8 XMM9 XMM10 XMM11 XMM12 XMM13 XMM14 XMM15",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Call near, relative, displacement relative to next instruction."
  },
  {
    "Opcode": "E8 cd",
    "Instruction": "CALL rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "rdi rsi rdx rcx r8 r9 rax xmm0 xmm1 xmm2 xmm3 xmm4 xmm5 xmm6 xmm7",
    "Implicit Write": "RAX RDX XMM0 XMM1",
    "Implicit Undef": "RDI RSI RCX R8 R9 R10 R11 XMM2 XMM3 XMM4 XMM5 XMM6 XMM7 XMM8 XMM9 XMM10 XMM11 XMM12 XMM13 XMM14 XMM15",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "callq",
    "Preferred": "",
    "Description": "Call near, relative, displacement relative to next instruction. 32-bit displacement sign extended to 64-bits in 64-bit mode."
  },
  {
    "Opcode": "FF /2",
    "Instruction": "CALL r/m16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "rdi rsi rdx rcx r8 r9 rax xmm0 xmm1 xmm2 xmm3 xmm4 xmm5 xmm6 xmm7",
    "Implicit Write": "RAX RDX XMM0 XMM1",
    "Implicit Undef": "RDI RSI RCX R8 R9 R10 R11 XMM2 XMM3 XMM4 XMM5 XMM6 XMM7 XMM8 XMM9 XMM10 XMM11 XMM12 XMM13 XMM14 XMM15",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Call near, absolute indirect, address given in r/m16."
  },
  {
    "Opcode": "FF /2",
    "Instruction": "CALL r/m32",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "rdi rsi rdx rcx r8 r9 rax xmm0 xmm1 xmm2 xmm3 xmm4 xmm5 xmm6 xmm7",
    "Implicit Write": "RAX RDX XMM0 XMM1",
    "Implicit Undef": "RDI RSI RCX R8 R9 R10 R11 XMM2 XMM3 XMM4 XMM5 XMM6 XMM7 XMM8 XMM9 XMM10 XMM11 XMM12 XMM13 XMM14 XMM15",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Call near, absolute indirect, address given in r/m32."
  },
  {
    "Opcode": "FF /2",
    "Instruction": "CALL r/m64",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "rdi rsi rdx rcx r8 r9 rax xmm0 xmm1 xmm2 xmm3 xmm4 xmm5 xmm6 xmm7",
    "Implicit Write": "RAX RDX XMM0 XMM1",
    "Implicit Undef": "RDI RSI RCX R8 R9 R10 R11 XMM2 XMM3 XMM4 XMM5 XMM6 XMM7 XMM8 XMM9 XMM10 XMM11 XMM12 XMM13 XMM14 XMM15",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "callq",
    "Preferred": "",
    "Description": "Call near, absolute indirect, address given in r/m64."
  },
  {
    "Opcode": "9A cd",
    "Instruction": "CALL ptr16:16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "rdi rsi rdx rcx r8 r9 rax xmm0 xmm1 xmm2 xmm3 xmm4 xmm5 xmm6 xmm7",
    "Implicit Write": "RAX RDX XMM0 XMM1",
    "Implicit Undef": "RDI RSI RCX R8 R9 R10 R11 XMM2 XMM3 XMM4 XMM5 XMM6 XMM7 XMM8 XMM9 XMM10 XMM11 XMM12 XMM13 XMM14 XMM15",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Call far, absolute, address given in operand."
  },
  {
    "Opcode": "9A cp",
    "Instruction": "CALL ptr16:32",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "rdi rsi rdx rcx r8 r9 rax xmm0 xmm1 xmm2 xmm3 xmm4 xmm5 xmm6 xmm7",
    "Implicit Write": "RAX RDX XMM0 XMM1",
    "Implicit Undef": "RDI RSI RCX R8 R9 R10 R11 XMM2 XMM3 XMM4 XMM5 XMM6 XMM7 XMM8 XMM9 XMM10 XMM11 XMM12 XMM13 XMM14 XMM15",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Call far, absolute, address given in operand."
  },
  {
    "Opcode": "FF /3",
    "Instruction": "CALL m16:16",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "rdi rsi rdx rcx r8 r9 rax xmm0 xmm1 xmm2 xmm3 xmm4 xmm5 xmm6 xmm7",
    "Implicit Write": "RAX RDX XMM0 XMM1",
    "Implicit Undef": "RDI RSI RCX R8 R9 R10 R11 XMM2 XMM3 XMM4 XMM5 XMM6 XMM7 XMM8 XMM9 XMM10 XMM11 XMM12 XMM13 XMM14 XMM15",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "callq",
    "Preferred": "",
    "Description": "Call far, absolute indirect address given in m16:16. In 32-bit mode: if selector points to a gate, then RIP = 32-bit zero extended displacement taken from gate; else RIP = zero extended 16- bit offset from far pointer referenced in the instruction."
  },
  {
    "Opcode": "FF /3",
    "Instruction": "CALL m16:32",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "rdi rsi rdx rcx r8 r9 rax xmm0 xmm1 xmm2 xmm3 xmm4 xmm5 xmm6 xmm7",
    "Implicit Write": "RAX RDX XMM0 XMM1",
    "Implicit Undef": "RDI RSI RCX R8 R9 R10 R11 XMM2 XMM3 XMM4 XMM5 XMM6 XMM7 XMM8 XMM9 XMM10 XMM11 XMM12 XMM13 XMM14 XMM15",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "callq",
    "Preferred": "",
    "Description": "In 64-bit mode: If selector points to a gate, then RIP = 64-bit displacement taken from gate; else RIP = zero extended 32-bit offset from far pointer referenced in the instruction."
  },
  {
    "Opcode": "REX.W+ FF /3",
    "Instruction": "CALL m16:64",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "rdi rsi rdx rcx r8 r9 rax xmm0 xmm1 xmm2 xmm3 xmm4 xmm5 xmm6 xmm7",
    "Implicit Write": "RAX RDX XMM0 XMM1",
    "Implicit Undef": "RDI RSI RCX R8 R9 R10 R11 XMM2 XMM3 XMM4 XMM5 XMM6 XMM7 XMM8 XMM9 XMM10 XMM11 XMM12 XMM13 XMM14 XMM15",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "callq",
    "Preferred": "",
    "Description": "In 64-bit mode: If selector points to a gate, then RIP = 64-bit displacement taken from gate; else RIP = 64-bit offset from far pointer referenced in the instruction."
  },
  {
    "Opcode": "PREF.66+ 98",
    "Instruction": "CBW",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "AL",
    "Implicit Write": "AX",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cbtw",
    "Preferred": "",
    "Description": "AX = sign-extend of AL."
  },
  {
    "Opcode": 98,
    "Instruction": "CWDE",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "AX",
    "Implicit Write": "RAX",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cwtl",
    "Preferred": "",
    "Description": "EAX = sign-extend of AX."
  },
  {
    "Opcode": "REX.W+ 98",
    "Instruction": "CDQE",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "EAX",
    "Implicit Write": "RAX",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cltq",
    "Preferred": "",
    "Description": "RAX = sign-extend of EAX."
  },
  {
    "Opcode": "F8",
    "Instruction": "CLC",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "clc",
    "Preferred": "",
    "Description": "Clear CF flag."
  },
  {
    "Opcode": "FC",
    "Instruction": "CLD",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "E.DF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cld",
    "Preferred": "",
    "Description": "Clear DF flag."
  },
  {
    "Opcode": "0F AE /7",
    "Instruction": "CLFLUSH m8",
    "Op/En": "M",
    "Properties": "I",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CLFLUSH",
    "AT&T Mnemonic": "clflush",
    "Preferred": "",
    "Description": "Flushes cache line containing m8."
  },
  {
    "Opcode": "FA",
    "Instruction": "CLI",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.VM E.IOPL E.VIP",
    "Implicit Write": "e.if e.vif",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cli",
    "Preferred": "",
    "Description": "Clear interrupt flag; interrupts disabled when interrupt flag cleared."
  },
  {
    "Opcode": "0F 06",
    "Instruction": "CLTS",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Clears TS flag in CR0."
  },
  {
    "Opcode": "F5",
    "Instruction": "CMC",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmc",
    "Preferred": "",
    "Description": "Complement CF flag."
  },
  {
    "Opcode": "0F 47 /r",
    "Instruction": "CMOVA r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovaw",
    "Preferred": "",
    "Description": "Move if above (CF=0 and ZF=0)."
  },
  {
    "Opcode": "0F 47 /r",
    "Instruction": "CMOVA r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmoval",
    "Preferred": "",
    "Description": "Move if above (CF=0 and ZF=0)."
  },
  {
    "Opcode": "REX.W+ 0F 47 /r",
    "Instruction": "CMOVA r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovaq",
    "Preferred": "",
    "Description": "Move if above (CF=0 and ZF=0)."
  },
  {
    "Opcode": "0F 43 /r",
    "Instruction": "CMOVAE r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovaew",
    "Preferred": "",
    "Description": "Move if above or equal (CF=0)."
  },
  {
    "Opcode": "0F 43 /r",
    "Instruction": "CMOVAE r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovael",
    "Preferred": "",
    "Description": "Move if above or equal (CF=0)."
  },
  {
    "Opcode": "REX.W+ 0F 43 /r",
    "Instruction": "CMOVAE r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovaeq",
    "Preferred": "",
    "Description": "Move if above or equal (CF=0)."
  },
  {
    "Opcode": "0F 42 /r",
    "Instruction": "CMOVB r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovbw",
    "Preferred": "",
    "Description": "Move if below (CF=1)."
  },
  {
    "Opcode": "0F 42 /r",
    "Instruction": "CMOVB r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovbl",
    "Preferred": "",
    "Description": "Move if below (CF=1)."
  },
  {
    "Opcode": "REX.W+ 0F 42 /r",
    "Instruction": "CMOVB r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovbq",
    "Preferred": "",
    "Description": "Move if below (CF=1)."
  },
  {
    "Opcode": "0F 46 /r",
    "Instruction": "CMOVBE r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovbew",
    "Preferred": "",
    "Description": "Move if below or equal (CF=1 or ZF=1)."
  },
  {
    "Opcode": "0F 46 /r",
    "Instruction": "CMOVBE r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovbel",
    "Preferred": "",
    "Description": "Move if below or equal (CF=1 or ZF=1)."
  },
  {
    "Opcode": "REX.W+ 0F 46 /r",
    "Instruction": "CMOVBE r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovbeq",
    "Preferred": "",
    "Description": "Move if below or equal (CF=1 or ZF=1)."
  },
  {
    "Opcode": "0F 42 /r",
    "Instruction": "CMOVC r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovcw",
    "Preferred": "",
    "Description": "Move if carry (CF=1)."
  },
  {
    "Opcode": "0F 42 /r",
    "Instruction": "CMOVC r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovcl",
    "Preferred": "",
    "Description": "Move if carry (CF=1)."
  },
  {
    "Opcode": "REX.W+ 0F 42 /r",
    "Instruction": "CMOVC r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovcq",
    "Preferred": "",
    "Description": "Move if carry (CF=1)."
  },
  {
    "Opcode": "0F 44 /r",
    "Instruction": "CMOVE r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovew",
    "Preferred": "",
    "Description": "Move if equal (ZF=1)."
  },
  {
    "Opcode": "0F 44 /r",
    "Instruction": "CMOVE r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovel",
    "Preferred": "",
    "Description": "Move if equal (ZF=1)."
  },
  {
    "Opcode": "REX.W+ 0F 44 /r",
    "Instruction": "CMOVE r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmoveq",
    "Preferred": "",
    "Description": "Move if equal (ZF=1)."
  },
  {
    "Opcode": "0F 4F /r",
    "Instruction": "CMOVG r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovgw",
    "Preferred": "",
    "Description": "Move if greater (ZF=0 and SF=OF)."
  },
  {
    "Opcode": "0F 4F /r",
    "Instruction": "CMOVG r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovgl",
    "Preferred": "",
    "Description": "Move if greater (ZF=0 and SF=OF)."
  },
  {
    "Opcode": "REX.W+ 0F 4F /r",
    "Instruction": "CMOVG r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovgq",
    "Preferred": "",
    "Description": "Move if greater (ZF=0 and SF=OF)."
  },
  {
    "Opcode": "0F 4D /r",
    "Instruction": "CMOVGE r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovgew",
    "Preferred": "",
    "Description": "Move if greater or equal (SF=OF)."
  },
  {
    "Opcode": "0F 4D /r",
    "Instruction": "CMOVGE r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovgel",
    "Preferred": "",
    "Description": "Move if greater or equal (SF=OF)."
  },
  {
    "Opcode": "REX.W+ 0F 4D /r",
    "Instruction": "CMOVGE r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovgeq",
    "Preferred": "",
    "Description": "Move if greater or equal (SF=OF)."
  },
  {
    "Opcode": "0F 4C /r",
    "Instruction": "CMOVL r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovlw",
    "Preferred": "",
    "Description": "Move if less (SF != OF)."
  },
  {
    "Opcode": "0F 4C /r",
    "Instruction": "CMOVL r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovll",
    "Preferred": "",
    "Description": "Move if less (SF!= OF)."
  },
  {
    "Opcode": "REX.W+ 0F 4C /r",
    "Instruction": "CMOVL r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovlq",
    "Preferred": "",
    "Description": "Move if less (SF!= OF)."
  },
  {
    "Opcode": "0F 4E /r",
    "Instruction": "CMOVLE r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovlew",
    "Preferred": "",
    "Description": "Move if less or equal (ZF=1 or SF!= OF)."
  },
  {
    "Opcode": "0F 4E /r",
    "Instruction": "CMOVLE r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovlel",
    "Preferred": "",
    "Description": "Move if less or equal (ZF=1 or SF!= OF)."
  },
  {
    "Opcode": "REX.W+ 0F 4E /r",
    "Instruction": "CMOVLE r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovleq",
    "Preferred": "",
    "Description": "Move if less or equal (ZF=1 or SF!= OF)."
  },
  {
    "Opcode": "0F 46 /r",
    "Instruction": "CMOVNA r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnaw",
    "Preferred": "",
    "Description": "Move if not above (CF=1 or ZF=1)."
  },
  {
    "Opcode": "0F 46 /r",
    "Instruction": "CMOVNA r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnal",
    "Preferred": "",
    "Description": "Move if not above (CF=1 or ZF=1)."
  },
  {
    "Opcode": "REX.W+ 0F 46 /r",
    "Instruction": "CMOVNA r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnaq",
    "Preferred": "",
    "Description": "Move if not above (CF=1 or ZF=1)."
  },
  {
    "Opcode": "0F 42 /r",
    "Instruction": "CMOVNAE r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnaew",
    "Preferred": "",
    "Description": "Move if not above or equal (CF=1)."
  },
  {
    "Opcode": "0F 42 /r",
    "Instruction": "CMOVNAE r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnael",
    "Preferred": "",
    "Description": "Move if not above or equal (CF=1)."
  },
  {
    "Opcode": "REX.W+ 0F 42 /r",
    "Instruction": "CMOVNAE r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnaeq",
    "Preferred": "",
    "Description": "Move if not above or equal (CF=1)."
  },
  {
    "Opcode": "0F 43 /r",
    "Instruction": "CMOVNB r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnbw",
    "Preferred": "",
    "Description": "Move if not below (CF=0)."
  },
  {
    "Opcode": "0F 43 /r",
    "Instruction": "CMOVNB r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnbl",
    "Preferred": "",
    "Description": "Move if not below (CF=0)."
  },
  {
    "Opcode": "REX.W+ 0F 43 /r",
    "Instruction": "CMOVNB r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnbq",
    "Preferred": "",
    "Description": "Move if not below (CF=0)."
  },
  {
    "Opcode": "0F 47 /r",
    "Instruction": "CMOVNBE r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnbew",
    "Preferred": "",
    "Description": "Move if not below or equal (CF=0 and ZF=0)."
  },
  {
    "Opcode": "0F 47 /r",
    "Instruction": "CMOVNBE r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnbel",
    "Preferred": "",
    "Description": "Move if not below or equal (CF=0 and ZF=0)."
  },
  {
    "Opcode": "REX.W+ 0F 47 /r",
    "Instruction": "CMOVNBE r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnbeq",
    "Preferred": "",
    "Description": "Move if not below or equal (CF=0 and ZF=0)."
  },
  {
    "Opcode": "0F 43 /r",
    "Instruction": "CMOVNC r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovncw",
    "Preferred": "",
    "Description": "Move if not carry (CF=0)."
  },
  {
    "Opcode": "0F 43 /r",
    "Instruction": "CMOVNC r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovncl",
    "Preferred": "",
    "Description": "Move if not carry (CF=0)."
  },
  {
    "Opcode": "REX.W+ 0F 43 /r",
    "Instruction": "CMOVNC r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovncq",
    "Preferred": "",
    "Description": "Move if not carry (CF=0)."
  },
  {
    "Opcode": "0F 45 /r",
    "Instruction": "CMOVNE r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnew",
    "Preferred": "",
    "Description": "Move if not equal (ZF=0)."
  },
  {
    "Opcode": "0F 45 /r",
    "Instruction": "CMOVNE r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnel",
    "Preferred": "",
    "Description": "Move if not equal (ZF=0)."
  },
  {
    "Opcode": "REX.W+ 0F 45 /r",
    "Instruction": "CMOVNE r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovneq",
    "Preferred": "",
    "Description": "Move if not equal (ZF=0)."
  },
  {
    "Opcode": "0F 4E /r",
    "Instruction": "CMOVNG r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovngw",
    "Preferred": "",
    "Description": "Move if not greater (ZF=1 or SF!= OF)."
  },
  {
    "Opcode": "0F 4E /r",
    "Instruction": "CMOVNG r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovngl",
    "Preferred": "",
    "Description": "Move if not greater (ZF=1 or SF!= OF)."
  },
  {
    "Opcode": "REX.W+ 0F 4E /r",
    "Instruction": "CMOVNG r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovngq",
    "Preferred": "",
    "Description": "Move if not greater (ZF=1 or SF!= OF)."
  },
  {
    "Opcode": "0F 4C /r",
    "Instruction": "CMOVNGE r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovngew",
    "Preferred": "",
    "Description": "Move if not greater or equal (SF!= OF)."
  },
  {
    "Opcode": "0F 4C /r",
    "Instruction": "CMOVNGE r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovngel",
    "Preferred": "",
    "Description": "Move if not greater or equal (SF!= OF)."
  },
  {
    "Opcode": "REX.W+ 0F 4C /r",
    "Instruction": "CMOVNGE r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovngeq",
    "Preferred": "",
    "Description": "Move if not greater or equal (SF!= OF)."
  },
  {
    "Opcode": "0F 4D /r",
    "Instruction": "CMOVNL r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnlw",
    "Preferred": "",
    "Description": "Move if not less (SF=OF)."
  },
  {
    "Opcode": "0F 4D /r",
    "Instruction": "CMOVNL r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnll",
    "Preferred": "",
    "Description": "Move if not less (SF=OF)."
  },
  {
    "Opcode": "REX.W+ 0F 4D /r",
    "Instruction": "CMOVNL r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnlq",
    "Preferred": "",
    "Description": "Move if not less (SF=OF)."
  },
  {
    "Opcode": "0F 4F /r",
    "Instruction": "CMOVNLE r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnlew",
    "Preferred": "",
    "Description": "Move if not less or equal (ZF=0 and SF=OF)."
  },
  {
    "Opcode": "0F 4F /r",
    "Instruction": "CMOVNLE r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnlel",
    "Preferred": "",
    "Description": "Move if not less or equal (ZF=0 and SF=OF)."
  },
  {
    "Opcode": "REX.W+ 0F 4F /r",
    "Instruction": "CMOVNLE r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnleq",
    "Preferred": "",
    "Description": "Move if not less or equal (ZF=0 and SF=OF)."
  },
  {
    "Opcode": "0F 41 /r",
    "Instruction": "CMOVNO r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnow",
    "Preferred": "",
    "Description": "Move if not overflow (OF=0)."
  },
  {
    "Opcode": "0F 41 /r",
    "Instruction": "CMOVNO r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnol",
    "Preferred": "",
    "Description": "Move if not overflow (OF=0)."
  },
  {
    "Opcode": "REX.W+ 0F 41 /r",
    "Instruction": "CMOVNO r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnoq",
    "Preferred": "",
    "Description": "Move if not overflow (OF=0)."
  },
  {
    "Opcode": "0F 4B /r",
    "Instruction": "CMOVNP r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnpw",
    "Preferred": "",
    "Description": "Move if not parity (PF=0)."
  },
  {
    "Opcode": "0F 4B /r",
    "Instruction": "CMOVNP r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnpl",
    "Preferred": "",
    "Description": "Move if not parity (PF=0)."
  },
  {
    "Opcode": "REX.W+ 0F 4B /r",
    "Instruction": "CMOVNP r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnpq",
    "Preferred": "",
    "Description": "Move if not parity (PF=0)."
  },
  {
    "Opcode": "0F 49 /r",
    "Instruction": "CMOVNS r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.SF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnsw",
    "Preferred": "",
    "Description": "Move if not sign (SF=0)."
  },
  {
    "Opcode": "0F 49 /r",
    "Instruction": "CMOVNS r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.SF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnsl",
    "Preferred": "",
    "Description": "Move if not sign (SF=0)."
  },
  {
    "Opcode": "REX.W+ 0F 49 /r",
    "Instruction": "CMOVNS r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.SF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnsq",
    "Preferred": "",
    "Description": "Move if not sign (SF=0)."
  },
  {
    "Opcode": "0F 45 /r",
    "Instruction": "CMOVNZ r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnzw",
    "Preferred": "",
    "Description": "Move if not zero (ZF=0)."
  },
  {
    "Opcode": "0F 45 /r",
    "Instruction": "CMOVNZ r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnzl",
    "Preferred": "",
    "Description": "Move if not zero (ZF=0)."
  },
  {
    "Opcode": "REX.W+ 0F 45 /r",
    "Instruction": "CMOVNZ r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovnzq",
    "Preferred": "",
    "Description": "Move if not zero (ZF=0)."
  },
  {
    "Opcode": "0F 40 /r",
    "Instruction": "CMOVO r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovow",
    "Preferred": "",
    "Description": "Move if overflow (OF=1)."
  },
  {
    "Opcode": "0F 40 /r",
    "Instruction": "CMOVO r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovol",
    "Preferred": "",
    "Description": "Move if overflow (OF=1)."
  },
  {
    "Opcode": "REX.W+ 0F 40 /r",
    "Instruction": "CMOVO r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovoq",
    "Preferred": "",
    "Description": "Move if overflow (OF=1)."
  },
  {
    "Opcode": "0F 4A /r",
    "Instruction": "CMOVP r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovpw",
    "Preferred": "",
    "Description": "Move if parity (PF=1)."
  },
  {
    "Opcode": "0F 4A /r",
    "Instruction": "CMOVP r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovpl",
    "Preferred": "",
    "Description": "Move if parity (PF=1)."
  },
  {
    "Opcode": "REX.W+ 0F 4A /r",
    "Instruction": "CMOVP r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovpq",
    "Preferred": "",
    "Description": "Move if parity (PF=1)."
  },
  {
    "Opcode": "0F 4A /r",
    "Instruction": "CMOVPE r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovpew",
    "Preferred": "",
    "Description": "Move if parity even (PF=1)."
  },
  {
    "Opcode": "0F 4A /r",
    "Instruction": "CMOVPE r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovpel",
    "Preferred": "",
    "Description": "Move if parity even (PF=1)."
  },
  {
    "Opcode": "REX.W+ 0F 4A /r",
    "Instruction": "CMOVPE r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovpeq",
    "Preferred": "",
    "Description": "Move if parity even (PF=1)."
  },
  {
    "Opcode": "0F 4B /r",
    "Instruction": "CMOVPO r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovpow",
    "Preferred": "",
    "Description": "Move if parity odd (PF=0)."
  },
  {
    "Opcode": "0F 4B /r",
    "Instruction": "CMOVPO r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovpol",
    "Preferred": "",
    "Description": "Move if parity odd (PF=0)."
  },
  {
    "Opcode": "REX.W+ 0F 4B /r",
    "Instruction": "CMOVPO r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovpoq",
    "Preferred": "",
    "Description": "Move if parity odd (PF=0)."
  },
  {
    "Opcode": "0F 48 /r",
    "Instruction": "CMOVS r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.SF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovsw",
    "Preferred": "",
    "Description": "Move if sign (SF=1)."
  },
  {
    "Opcode": "0F 48 /r",
    "Instruction": "CMOVS r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.SF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovsl",
    "Preferred": "",
    "Description": "Move if sign (SF=1)."
  },
  {
    "Opcode": "REX.W+ 0F 48 /r",
    "Instruction": "CMOVS r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.SF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovsq",
    "Preferred": "",
    "Description": "Move if sign (SF=1)."
  },
  {
    "Opcode": "0F 44 /r",
    "Instruction": "CMOVZ r16, r/m16",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovzw",
    "Preferred": "",
    "Description": "Move if zero (ZF=1)."
  },
  {
    "Opcode": "0F 44 /r",
    "Instruction": "CMOVZ r32, r/m32",
    "Op/En": "RM",
    "Properties": "z, R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovzl",
    "Preferred": "",
    "Description": "Move if zero (ZF=1)."
  },
  {
    "Opcode": "REX.W+ 0F 44 /r",
    "Instruction": "CMOVZ r64, r/m64",
    "Op/En": "RM",
    "Properties": "w, R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CMOV",
    "AT&T Mnemonic": "cmovzq",
    "Preferred": "",
    "Description": "Move if zero (ZF=1)."
  },
  {
    "Opcode": "3C ib",
    "Instruction": "CMP AL, imm8",
    "Op/En": "I",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpb",
    "Preferred": "",
    "Description": "Compare imm8 with AL."
  },
  {
    "Opcode": "3D iw",
    "Instruction": "CMP AX, imm16",
    "Op/En": "I",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpw",
    "Preferred": "",
    "Description": "Compare imm16 with AX."
  },
  {
    "Opcode": "3D id",
    "Instruction": "CMP EAX, imm32",
    "Op/En": "I",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpl",
    "Preferred": "",
    "Description": "Compare imm32 with EAX."
  },
  {
    "Opcode": "REX.W+ 3D id",
    "Instruction": "CMP RAX, imm32",
    "Op/En": "I",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpq",
    "Preferred": "",
    "Description": "Compare imm32 sign-extended to 64-bits with RAX."
  },
  {
    "Opcode": "80 /7 ib",
    "Instruction": "CMP r/m8, imm8",
    "Op/En": "MI",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpb",
    "Preferred": "",
    "Description": "Compare imm8 with r/m8."
  },
  {
    "Opcode": "REX+ 80 /7 ib",
    "Instruction": "CMP r/m8, imm8",
    "Op/En": "MI",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpb",
    "Preferred": "",
    "Description": "Compare imm8 with r/m8."
  },
  {
    "Opcode": "81 /7 iw",
    "Instruction": "CMP r/m16, imm16",
    "Op/En": "MI",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpw",
    "Preferred": "",
    "Description": "Compare imm16 with r/m16."
  },
  {
    "Opcode": "81 /7 id",
    "Instruction": "CMP r/m32, imm32",
    "Op/En": "MI",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpl",
    "Preferred": "",
    "Description": "Compare imm32 with r/m32."
  },
  {
    "Opcode": "REX.W+ 81 /7 id",
    "Instruction": "CMP r/m64, imm32",
    "Op/En": "MI",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpq",
    "Preferred": "",
    "Description": "Compare imm32 sign-extended to 64-bits with r/m64."
  },
  {
    "Opcode": "83 /7 ib",
    "Instruction": "CMP r/m16, imm8",
    "Op/En": "MI",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpw",
    "Preferred": "YES",
    "Description": "Compare imm8 with r/m16."
  },
  {
    "Opcode": "83 /7 ib",
    "Instruction": "CMP r/m32, imm8",
    "Op/En": "MI",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpl",
    "Preferred": "YES",
    "Description": "Compare imm8 with r/m32."
  },
  {
    "Opcode": "REX.W+ 83 /7 ib",
    "Instruction": "CMP r/m64, imm8",
    "Op/En": "MI",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpq",
    "Preferred": "YES",
    "Description": "Compare imm8 with r/m64."
  },
  {
    "Opcode": "38 /r",
    "Instruction": "CMP r/m8, r8",
    "Op/En": "MR",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpb",
    "Preferred": "YES",
    "Description": "Compare r8 with r/m8."
  },
  {
    "Opcode": "REX+ 38 /r",
    "Instruction": "CMP r/m8, r8",
    "Op/En": "MR",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpb",
    "Preferred": "YES",
    "Description": "Compare r8 with r/m8."
  },
  {
    "Opcode": "39 /r",
    "Instruction": "CMP r/m16, r16",
    "Op/En": "MR",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpw",
    "Preferred": "YES",
    "Description": "Compare r16 with r/m16."
  },
  {
    "Opcode": "39 /r",
    "Instruction": "CMP r/m32, r32",
    "Op/En": "MR",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpl",
    "Preferred": "YES",
    "Description": "Compare r32 with r/m32."
  },
  {
    "Opcode": "REX.W+ 39 /r",
    "Instruction": "CMP r/m64, r64",
    "Op/En": "MR",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpq",
    "Preferred": "YES",
    "Description": "Compare r64 with r/m64."
  },
  {
    "Opcode": "3A /r",
    "Instruction": "CMP r8, r/m8",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpb",
    "Preferred": "",
    "Description": "Compare r/m8 with r8."
  },
  {
    "Opcode": "REX+ 3A /r",
    "Instruction": "CMP r8, r/m8",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpb",
    "Preferred": "",
    "Description": "Compare r/m8 with r8."
  },
  {
    "Opcode": "3B /r",
    "Instruction": "CMP r16, r/m16",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpw",
    "Preferred": "",
    "Description": "Compare r/m16 with r16."
  },
  {
    "Opcode": "3B /r",
    "Instruction": "CMP r32, r/m32",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpl",
    "Preferred": "",
    "Description": "Compare r/m32 with r32."
  },
  {
    "Opcode": "REX.W+ 3B /r",
    "Instruction": "CMP r64, r/m64",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpq",
    "Preferred": "",
    "Description": "Compare r/m64 with r64."
  },
  {
    "Opcode": "66 0F C2 /r ib",
    "Instruction": "CMPPD xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cmppd",
    "Preferred": "",
    "Description": "Compare packed double-precision floating- point values in xmm2/m128 and xmm1 using imm8 as comparison predicate."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG C2 /r ib",
    "Instruction": "VCMPPD xmm1, xmm2, xmm3/m128, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcmppd",
    "Preferred": "",
    "Description": "Compare packed double-precision floating- point values in xmm3/m128 and xmm2 using bits 4:0 of imm8 as a comparison predicate."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG C2 /r ib",
    "Instruction": "VCMPPD ymm1, ymm2, ymm3/m256, imm8",
    "Op/En": "RVMI",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcmppd",
    "Preferred": "",
    "Description": "Compare packed double-precision floating- point values in ymm3/m256 and ymm2 using bits 4:0 of imm8 as a comparison predicate."
  },
  {
    "Opcode": "0F C2 /r ib",
    "Instruction": "CMPPS xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "cmpps",
    "Preferred": "",
    "Description": "Compare packed single-precision floating- point values in xmm2/mem and xmm1 using imm8 as comparison predicate."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG C2 /r ib",
    "Instruction": "VCMPPS xmm1, xmm2, xmm3/m128, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcmpps",
    "Preferred": "",
    "Description": "Compare packed single-precision floating- point values in xmm3/m128 and xmm2 using bits 4:0 of imm8 as a comparison predicate."
  },
  {
    "Opcode": "VEX.NDS.256.0F.WIG C2 /r ib",
    "Instruction": "VCMPPS ymm1, ymm2, ymm3/m256, imm8",
    "Op/En": "RVMI",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcmpps",
    "Preferred": "",
    "Description": "Compare packed single-precision floating- point values in ymm3/m256 and ymm2 using bits 4:0 of imm8 as a comparison predicate."
  },
  {
    "Opcode": "A6",
    "Instruction": "CMPS m8, m8",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.DF ESI rsi EDI rdi",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmps",
    "Preferred": "",
    "Description": "For legacy mode, compare byte at address DS:(E)SI with byte at address ES:(E)DI; For 64-bit mode compare byte at address (R|E)SI to byte at address (R|E)DI. The status flags are set accordingly."
  },
  {
    "Opcode": "A7",
    "Instruction": "CMPS m16, m16",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.DF ESI rsi EDI rdi",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmps",
    "Preferred": "",
    "Description": "For legacy mode, compare word at address DS:(E)SI with word at address ES:(E)DI; For 64-bit mode compare word at address (R|E)SI with word at address (R|E)DI. The status flags are set accordingly."
  },
  {
    "Opcode": "A7",
    "Instruction": "CMPS m32, m32",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.DF ESI rsi EDI rdi",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmps",
    "Preferred": "",
    "Description": "For legacy mode, compare dword at address DS:(E)SI at dword at address ES:(E)DI; For 64-bit mode compare dword at address (R|E)SI at dword at address (R|E)DI. The status flags are set accordingly."
  },
  {
    "Opcode": "REX.W+ A7",
    "Instruction": "CMPS m64, m64",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.DF ESI rsi EDI rdi",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmps",
    "Preferred": "",
    "Description": "Compares quadword at address (R|E)SI with quadword at address (R|E)DI and sets the status flags accordingly."
  },
  {
    "Opcode": "A6",
    "Instruction": "CMPSB",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF ESI rsi EDI rdi",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpsb",
    "Preferred": "",
    "Description": "For legacy mode, compare byte at address DS:(E)SI with byte at address ES:(E)DI; For 64- bit mode compare byte at address (R|E)SI with byte at address (R|E)DI. The status flags are set accordingly."
  },
  {
    "Opcode": "PREF.66+ A7",
    "Instruction": "CMPSW",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF ESI rsi EDI rdi",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpsw",
    "Preferred": "",
    "Description": "For legacy mode, compare word at address DS:(E)SI with word at address ES:(E)DI; For 64- bit mode compare word at address (R|E)SI with word at address (R|E)DI. The status flags are set accordingly."
  },
  {
    "Opcode": "A7",
    "Instruction": "CMPSD",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF ESI rsi EDI rdi",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpsl",
    "Preferred": "",
    "Description": "For legacy mode, compare dword at address DS:(E)SI with dword at address ES:(E)DI; For 64-bit mode compare dword at address (R|E)SI with dword at address (R|E)DI. The status flags are set accordingly."
  },
  {
    "Opcode": "REX.W+ A7",
    "Instruction": "CMPSQ",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF ESI rsi EDI rdi",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpsq",
    "Preferred": "",
    "Description": "Compares quadword at address (R|E)SI with quadword at address (R|E)DI and sets the status flags accordingly."
  },
  {
    "Opcode": "F2 0F C2 /r ib",
    "Instruction": "CMPSD xmm1, xmm2/m64, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cmpsd",
    "Preferred": "",
    "Description": "Compare low double-precision floating-point value in xmm2/m64 and xmm1 using imm8 as comparison predicate."
  },
  {
    "Opcode": "VEX.NDS.LIG.F2.0F.WIG C2 /r ib",
    "Instruction": "VCMPSD xmm1, xmm2, xmm3/m64, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcmpsd",
    "Preferred": "",
    "Description": "Compare low double precision floating-point value in xmm3/m64 and xmm2 using bits 4:0 of imm8 as comparison predicate."
  },
  {
    "Opcode": "F3 0F C2 /r ib",
    "Instruction": "CMPSS xmm1, xmm2/m32, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "cmpss",
    "Preferred": "",
    "Description": "Compare low single-precision floating-point value in xmm2/m32 and xmm1 using imm8 as comparison predicate."
  },
  {
    "Opcode": "VEX.NDS.LIG.F3.0F.WIG C2 /r ib",
    "Instruction": "VCMPSS xmm1, xmm2, xmm3/m32, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcmpss",
    "Preferred": "",
    "Description": "Compare low single precision floating-point value in xmm3/m32 and xmm2 using bits 4:0 of imm8 as comparison predicate."
  },
  {
    "Opcode": "0F B0 /r",
    "Instruction": "CMPXCHG r/m8, r8",
    "Op/En": "MR",
    "Properties": "Rw, R",
    "Implicit Read": "AL",
    "Implicit Write": "al E.ZF E.CF E.PF E.AF E.SF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpxchgb",
    "Preferred": "",
    "Description": "Compare AL with r/m8. If equal, ZF is set and r8 is loaded into r/m8. Else, clear ZF and load r/m8 into AL."
  },
  {
    "Opcode": "REX+ 0F B0 /r",
    "Instruction": "CMPXCHG r/m8,r8",
    "Op/En": "MR",
    "Properties": "Rw, R",
    "Implicit Read": "AL",
    "Implicit Write": "al E.ZF E.CF E.PF E.AF E.SF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpxchgb",
    "Preferred": "",
    "Description": "Compare AL with r/m8. If equal, ZF is set and r8 is loaded into r/m8. Else, clear ZF and load r/m8 into AL."
  },
  {
    "Opcode": "0F B1 /r",
    "Instruction": "CMPXCHG r/m16, r16",
    "Op/En": "MR",
    "Properties": "Rw, R",
    "Implicit Read": "AX",
    "Implicit Write": "ax E.ZF E.CF E.PF E.AF E.SF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpxchgw",
    "Preferred": "",
    "Description": "Compare AX with r/m16. If equal, ZF is set and r16 is loaded into r/m16. Else, clear ZF and load r/m16 into AX."
  },
  {
    "Opcode": "0F B1 /r",
    "Instruction": "CMPXCHG r/m32, r32",
    "Op/En": "MR",
    "Properties": "Rz, R",
    "Implicit Read": "EAX",
    "Implicit Write": "rax E.ZF E.CF E.PF E.AF E.SF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpxchgl",
    "Preferred": "",
    "Description": "Compare EAX with r/m32. If equal, ZF is set and r32 is loaded into r/m32. Else, clear ZF and load r/m32 into EAX."
  },
  {
    "Opcode": "REX.W+ 0F B1 /r",
    "Instruction": "CMPXCHG r/m64, r64",
    "Op/En": "MR",
    "Properties": "Rw, R",
    "Implicit Read": "RAX",
    "Implicit Write": "Rax E.ZF E.CF E.PF E.AF E.SF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cmpxchgq",
    "Preferred": "",
    "Description": "Compare RAX with r/m64. If equal, ZF is set and r64 is loaded into r/m64. Else, clear ZF and load r/m64 into RAX."
  },
  {
    "Opcode": "0F C7 /1",
    "Instruction": "CMPXCHG8B m64",
    "Op/En": "M",
    "Properties": "Rw",
    "Implicit Read": "EAX EDX",
    "Implicit Write": "rax rbx rcx rdx E.ZF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "CX8",
    "AT&T Mnemonic": "cmpxchg8b",
    "Preferred": "",
    "Description": "Compare EDX:EAX with m64. If equal, set ZF and load ECX:EBX into m64. Else, clear ZF and load m64 into EDX:EAX."
  },
  {
    "Opcode": "REX.W+ 0F C7 /1",
    "Instruction": "CMPXCHG16B m128",
    "Op/En": "M",
    "Properties": "Rw",
    "Implicit Read": "RAX RDX",
    "Implicit Write": "rax rbx rcx rdx E.ZF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "CX16",
    "AT&T Mnemonic": "cmpxchg16b",
    "Preferred": "",
    "Description": "Compare RDX:RAX with m128. If equal, set ZF and load RCX:RBX into m128. Else, clear ZF and load m128 into RDX:RAX."
  },
  {
    "Opcode": "66 0F 2F /r",
    "Instruction": "COMISD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "comisd",
    "Preferred": "",
    "Description": "Compare low double-precision floating-point values in xmm1 and xmm2/mem64 and set the EFLAGS flags accordingly."
  },
  {
    "Opcode": "VEX.LIG.66.0F.WIG 2F /r",
    "Instruction": "VCOMISD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcomisd",
    "Preferred": "",
    "Description": "Compare low double precision floating-point values in xmm1 and xmm2/mem64 and set the EFLAGS flags accordingly."
  },
  {
    "Opcode": "0F 2F /r",
    "Instruction": "COMISS xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "comiss",
    "Preferred": "",
    "Description": "Compare low single-precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly."
  },
  {
    "Opcode": "VEX.LIG.0F.WIG 2F /r",
    "Instruction": "VCOMISS xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcomiss",
    "Preferred": "",
    "Description": "Compare low single precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly."
  },
  {
    "Opcode": "0F A2",
    "Instruction": "CPUID",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "EAX ecx",
    "Implicit Write": "RAX RBX RCX RDX",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cpuid",
    "Preferred": "",
    "Description": "Returns processor identification and feature information to the EAX, EBX, ECX, and EDX registers, as determined by input entered in EAX (in some cases, ECX as well)."
  },
  {
    "Opcode": "F2 0F 38 F0 /r",
    "Instruction": "CRC32 r32, r/m8",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "crc32b",
    "Preferred": "",
    "Description": "Accumulate CRC32 on r/m8."
  },
  {
    "Opcode": "F2 REX+ 0F 38 F0 /r",
    "Instruction": "CRC32 r32, r/m8",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "crc32b",
    "Preferred": "",
    "Description": "Accumulate CRC32 on r/m8."
  },
  {
    "Opcode": "F2 0F 38 F1 /r",
    "Instruction": "CRC32 r32, r/m16",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "crc32w",
    "Preferred": "",
    "Description": "Accumulate CRC32 on r/m16."
  },
  {
    "Opcode": "F2 0F 38 F1 /r",
    "Instruction": "CRC32 r32, r/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "crc32l",
    "Preferred": "",
    "Description": "Accumulate CRC32 on r/m32."
  },
  {
    "Opcode": "F2 REX.W+ 0F 38 F0 /r",
    "Instruction": "CRC32 r64, r/m8",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "crc32b",
    "Preferred": "",
    "Description": "Accumulate CRC32 on r/m8."
  },
  {
    "Opcode": "F2 REX.W+ 0F 38 F1 /r",
    "Instruction": "CRC32 r64, r/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "crc32q",
    "Preferred": "",
    "Description": "Accumulate CRC32 on r/m64."
  },
  {
    "Opcode": "F3 0F E6",
    "Instruction": "CVTDQ2PD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cvtdq2pd",
    "Preferred": "",
    "Description": "Convert two packed signed doubleword integers from xmm2/m128 to two packed double-precision floating-point values in xmm1."
  },
  {
    "Opcode": "VEX.128.F3.0F.WIG E6 /r",
    "Instruction": "VCVTDQ2PD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtdq2pd",
    "Preferred": "",
    "Description": "Convert two packed signed doubleword integers from xmm2/mem to two packed double-precision floating-point values in xmm1."
  },
  {
    "Opcode": "VEX.256.F3.0F.WIG E6 /r",
    "Instruction": "VCVTDQ2PD ymm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtdq2pd",
    "Preferred": "",
    "Description": "Convert four packed signed doubleword integers from ymm2/mem to four packed double-precision floating-point values in ymm1."
  },
  {
    "Opcode": "0F 5B /r",
    "Instruction": "CVTDQ2PS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cvtdq2ps",
    "Preferred": "",
    "Description": "Convert four packed signed doubleword integers from xmm2/m128 to four packed single-precision floating-point values in xmm1."
  },
  {
    "Opcode": "VEX.128.0F.WIG 5B /r",
    "Instruction": "VCVTDQ2PS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtdq2ps",
    "Preferred": "",
    "Description": "Convert four packed signed doubleword integers from xmm2/mem to four packed single-precision floating-point values in xmm1."
  },
  {
    "Opcode": "VEX.256.0F.WIG 5B /r",
    "Instruction": "VCVTDQ2PS ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtdq2ps",
    "Preferred": "",
    "Description": "Convert eight packed signed doubleword integers from ymm2/mem to eight packed single-precision floating-point values in ymm1."
  },
  {
    "Opcode": "F2 0F E6",
    "Instruction": "CVTPD2DQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cvtpd2dq",
    "Preferred": "",
    "Description": "Convert two packed double-precision floating- point values from xmm2/m128 to two packed signed doubleword integers in xmm1."
  },
  {
    "Opcode": "VEX.128.F2.0F.WIG E6 /r",
    "Instruction": "VCVTPD2DQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtpd2dq",
    "Preferred": "",
    "Description": "Convert two packed double-precision floating- point values in xmm2/mem to two signed doubleword integers in xmm1."
  },
  {
    "Opcode": "VEX.256.F2.0F.WIG E6 /r",
    "Instruction": "VCVTPD2DQ xmm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtpd2dq",
    "Preferred": "",
    "Description": "Convert four packed double-precision floating- point values in ymm2/mem to four signed doubleword integers in xmm1."
  },
  {
    "Opcode": "66 0F 2D /r",
    "Instruction": "CVTPD2PI mm, xmm/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cvtpd2pi",
    "Preferred": "",
    "Description": "Convert two packed double-precision floating- point values from xmm/m128 to two packed signed doubleword integers in mm."
  },
  {
    "Opcode": "66 0F 5A /r",
    "Instruction": "CVTPD2PS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cvtpd2ps",
    "Preferred": "",
    "Description": "Convert two packed double-precision floating- point values in xmm2/m128 to two packed single-precision floating-point values in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F.WIG 5A /r",
    "Instruction": "VCVTPD2PS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtpd2ps",
    "Preferred": "",
    "Description": "Convert two packed double-precision floating- point values in xmm2/mem to two single- precision floating-point values in xmm1."
  },
  {
    "Opcode": "VEX.256.66.0F.WIG 5A /r",
    "Instruction": "VCVTPD2PS xmm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtpd2ps",
    "Preferred": "",
    "Description": "Convert four packed double-precision floating- point values in ymm2/mem to four single- precision floating-point values in xmm1."
  },
  {
    "Opcode": "66 0F 2A /r",
    "Instruction": "CVTPI2PD xmm, mm/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cvtpi2pd",
    "Preferred": "",
    "Description": "Convert two packed signed doubleword integers from mm/mem64 to two packed double-precision floating-point values in xmm."
  },
  {
    "Opcode": "0F 2A /r",
    "Instruction": "CVTPI2PS xmm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cvtpi2ps",
    "Preferred": "",
    "Description": "Convert two signed doubleword integers from mm/m64 to two single-precision floating-point values in xmm."
  },
  {
    "Opcode": "66 0F 5B /r",
    "Instruction": "CVTPS2DQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cvtps2dq",
    "Preferred": "",
    "Description": "Convert four packed single-precision floating- point values from xmm2/m128 to four packed signed doubleword integers in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F.WIG 5B /r",
    "Instruction": "VCVTPS2DQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtps2dq",
    "Preferred": "",
    "Description": "Convert four packed single precision floating- point values from xmm2/mem to four packed signed doubleword values in xmm1."
  },
  {
    "Opcode": "VEX.256.66.0F.WIG 5B /r",
    "Instruction": "VCVTPS2DQ ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtps2dq",
    "Preferred": "",
    "Description": "Convert eight packed single precision floating- point values from ymm2/mem to eight packed signed doubleword values in ymm1."
  },
  {
    "Opcode": "0F 5A /r",
    "Instruction": "CVTPS2PD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cvtps2pd",
    "Preferred": "",
    "Description": "Convert two packed single-precision floating- point values in xmm2/m64 to two packed double-precision floating-point values in xmm1."
  },
  {
    "Opcode": "VEX.128.0F.WIG 5A /r",
    "Instruction": "VCVTPS2PD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtps2pd",
    "Preferred": "",
    "Description": "Convert two packed single-precision floating- point values in xmm2/mem to two packed double-precision floating-point values in xmm1."
  },
  {
    "Opcode": "VEX.256.0F.WIG 5A /r",
    "Instruction": "VCVTPS2PD ymm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtps2pd",
    "Preferred": "",
    "Description": "Convert four packed single-precision floating- point values in xmm2/mem to four packed double-precision floating-point values in ymm1."
  },
  {
    "Opcode": "0F 2D /r",
    "Instruction": "CVTPS2PI mm, xmm/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cvtps2pi",
    "Preferred": "",
    "Description": "Convert two packed single-precision floating- point values from xmm/m64 to two packed signed doubleword integers in mm."
  },
  {
    "Opcode": "F2 0F 2D /r",
    "Instruction": "CVTSD2SI r32, xmm/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cvtsd2si",
    "Preferred": "",
    "Description": "Convert one double-precision floating-point value from xmm/m64 to one signed doubleword integer r32."
  },
  {
    "Opcode": "F2 REX.W+ 0F 2D /r",
    "Instruction": "CVTSD2SI r64, xmm/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cvtsd2si",
    "Preferred": "",
    "Description": "Convert one double-precision floating-point value from xmm/m64 to one signed quadword integer sign-extended into r64."
  },
  {
    "Opcode": "VEX.LIG.F2.0F.W0 2D /r",
    "Instruction": "VCVTSD2SI r32, xmm1/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtsd2si",
    "Preferred": "",
    "Description": "Convert one double precision floating-point value from xmm1/m64 to one signed doubleword integer r32."
  },
  {
    "Opcode": "VEX.LIG.F2.0F.W1 2D /r",
    "Instruction": "VCVTSD2SI r64, xmm1/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtsd2si",
    "Preferred": "",
    "Description": "Convert one double precision floating-point value from xmm1/m64 to one signed quadword integer sign-extended into r64."
  },
  {
    "Opcode": "F2 0F 5A /r",
    "Instruction": "CVTSD2SS xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cvtsd2ss",
    "Preferred": "",
    "Description": "Convert one double-precision floating-point value in xmm2/m64 to one single-precision floating-point value in xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F2.0F.WIG 5A /r",
    "Instruction": "VCVTSD2SS xmm1,xmm2, xmm3/m64",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtsd2ss",
    "Preferred": "",
    "Description": "Convert one double-precision floating-point value in xmm3/m64 to one single-precision floating-point value and merge with high bits in xmm2."
  },
  {
    "Opcode": "F2 0F 2A /r",
    "Instruction": "CVTSI2SD xmm, r/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cvtsi2sdl",
    "Preferred": "",
    "Description": "Convert one signed doubleword integer from r/m32 to one double-precision floating-point value in xmm."
  },
  {
    "Opcode": "F2 REX.W+ 0F 2A /r",
    "Instruction": "CVTSI2SD xmm, r/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cvtsi2sdq",
    "Preferred": "",
    "Description": "Convert one signed quadword integer from r/m64 to one double-precision floating-point value in xmm."
  },
  {
    "Opcode": "VEX.NDS.LIG.F2.0F.W0 2A /r",
    "Instruction": "VCVTSI2SD xmm1, xmm2, r/m32",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtsi2sdl",
    "Preferred": "",
    "Description": "Convert one signed doubleword integer from r/m32 to one double-precision floating-point value in xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F2.0F.W1 2A /r",
    "Instruction": "VCVTSI2SD xmm1, xmm2, r/m64",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtsi2sdq",
    "Preferred": "",
    "Description": "Convert one signed quadword integer from r/m64 to one double-precision floating-point value in xmm1."
  },
  {
    "Opcode": "F3 0F 2A /r",
    "Instruction": "CVTSI2SS xmm, r/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "cvtsi2ssl",
    "Preferred": "",
    "Description": "Convert one signed doubleword integer from r/m32 to one single-precision floating-point value in xmm."
  },
  {
    "Opcode": "F3 REX.W+ 0F 2A /r",
    "Instruction": "CVTSI2SS xmm, r/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "cvtsi2ssq",
    "Preferred": "",
    "Description": "Convert one signed quadword integer from r/m64 to one single-precision floating-point value in xmm."
  },
  {
    "Opcode": "VEX.NDS.LIG.F3.0F.W0 2A /r",
    "Instruction": "VCVTSI2SS xmm1, xmm2, r/m32",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtsi2ssl",
    "Preferred": "",
    "Description": "Convert one signed doubleword integer from r/m32 to one single-precision floating-point value in xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F3.0F.W1 2A /r",
    "Instruction": "VCVTSI2SS xmm1, xmm2, r/m64",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtsi2ssq",
    "Preferred": "",
    "Description": "Convert one signed quadword integer from r/m64 to one single-precision floating-point value in xmm1."
  },
  {
    "Opcode": "F3 0F 5A /r",
    "Instruction": "CVTSS2SD xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cvtss2sd",
    "Preferred": "",
    "Description": "Convert one single-precision floating-point value in xmm2/m32 to one double-precision floating-point value in xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F3.0F.WIG 5A /r",
    "Instruction": "VCVTSS2SD xmm1, xmm2, xmm3/m32",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtss2sd",
    "Preferred": "",
    "Description": "Convert one single-precision floating-point value in xmm3/m32 to one double-precision floating-point value and merge with high bits of xmm2."
  },
  {
    "Opcode": "F3 0F 2D /r",
    "Instruction": "CVTSS2SI r32, xmm/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "cvtss2si",
    "Preferred": "",
    "Description": "Convert one single-precision floating-point value from xmm/m32 to one signed doubleword integer in r32."
  },
  {
    "Opcode": "F3 REX.W+ 0F 2D /r",
    "Instruction": "CVTSS2SI r64, xmm/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "cvtss2si",
    "Preferred": "",
    "Description": "Convert one single-precision floating-point value from xmm/m32 to one signed quadword integer in r64."
  },
  {
    "Opcode": "VEX.LIG.F3.0F.W0 2D /r",
    "Instruction": "VCVTSS2SI r32, xmm1/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtss2si",
    "Preferred": "",
    "Description": "Convert one single-precision floating-point value from xmm1/m32 to one signed doubleword integer in r32."
  },
  {
    "Opcode": "VEX.LIG.F3.0F.W1 2D /r",
    "Instruction": "VCVTSS2SI r64, xmm1/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvtss2si",
    "Preferred": "",
    "Description": "Convert one single-precision floating-point value from xmm1/m32 to one signed quadword integer in r64."
  },
  {
    "Opcode": "66 0F E6",
    "Instruction": "CVTTPD2DQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cvttpd2dq",
    "Preferred": "",
    "Description": "Convert two packed double-precision floating- point values from xmm2/m128 to two packed signed doubleword integers in xmm1 using truncation."
  },
  {
    "Opcode": "VEX.128.66.0F.WIG E6 /r",
    "Instruction": "VCVTTPD2DQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvttpd2dq",
    "Preferred": "",
    "Description": "Convert two packed double-precision floating- point values in xmm2/mem to two signed doubleword integers in xmm1 using truncation."
  },
  {
    "Opcode": "VEX.256.66.0F.WIG E6 /r",
    "Instruction": "VCVTTPD2DQ xmm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvttpd2dq",
    "Preferred": "",
    "Description": "Convert four packed double-precision floating- point values in ymm2/mem to four signed doubleword integers in xmm1 using truncation."
  },
  {
    "Opcode": "66 0F 2C /r",
    "Instruction": "CVTTPD2PI mm, xmm/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cvttpd2pi",
    "Preferred": "",
    "Description": "Convert two packer double-precision floating- point values from xmm/m128 to two packed signed doubleword integers in mm using truncation."
  },
  {
    "Opcode": "F3 0F 5B /r",
    "Instruction": "CVTTPS2DQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cvttps2dq",
    "Preferred": "",
    "Description": "Convert four single-precision floating-point values from xmm2/m128 to four signed doubleword integers in xmm1 using truncation."
  },
  {
    "Opcode": "VEX.128.F3.0F.WIG 5B /r",
    "Instruction": "VCVTTPS2DQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvttps2dq",
    "Preferred": "",
    "Description": "Convert four packed single precision floating- point values from xmm2/mem to four packed signed doubleword values in xmm1 using truncation."
  },
  {
    "Opcode": "VEX.256.F3.0F.WIG 5B /r",
    "Instruction": "VCVTTPS2DQ ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvttps2dq",
    "Preferred": "",
    "Description": "Convert eight packed single precision floating- point values from ymm2/mem to eight packed signed doubleword values in ymm1 using truncation."
  },
  {
    "Opcode": "0F 2C /r",
    "Instruction": "CVTTPS2PI mm, xmm/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cvttps2pi",
    "Preferred": "",
    "Description": "Convert two single-precision floating-point values from xmm/m64 to two signed doubleword signed integers in mm using truncation."
  },
  {
    "Opcode": "F2 0F 2C /r",
    "Instruction": "CVTTSD2SI r32, xmm/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cvttsd2si",
    "Preferred": "",
    "Description": "Convert one double-precision floating-point value from xmm/m64 to one signed doubleword integer in r32 using truncation."
  },
  {
    "Opcode": "F2 REX.W+ 0F 2C /r",
    "Instruction": "CVTTSD2SI r64, xmm/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "cvttsd2si",
    "Preferred": "",
    "Description": "Convert one double precision floating-point value from xmm/m64 to one signedquadword integer in r64 using truncation."
  },
  {
    "Opcode": "VEX.LIG.F2.0F.W0 2C /r",
    "Instruction": "VCVTTSD2SI r32, xmm1/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvttsd2si",
    "Preferred": "",
    "Description": "Convert one double-precision floating-point value from xmm1/m64 to one signed doubleword integer in r32 using truncation."
  },
  {
    "Opcode": "VEX.LIG.F2.0F.W1 2C /r",
    "Instruction": "VCVTTSD2SI r64, xmm1/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvttsd2si",
    "Preferred": "",
    "Description": "Convert one double precision floating-point value from xmm1/m64 to one signed quadword integer in r64 using truncation."
  },
  {
    "Opcode": "F3 0F 2C /r",
    "Instruction": "CVTTSS2SI r32, xmm/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "cvttss2si",
    "Preferred": "",
    "Description": "Convert one single-precision floating-point value from xmm/m32 to one signed doubleword integer in r32 using truncation."
  },
  {
    "Opcode": "F3 REX.W+ 0F 2C /r",
    "Instruction": "CVTTSS2SI r64, xmm/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "cvttss2si",
    "Preferred": "",
    "Description": "Convert one single-precision floating-point value from xmm/m32 to one signed quadword integer in r64 using truncation."
  },
  {
    "Opcode": "VEX.LIG.F3.0F.W0 2C /r",
    "Instruction": "VCVTTSS2SI r32, xmm1/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvttss2si",
    "Preferred": "",
    "Description": "Convert one single-precision floating-point value from xmm1/m32 to one signed doubleword integer in r32 using truncation."
  },
  {
    "Opcode": "VEX.LIG.F3.0F.W1 2C /r",
    "Instruction": "VCVTTSS2SI r64, xmm1/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vcvttss2si",
    "Preferred": "",
    "Description": "Convert one single-precision floating-point value from xmm1/m32 to one signed quadword integer in r64 using truncation."
  },
  {
    "Opcode": "PREF.66+ 99",
    "Instruction": "CWD",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "AX",
    "Implicit Write": "DX",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cwtd",
    "Preferred": "",
    "Description": "DX:AX = sign-extend of AX."
  },
  {
    "Opcode": 99,
    "Instruction": "CDQ",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "EAX",
    "Implicit Write": "RDX",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cltd",
    "Preferred": "",
    "Description": "EDX:EAX = sign-extend of EAX."
  },
  {
    "Opcode": "REX.W+ 99",
    "Instruction": "CQO",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "RAX",
    "Implicit Write": "RDX",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "cqto",
    "Preferred": "",
    "Description": "RDX:RAX = sign-extend of RAX."
  },
  {
    "Opcode": 27,
    "Instruction": "DAA",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Decimal adjust AL after addition."
  },
  {
    "Opcode": "2F",
    "Instruction": "DAS",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Decimal adjust AL after subtraction."
  },
  {
    "Opcode": "FE /1",
    "Instruction": "DEC r/m8",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "decb",
    "Preferred": "",
    "Description": "Decrement r/m8 by 1."
  },
  {
    "Opcode": "REX+ FE /1",
    "Instruction": "DEC r/m8",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "decb",
    "Preferred": "",
    "Description": "Decrement r/m8 by 1."
  },
  {
    "Opcode": "FF /1",
    "Instruction": "DEC r/m16",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "decw",
    "Preferred": "",
    "Description": "Decrement r/m16 by 1."
  },
  {
    "Opcode": "FF /1",
    "Instruction": "DEC r/m32",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "decl",
    "Preferred": "",
    "Description": "Decrement r/m32 by 1."
  },
  {
    "Opcode": "REX.W+ FF /1",
    "Instruction": "DEC r/m64",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "decq",
    "Preferred": "",
    "Description": "Decrement r/m64 by 1."
  },
  {
    "Opcode": "48 +rw",
    "Instruction": "DEC r16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Decrement r16 by 1."
  },
  {
    "Opcode": "48 +rd",
    "Instruction": "DEC r32",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Decrement r32 by 1."
  },
  {
    "Opcode": "F6 /6",
    "Instruction": "DIV r/m8",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "AX",
    "Implicit Write": "AX",
    "Implicit Undef": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "divb",
    "Preferred": "",
    "Description": "Unsigned divide AX by r/m8, with result stored in AL = Quotient, AH = Remainder."
  },
  {
    "Opcode": "REX+ F6 /6",
    "Instruction": "DIV r/m8",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "AX",
    "Implicit Write": "AX",
    "Implicit Undef": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "divb",
    "Preferred": "",
    "Description": "Unsigned divide AX by r/m8, with result stored in AL = Quotient, AH = Remainder."
  },
  {
    "Opcode": "F7 /6",
    "Instruction": "DIV r/m16",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "AX DX",
    "Implicit Write": "AX DX",
    "Implicit Undef": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "divw",
    "Preferred": "",
    "Description": "Unsigned divide DX:AX by r/m16, with result stored in AX = Quotient, DX = Remainder."
  },
  {
    "Opcode": "F7 /6",
    "Instruction": "DIV r/m32",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "EAX EDX",
    "Implicit Write": "RAX RDX",
    "Implicit Undef": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "divl",
    "Preferred": "",
    "Description": "Unsigned divide EDX:EAX by r/m32, with result stored in EAX = Quotient, EDX = Remainder."
  },
  {
    "Opcode": "REX.W+ F7 /6",
    "Instruction": "DIV r/m64",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "RAX RDX",
    "Implicit Write": "RAX RDX",
    "Implicit Undef": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "divq",
    "Preferred": "",
    "Description": "Unsigned divide RDX:RAX by r/m64, with result stored in RAX = Quotient, RDX = Remainder."
  },
  {
    "Opcode": "66 0F 5E /r",
    "Instruction": "DIVPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "divpd",
    "Preferred": "",
    "Description": "Divide packed double-precision floating-point values in xmm1 by packed double-precision floating-point values xmm2/m128."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 5E /r",
    "Instruction": "VDIVPD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vdivpd",
    "Preferred": "",
    "Description": "Divide packed double-precision floating-point values in xmm2 by packed double-precision floating-point values in xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 5E /r",
    "Instruction": "VDIVPD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vdivpd",
    "Preferred": "",
    "Description": "Divide packed double-precision floating-point values in ymm2 by packed double-precision floating-point values in ymm3/mem."
  },
  {
    "Opcode": "0F 5E /r",
    "Instruction": "DIVPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "divps",
    "Preferred": "",
    "Description": "Divide packed single-precision floating-point values in xmm1 by packed single-precision floating-point values xmm2/m128."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG 5E /r",
    "Instruction": "VDIVPS xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vdivps",
    "Preferred": "",
    "Description": "Divide packed single-precision floating-point values in xmm2 by packed double-precision floating-point values in xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.0F.WIG 5E /r",
    "Instruction": "VDIVPS ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vdivps",
    "Preferred": "",
    "Description": "Divide packed single-precision floating-point values in ymm2 by packed double-precision floating-point values in ymm3/mem."
  },
  {
    "Opcode": "F2 0F 5E /r",
    "Instruction": "DIVSD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "divsd",
    "Preferred": "",
    "Description": "Divide low double-precision floating-point value in xmm1 by low double-precision floating-point value in xmm2/mem64."
  },
  {
    "Opcode": "VEX.NDS.LIG.F2.0F.WIG 5E /r",
    "Instruction": "VDIVSD xmm1, xmm2, xmm3/m64",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vdivsd",
    "Preferred": "",
    "Description": "Divide low double-precision floating point values in xmm2 by low double precision floating-point value in xmm3/mem64."
  },
  {
    "Opcode": "F3 0F 5E /r",
    "Instruction": "DIVSS xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "divss",
    "Preferred": "",
    "Description": "Divide low single-precision floating-point value in xmm1 by low single-precision floating-point value in xmm2/m32."
  },
  {
    "Opcode": "VEX.NDS.LIG.F3.0F.WIG 5E /r",
    "Instruction": "VDIVSS xmm1, xmm2, xmm3/m32",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vdivss",
    "Preferred": "",
    "Description": "Divide low single-precision floating point value in xmm2 by low single precision floating-point value in xmm3/m32."
  },
  {
    "Opcode": "66 0F 3A 41 /r ib",
    "Instruction": "DPPD xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "dppd",
    "Preferred": "",
    "Description": "Selectively multiply packed DP floating-point values from xmm1 with packed DP floating- point values from xmm2, add and selectively store the packed DP floating-point values to xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F3A.WIG 41 /r ib",
    "Instruction": "VDPPD xmm1, xmm2, xmm3/m128, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vdppd",
    "Preferred": "",
    "Description": "Selectively multiply packed DP floating-point values from xmm2 with packed DP floating- point values from xmm3, add and selectively store the packed DP floating-point values to xmm1."
  },
  {
    "Opcode": "66 0F 3A 40 /r ib",
    "Instruction": "DPPS xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "dpps",
    "Preferred": "",
    "Description": "Selectively multiply packed SP floating-point values from xmm1 with packed SP floating- point values from xmm2, add and selectively store the packed SP floating-point values or zero values to xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F3A.WIG 40 /r ib",
    "Instruction": "VDPPS xmm1, xmm2, xmm3/m128, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vdpps",
    "Preferred": "",
    "Description": "Multiply packed SP floating point values from xmm1 with packed SP floating point values from xmm2/mem selectively add and store to xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F3A.WIG 40 /r ib",
    "Instruction": "VDPPS ymm1, ymm2, ymm3/m256, imm8",
    "Op/En": "RVMI",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vdpps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm2 with packed SP floating point values from ymm3/mem, selectively add pairs of elements and store to ymm1."
  },
  {
    "Opcode": "0F 77",
    "Instruction": "EMMS",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "TAG(*)",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "emms",
    "Preferred": "",
    "Description": "Set the x87 FPU tag word to empty."
  },
  {
    "Opcode": "C8 ib iw",
    "Instruction": "ENTER 0, imm16",
    "Op/En": "II",
    "Properties": "R, R",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "enterq",
    "Preferred": "",
    "Description": "Create a stack frame for a procedure."
  },
  {
    "Opcode": "C8 ib iw",
    "Instruction": "ENTER 1, imm16",
    "Op/En": "II",
    "Properties": "R, R",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "enterq",
    "Preferred": "",
    "Description": "Create a nested stack frame for a procedure."
  },
  {
    "Opcode": "C8 ib iw",
    "Instruction": "ENTER imm8, imm16",
    "Op/En": "II",
    "Properties": "R, R",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "enterq",
    "Preferred": "",
    "Description": "Create a nested stack frame for a procedure."
  },
  {
    "Opcode": "66 0F 3A 17 /r ib",
    "Instruction": "EXTRACTPS reg/m32, xmm2, imm8",
    "Op/En": "MRI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "extractps",
    "Preferred": "",
    "Description": "Extract a single-precision floating-point value from xmm2 at the source offset specified by imm8 and store the result to reg or m32. The upper 32 bits of r64 is zeroed if reg is r64."
  },
  {
    "Opcode": "VEX.128.66.0F3A.WIG 17 /r ib",
    "Instruction": "VEXTRACTPS r/m32, xmm1, imm8",
    "Op/En": "MRI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vextractps",
    "Preferred": "",
    "Description": "Extract one single-precision floating-point value from xmm1 at the offset specified by imm8 and store the result in reg or m32. Zero extend the results in 64-bit register if applicable."
  },
  {
    "Opcode": "D9 F0",
    "Instruction": "F2XM1",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "f2xm1",
    "Preferred": "",
    "Description": "Replace ST(0) with (2^(ST(0)) - 1)."
  },
  {
    "Opcode": "D9 E1",
    "Instruction": "FABS",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fabs",
    "Preferred": "",
    "Description": "Replace ST with its absolute value."
  },
  {
    "Opcode": "D8 /0",
    "Instruction": "FADD m32fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fadds",
    "Preferred": "",
    "Description": "Add m32fp to ST(0) and store result in ST(0)."
  },
  {
    "Opcode": "DC /0",
    "Instruction": "FADD m64fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "faddl",
    "Preferred": "",
    "Description": "Add m64fp to ST(0) and store result in ST(0)."
  },
  {
    "Opcode": "D8 C0 +i",
    "Instruction": "FADD ST(0), ST(i)",
    "Op/En": "TO",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fadd",
    "Preferred": "",
    "Description": "Add ST(0) to ST(i) and store result in ST(0)."
  },
  {
    "Opcode": "DC C0 +i",
    "Instruction": "FADD ST(i), ST(0)",
    "Op/En": "OT",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fadd",
    "Preferred": "",
    "Description": "Add ST(i) to ST(0) and store result in ST(i)."
  },
  {
    "Opcode": "DE C0 +i",
    "Instruction": "FADDP ST(i), ST(0)",
    "Op/En": "OT",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "faddp",
    "Preferred": "",
    "Description": "Add ST(0) to ST(i), store result in ST(i), and pop the register stack."
  },
  {
    "Opcode": "DE C1",
    "Instruction": "FADDP",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "ST(1) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "faddp",
    "Preferred": "",
    "Description": "Add ST(0) to ST(1), store result in ST(1), and pop the register stack."
  },
  {
    "Opcode": "DA /0",
    "Instruction": "FIADD m32int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fiaddl",
    "Preferred": "",
    "Description": "Add m32int to ST(0) and store result in ST(0)."
  },
  {
    "Opcode": "DE /0",
    "Instruction": "FIADD m16int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fiadd",
    "Preferred": "",
    "Description": "Add m16int to ST(0) and store result in ST(0)."
  },
  {
    "Opcode": "DF /4",
    "Instruction": "FBLD m80bcd",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fbld",
    "Preferred": "",
    "Description": "Convert BCD value to floating-point and push onto the FPU stack."
  },
  {
    "Opcode": "DF /6",
    "Instruction": "FBSTP m80bcd",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fbstp",
    "Preferred": "",
    "Description": "Store ST(0) in m80bcd and pop ST(0)."
  },
  {
    "Opcode": "D9 E0",
    "Instruction": "FCHS",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0)",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fchs",
    "Preferred": "",
    "Description": "Complements sign of ST(0)."
  },
  {
    "Opcode": "9B DB E2",
    "Instruction": "FCLEX",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "S.PE S.UE S.OE S.ZE S.DE S.IE S.ES S.SF S.B",
    "Implicit Undef": "S.C0 S.C1 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fclex",
    "Preferred": "",
    "Description": "Clear floating-point exception flags after checking for pending unmasked floating-point exceptions."
  },
  {
    "Opcode": "DB E2",
    "Instruction": "FNCLEX",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "S.PE S.UE S.OE S.ZE S.DE S.IE S.ES S.SF S.B",
    "Implicit Undef": "S.C0 S.C1 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fnclex",
    "Preferred": "",
    "Description": "Clear floating-point exception flags without checking for pending unmasked floating-point exceptions."
  },
  {
    "Opcode": "DA C0 +i",
    "Instruction": "FCMOVB ST(0), ST(i)",
    "Op/En": "TO",
    "Properties": "w, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU CMOV",
    "AT&T Mnemonic": "fcmovb",
    "Preferred": "",
    "Description": "Move if below (CF=1)."
  },
  {
    "Opcode": "DA C8 +i",
    "Instruction": "FCMOVE ST(0), ST(i)",
    "Op/En": "TO",
    "Properties": "w, R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU CMOV",
    "AT&T Mnemonic": "fcmove",
    "Preferred": "",
    "Description": "Move if equal (ZF=1)."
  },
  {
    "Opcode": "DA D0 +i",
    "Instruction": "FCMOVBE ST(0), ST(i)",
    "Op/En": "TO",
    "Properties": "w, R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU CMOV",
    "AT&T Mnemonic": "fcmovbe",
    "Preferred": "",
    "Description": "Move if below or equal (CF=1 or ZF=1)."
  },
  {
    "Opcode": "DA D8 +i",
    "Instruction": "FCMOVU ST(0), ST(i)",
    "Op/En": "TO",
    "Properties": "w, R",
    "Implicit Read": "E.PF",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU CMOV",
    "AT&T Mnemonic": "fcmovu",
    "Preferred": "",
    "Description": "Move if unordered (PF=1)."
  },
  {
    "Opcode": "DB C0 +i",
    "Instruction": "FCMOVNB ST(0), ST(i)",
    "Op/En": "TO",
    "Properties": "w, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU CMOV",
    "AT&T Mnemonic": "fcmovnb",
    "Preferred": "",
    "Description": "Move if not below (CF=0)."
  },
  {
    "Opcode": "DB C8 +i",
    "Instruction": "FCMOVNE ST(0), ST(i)",
    "Op/En": "TO",
    "Properties": "w, R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU CMOV",
    "AT&T Mnemonic": "fcmovne",
    "Preferred": "",
    "Description": "Move if not equal (ZF=0)."
  },
  {
    "Opcode": "DB D0 +i",
    "Instruction": "FCMOVNBE ST(0), ST(i)",
    "Op/En": "TO",
    "Properties": "w, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU CMOV",
    "AT&T Mnemonic": "fcmovnbe",
    "Preferred": "",
    "Description": "Move if not below or equal (CF=0 and ZF=0)."
  },
  {
    "Opcode": "DB D8 +i",
    "Instruction": "FCMOVNU ST(0), ST(i)",
    "Op/En": "TO",
    "Properties": "w, R",
    "Implicit Read": "E.PF",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU CMOV",
    "AT&T Mnemonic": "fcmovnu",
    "Preferred": "",
    "Description": "Move if not unordered (PF=0)."
  },
  {
    "Opcode": "D8 /2",
    "Instruction": "FCOM m32fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fcoms",
    "Preferred": "",
    "Description": "Compare ST(0) with m32fp."
  },
  {
    "Opcode": "DC /2",
    "Instruction": "FCOM m64fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fcoml",
    "Preferred": "",
    "Description": "Compare ST(0) with m64fp."
  },
  {
    "Opcode": "D8 D0 +i",
    "Instruction": "FCOM ST(i)",
    "Op/En": "O",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fcom",
    "Preferred": "",
    "Description": "Compare ST(0) with ST(i)."
  },
  {
    "Opcode": "D8 D1",
    "Instruction": "FCOM",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fcom",
    "Preferred": "",
    "Description": "Compare ST(0) with ST(1)."
  },
  {
    "Opcode": "D8 /3",
    "Instruction": "FCOMP m32fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fcomps",
    "Preferred": "",
    "Description": "Compare ST(0) with m32fp and pop register stack."
  },
  {
    "Opcode": "DC /3",
    "Instruction": "FCOMP m64fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fcompl",
    "Preferred": "",
    "Description": "Compare ST(0) with m64fp and pop register stack."
  },
  {
    "Opcode": "D8 D8 +i",
    "Instruction": "FCOMP ST(i)",
    "Op/En": "O",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fcomp",
    "Preferred": "",
    "Description": "Compare ST(0) with ST(i) and pop register stack."
  },
  {
    "Opcode": "D8 D9",
    "Instruction": "FCOMP",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fcomp",
    "Preferred": "",
    "Description": "Compare ST(0) with ST(1) and pop register stack."
  },
  {
    "Opcode": "DE D9",
    "Instruction": "FCOMPP",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fcompp",
    "Preferred": "",
    "Description": "Compare ST(0) with ST(1) and pop register stack twice."
  },
  {
    "Opcode": "DB F0 +i",
    "Instruction": "FCOMI ST, ST(i)",
    "Op/En": "TO",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF S.C1",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fcomi",
    "Preferred": "",
    "Description": "Compare ST(0) with ST(i) and set status flags accordingly."
  },
  {
    "Opcode": "DF F0 +i",
    "Instruction": "FCOMIP ST, ST(i)",
    "Op/En": "TO",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF S.C1",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fcomip",
    "Preferred": "",
    "Description": "Compare ST(0) with ST(i), set status flags accordingly, and pop register stack."
  },
  {
    "Opcode": "DB E8 +i",
    "Instruction": "FUCOMI ST, ST(i)",
    "Op/En": "TO",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF S.C1",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fucomi",
    "Preferred": "",
    "Description": "Compare ST(0) with ST(i), check for ordered values, and set status flags accordingly."
  },
  {
    "Opcode": "DF E8 +i",
    "Instruction": "FUCOMIP ST, ST(i)",
    "Op/En": "TO",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF S.C1",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fucomip",
    "Preferred": "",
    "Description": "Compare ST(0) with ST(i), check for ordered values, set status flags accordingly, and pop register stack."
  },
  {
    "Opcode": "D9 FF",
    "Instruction": "FCOS",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) s.c1 S.C2",
    "Implicit Undef": "s.c1 S.C0 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fcos",
    "Preferred": "",
    "Description": "Replace ST(0) with its cosine."
  },
  {
    "Opcode": "D9 F6",
    "Instruction": "FDECSTP",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "S.TOP",
    "Implicit Write": "S.TOP S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fdecstp",
    "Preferred": "",
    "Description": "Decrement TOP field in FPU status word."
  },
  {
    "Opcode": "D8 /6",
    "Instruction": "FDIV m32fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fdivs",
    "Preferred": "",
    "Description": "Divide ST(0) by m32fp and store result in ST(0)."
  },
  {
    "Opcode": "DC /6",
    "Instruction": "FDIV m64fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fdivl",
    "Preferred": "",
    "Description": "Compare ST(0) with ST(i), set status flags accordingly, and pop register stack."
  },
  {
    "Opcode": "D8 F0 +i",
    "Instruction": "FDIV ST(0), ST(i)",
    "Op/En": "TO",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fdiv",
    "Preferred": "",
    "Description": "Divide ST(0) by ST(i) and store result in ST(0)."
  },
  {
    "Opcode": "DC F0 +i",
    "Instruction": "FDIV ST(i), ST(0)",
    "Op/En": "OT",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fdiv",
    "Preferred": "",
    "Description": "Divide ST(i) by ST(0) and store result in ST(i)."
  },
  {
    "Opcode": "DE F0 +i",
    "Instruction": "FDIVP ST(i), ST(0)",
    "Op/En": "OT",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fdivp",
    "Preferred": "",
    "Description": "Divide ST(i) by ST(0), store result in ST(i), and pop the register stack."
  },
  {
    "Opcode": "DE F1",
    "Instruction": "FDIVP",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "ST(1) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fdivp",
    "Preferred": "",
    "Description": "Divide ST(1) by ST(0), store result in ST(1), and pop the register stack."
  },
  {
    "Opcode": "DA /6",
    "Instruction": "FIDIV m32int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fidivl",
    "Preferred": "",
    "Description": "Divide ST(0) by m32int and store result in ST(0)."
  },
  {
    "Opcode": "DE /6",
    "Instruction": "FIDIV m16int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fidiv",
    "Preferred": "",
    "Description": "Divide ST(0) by m64int and store result in ST(0)."
  },
  {
    "Opcode": "D8 /7",
    "Instruction": "FDIVR m32fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fdivrs",
    "Preferred": "",
    "Description": "Divide m32fp by ST(0) and store result in ST(0)."
  },
  {
    "Opcode": "DC /7",
    "Instruction": "FDIVR m64fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fdivrl",
    "Preferred": "",
    "Description": "Divide m64fp by ST(0) and store result in ST(0)."
  },
  {
    "Opcode": "D8 F8 +i",
    "Instruction": "FDIVR ST(0), ST(i)",
    "Op/En": "TO",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fdivr",
    "Preferred": "",
    "Description": "Divide ST(i) by ST(0) and store result in ST(0)."
  },
  {
    "Opcode": "DC F8 +i",
    "Instruction": "FDIVR ST(i), ST(0)",
    "Op/En": "OT",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fdivr",
    "Preferred": "",
    "Description": "Divide ST(0) by ST(i) and store result in ST(i)."
  },
  {
    "Opcode": "DE F8 +i",
    "Instruction": "FDIVRP ST(i), ST(0)",
    "Op/En": "OT",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fdivrp",
    "Preferred": "",
    "Description": "Divide ST(0) by ST(i), store result in ST(i), and pop the register stack."
  },
  {
    "Opcode": "DE F9",
    "Instruction": "FDIVRP",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "ST(1) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fdivrp",
    "Preferred": "",
    "Description": "Divide ST(0) by ST(1), store result in ST(1), and pop the register stack."
  },
  {
    "Opcode": "DA /7",
    "Instruction": "FIDIVR m32int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fidivrl",
    "Preferred": "",
    "Description": "Divide m32int by ST(0) and store result in ST(0)."
  },
  {
    "Opcode": "DE /7",
    "Instruction": "FIDIVR m16int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fidivr",
    "Preferred": "",
    "Description": "Divide m16int by ST(0) and store result in ST(0)."
  },
  {
    "Opcode": "DD C0 +i",
    "Instruction": "FFREE ST(i)",
    "Op/En": "O",
    "Properties": "I",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "S.C0 S.C1 s.c2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "ffreep",
    "Preferred": "",
    "Description": "Sets tag for ST(i) to empty."
  },
  {
    "Opcode": "DE /2",
    "Instruction": "FICOM m16int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "ficom",
    "Preferred": "",
    "Description": "Compare ST(0) with m16int."
  },
  {
    "Opcode": "DA /2",
    "Instruction": "FICOM m32int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "ficoml",
    "Preferred": "",
    "Description": "Compare ST(0) with m32int."
  },
  {
    "Opcode": "DE /3",
    "Instruction": "FICOMP m16int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "ficomp",
    "Preferred": "",
    "Description": "Compare ST(0) with m16int and pop stack register."
  },
  {
    "Opcode": "DA /3",
    "Instruction": "FICOMP m32int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "ficompl",
    "Preferred": "",
    "Description": "Compare ST(0) with m32int and pop stack register."
  },
  {
    "Opcode": "DF /0",
    "Instruction": "FILD m16int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fild",
    "Preferred": "",
    "Description": "Push m16int onto the FPU register stack."
  },
  {
    "Opcode": "DB /0",
    "Instruction": "FILD m32int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fildl",
    "Preferred": "",
    "Description": "Push m32int onto the FPU register stack."
  },
  {
    "Opcode": "DF /5",
    "Instruction": "FILD m64int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fildll",
    "Preferred": "",
    "Description": "Push m64int onto the FPU register stack."
  },
  {
    "Opcode": "D9 F7",
    "Instruction": "FINCSTP",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "S.TOP",
    "Implicit Write": "S.TOP S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fincstp",
    "Preferred": "",
    "Description": "Increment the TOP field in the FPU status register."
  },
  {
    "Opcode": "9B DB E3",
    "Instruction": "FINIT",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "S.* TAG(*) FPUDATA FPUINSTR FPUOPCODE",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "finit",
    "Preferred": "",
    "Description": "Initialize FPU after checking for pending unmasked floating-point exceptions."
  },
  {
    "Opcode": "DB E3",
    "Instruction": "FNINIT",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "S.* TAG(*) FPUDATA FPUINSTR FPUOPCODE",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fninit",
    "Preferred": "",
    "Description": "Initialize FPU without checking for pending unmasked floating-point exceptions."
  },
  {
    "Opcode": "DF /2",
    "Instruction": "FIST m16int",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fist",
    "Preferred": "",
    "Description": "Store ST(0) in m16int."
  },
  {
    "Opcode": "DB /2",
    "Instruction": "FIST m32int",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fistl",
    "Preferred": "",
    "Description": "Store ST(0) in m32int."
  },
  {
    "Opcode": "DF /3",
    "Instruction": "FISTP m16int",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fistp",
    "Preferred": "",
    "Description": "Store ST(0) in m16int and pop register stack."
  },
  {
    "Opcode": "DB /3",
    "Instruction": "FISTP m32int",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fistpl",
    "Preferred": "",
    "Description": "Store ST(0) in m32int and pop register stack."
  },
  {
    "Opcode": "DF /7",
    "Instruction": "FISTP m64int",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fistpll",
    "Preferred": "",
    "Description": "Store ST(0) in m64int and pop register stack."
  },
  {
    "Opcode": "DF /1",
    "Instruction": "FISTTP m16int",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fisttp",
    "Preferred": "",
    "Description": "Store ST(0) in m16int with truncation."
  },
  {
    "Opcode": "DB /1",
    "Instruction": "FISTTP m32int",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fisttpl",
    "Preferred": "",
    "Description": "Store ST(0) in m32int with truncation."
  },
  {
    "Opcode": "DD /1",
    "Instruction": "FISTTP m64int",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fisttpll",
    "Preferred": "",
    "Description": "Store ST(0) in m64int with truncation."
  },
  {
    "Opcode": "D9 /0",
    "Instruction": "FLD m32fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "flds",
    "Preferred": "",
    "Description": "Push m32fp onto the FPU register stack."
  },
  {
    "Opcode": "DD /0",
    "Instruction": "FLD m64fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fldl",
    "Preferred": "",
    "Description": "Push m64fp onto the FPU register stack."
  },
  {
    "Opcode": "DB /5",
    "Instruction": "FLD m80fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fldt",
    "Preferred": "",
    "Description": "Push m80fp onto the FPU register stack."
  },
  {
    "Opcode": "D9 C0 +i",
    "Instruction": "FLD ST(i)",
    "Op/En": "O",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fld",
    "Preferred": "",
    "Description": "Push ST(i) onto the FPU register stack."
  },
  {
    "Opcode": "D9 E8",
    "Instruction": "FLD1",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fld1",
    "Preferred": "",
    "Description": "Push +1.0 onto the FPU register stack."
  },
  {
    "Opcode": "D9 E9",
    "Instruction": "FLDL2T",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fldl2t",
    "Preferred": "",
    "Description": "Push log210 onto the FPU register stack."
  },
  {
    "Opcode": "D9 EA",
    "Instruction": "FLDL2E",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fldl2e",
    "Preferred": "",
    "Description": "Push log2e onto the FPU register stack."
  },
  {
    "Opcode": "D9 EB",
    "Instruction": "FLDPI",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fldpi",
    "Preferred": "",
    "Description": "Push pi onto the FPU register stack."
  },
  {
    "Opcode": "D9 EC",
    "Instruction": "FLDLG2",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fldlg2",
    "Preferred": "",
    "Description": "Push log102 onto the FPU register stack."
  },
  {
    "Opcode": "D9 ED",
    "Instruction": "FLDLN2",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fldln2",
    "Preferred": "",
    "Description": "Push loge2 onto the FPU register stack."
  },
  {
    "Opcode": "D9 EE",
    "Instruction": "FLDZ",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fldz",
    "Preferred": "",
    "Description": "Push +0.0 onto the FPU register stack."
  },
  {
    "Opcode": "D9 /5",
    "Instruction": "FLDCW m2byte",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "S.C0 S.C1 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fldcw",
    "Preferred": "",
    "Description": "Load FPU control word from m2byte."
  },
  {
    "Opcode": "D9 /4",
    "Instruction": "FLDENV m28byte",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "S.* TAG(*) FPUDATA FPUINSTR FPUOPCODE",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fldenvl",
    "Preferred": "",
    "Description": "Load FPU environment from m14byte or m28byte."
  },
  {
    "Opcode": "D8 /1",
    "Instruction": "FMUL m32fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fmuls",
    "Preferred": "",
    "Description": "Multiply ST(0) by m32fp and store result in ST(0)."
  },
  {
    "Opcode": "DC /1",
    "Instruction": "FMUL m64fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fmull",
    "Preferred": "",
    "Description": "Multiply ST(0) by m64fp and store result in ST(0)."
  },
  {
    "Opcode": "D8 C8 +i",
    "Instruction": "FMUL ST(0), ST(i)",
    "Op/En": "TO",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fmul",
    "Preferred": "",
    "Description": "Multiply ST(0) by ST(i) and store result in ST(0)."
  },
  {
    "Opcode": "DC C8 +i",
    "Instruction": "FMUL ST(i), ST(0)",
    "Op/En": "OT",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fmul",
    "Preferred": "",
    "Description": "Multiply ST(i) by ST(0) and store result in ST(i)."
  },
  {
    "Opcode": "DE C8 +i",
    "Instruction": "FMULP ST(i), ST(0)",
    "Op/En": "OT",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fmulp",
    "Preferred": "",
    "Description": "Multiply ST(i) by ST(0), store result in ST(i), and pop the register stack."
  },
  {
    "Opcode": "DE C9",
    "Instruction": "FMULP",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "ST(1) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fmulp",
    "Preferred": "",
    "Description": "Multiply ST(1) by ST(0), store result in ST(1), and pop the register stack."
  },
  {
    "Opcode": "DA /1",
    "Instruction": "FIMUL m32int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fimull",
    "Preferred": "",
    "Description": "Multiply ST(0) by m32int and store result in ST(0)."
  },
  {
    "Opcode": "DE /1",
    "Instruction": "FIMUL m16int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fimul",
    "Preferred": "",
    "Description": "Multiply ST(0) by m16int and store result in ST(0)."
  },
  {
    "Opcode": "D9 D0",
    "Instruction": "FNOP",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "S.C0 S.C1 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fnop",
    "Preferred": "",
    "Description": "No operation is performed."
  },
  {
    "Opcode": "D9 F3",
    "Instruction": "FPATAN",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "ST(1) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fpatan",
    "Preferred": "",
    "Description": "Replace ST(1) with arctan(ST(1)/ST(0)) and pop the register stack."
  },
  {
    "Opcode": "D9 F8",
    "Instruction": "FPREM",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "ST(0) S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fprem",
    "Preferred": "",
    "Description": "Replace ST(0) with the remainder obtained from dividing ST(0) by ST(1)."
  },
  {
    "Opcode": "D9 F5",
    "Instruction": "FPREM1",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "ST(0) S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fprem1",
    "Preferred": "",
    "Description": "Replace ST(0) with the IEEE remainder obtained from dividing ST(0) by ST(1)."
  },
  {
    "Opcode": "D9 F2",
    "Instruction": "FPTAN",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1 S.C2",
    "Implicit Undef": "S.C0 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fptan",
    "Preferred": "",
    "Description": "Replace ST(0) with its tangent and push 1 onto the FPU stack."
  },
  {
    "Opcode": "D9 FC",
    "Instruction": "FRNDINT",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "frndint",
    "Preferred": "",
    "Description": "Round ST(0) to an integer."
  },
  {
    "Opcode": "DD /4",
    "Instruction": "FRSTOR m108byte",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "ST(*) TAG(*) FPUDATA FPUINSTR S.* M.*",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "frstor",
    "Preferred": "",
    "Description": "Load FPU state from m94byte or m108byte."
  },
  {
    "Opcode": "9B DD /6",
    "Instruction": "FSAVE m108byte",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "ST(*) S.* FPUDATA FPUINSTR FPUOPCODE",
    "Implicit Write": "ST(*) TAG(*) S.* FPUDATA FPUINSTR FPUOPCODE",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fsave",
    "Preferred": "",
    "Description": "Store FPU state to m94byte or m108byte after checking for pending unmasked floating-point exceptions. Then re-initialize the FPU."
  },
  {
    "Opcode": "DD /6",
    "Instruction": "FNSAVE m108byte",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "ST(*) S.* FPUDATA FPUINSTR FPUOPCODE",
    "Implicit Write": "ST(*) TAG(*) S.* FPUDATA FPUINSTR FPUOPCODE",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fnsave",
    "Preferred": "",
    "Description": "Store FPU environment to m94byte or m108byte without checking for pending unmasked floating-point exceptions. Then re-initialize the FPU."
  },
  {
    "Opcode": "D9 FD",
    "Instruction": "FSCALE",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fscale",
    "Preferred": "",
    "Description": "Scale ST(0) by ST(1)."
  },
  {
    "Opcode": "D9 FE",
    "Instruction": "FSIN",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1 S.C2",
    "Implicit Undef": "S.C0 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fsin",
    "Preferred": "",
    "Description": "Replace ST(0) with its sine."
  },
  {
    "Opcode": "D9 FB",
    "Instruction": "FSINCOS",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1 S.C2",
    "Implicit Undef": "S.C0 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fsincos",
    "Preferred": "",
    "Description": "Compute the sine and cosine of ST(0); replace ST(0) with the sine, and push the cosine onto the register stack."
  },
  {
    "Opcode": "D9 FA",
    "Instruction": "FSQRT",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fsqrt",
    "Preferred": "",
    "Description": "Computes square root of ST(0) and stores the result in ST(0)."
  },
  {
    "Opcode": "D9 /2",
    "Instruction": "FST m32fp",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fsts",
    "Preferred": "",
    "Description": "Copy ST(0) to m32fp."
  },
  {
    "Opcode": "DD /2",
    "Instruction": "FST m64fp",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fstl",
    "Preferred": "",
    "Description": "Copy ST(0) to m64fp."
  },
  {
    "Opcode": "DD D0 +i",
    "Instruction": "FST ST(i)",
    "Op/En": "O",
    "Properties": "W",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fst",
    "Preferred": "",
    "Description": "Copy ST(0) to ST(i)."
  },
  {
    "Opcode": "D9 /3",
    "Instruction": "FSTP m32fp",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fstps",
    "Preferred": "",
    "Description": "Copy ST(0) to m32fp and pop register stack."
  },
  {
    "Opcode": "DD /3",
    "Instruction": "FSTP m64fp",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fstpl",
    "Preferred": "",
    "Description": "Copy ST(0) to m64fp and pop register stack."
  },
  {
    "Opcode": "DB /7",
    "Instruction": "FSTP m80fp",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fstpt",
    "Preferred": "",
    "Description": "Copy ST(0) to m80fp and pop register stack."
  },
  {
    "Opcode": "DD D8 +i",
    "Instruction": "FSTP ST(i)",
    "Op/En": "O",
    "Properties": "W",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fstp",
    "Preferred": "",
    "Description": "Copy ST(0) to ST(i) and pop register stack."
  },
  {
    "Opcode": "9B D9 /7",
    "Instruction": "FSTCW m2byte",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "S.C0 S.C1 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fstcw",
    "Preferred": "",
    "Description": "Store FPU control word to m2byte after checking for pending unmasked floating-point exceptions."
  },
  {
    "Opcode": "D9 /7",
    "Instruction": "FNSTCW m2byte",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "S.C0 S.C1 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fnstcw",
    "Preferred": "",
    "Description": "Store FPU control word to m2byte without checking for pending unmasked floating-point exceptions."
  },
  {
    "Opcode": "9B D9 /6",
    "Instruction": "FSTENV m28byte",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "",
    "Implicit Write": "S.* TAG(*) FPUDATA FPUINSTR FPUOPCODE",
    "Implicit Undef": "S.C0 S.C1 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fstenvl",
    "Preferred": "",
    "Description": "Store FPU environment to m14byte or m28byte after checking for pending unmasked floating-point exceptions. Then mask all floating-point exceptions."
  },
  {
    "Opcode": "D9 /6",
    "Instruction": "FNSTENV m28byte",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "",
    "Implicit Write": "S.* TAG(*) FPUDATA FPUINSTR FPUOPCODE",
    "Implicit Undef": "S.C0 S.C1 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fnstenvl",
    "Preferred": "",
    "Description": "Store FPU environment to m14byte or m28byte without checking for pending unmasked floating-point exceptions. Then mask all floating-point exceptions."
  },
  {
    "Opcode": "9B DD /7",
    "Instruction": "FSTSW m2byte",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "",
    "Implicit Write": "S.*",
    "Implicit Undef": "S.C0 S.C1 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fstsw",
    "Preferred": "",
    "Description": "Store FPU status word at m2byte after checking for pending unmasked floating-point exceptions."
  },
  {
    "Opcode": "9B DF E0",
    "Instruction": "FSTSW AX",
    "Op/En": "",
    "Properties": "W",
    "Implicit Read": "",
    "Implicit Write": "S.*",
    "Implicit Undef": "S.C0 S.C1 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fstsw",
    "Preferred": "",
    "Description": "Store FPU status word in AX register after checking for pending unmasked floating-point exceptions."
  },
  {
    "Opcode": "DD /7",
    "Instruction": "FNSTSW m2byte",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "",
    "Implicit Write": "S.*",
    "Implicit Undef": "S.C0 S.C1 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fnstsw",
    "Preferred": "",
    "Description": "Store FPU status word at m2byte without checking for pending unmasked floating-point exceptions."
  },
  {
    "Opcode": "DF E0",
    "Instruction": "FNSTSW AX",
    "Op/En": "",
    "Properties": "W",
    "Implicit Read": "",
    "Implicit Write": "S.*",
    "Implicit Undef": "S.C0 S.C1 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fnstsw",
    "Preferred": "",
    "Description": "Store FPU status word in AX register without checking for pending unmasked floating-point exceptions."
  },
  {
    "Opcode": "D8 /4",
    "Instruction": "FSUB m32fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fsubs",
    "Preferred": "",
    "Description": "Subtract m32fp from ST(0) and store result in ST(0)."
  },
  {
    "Opcode": "DC /4",
    "Instruction": "FSUB m64fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fsubl",
    "Preferred": "",
    "Description": "Subtract m64fp from ST(0) and store result in ST(0)."
  },
  {
    "Opcode": "D8 E0 +i",
    "Instruction": "FSUB ST(0), ST(i)",
    "Op/En": "TO",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fsub",
    "Preferred": "",
    "Description": "Subtract ST(i) from ST(0) and store result in ST(0)."
  },
  {
    "Opcode": "DC E0 +i",
    "Instruction": "FSUB ST(i), ST(0)",
    "Op/En": "OT",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fsub",
    "Preferred": "",
    "Description": "Subtract ST(0) from ST(i) and store result in ST(i)."
  },
  {
    "Opcode": "DE E0 +i",
    "Instruction": "FSUBP ST(i), ST(0)",
    "Op/En": "OT",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fsubp",
    "Preferred": "",
    "Description": "Subtract ST(0) from ST(i), store result in ST(i), and pop register stack."
  },
  {
    "Opcode": "DE E1",
    "Instruction": "FSUBP",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "ST(1) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fsubp",
    "Preferred": "",
    "Description": "Subtract ST(0) from ST(1), store result in ST(1), and pop register stack."
  },
  {
    "Opcode": "DA /4",
    "Instruction": "FISUB m32int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fisubl",
    "Preferred": "",
    "Description": "Subtract m32int from ST(0) and store result in ST(0)."
  },
  {
    "Opcode": "DE /4",
    "Instruction": "FISUB m16int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fisub",
    "Preferred": "",
    "Description": "Subtract m16int from ST(0) and store result in ST(0)."
  },
  {
    "Opcode": "D8 /5",
    "Instruction": "FSUBR m32fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fsubrs",
    "Preferred": "",
    "Description": "Subtract ST(0) from m32fp and store result in ST(0)."
  },
  {
    "Opcode": "DC /5",
    "Instruction": "FSUBR m64fp",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fsubrl",
    "Preferred": "",
    "Description": "Subtract ST(0) from m64fp and store result in ST(0)."
  },
  {
    "Opcode": "D8 E8 +i",
    "Instruction": "FSUBR ST(0), ST(i)",
    "Op/En": "TO",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fsubr",
    "Preferred": "",
    "Description": "Subtract ST(0) from ST(i) and store result in ST(0)."
  },
  {
    "Opcode": "DC E8 +i",
    "Instruction": "FSUBR ST(i), ST(0)",
    "Op/En": "OT",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fsubr",
    "Preferred": "",
    "Description": "Subtract ST(i) from ST(0) and store result in ST(i)."
  },
  {
    "Opcode": "DE E8 +i",
    "Instruction": "FSUBRP ST(i), ST(0)",
    "Op/En": "OT",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "fsubrp",
    "Preferred": "",
    "Description": "Subtract ST(i) from ST(0), store result in ST(i), and pop register stack."
  },
  {
    "Opcode": "DE E9",
    "Instruction": "FSUBRP",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "ST(1) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fsubrp",
    "Preferred": "",
    "Description": "Subtract ST(1) from ST(0), store result in ST(1), and pop register stack."
  },
  {
    "Opcode": "DA /5",
    "Instruction": "FISUBR m32int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fisubrl",
    "Preferred": "",
    "Description": "Subtract ST(0) from m32int and store result in ST(0)."
  },
  {
    "Opcode": "DE /5",
    "Instruction": "FISUBR m16int",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fisubr",
    "Preferred": "",
    "Description": "Subtract ST(0) from m16int and store result in ST(0)."
  },
  {
    "Opcode": "D9 E4",
    "Instruction": "FTST",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "ftst",
    "Preferred": "",
    "Description": "Compare ST(0) with 0.0."
  },
  {
    "Opcode": "DD E0 +i",
    "Instruction": "FUCOM ST(i)",
    "Op/En": "O",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fucom",
    "Preferred": "",
    "Description": "Compare ST(0) with ST(i)."
  },
  {
    "Opcode": "DD E1",
    "Instruction": "FUCOM",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fucom",
    "Preferred": "",
    "Description": "Compare ST(0) with ST(1)."
  },
  {
    "Opcode": "DD E8 +i",
    "Instruction": "FUCOMP ST(i)",
    "Op/En": "O",
    "Properties": "R",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fucomp",
    "Preferred": "",
    "Description": "Compare ST(0) with ST(i) and pop register stack."
  },
  {
    "Opcode": "DD E9",
    "Instruction": "FUCOMP",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fucomp",
    "Preferred": "",
    "Description": "Compare ST(0) with ST(1) and pop register stack."
  },
  {
    "Opcode": "DA E9",
    "Instruction": "FUCOMPP",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fucompp",
    "Preferred": "",
    "Description": "Compare ST(0) with ST(1) and pop register stack twice."
  },
  {
    "Opcode": "D9 E5",
    "Instruction": "FXAM",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0)",
    "Implicit Write": "S.C0 S.C1 S.C2 S.C3",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fxam",
    "Preferred": "",
    "Description": "Classify value or number in ST(0)."
  },
  {
    "Opcode": "D9 C8 +i",
    "Instruction": "FXCH ST(i)",
    "Op/En": "O",
    "Properties": "RW",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fxch",
    "Preferred": "",
    "Description": "Exchange the contents of ST(0) and ST(i)."
  },
  {
    "Opcode": "D9 C9",
    "Instruction": "FXCH",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "ST(0) ST(1) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fxch",
    "Preferred": "",
    "Description": "Exchange the contents of ST(0) and ST(1)."
  },
  {
    "Opcode": "0F AE /1",
    "Instruction": "FXRSTOR m512byte",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "ST(*) MM* XMM* CS DS",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU FXSR",
    "AT&T Mnemonic": "fxrstor",
    "Preferred": "",
    "Description": "Restore the x87 FPU, MMX, XMM, and MXCSR register state from m512byte."
  },
  {
    "Opcode": "REX.W+ 0F AE /1",
    "Instruction": "FXRSTOR64 m512byte",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "ST(*) MM* XMM*",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "FPU FXSR",
    "AT&T Mnemonic": "fxrstor64",
    "Preferred": "",
    "Description": "Restore the x87 FPU, MMX, XMM, and MXCSR register state from m512byte."
  },
  {
    "Opcode": "0F AE /0",
    "Instruction": "FXSAVE m512byte",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "ST(*) MM* XMM* M.* CS DS",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU FXSR",
    "AT&T Mnemonic": "fxsave",
    "Preferred": "",
    "Description": "Save the x87 FPU, MMX, XMM, and MXCSR register state to m512byte."
  },
  {
    "Opcode": "REX.W+ 0F AE /0",
    "Instruction": "FXSAVE64 m512byte",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "ST(*) MM* XMM* M.*",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "FPU FXSR",
    "AT&T Mnemonic": "fxsave64",
    "Preferred": "",
    "Description": "Save the x87 FPU, MMX, XMM, and MXCSR register state to m512byte."
  },
  {
    "Opcode": "D9 F4",
    "Instruction": "FXTRACT",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0)",
    "Implicit Write": "ST(0) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fxtract",
    "Preferred": "",
    "Description": "Separate value in ST(0) into exponent and significand, store exponent in ST(0), and push the significand onto the register stack."
  },
  {
    "Opcode": "D9 F1",
    "Instruction": "FYL2X",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "ST(1) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fyl2x",
    "Preferred": "",
    "Description": "Replace ST(1) with (ST(1) * log2ST(0)) and pop the register stack."
  },
  {
    "Opcode": "D9 F9",
    "Instruction": "FYL2XP1",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "ST(0) ST(1)",
    "Implicit Write": "ST(1) S.C1",
    "Implicit Undef": "S.C0 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fyl2xp1",
    "Preferred": "",
    "Description": "Replace ST(1) with ST(1) * log2(ST(0) + 1.0) and pop the register stack."
  },
  {
    "Opcode": "66 0F 7C /r",
    "Instruction": "HADDPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "PNI",
    "AT&T Mnemonic": "haddpd",
    "Preferred": "",
    "Description": "Horizontal add packed double-precision floating-point values from xmm2/m128 to xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 7C /r",
    "Instruction": "VHADDPD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vhaddpd",
    "Preferred": "",
    "Description": "Horizontal add packed double-precision floating-point values from xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 7C /r",
    "Instruction": "VHADDPD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vhaddpd",
    "Preferred": "",
    "Description": "Horizontal add packed double-precision floating-point values from ymm2 and ymm3/mem."
  },
  {
    "Opcode": "F2 0F 7C /r",
    "Instruction": "HADDPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "PNI",
    "AT&T Mnemonic": "haddps",
    "Preferred": "",
    "Description": "Horizontal add packed single-precision floating-point values from xmm2/m128 to xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.F2.0F.WIG 7C /r",
    "Instruction": "VHADDPS xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vhaddps",
    "Preferred": "",
    "Description": "Horizontal add packed single-precision floating-point values from xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.F2.0F.WIG 7C /r",
    "Instruction": "VHADDPS ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vhaddps",
    "Preferred": "",
    "Description": "Horizontal add packed single-precision floating-point values from ymm2 and ymm3/mem."
  },
  {
    "Opcode": "F4",
    "Instruction": "HLT",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Halt"
  },
  {
    "Opcode": "66 0F 7D /r",
    "Instruction": "HSUBPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "PNI",
    "AT&T Mnemonic": "hsubpd",
    "Preferred": "",
    "Description": "Horizontal subtract packed double-precision floating-point values from xmm2/m128 to xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 7D /r",
    "Instruction": "VHSUBPD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vhsubpd",
    "Preferred": "",
    "Description": "Horizontal subtract packed double-precision floating-point values from xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 7D /r",
    "Instruction": "VHSUBPD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vhsubpd",
    "Preferred": "",
    "Description": "Horizontal subtract packed double-precision floating-point values from ymm2 and ymm3/mem."
  },
  {
    "Opcode": "F2 0F 7D /r",
    "Instruction": "HSUBPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "PNI",
    "AT&T Mnemonic": "hsubps",
    "Preferred": "",
    "Description": "Horizontal subtract packed single-precision floating-point values from xmm2/m128 to xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.F2.0F.WIG 7D /r",
    "Instruction": "VHSUBPS xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vhsubps",
    "Preferred": "",
    "Description": "Horizontal subtract packed single-precision floating-point values from xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.F2.0F.WIG 7D /r",
    "Instruction": "VHSUBPS ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vhsubps",
    "Preferred": "",
    "Description": "Horizontal subtract packed single-precision floating-point values from ymm2 and ymm3/mem."
  },
  {
    "Opcode": "F6 /7",
    "Instruction": "IDIV r/m8",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "AX",
    "Implicit Write": "AX",
    "Implicit Undef": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "idivb",
    "Preferred": "",
    "Description": "Signed divide AX by r/m8, with result stored in: AL = Quotient, AH = Remainder."
  },
  {
    "Opcode": "REX+ F6 /7",
    "Instruction": "IDIV r/m8",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "AX",
    "Implicit Write": "AX",
    "Implicit Undef": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "idivb",
    "Preferred": "",
    "Description": "Signed divide AX by r/m8, with result stored in AL = Quotient, AH = Remainder."
  },
  {
    "Opcode": "F7 /7",
    "Instruction": "IDIV r/m16",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "AX DX",
    "Implicit Write": "AX DX",
    "Implicit Undef": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "idivw",
    "Preferred": "",
    "Description": "Signed divide DX:AX by r/m16, with result stored in AX = Quotient, DX = Remainder."
  },
  {
    "Opcode": "F7 /7",
    "Instruction": "IDIV r/m32",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "EAX EDX",
    "Implicit Write": "RAX RDX",
    "Implicit Undef": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "idivl",
    "Preferred": "",
    "Description": "Signed divide EDX:EAX by r/m32, with result stored in EAX = Quotient, EDX = Remainder."
  },
  {
    "Opcode": "REX.W+ F7 /7",
    "Instruction": "IDIV r/m64",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "RAX RDX",
    "Implicit Write": "RAX RDX",
    "Implicit Undef": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "idivq",
    "Preferred": "",
    "Description": "Signed divide RDX:RAX by r/m64, with result stored in RAX = Quotient, RDX = Remainder."
  },
  {
    "Opcode": "F6 /5",
    "Instruction": "IMUL r/m8",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "AL",
    "Implicit Write": "AX E.CF E.OF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "imulb",
    "Preferred": "",
    "Description": "AX= AL * r/m byte."
  },
  {
    "Opcode": "REX+ F6 /5",
    "Instruction": "IMUL r/m8",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "AL",
    "Implicit Write": "AX E.CF E.OF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "imulb",
    "Preferred": "",
    "Description": "AX= AL * r/m byte."
  },
  {
    "Opcode": "F7 /5",
    "Instruction": "IMUL r/m16",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "AX",
    "Implicit Write": "AX DX E.CF E.OF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "imulw",
    "Preferred": "",
    "Description": "DX:AX = AX * r/m word."
  },
  {
    "Opcode": "F7 /5",
    "Instruction": "IMUL r/m32",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "EAX",
    "Implicit Write": "RAX RDX E.CF E.OF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "imull",
    "Preferred": "",
    "Description": "EDX:EAX = EAX * r/m32."
  },
  {
    "Opcode": "REX.W+ F7 /5",
    "Instruction": "IMUL r/m64",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "RAX",
    "Implicit Write": "RAX RDX E.CF E.OF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "imulq",
    "Preferred": "",
    "Description": "RDX:RAX = RAX * r/m64."
  },
  {
    "Opcode": "0F AF /r",
    "Instruction": "IMUL r16, r/m16",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "imulw",
    "Preferred": "",
    "Description": "word register = word register * r/m16."
  },
  {
    "Opcode": "0F AF /r",
    "Instruction": "IMUL r32, r/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "imull",
    "Preferred": "",
    "Description": "doubleword register = doubleword register *  r/m32."
  },
  {
    "Opcode": "REX.W+ 0F AF /r",
    "Instruction": "IMUL r64, r/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "imulq",
    "Preferred": "",
    "Description": "Quadword register = Quadword register *  r/m64."
  },
  {
    "Opcode": "6B /r ib",
    "Instruction": "IMUL r16, r/m16, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "imulw",
    "Preferred": "",
    "Description": "word register = r/m16 * sign-extended immediate byte."
  },
  {
    "Opcode": "6B /r ib",
    "Instruction": "IMUL r32, r/m32, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "imull",
    "Preferred": "",
    "Description": "doubleword register = r/m32 * sign- extended immediate byte."
  },
  {
    "Opcode": "REX.W+ 6B /r ib",
    "Instruction": "IMUL r64, r/m64, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "imulq",
    "Preferred": "",
    "Description": "Quadword register = r/m64 * sign-extended  immediate byte."
  },
  {
    "Opcode": "69 /r iw",
    "Instruction": "IMUL r16, r/m16, imm16",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "imulw",
    "Preferred": "",
    "Description": "word register = r/m16 * immediate word."
  },
  {
    "Opcode": "69 /r id",
    "Instruction": "IMUL r32, r/m32, imm32",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "imull",
    "Preferred": "",
    "Description": "doubleword register = r/m32 * immediate doubleword."
  },
  {
    "Opcode": "REX.W+ 69 /r id",
    "Instruction": "IMUL r64, r/m64, imm32",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "imulq",
    "Preferred": "",
    "Description": "Quadword register = r/m64 * immediate doubleword."
  },
  {
    "Opcode": "E4 ib",
    "Instruction": "IN AL, imm8",
    "Op/En": "I",
    "Properties": "W, R",
    "Implicit Read": "E.IOPL E.VM",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "inb",
    "Preferred": "",
    "Description": "Input byte from imm8 I/O port address into AL."
  },
  {
    "Opcode": "E5 ib",
    "Instruction": "IN AX, imm8",
    "Op/En": "I",
    "Properties": "W, R",
    "Implicit Read": "E.IOPL E.VM",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "inw",
    "Preferred": "",
    "Description": "Input word from imm8 I/O port address into AX."
  },
  {
    "Opcode": "E5 ib",
    "Instruction": "IN EAX, imm8",
    "Op/En": "I",
    "Properties": "W, R",
    "Implicit Read": "E.IOPL E.VM",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "inl",
    "Preferred": "",
    "Description": "Input dword from imm8 I/O port address into EAX."
  },
  {
    "Opcode": "EC",
    "Instruction": "IN AL,DX",
    "Op/En": "NP",
    "Properties": "W, R",
    "Implicit Read": "E.IOPL E.VM",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "inb",
    "Preferred": "",
    "Description": "Input byte from I/O port in DX into AL."
  },
  {
    "Opcode": "ED",
    "Instruction": "IN AX,DX",
    "Op/En": "NP",
    "Properties": "W, R",
    "Implicit Read": "E.IOPL E.VM",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "inw",
    "Preferred": "",
    "Description": "Input word from I/O port in DX into AX."
  },
  {
    "Opcode": "ED",
    "Instruction": "IN EAX,DX",
    "Op/En": "NP",
    "Properties": "W, R",
    "Implicit Read": "E.IOPL E.VM",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "inl",
    "Preferred": "",
    "Description": "Input doubleword from I/O port in DX into EAX."
  },
  {
    "Opcode": "FE /0",
    "Instruction": "INC r/m8",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "incb",
    "Preferred": "",
    "Description": "Increment r/m byte by 1."
  },
  {
    "Opcode": "REX+ FE /0",
    "Instruction": "INC r/m8",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "incb",
    "Preferred": "",
    "Description": "Increment r/m byte by 1."
  },
  {
    "Opcode": "FF /0",
    "Instruction": "INC r/m16",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "incw",
    "Preferred": "",
    "Description": "Increment r/m word by 1."
  },
  {
    "Opcode": "FF /0",
    "Instruction": "INC r/m32",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "incl",
    "Preferred": "",
    "Description": "Increment r/m doubleword by 1."
  },
  {
    "Opcode": "REX.W+ FF /0",
    "Instruction": "INC r/m64",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "incq",
    "Preferred": "",
    "Description": "Increment r/m quadword by 1."
  },
  {
    "Opcode": "40 +rw",
    "Instruction": "INC r16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Increment word register by 1."
  },
  {
    "Opcode": "40 +rd",
    "Instruction": "INC r32",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Increment doubleword register by 1."
  },
  {
    "Opcode": "6C",
    "Instruction": "INS m8, DX",
    "Op/En": "NP",
    "Properties": "I, R",
    "Implicit Read": "E.IOPL E.VM E.DF RDI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "ins",
    "Preferred": "",
    "Description": "Input byte from I/O port specified in DX into memory location specified in ES:(E)DI or RDI."
  },
  {
    "Opcode": "6D",
    "Instruction": "INS m16, DX",
    "Op/En": "NP",
    "Properties": "I, R",
    "Implicit Read": "E.IOPL E.VM E.DF RDI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "ins",
    "Preferred": "",
    "Description": "Input word from I/O port specified in DX into memory location specified in ES:(E)DI or RDI."
  },
  {
    "Opcode": "6D",
    "Instruction": "INS m32, DX",
    "Op/En": "NP",
    "Properties": "I, R",
    "Implicit Read": "E.IOPL E.VM E.DF RDI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "ins",
    "Preferred": "",
    "Description": "Input doubleword from I/O port specified in DX into memory location specified in ES:(E)DI or RDI."
  },
  {
    "Opcode": "6C",
    "Instruction": "INSB",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.IOPL E.VM E.DF DX RDI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "insb",
    "Preferred": "",
    "Description": "Input byte from I/O port specified in DX into memory location specified with ES:(E)DI or RDI."
  },
  {
    "Opcode": "PREF.66+ 6D",
    "Instruction": "INSW",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.IOPL E.VM E.DF DX RDI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "insw",
    "Preferred": "",
    "Description": "Input word from I/O port specified in DX into memory location specified in ES:(E)DI or RDI."
  },
  {
    "Opcode": "6D",
    "Instruction": "INSD",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.IOPL E.VM E.DF DX RDI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "insl",
    "Preferred": "",
    "Description": "Input doubleword from I/O port specified in DX into memory location specified in ES:(E)DI or RDI."
  },
  {
    "Opcode": "66 0F 3A 21 /r ib",
    "Instruction": "INSERTPS xmm1, xmm2/m32, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "insertps",
    "Preferred": "",
    "Description": "Insert a single precision floating-point value selected by imm8 from xmm2/m32 into xmm1 at the specified destination element specified by imm8 and zero out destination elements in xmm1 as indicated in imm8."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F3A.WIG 21 /r ib",
    "Instruction": "VINSERTPS xmm1, xmm2, xmm3/m32, imm8",
    "Op/En": "RVMI",
    "Properties": "RZ, RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vinsertps",
    "Preferred": "",
    "Description": "Insert a single precision floating point value selected by imm8 from xmm3/m32 and merge into xmm2 at the specified destination element specified by imm8 and zero out destination elements in xmm1 as indicated in imm8."
  },
  {
    "Opcode": "CC",
    "Instruction": "INT 3",
    "Op/En": "NP",
    "Properties": "R",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "int",
    "Preferred": "",
    "Description": "Interrupt 3-trap to debugger."
  },
  {
    "Opcode": "CD ib",
    "Instruction": "INT imm8",
    "Op/En": "I",
    "Properties": "R",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "int",
    "Preferred": "",
    "Description": "Interrupt vector number specified by immediate byte."
  },
  {
    "Opcode": "CE",
    "Instruction": "INTO",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Interrupt 4-if overflow flag is 1."
  },
  {
    "Opcode": "0F 08",
    "Instruction": "INVD",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Flush internal caches; initiate flushing of external caches."
  },
  {
    "Opcode": "0F 01 /7",
    "Instruction": "INVLPG m",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Invalidate TLB Entry for page that contains m."
  },
  {
    "Opcode": "66 0F 38 82 /r",
    "Instruction": "INVPCID r32, m128",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "INVPCID",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Invalidates entries in the TLBs and paging-structure caches based on invalidation type in r32 and descriptor in m128."
  },
  {
    "Opcode": "66 0F 38 82 /r",
    "Instruction": "INVPCID r64, m128",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "INVPCID",
    "AT&T Mnemonic": "invpcid",
    "Preferred": "",
    "Description": "Invalidates entries in the TLBs and paging-structure caches based on invalidation type in r64 and descriptor in m128."
  },
  {
    "Opcode": "PREF.66+ CF",
    "Instruction": "IRET",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "iretw",
    "Preferred": "",
    "Description": "Interrupt return (16-bit operand size)."
  },
  {
    "Opcode": "CF",
    "Instruction": "IRETD",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "iretl",
    "Preferred": "",
    "Description": "Interrupt return (32-bit operand size)."
  },
  {
    "Opcode": "REX.W+ CF",
    "Instruction": "IRETQ",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "iretq",
    "Preferred": "",
    "Description": "Interrupt return (64-bit operand size)."
  },
  {
    "Opcode": "77 cb",
    "Instruction": "JA rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "ja",
    "Preferred": "",
    "Description": "Jump short if above (CF=0 and ZF=0)."
  },
  {
    "Opcode": "73 cb",
    "Instruction": "JAE rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jae",
    "Preferred": "",
    "Description": "Jump short if above or equal (CF=0)."
  },
  {
    "Opcode": "72 cb",
    "Instruction": "JB rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jb",
    "Preferred": "",
    "Description": "Jump short if below (CF=1)."
  },
  {
    "Opcode": "76 cb",
    "Instruction": "JBE rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jbe",
    "Preferred": "",
    "Description": "Jump short if below or equal (CF=1 or ZF=1)."
  },
  {
    "Opcode": "72 cb",
    "Instruction": "JC rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jc",
    "Preferred": "",
    "Description": "Jump short if carry (CF=1)."
  },
  {
    "Opcode": "E3 cb",
    "Instruction": "JCXZ rel8",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump short if CX register is 0."
  },
  {
    "Opcode": "E3 cb",
    "Instruction": "JECXZ rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "ECX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jecxz",
    "Preferred": "",
    "Description": "Jump short if ECX register is 0."
  },
  {
    "Opcode": "E3 cb",
    "Instruction": "JRCXZ rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "RCX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jrcxz",
    "Preferred": "",
    "Description": "Jump short if RCX register is 0."
  },
  {
    "Opcode": "74 cb",
    "Instruction": "JE rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "je",
    "Preferred": "",
    "Description": "Jump short if equal (ZF=1)."
  },
  {
    "Opcode": "7F cb",
    "Instruction": "JG rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jg",
    "Preferred": "",
    "Description": "Jump short if greater (ZF=0 and SF=OF)."
  },
  {
    "Opcode": "7D cb",
    "Instruction": "JGE rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jge",
    "Preferred": "",
    "Description": "Jump short if greater or equal (SF=OF)."
  },
  {
    "Opcode": "7C cb",
    "Instruction": "JL rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jl",
    "Preferred": "",
    "Description": "Jump short if less (SF!= OF)."
  },
  {
    "Opcode": "7E cb",
    "Instruction": "JLE rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jle",
    "Preferred": "",
    "Description": "Jump short if less or equal (ZF=1 or SF!= OF)."
  },
  {
    "Opcode": "76 cb",
    "Instruction": "JNA rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jna",
    "Preferred": "",
    "Description": "Jump short if not above (CF=1 or ZF=1)."
  },
  {
    "Opcode": "72 cb",
    "Instruction": "JNAE rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnae",
    "Preferred": "",
    "Description": "Jump short if not above or equal (CF=1)."
  },
  {
    "Opcode": "73 cb",
    "Instruction": "JNB rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnb",
    "Preferred": "",
    "Description": "Jump short if not below (CF=0)."
  },
  {
    "Opcode": "77 cb",
    "Instruction": "JNBE rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnbe",
    "Preferred": "",
    "Description": "Jump short if not below or equal (CF=0 and ZF=0)."
  },
  {
    "Opcode": "73 cb",
    "Instruction": "JNC rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnc",
    "Preferred": "",
    "Description": "Jump short if not carry (CF=0)."
  },
  {
    "Opcode": "75 cb",
    "Instruction": "JNE rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jne",
    "Preferred": "",
    "Description": "Jump short if not equal (ZF=0)."
  },
  {
    "Opcode": "7E cb",
    "Instruction": "JNG rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jng",
    "Preferred": "",
    "Description": "Jump short if not greater (ZF=1 or SF!= OF)."
  },
  {
    "Opcode": "7C cb",
    "Instruction": "JNGE rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnge",
    "Preferred": "",
    "Description": "Jump short if not greater or equal (SF!= OF)."
  },
  {
    "Opcode": "7D cb",
    "Instruction": "JNL rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnl",
    "Preferred": "",
    "Description": "Jump short if not less (SF=OF)."
  },
  {
    "Opcode": "7F cb",
    "Instruction": "JNLE rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnle",
    "Preferred": "",
    "Description": "Jump short if not less or equal (ZF=0 and SF=OF)."
  },
  {
    "Opcode": "71 cb",
    "Instruction": "JNO rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jno",
    "Preferred": "",
    "Description": "Jump short if not overflow (OF=0)."
  },
  {
    "Opcode": "7B cb",
    "Instruction": "JNP rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnp",
    "Preferred": "",
    "Description": "Jump short if not parity (PF=0)."
  },
  {
    "Opcode": "79 cb",
    "Instruction": "JNS rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.SF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jns",
    "Preferred": "",
    "Description": "Jump short if not sign (SF=0)."
  },
  {
    "Opcode": "75 cb",
    "Instruction": "JNZ rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnz",
    "Preferred": "",
    "Description": "Jump short if not zero (ZF=0)."
  },
  {
    "Opcode": "70 cb",
    "Instruction": "JO rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jo",
    "Preferred": "",
    "Description": "Jump short if overflow (OF=1)."
  },
  {
    "Opcode": "7A cb",
    "Instruction": "JP rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jp",
    "Preferred": "",
    "Description": "Jump short if parity (PF=1)."
  },
  {
    "Opcode": "7A cb",
    "Instruction": "JPE rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jpe",
    "Preferred": "",
    "Description": "Jump short if parity even (PF=1)."
  },
  {
    "Opcode": "7B cb",
    "Instruction": "JPO rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jpo",
    "Preferred": "",
    "Description": "Jump short if parity odd (PF=0)."
  },
  {
    "Opcode": "78 cb",
    "Instruction": "JS rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.SF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "js",
    "Preferred": "",
    "Description": "Jump short if sign (SF=1)."
  },
  {
    "Opcode": "74 cb",
    "Instruction": "JZ rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jz",
    "Preferred": "",
    "Description": "Jump short if zero (ZF = 1)."
  },
  {
    "Opcode": "0F 87 cw",
    "Instruction": "JA rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if above (CF=0 and ZF=0). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 87 cd",
    "Instruction": "JA rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "ja",
    "Preferred": "",
    "Description": "Jump near if above (CF=0 and ZF=0)."
  },
  {
    "Opcode": "0F 83 cw",
    "Instruction": "JAE rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if above or equal (CF=0). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 83 cd",
    "Instruction": "JAE rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jae",
    "Preferred": "",
    "Description": "Jump near if above or equal (CF=0)."
  },
  {
    "Opcode": "0F 82 cw",
    "Instruction": "JB rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if below (CF=1). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 82 cd",
    "Instruction": "JB rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jb",
    "Preferred": "",
    "Description": "Jump near if below (CF=1)."
  },
  {
    "Opcode": "0F 86 cw",
    "Instruction": "JBE rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if below or equal (CF=1 or ZF=1). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 86 cd",
    "Instruction": "JBE rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jbe",
    "Preferred": "",
    "Description": "Jump near if below or equal (CF=1 or ZF=1)."
  },
  {
    "Opcode": "0F 82 cw",
    "Instruction": "JC rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if carry (CF=1). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 82 cd",
    "Instruction": "JC rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jc",
    "Preferred": "",
    "Description": "Jump near if carry (CF=1)."
  },
  {
    "Opcode": "0F 84 cw",
    "Instruction": "JE rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if equal (ZF=1). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 84 cd",
    "Instruction": "JE rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "je",
    "Preferred": "",
    "Description": "Jump near if 0 (ZF=1)."
  },
  {
    "Opcode": "0F 8F cw",
    "Instruction": "JG rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if greater (ZF=0 and SF=OF). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 8F cd",
    "Instruction": "JG rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jg",
    "Preferred": "",
    "Description": "Jump near if greater (ZF=0 and SF=OF)."
  },
  {
    "Opcode": "0F 8D cw",
    "Instruction": "JGE rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if greater or equal (SF=OF). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 8D cd",
    "Instruction": "JGE rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jge",
    "Preferred": "",
    "Description": "Jump near if greater or equal (SF=OF)."
  },
  {
    "Opcode": "0F 8C cw",
    "Instruction": "JL rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if less (SF!= OF). Not supported in  64-bit mode."
  },
  {
    "Opcode": "0F 8C cd",
    "Instruction": "JL rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jl",
    "Preferred": "",
    "Description": "Jump near if less (SF!= OF)."
  },
  {
    "Opcode": "0F 8E cw",
    "Instruction": "JLE rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if less or equal (ZF=1 or SF!= OF).  Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 8E cd",
    "Instruction": "JLE rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jle",
    "Preferred": "",
    "Description": "Jump near if less or equal (ZF=1 or SF!= OF)."
  },
  {
    "Opcode": "0F 86 cw",
    "Instruction": "JNA rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if not above (CF=1 or ZF=1). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 86 cd",
    "Instruction": "JNA rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jna",
    "Preferred": "",
    "Description": "Jump near if not above (CF=1 or ZF=1)."
  },
  {
    "Opcode": "0F 82 cw",
    "Instruction": "JNAE rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if not above or equal (CF=1). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 82 cd",
    "Instruction": "JNAE rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnae",
    "Preferred": "",
    "Description": "Jump near if not above or equal (CF=1)."
  },
  {
    "Opcode": "0F 83 cw",
    "Instruction": "JNB rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if not below (CF=0). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 83 cd",
    "Instruction": "JNB rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnb",
    "Preferred": "",
    "Description": "Jump near if not below (CF=0)."
  },
  {
    "Opcode": "0F 87 cw",
    "Instruction": "JNBE rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if not below or equal (CF=0 and ZF=0). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 87 cd",
    "Instruction": "JNBE rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnbe",
    "Preferred": "",
    "Description": "Jump near if not below or equal (CF=0 and ZF=0)."
  },
  {
    "Opcode": "0F 83 cw",
    "Instruction": "JNC rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if not carry (CF=0). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 83 cd",
    "Instruction": "JNC rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnc",
    "Preferred": "",
    "Description": "Jump near if not carry (CF=0)."
  },
  {
    "Opcode": "0F 85 cw",
    "Instruction": "JNE rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if not equal (ZF=0). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 85 cd",
    "Instruction": "JNE rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jne",
    "Preferred": "",
    "Description": "Jump near if not equal (ZF=0)."
  },
  {
    "Opcode": "0F 8E cw",
    "Instruction": "JNG rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if not greater (ZF=1 or SF != OF). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 8E cd",
    "Instruction": "JNG rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jng",
    "Preferred": "",
    "Description": "Jump near if not greater (ZF=1 or SF != OF)."
  },
  {
    "Opcode": "0F 8C cw",
    "Instruction": "JNGE rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if not greater or equal (SF != OF). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 8C cd",
    "Instruction": "JNGE rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnge",
    "Preferred": "",
    "Description": "Jump near if not greater or equal (SF != OF)."
  },
  {
    "Opcode": "0F 8D cw",
    "Instruction": "JNL rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if not less (SF=OF). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 8D cd",
    "Instruction": "JNL rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnl",
    "Preferred": "",
    "Description": "Jump near if not less (SF=OF)."
  },
  {
    "Opcode": "0F 8F cw",
    "Instruction": "JNLE rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if not less or equal (ZF=0 and SF=OF). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 8F cd",
    "Instruction": "JNLE rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnle",
    "Preferred": "",
    "Description": "Jump near if not less or equal (ZF=0 and SF=OF)."
  },
  {
    "Opcode": "0F 81 cw",
    "Instruction": "JNO rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if not overflow (OF=0). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 81 cd",
    "Instruction": "JNO rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jno",
    "Preferred": "",
    "Description": "Jump near if not overflow (OF=0)."
  },
  {
    "Opcode": "0F 8B cw",
    "Instruction": "JNP rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if not parity (PF=0). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 8B cd",
    "Instruction": "JNP rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnp",
    "Preferred": "",
    "Description": "Jump near if not parity (PF=0)."
  },
  {
    "Opcode": "0F 89 cw",
    "Instruction": "JNS rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if not sign (SF=0). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 89 cd",
    "Instruction": "JNS rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.SF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jns",
    "Preferred": "",
    "Description": "Jump near if not sign (SF=0)."
  },
  {
    "Opcode": "0F 85 cw",
    "Instruction": "JNZ rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if not zero (ZF=0). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 85 cd",
    "Instruction": "JNZ rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jnz",
    "Preferred": "",
    "Description": "Jump near if not zero (ZF=0)."
  },
  {
    "Opcode": "0F 80 cw",
    "Instruction": "JO rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if overflow (OF=1). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 80 cd",
    "Instruction": "JO rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jo",
    "Preferred": "",
    "Description": "Jump near if overflow (OF=1)."
  },
  {
    "Opcode": "0F 8A cw",
    "Instruction": "JP rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if parity (PF=1). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 8A cd",
    "Instruction": "JP rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jp",
    "Preferred": "",
    "Description": "Jump near if parity (PF=1)."
  },
  {
    "Opcode": "0F 8A cw",
    "Instruction": "JPE rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if parity even (PF=1). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 8A cd",
    "Instruction": "JPE rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jpe",
    "Preferred": "",
    "Description": "Jump near if parity even (PF=1)."
  },
  {
    "Opcode": "0F 8B cw",
    "Instruction": "JPO rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if parity odd (PF=0). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 8B cd",
    "Instruction": "JPO rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jpo",
    "Preferred": "",
    "Description": "Jump near if parity odd (PF=0)."
  },
  {
    "Opcode": "0F 88 cw",
    "Instruction": "JS rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if sign (SF=1). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 88 cd",
    "Instruction": "JS rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.SF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "js",
    "Preferred": "",
    "Description": "Jump near if sign (SF=1)."
  },
  {
    "Opcode": "0F 84 cw",
    "Instruction": "JZ rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near if 0 (ZF=1). Not supported in 64-bit mode."
  },
  {
    "Opcode": "0F 84 cd",
    "Instruction": "JZ rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jz",
    "Preferred": "",
    "Description": "Jump near if 0 (ZF=1)."
  },
  {
    "Opcode": "EB cb",
    "Instruction": "JMP rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "RIP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jmpq",
    "Preferred": "",
    "Description": "Jump short, RIP = RIP + 8-bit displacement sign extended to 64-bits"
  },
  {
    "Opcode": "E9 cw",
    "Instruction": "JMP rel16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near, relative, displacement relative to next instruction. Not supported in 64-bit mode."
  },
  {
    "Opcode": "E9 cd",
    "Instruction": "JMP rel32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "RIP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jmpq",
    "Preferred": "",
    "Description": "Jump near, relative, RIP = RIP + 32-bit displacement sign extended to 64-bits"
  },
  {
    "Opcode": "FF /4",
    "Instruction": "JMP r/m16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near, absolute indirect, address = zero-extended r/m16. Not supported in 64-bit mode."
  },
  {
    "Opcode": "FF /4",
    "Instruction": "JMP r/m32",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump near, absolute indirect, address given in r/m32. Not supported in 64-bit mode."
  },
  {
    "Opcode": "FF /4",
    "Instruction": "JMP r/m64",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "RIP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jmpq",
    "Preferred": "",
    "Description": "Jump near, absolute indirect, RIP = 64-Bit offset from register or memory"
  },
  {
    "Opcode": "EA cd",
    "Instruction": "JMP ptr16:16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump far, absolute, address given in operand"
  },
  {
    "Opcode": "EA cp",
    "Instruction": "JMP ptr16:32",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Jump far, absolute, address given in operand"
  },
  {
    "Opcode": "FF /5",
    "Instruction": "JMP m16:16",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jmpq",
    "Preferred": "",
    "Description": "Jump far, absolute indirect, address given in m16:16"
  },
  {
    "Opcode": "FF /5",
    "Instruction": "JMP m16:32",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jmpq",
    "Preferred": "",
    "Description": "Jump far, absolute indirect, address given in m16:32."
  },
  {
    "Opcode": "REX.W+ FF /5",
    "Instruction": "JMP m16:64",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "jmpq",
    "Preferred": "",
    "Description": "Jump far, absolute indirect, address given in m16:64."
  },
  {
    "Opcode": "9F",
    "Instruction": "LAHF",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.SF E.ZF E.PF E.AF E.CF",
    "Implicit Write": "AH",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "LAHF_LM",
    "AT&T Mnemonic": "lahf",
    "Preferred": "",
    "Description": "Load: AH = EFLAGS(SF:ZF:0:AF:0:PF:1:CF)."
  },
  {
    "Opcode": "0F 02 /r",
    "Instruction": "LAR r16, r16/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF",
    "Implicit Undef": "",
    "Useful": "YES",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "larw",
    "Preferred": "",
    "Description": "r16 = access rights referenced by r16/m16"
  },
  {
    "Opcode": "0F 02 /r",
    "Instruction": "LAR r32, r32/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF",
    "Implicit Undef": "",
    "Useful": "YES",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lar",
    "Preferred": "",
    "Description": "reg = access rights referenced by r32/m16"
  },
  {
    "Opcode": "REX.W+ 0F 02 /r",
    "Instruction": "LAR r64, r32/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF",
    "Implicit Undef": "",
    "Useful": "YES",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lar",
    "Preferred": "",
    "Description": "reg = access rights referenced by r32/m16"
  },
  {
    "Opcode": "F2 0F F0 /r",
    "Instruction": "LDDQU xmm1, m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "PNI",
    "AT&T Mnemonic": "lddqu",
    "Preferred": "",
    "Description": "Load unaligned data from mem and return double quadword in xmm1."
  },
  {
    "Opcode": "VEX.128.F2.0F.WIG F0 /r",
    "Instruction": "VLDDQU xmm1, m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vlddqu",
    "Preferred": "",
    "Description": "Load unaligned packed integer values from mem to xmm1."
  },
  {
    "Opcode": "VEX.256.F2.0F.WIG F0 /r",
    "Instruction": "VLDDQU ymm1, m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vlddqu",
    "Preferred": "",
    "Description": "Load unaligned packed integer values from mem to ymm1."
  },
  {
    "Opcode": "0F AE /2",
    "Instruction": "LDMXCSR m32",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "M.*",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "ldmxcsr",
    "Preferred": "",
    "Description": "Load MXCSR register from m32."
  },
  {
    "Opcode": "VEX.LZ.0F.WIG AE /2",
    "Instruction": "VLDMXCSR m32",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "M.*",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vldmxcsr",
    "Preferred": "",
    "Description": "Load MXCSR register from m32."
  },
  {
    "Opcode": "C5 /r",
    "Instruction": "LDS r16, m16:16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Load DS:r16 with far pointer from memory."
  },
  {
    "Opcode": "C5 /r",
    "Instruction": "LDS r32, m16:32",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Load DS:r32 with far pointer from memory."
  },
  {
    "Opcode": "0F B2 /r",
    "Instruction": "LSS r16, m16:16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "SS",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lssw",
    "Preferred": "",
    "Description": "Load SS:r16 with far pointer from memory."
  },
  {
    "Opcode": "0F B2 /r",
    "Instruction": "LSS r32, m16:32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "SS",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lssl",
    "Preferred": "",
    "Description": "Load SS:r32 with far pointer from memory."
  },
  {
    "Opcode": "REX.W+ 0F B2 /r",
    "Instruction": "LSS r64, m16:64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "SS",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lss",
    "Preferred": "",
    "Description": "Load SS:r64 with far pointer from memory."
  },
  {
    "Opcode": "C4 /r",
    "Instruction": "LES r16, m16:16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Load ES:r16 with far pointer from memory."
  },
  {
    "Opcode": "C4 /r",
    "Instruction": "LES r32, m16:32",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Load ES:r32 with far pointer from memory."
  },
  {
    "Opcode": "0F B4 /r",
    "Instruction": "LFS r16, m16:16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "FS",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lfsw",
    "Preferred": "",
    "Description": "Load FS:r16 with far pointer from memory."
  },
  {
    "Opcode": "0F B4 /r",
    "Instruction": "LFS r32, m16:32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "FS",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lfsl",
    "Preferred": "",
    "Description": "Load FS:r32 with far pointer from memory."
  },
  {
    "Opcode": "REX.W+ 0F B4 /r",
    "Instruction": "LFS r64, m16:64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "FS",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lfs",
    "Preferred": "",
    "Description": "Load FS:r64 with far pointer from memory."
  },
  {
    "Opcode": "0F B5 /r",
    "Instruction": "LGS r16, m16:16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "GS",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lgsw",
    "Preferred": "",
    "Description": "Load GS:r16 with far pointer from memory."
  },
  {
    "Opcode": "0F B5 /r",
    "Instruction": "LGS r32, m16:32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "GS",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lgsl",
    "Preferred": "",
    "Description": "Load GS:r32 with far pointer from memory."
  },
  {
    "Opcode": "REX.W+ 0F B5 /r",
    "Instruction": "LGS r64, m16:64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "GS",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lgs",
    "Preferred": "",
    "Description": "Load GS:r64 with far pointer from memory."
  },
  {
    "Opcode": "8D /r",
    "Instruction": "LEA r16, m",
    "Op/En": "RM",
    "Properties": "W, I",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "leaw",
    "Preferred": "",
    "Description": "Store effective address for m in register r16."
  },
  {
    "Opcode": "8D /r",
    "Instruction": "LEA r32, m",
    "Op/En": "RM",
    "Properties": "W, I",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "leal",
    "Preferred": "",
    "Description": "Store effective address for m in register r32."
  },
  {
    "Opcode": "REX.W+ 8D /r",
    "Instruction": "LEA r64, m",
    "Op/En": "RM",
    "Properties": "W, I",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "leaq",
    "Preferred": "",
    "Description": "Store effective address for m in register r64."
  },
  {
    "Opcode": "PREF.66+ C9",
    "Instruction": "LEAVE p66",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "leavew",
    "Preferred": "",
    "Description": "Set SP to BP, then pop BP."
  },
  {
    "Opcode": "C9",
    "Instruction": "LEAVE",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Set ESP to EBP, then pop EBP."
  },
  {
    "Opcode": "C9",
    "Instruction": "LEAVE",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "leaveq",
    "Preferred": "",
    "Description": "Set RSP to RBP, then pop RBP."
  },
  {
    "Opcode": "0F AE E8",
    "Instruction": "LFENCE",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lfence",
    "Preferred": "",
    "Description": "Serializes load operations."
  },
  {
    "Opcode": "0F 01 /2",
    "Instruction": "LGDT m16&32",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Load m into GDTR."
  },
  {
    "Opcode": "0F 01 /3",
    "Instruction": "LIDT m16&32",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Load m into IDTR."
  },
  {
    "Opcode": "0F 01 /2",
    "Instruction": "LGDT m16&64",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Load m into GDTR."
  },
  {
    "Opcode": "0F 01 /3",
    "Instruction": "LIDT m16&64",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Load m into IDTR."
  },
  {
    "Opcode": "0F 00 /2",
    "Instruction": "LLDT r/m16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Load segment selector r/m16 into LDTR."
  },
  {
    "Opcode": "0F 01 /6",
    "Instruction": "LMSW r/m16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Loads r/m16 in machine status word of CR0."
  },
  {
    "Opcode": "F0",
    "Instruction": "LOCK",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "YES",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lock",
    "Preferred": "",
    "Description": "Asserts LOCK# signal for duration of the accompanying instruction."
  },
  {
    "Opcode": "AC",
    "Instruction": "LODS m8",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.DF SI rsi",
    "Implicit Write": "AL",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lods",
    "Preferred": "",
    "Description": "For legacy mode, Load byte at address DS:(E)SI into AL. For 64-bit mode load byte at address (R)SI into AL."
  },
  {
    "Opcode": "AD",
    "Instruction": "LODS m16",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.DF SI rsi",
    "Implicit Write": "AX",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lods",
    "Preferred": "",
    "Description": "For legacy mode, Load word at address DS:(E)SI into AX. For 64-bit mode load word at address (R)SI into AX."
  },
  {
    "Opcode": "AD",
    "Instruction": "LODS m32",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.DF SI rsi",
    "Implicit Write": "EAX",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lods",
    "Preferred": "",
    "Description": "For legacy mode, Load dword at address DS:(E)SI into EAX. For 64-bit mode load dword at address (R)SI into EAX."
  },
  {
    "Opcode": "REX.W+ AD",
    "Instruction": "LODS m64",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.DF SI rsi",
    "Implicit Write": "RAX",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lods",
    "Preferred": "",
    "Description": "Load qword at address (R)SI into RAX."
  },
  {
    "Opcode": "AC",
    "Instruction": "LODSB",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF SI rsi",
    "Implicit Write": "AL",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lodsb",
    "Preferred": "",
    "Description": "For legacy mode, Load byte at address DS:(E)SI into AL. For 64-bit mode load byte at address (R)SI into AL."
  },
  {
    "Opcode": "PREF.66+ AD",
    "Instruction": "LODSW",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF SI rsi",
    "Implicit Write": "AX",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lodsw",
    "Preferred": "",
    "Description": "For legacy mode, Load word at address DS:(E)SI into AX. For 64-bit mode load word at address (R)SI into AX."
  },
  {
    "Opcode": "AD",
    "Instruction": "LODSD",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF SI rsi",
    "Implicit Write": "EAX",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lodsl",
    "Preferred": "",
    "Description": "For legacy mode, Load dword at address DS:(E)SI into EAX. For 64-bit mode load dword at address (R)SI into EAX."
  },
  {
    "Opcode": "REX.W+ AD",
    "Instruction": "LODSQ",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF SI rsi",
    "Implicit Write": "RAX",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lodsq",
    "Preferred": "",
    "Description": "Load qword at address (R)SI into RAX."
  },
  {
    "Opcode": "E2 cb",
    "Instruction": "LOOP rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "RCX E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "loop",
    "Preferred": "",
    "Description": "Decrement count; jump short if count != 0."
  },
  {
    "Opcode": "E0 cb",
    "Instruction": "LOOPE rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "RCX E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "loope",
    "Preferred": "",
    "Description": "Decrement count; jump short if count != 0 and  ZF = 1."
  },
  {
    "Opcode": "E0 cb",
    "Instruction": "LOOPNE rel8",
    "Op/En": "D",
    "Properties": "R",
    "Implicit Read": "RCX E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "loopne",
    "Preferred": "",
    "Description": "Decrement count; jump short if count != 0 and  ZF = 0."
  },
  {
    "Opcode": "0F 03 /r",
    "Instruction": "LSL r16, r16/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF",
    "Implicit Undef": "",
    "Useful": "YES",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lslw",
    "Preferred": "",
    "Description": "Load: r16 = segment limit, selector r16/m16."
  },
  {
    "Opcode": "0F 03 /r",
    "Instruction": "LSL r32, r32/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF",
    "Implicit Undef": "",
    "Useful": "YES",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lsl",
    "Preferred": "",
    "Description": "Load: r32 = segment limit, selector r32/m16."
  },
  {
    "Opcode": "REX.W+ 0F 03 /r",
    "Instruction": "LSL r64, r32/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF",
    "Implicit Undef": "",
    "Useful": "YES",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lsl",
    "Preferred": "",
    "Description": "Load: r64 = segment limit, selector r32/m16"
  },
  {
    "Opcode": "0F 00 /3",
    "Instruction": "LTR r/m16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Load r/m16 into task register."
  },
  {
    "Opcode": "F3 0F BD /r",
    "Instruction": "LZCNT r16, r/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF E.CF",
    "Implicit Undef": "E.AF E.PF E.SF E.OF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "BMI1",
    "AT&T Mnemonic": "lzcntw",
    "Preferred": "",
    "Description": "Count the number of leading zero bits in r/m16, return result in r16"
  },
  {
    "Opcode": "F3 0F BD /r",
    "Instruction": "LZCNT r32, r/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF E.CF",
    "Implicit Undef": "E.AF E.PF E.SF E.OF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "BMI1",
    "AT&T Mnemonic": "lzcntl",
    "Preferred": "",
    "Description": "Count the number of leading zero bits in r/m32, return result in r32"
  },
  {
    "Opcode": "REX.W+ F3 0F BD /r",
    "Instruction": "LZCNT r64, r/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF E.CF",
    "Implicit Undef": "E.AF E.PF E.SF E.OF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "BMI1",
    "AT&T Mnemonic": "lzcntq",
    "Preferred": "",
    "Description": "Count the number of leading zero bits in r/m64, return result in r64"
  },
  {
    "Opcode": "66 0F F7 /r",
    "Instruction": "MASKMOVDQU xmm1, xmm2",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "maskmovdqu",
    "Preferred": "",
    "Description": "Selectively write bytes from xmm1 to memory location using the byte mask in xmm2. The default memory location is specified by DS:DI/EDI/RDI."
  },
  {
    "Opcode": "VEX.128.66.0F.WIG F7 /r",
    "Instruction": "VMASKMOVDQU xmm1, xmm2",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmaskmovdqu",
    "Preferred": "",
    "Description": "Selectively write bytes from xmm1 to memory location using the byte mask in xmm2. The default memory location is specified by DS:DI/EDI/RDI."
  },
  {
    "Opcode": "0F F7 /r",
    "Instruction": "MASKMOVQ mm1, mm2",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "maskmovq",
    "Preferred": "",
    "Description": "Selectively write bytes from mm1 to memory location using the byte mask in mm2. The default memory location is specified by DS:DI/EDI/RDI."
  },
  {
    "Opcode": "66 0F 5F /r",
    "Instruction": "MAXPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "maxpd",
    "Preferred": "",
    "Description": "Return the maximum double-precision floating-point values between xmm2/m128 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 5F /r",
    "Instruction": "VMAXPD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmaxpd",
    "Preferred": "",
    "Description": "Return the maximum double-precision floating-point values between xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 5F /r",
    "Instruction": "VMAXPD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmaxpd",
    "Preferred": "",
    "Description": "Return the maximum packed double-precision floating-point values between ymm2 and ymm3/mem."
  },
  {
    "Opcode": "0F 5F /r",
    "Instruction": "MAXPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "maxps",
    "Preferred": "",
    "Description": "Return the maximum single-precision floating-point values between xmm2/m128 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG 5F /r",
    "Instruction": "VMAXPS xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmaxps",
    "Preferred": "",
    "Description": "Return the maximum single-precision floating-point values between xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.0F.WIG 5F /r",
    "Instruction": "VMAXPS ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmaxps",
    "Preferred": "",
    "Description": "Return the maximum single double-precision floating-point values between ymm2 and ymm3/mem."
  },
  {
    "Opcode": "F2 0F 5F /r",
    "Instruction": "MAXSD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "maxsd",
    "Preferred": "",
    "Description": "Return the maximum scalar double-precision floating-point value between xmm2/mem64 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F2.0F.WIG 5F /r",
    "Instruction": "VMAXSD xmm1, xmm2, xmm3/m64",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmaxsd",
    "Preferred": "",
    "Description": "Return the maximum scalar double-precision floating-point value between xmm3/mem64 and xmm2."
  },
  {
    "Opcode": "F3 0F 5F /r",
    "Instruction": "MAXSS xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "maxss",
    "Preferred": "",
    "Description": "Return the maximum scalar single-precision floating-point value between xmm2/mem32 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F3.0F.WIG 5F /r",
    "Instruction": "VMAXSS xmm1, xmm2, xmm3/m32",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmaxss",
    "Preferred": "",
    "Description": "Return the maximum scalar single-precision floating-point value between xmm3/mem32 and xmm2."
  },
  {
    "Opcode": "0F AE F0",
    "Instruction": "MFENCE",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "mfence",
    "Preferred": "",
    "Description": "Serializes load and store operations."
  },
  {
    "Opcode": "66 0F 5D /r",
    "Instruction": "MINPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "minpd",
    "Preferred": "",
    "Description": "Return the minimum double-precision floating-point values between xmm2/m128 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 5D /r",
    "Instruction": "VMINPD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vminpd",
    "Preferred": "",
    "Description": "Return the minimum double-precision floating-point values between xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 5D /r",
    "Instruction": "VMINPD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vminpd",
    "Preferred": "",
    "Description": "Return the minimum packed double-precision floating-point values between ymm2 and ymm3/mem."
  },
  {
    "Opcode": "0F 5D /r",
    "Instruction": "MINPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "minps",
    "Preferred": "",
    "Description": "Return the minimum single-precision floating-point values between xmm2/m128 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG 5D /r",
    "Instruction": "VMINPS xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vminps",
    "Preferred": "",
    "Description": "Return the minimum single-precision floating-point values between xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.0F.WIG 5D /r",
    "Instruction": "VMINPS ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vminps",
    "Preferred": "",
    "Description": "Return the minimum single double-precision floating-point values between ymm2 and ymm3/mem."
  },
  {
    "Opcode": "F2 0F 5D /r",
    "Instruction": "MINSD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "minsd",
    "Preferred": "",
    "Description": "Return the minimum scalar double-precision floating-point value between xmm2/mem64 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F2.0F.WIG 5D /r",
    "Instruction": "VMINSD xmm1, xmm2, xmm3/m64",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vminsd",
    "Preferred": "",
    "Description": "Return the minimum scalar double precision floating-point value between xmm3/mem64 and xmm2."
  },
  {
    "Opcode": "F3 0F 5D /r",
    "Instruction": "MINSS xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "minss",
    "Preferred": "",
    "Description": "Return the minimum scalar single-precision floating-point value between xmm2/mem32 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F3.0F.WIG 5D /r",
    "Instruction": "VMINSS xmm1,xmm2, xmm3/m32",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vminss",
    "Preferred": "",
    "Description": "Return the minimum scalar single precision floating-point value between xmm3/mem32 and xmm2."
  },
  {
    "Opcode": "0F 01 C8",
    "Instruction": "MONITOR",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MONITOR",
    "AT&T Mnemonic": "monitor",
    "Preferred": "",
    "Description": "Sets up a linear address range to be monitored by hardware and activates the monitor. The address range should be a write-back memory caching type. The address is DS:EAX (DS:RAX in 64-bit mode)."
  },
  {
    "Opcode": "88 /r",
    "Instruction": "MOV r/m8, r8",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movb",
    "Preferred": "YES",
    "Description": "Move r8 to r/m8."
  },
  {
    "Opcode": "REX+ 88 /r",
    "Instruction": "MOV r/m8, r8",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movb",
    "Preferred": "YES",
    "Description": "Move r8 to r/m8."
  },
  {
    "Opcode": "89 /r",
    "Instruction": "MOV r/m16, r16",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movw",
    "Preferred": "YES",
    "Description": "Move r16 to r/m16."
  },
  {
    "Opcode": "89 /r",
    "Instruction": "MOV r/m32, r32",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movl",
    "Preferred": "YES",
    "Description": "Move r32 to r/m32."
  },
  {
    "Opcode": "REX.W+ 89 /r",
    "Instruction": "MOV r/m64, r64",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movq",
    "Preferred": "YES",
    "Description": "Move r64 to r/m64."
  },
  {
    "Opcode": "8A /r",
    "Instruction": "MOV r8, r/m8",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movb",
    "Preferred": "",
    "Description": "Move r/m8 to r8."
  },
  {
    "Opcode": "REX+ 8A /r",
    "Instruction": "MOV r8, r/m8",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movb",
    "Preferred": "",
    "Description": "Move r/m8 to r8."
  },
  {
    "Opcode": "8B /r",
    "Instruction": "MOV r16, r/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movw",
    "Preferred": "",
    "Description": "Move r/m16 to r16."
  },
  {
    "Opcode": "8B /r",
    "Instruction": "MOV r32, r/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movl",
    "Preferred": "",
    "Description": "Move r/m32 to r32."
  },
  {
    "Opcode": "REX.W+ 8B /r",
    "Instruction": "MOV r64, r/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movq",
    "Preferred": "",
    "Description": "Move r/m64 to r64."
  },
  {
    "Opcode": "REX.W+ 89 /r",
    "Instruction": "MOV r/m64, r64",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movq",
    "Preferred": "YES",
    "Description": "Move r64 to r/m64."
  },
  {
    "Opcode": "8C /r",
    "Instruction": "MOV r/m16, Sreg",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movw",
    "Preferred": "",
    "Description": "Move segment register to r/m16."
  },
  {
    "Opcode": "REX.W+ 8C /r",
    "Instruction": "MOV r/m64, Sreg",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movq",
    "Preferred": "",
    "Description": "Move zero extended 16-bit segment register to r/m64."
  },
  {
    "Opcode": "8E /r",
    "Instruction": "MOV Sreg, r/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "mov",
    "Preferred": "",
    "Description": "Move r/m16 to segment register."
  },
  {
    "Opcode": "REX.W+ 8E /r",
    "Instruction": "MOV Sreg, r/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "mov",
    "Preferred": "",
    "Description": "Move lower 16 bits of r/m64 to segment register."
  },
  {
    "Opcode": "A0",
    "Instruction": "MOV AL, moffs8",
    "Op/En": "FD",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movabsb",
    "Preferred": "",
    "Description": "Move byte at (seg:offset) to AL."
  },
  {
    "Opcode": "REX.W+ A0",
    "Instruction": "MOV AL, moffs8, pw",
    "Op/En": "FD",
    "Properties": "W, R, I",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movabsb",
    "Preferred": "",
    "Description": "Move byte at (offset) to AL."
  },
  {
    "Opcode": "A1",
    "Instruction": "MOV AX, moffs16",
    "Op/En": "FD",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movabsw",
    "Preferred": "",
    "Description": "Move word at (seg:offset) to AX."
  },
  {
    "Opcode": "A1",
    "Instruction": "MOV EAX, moffs32",
    "Op/En": "FD",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movabsl",
    "Preferred": "",
    "Description": "Move doubleword at (seg:offset) to EAX."
  },
  {
    "Opcode": "REX.W+ A1",
    "Instruction": "MOV RAX, moffs64",
    "Op/En": "FD",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movabsq",
    "Preferred": "",
    "Description": "Move quadword at (offset) to RAX."
  },
  {
    "Opcode": "A2",
    "Instruction": "MOV moffs8, AL",
    "Op/En": "TD",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movabsb",
    "Preferred": "",
    "Description": "Move AL to (seg:offset)."
  },
  {
    "Opcode": "REX.W+ A2",
    "Instruction": "MOV moffs8, AL, pw",
    "Op/En": "TD",
    "Properties": "W, R, I",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movabsb",
    "Preferred": "",
    "Description": "Move AL to (offset)."
  },
  {
    "Opcode": "A3",
    "Instruction": "MOV moffs16, AX",
    "Op/En": "TD",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movabsw",
    "Preferred": "",
    "Description": "Move AX to (seg:offset)."
  },
  {
    "Opcode": "A3",
    "Instruction": "MOV moffs32, EAX",
    "Op/En": "TD",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movabsl",
    "Preferred": "",
    "Description": "Move EAX to (seg:offset)."
  },
  {
    "Opcode": "REX.W+ A3",
    "Instruction": "MOV moffs64, RAX",
    "Op/En": "TD",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movabsq",
    "Preferred": "",
    "Description": "Move RAX to (offset)."
  },
  {
    "Opcode": "B0 +rb",
    "Instruction": "MOV r8, imm8",
    "Op/En": "OI",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movb",
    "Preferred": "YES",
    "Description": "Move imm8 to r8."
  },
  {
    "Opcode": "REX+ B0 +rb",
    "Instruction": "MOV r8, imm8",
    "Op/En": "OI",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movb",
    "Preferred": "YES",
    "Description": "Move imm8 to r8."
  },
  {
    "Opcode": "B8 +rw",
    "Instruction": "MOV r16, imm16",
    "Op/En": "OI",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movw",
    "Preferred": "YES",
    "Description": "Move imm16 to r16."
  },
  {
    "Opcode": "B8 +rd",
    "Instruction": "MOV r32, imm32",
    "Op/En": "OI",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movl",
    "Preferred": "YES",
    "Description": "Move imm32 to r32."
  },
  {
    "Opcode": "REX.W+ B8 +rd",
    "Instruction": "MOV r64, imm64",
    "Op/En": "OI",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movq",
    "Preferred": "",
    "Description": "Move imm64 to r64."
  },
  {
    "Opcode": "C6 /0",
    "Instruction": "MOV r/m8, imm8",
    "Op/En": "MI",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movb",
    "Preferred": "",
    "Description": "Move imm8 to r/m8."
  },
  {
    "Opcode": "REX+ C6 /0",
    "Instruction": "MOV r/m8, imm8",
    "Op/En": "MI",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movb",
    "Preferred": "",
    "Description": "Move imm8 to r/m8."
  },
  {
    "Opcode": "C7 /0",
    "Instruction": "MOV r/m16, imm16",
    "Op/En": "MI",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movw",
    "Preferred": "",
    "Description": "Move imm16 to r/m16."
  },
  {
    "Opcode": "C7 /0",
    "Instruction": "MOV r/m32, imm32",
    "Op/En": "MI",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movl",
    "Preferred": "",
    "Description": "Move imm32 to r/m32."
  },
  {
    "Opcode": "REX.W+ C7 /0",
    "Instruction": "MOV r/m64, imm32",
    "Op/En": "MI",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movq",
    "Preferred": "YES",
    "Description": "Move imm32 sign extended to 64-bits to r/m64."
  },
  {
    "Opcode": "0F 20 /r",
    "Instruction": "MOV r32, CR0-CR7",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Move control register to r32."
  },
  {
    "Opcode": "0F 20 /r",
    "Instruction": "MOV r64, CR0-CR7",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Move extended control register to r64."
  },
  {
    "Opcode": "REX.R+ 0F 20",
    "Instruction": "MOV r64, CR8",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Move extended CR8 to r64.1"
  },
  {
    "Opcode": "0F 22 /r",
    "Instruction": "MOV CR0-CR7, r32",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Move r32 to control register."
  },
  {
    "Opcode": "0F 22 /r",
    "Instruction": "MOV CR0-CR7, r64",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Move r64 to extended control register."
  },
  {
    "Opcode": "REX.R+ 0F 22",
    "Instruction": "MOV CR8, r64",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Move r64 to extended CR8.1"
  },
  {
    "Opcode": "0F 21 /r",
    "Instruction": "MOV r32, DR0-DR7",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Move debug register to r32."
  },
  {
    "Opcode": "0F 21 /r",
    "Instruction": "MOV r64, DR0-DR7",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Move extended debug register to r64."
  },
  {
    "Opcode": "0F 23 /r",
    "Instruction": "MOV DR0-DR7, r32",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Move r32 to debug register."
  },
  {
    "Opcode": "0F 23 /r",
    "Instruction": "MOV DR0-DR7, r64",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Move r64 to extended debug register."
  },
  {
    "Opcode": "66 0F 28 /r",
    "Instruction": "MOVAPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movapd",
    "Preferred": "",
    "Description": "Move packed double-precision floating-point values from xmm2/m128 to xmm1."
  },
  {
    "Opcode": "66 0F 29 /r",
    "Instruction": "MOVAPD xmm2/m128, xmm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movapd",
    "Preferred": "YES",
    "Description": "Move packed double-precision floating-point values from xmm1 to xmm2/m128."
  },
  {
    "Opcode": "VEX.128.66.0F.WIG 28 /r",
    "Instruction": "VMOVAPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovapd",
    "Preferred": "YES",
    "Description": "Move aligned packed double-precision floating-point values from xmm2/mem to xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F.WIG 29 /r",
    "Instruction": "VMOVAPD xmm2/m128, xmm1",
    "Op/En": "MR",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovapd",
    "Preferred": "",
    "Description": "Move aligned packed double-precision floating-point values from xmm1 to xmm2/mem."
  },
  {
    "Opcode": "VEX.256.66.0F.WIG 28 /r",
    "Instruction": "VMOVAPD ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovapd",
    "Preferred": "YES",
    "Description": "Move aligned packed double-precision floating-point values from ymm2/mem to ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F.WIG 29 /r",
    "Instruction": "VMOVAPD ymm2/m256, ymm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovapd",
    "Preferred": "",
    "Description": "Move aligned packed double-precision floating-point values from ymm1 to ymm2/mem."
  },
  {
    "Opcode": "0F 28 /r",
    "Instruction": "MOVAPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "movaps",
    "Preferred": "",
    "Description": "Move packed single-precision floating-point values from xmm2/m128 to xmm1."
  },
  {
    "Opcode": "0F 29 /r",
    "Instruction": "MOVAPS xmm2/m128, xmm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "movaps",
    "Preferred": "YES",
    "Description": "Move packed single-precision floating-point values from xmm1 to xmm2/m128."
  },
  {
    "Opcode": "VEX.128.0F.WIG 28 /r",
    "Instruction": "VMOVAPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovaps",
    "Preferred": "YES",
    "Description": "Move aligned packed single-precision floating-point values from xmm2/mem to xmm1."
  },
  {
    "Opcode": "VEX.128.0F.WIG 29 /r",
    "Instruction": "VMOVAPS xmm2/m128, xmm1",
    "Op/En": "MR",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovaps",
    "Preferred": "",
    "Description": "Move aligned packed single-precision floating-point values from xmm1 to xmm2/mem."
  },
  {
    "Opcode": "VEX.256.0F.WIG 28 /r",
    "Instruction": "VMOVAPS ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovaps",
    "Preferred": "YES",
    "Description": "Move aligned packed single-precision floating-point values from ymm2/mem to ymm1."
  },
  {
    "Opcode": "VEX.256.0F.WIG 29 /r",
    "Instruction": "VMOVAPS ymm2/m256, ymm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovaps",
    "Preferred": "",
    "Description": "Move aligned packed single-precision floating-point values from ymm1 to ymm2/mem."
  },
  {
    "Opcode": "0F 38 F0 /r",
    "Instruction": "MOVBE r16, m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MOVBE",
    "AT&T Mnemonic": "movbew",
    "Preferred": "",
    "Description": "Reverse byte order in m16 and move to r16"
  },
  {
    "Opcode": "0F 38 F0 /r",
    "Instruction": "MOVBE r32, m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MOVBE",
    "AT&T Mnemonic": "movbel",
    "Preferred": "",
    "Description": "Reverse byte order in m32 and move to r32"
  },
  {
    "Opcode": "REX.W+ 0F 38 F0 /r",
    "Instruction": "MOVBE r64, m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "MOVBE",
    "AT&T Mnemonic": "movbeq",
    "Preferred": "",
    "Description": "Reverse byte order in m64 and move to r64."
  },
  {
    "Opcode": "0F 38 F1 /r",
    "Instruction": "MOVBE m16, r16",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MOVBE",
    "AT&T Mnemonic": "movbew",
    "Preferred": "",
    "Description": "Reverse byte order in r16 and move to m16"
  },
  {
    "Opcode": "0F 38 F1 /r",
    "Instruction": "MOVBE m32, r32",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MOVBE",
    "AT&T Mnemonic": "movbel",
    "Preferred": "",
    "Description": "Reverse byte order in r32 and move to m32"
  },
  {
    "Opcode": "REX.W+ 0F 38 F1 /r",
    "Instruction": "MOVBE m64, r64",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "MOVBE",
    "AT&T Mnemonic": "movbeq",
    "Preferred": "",
    "Description": "Reverse byte order in r64 and move to m64."
  },
  {
    "Opcode": "0F 6E /r",
    "Instruction": "MOVD mm, r/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "movd",
    "Preferred": "",
    "Description": "Move doubleword from r/m32 to mm."
  },
  {
    "Opcode": "REX.W+ 0F 6E /r",
    "Instruction": "MOVQ mm, r/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "movq",
    "Preferred": "YES",
    "Description": "Move quadword from r/m64 to mm."
  },
  {
    "Opcode": "0F 7E /r",
    "Instruction": "MOVD r/m32, mm",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "movd",
    "Preferred": "",
    "Description": "Move doubleword from mm to r/m32."
  },
  {
    "Opcode": "REX.W+ 0F 7E /r",
    "Instruction": "MOVQ r/m64, mm",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "movq",
    "Preferred": "YES",
    "Description": "Move quadword from mm to r/m64."
  },
  {
    "Opcode": "VEX.128.66.0F.W0 6E /r",
    "Instruction": "VMOVD xmm1, r32/m32",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovd",
    "Preferred": "",
    "Description": "Move doubleword from r/m32 to xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F.W1 6E /r",
    "Instruction": "VMOVQ xmm1, r64/m64",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovq",
    "Preferred": "YES",
    "Description": "Move quadword from r/m64 to xmm1."
  },
  {
    "Opcode": "66 0F 6E /r",
    "Instruction": "MOVD xmm, r/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movd",
    "Preferred": "",
    "Description": "Move doubleword from r/m32 to xmm."
  },
  {
    "Opcode": "66 REX.W+ 0F 6E /r",
    "Instruction": "MOVQ xmm, r/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movq",
    "Preferred": "YES",
    "Description": "Move quadword from r/m64 to xmm."
  },
  {
    "Opcode": "66 0F 7E /r",
    "Instruction": "MOVD r/m32, xmm",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movd",
    "Preferred": "",
    "Description": "Move doubleword from xmm register to r/m32."
  },
  {
    "Opcode": "66 REX.W+ 0F 7E /r",
    "Instruction": "MOVQ r/m64, xmm",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movq",
    "Preferred": "YES",
    "Description": "Move quadword from xmm register to r/m64."
  },
  {
    "Opcode": "VEX.128.66.0F.W0 7E /r",
    "Instruction": "VMOVD r32/m32, xmm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovd",
    "Preferred": "",
    "Description": "Move doubleword from xmm1 register to r/m32."
  },
  {
    "Opcode": "VEX.128.66.0F.W1 7E /r",
    "Instruction": "VMOVQ r64/m64, xmm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovq",
    "Preferred": "YES",
    "Description": "Move quadword from xmm1 register to r/m64."
  },
  {
    "Opcode": "F2 0F 12 /r",
    "Instruction": "MOVDDUP xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "PNI",
    "AT&T Mnemonic": "movddup",
    "Preferred": "",
    "Description": "Move one double-precision floating-point value from the lower 64-bit operand in xmm2/m64 to xmm1 and duplicate."
  },
  {
    "Opcode": "VEX.128.F2.0F.WIG 12 /r",
    "Instruction": "VMOVDDUP xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovddup",
    "Preferred": "",
    "Description": "Move double-precision floating-point values from xmm2/mem and duplicate into xmm1."
  },
  {
    "Opcode": "VEX.256.F2.0F.WIG 12 /r",
    "Instruction": "VMOVDDUP ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovddup",
    "Preferred": "",
    "Description": "Move even index double-precision floating-point values from ymm2/mem and duplicate each element into ymm1."
  },
  {
    "Opcode": "66 0F 6F /r",
    "Instruction": "MOVDQA xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movdqa",
    "Preferred": "YES",
    "Description": "Move aligned double quadword from xmm2/m128 to xmm1."
  },
  {
    "Opcode": "66 0F 7F /r",
    "Instruction": "MOVDQA xmm2/m128, xmm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movdqa",
    "Preferred": "",
    "Description": "Move aligned double quadword from xmm1 to xmm2/m128."
  },
  {
    "Opcode": "VEX.128.66.0F.WIG 6F /r",
    "Instruction": "VMOVDQA xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovdqa",
    "Preferred": "YES",
    "Description": "Move aligned packed integer values from xmm2/mem to xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F.WIG 7F /r",
    "Instruction": "VMOVDQA xmm2/m128, xmm1",
    "Op/En": "MR",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovdqa",
    "Preferred": "",
    "Description": "Move aligned packed integer values from xmm1 to xmm2/mem."
  },
  {
    "Opcode": "VEX.256.66.0F.WIG 6F /r",
    "Instruction": "VMOVDQA ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovdqa",
    "Preferred": "YES",
    "Description": "Move aligned packed integer values from ymm2/mem to ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F.WIG 7F /r",
    "Instruction": "VMOVDQA ymm2/m256, ymm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovdqa",
    "Preferred": "",
    "Description": "Move aligned packed integer values from ymm1 to ymm2/mem."
  },
  {
    "Opcode": "F3 0F 6F /r",
    "Instruction": "MOVDQU xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movdqu",
    "Preferred": "YES",
    "Description": "Move unaligned double quadword from xmm2/m128 to xmm1."
  },
  {
    "Opcode": "F3 0F 7F /r",
    "Instruction": "MOVDQU xmm2/m128, xmm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movdqu",
    "Preferred": "",
    "Description": "Move unaligned double quadword from xmm1 to xmm2/m128."
  },
  {
    "Opcode": "VEX.128.F3.0F.WIG 6F /r",
    "Instruction": "VMOVDQU xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovdqu",
    "Preferred": "YES",
    "Description": "Move unaligned packed integer values from xmm2/mem to xmm1."
  },
  {
    "Opcode": "VEX.128.F3.0F.WIG 7F /r",
    "Instruction": "VMOVDQU xmm2/m128, xmm1",
    "Op/En": "MR",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovdqu",
    "Preferred": "",
    "Description": "Move unaligned packed integer values from xmm1 to xmm2/mem."
  },
  {
    "Opcode": "VEX.256.F3.0F.WIG 6F /r",
    "Instruction": "VMOVDQU ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovdqu",
    "Preferred": "YES",
    "Description": "Move unaligned packed integer values from ymm2/mem to ymm1."
  },
  {
    "Opcode": "VEX.256.F3.0F.WIG 7F /r",
    "Instruction": "VMOVDQU ymm2/m256, ymm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovdqu",
    "Preferred": "",
    "Description": "Move unaligned packed integer values from ymm1 to ymm2/mem."
  },
  {
    "Opcode": "F2 0F D6",
    "Instruction": "MOVDQ2Q mm, xmm",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "movdq2q",
    "Preferred": "",
    "Description": "Move low quadword from xmm to mmx register."
  },
  {
    "Opcode": "0F 12 /r",
    "Instruction": "MOVHLPS xmm1, xmm2",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "movhlps",
    "Preferred": "",
    "Description": "Move two packed single-precision floating-point values from high quadword of xmm2 to low quadword of xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG 12 /r",
    "Instruction": "VMOVHLPS xmm1, xmm2, xmm3",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovhlps",
    "Preferred": "",
    "Description": "Merge two packed single-precision floating-point values from high quadword of xmm3 and low quadword of xmm2."
  },
  {
    "Opcode": "66 0F 16 /r",
    "Instruction": "MOVHPD xmm, m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movhpd",
    "Preferred": "",
    "Description": "Move double-precision floating-point value from m64 to high quadword of xmm."
  },
  {
    "Opcode": "66 0F 17 /r",
    "Instruction": "MOVHPD m64, xmm",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movhpd",
    "Preferred": "",
    "Description": "Move double-precision floating-point value from high quadword of xmm to m64."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 16 /r",
    "Instruction": "VMOVHPD xmm2, xmm1, m64",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovhpd",
    "Preferred": "",
    "Description": "Merge double-precision floating-point value from m64 and the low quadword of xmm1."
  },
  {
    "Opcode": "VEX128.66.0F.WIG 17 /r",
    "Instruction": "VMOVHPD m64, xmm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovhpd",
    "Preferred": "",
    "Description": "Move double-precision floating-point values from high quadword of xmm1 to m64."
  },
  {
    "Opcode": "0F 16 /r",
    "Instruction": "MOVHPS xmm, m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "movhps",
    "Preferred": "",
    "Description": "Move two packed single-precision floating-point values from m64 to high quadword of xmm."
  },
  {
    "Opcode": "0F 17 /r",
    "Instruction": "MOVHPS m64, xmm",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "movhps",
    "Preferred": "",
    "Description": "Move two packed single-precision floating-point values from high quadword of xmm to m64."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG 16 /r",
    "Instruction": "VMOVHPS xmm2, xmm1, m64",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovhps",
    "Preferred": "",
    "Description": "Merge two packed single-precision floating-point values from m64 and the low quadword of xmm1."
  },
  {
    "Opcode": "VEX.128.0F.WIG 17 /r",
    "Instruction": "VMOVHPS m64, xmm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovhps",
    "Preferred": "",
    "Description": "Move two packed single-precision floating-point values from high quadword of xmm1to m64."
  },
  {
    "Opcode": "0F 16 /r",
    "Instruction": "MOVLHPS xmm1, xmm2",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "movlhps",
    "Preferred": "",
    "Description": "Move two packed single-precision floating-point values from low quadword of xmm2 to high quadword of xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG 16 /r",
    "Instruction": "VMOVLHPS xmm1, xmm2, xmm3",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovlhps",
    "Preferred": "",
    "Description": "Merge two packed single-precision floating-point values from low quadword of xmm3 and low quadword of xmm2."
  },
  {
    "Opcode": "66 0F 12 /r",
    "Instruction": "MOVLPD xmm, m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movlpd",
    "Preferred": "",
    "Description": "Move double-precision floating-point value from m64 to low quadword of xmm register."
  },
  {
    "Opcode": "66 0F 13 /r",
    "Instruction": "MOVLPD m64, xmm",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movlpd",
    "Preferred": "",
    "Description": "Move double-precision floating-point nvalue from low quadword of xmm register to m64."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 12 /r",
    "Instruction": "VMOVLPD xmm2, xmm1, m64",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovlpd",
    "Preferred": "",
    "Description": "Merge double-precision floating-point value from m64 and the high quadword of xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F.WIG 13 /r",
    "Instruction": "VMOVLPD m64, xmm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovlpd",
    "Preferred": "",
    "Description": "Move double-precision floating-point values from low quadword of xmm1 to m64."
  },
  {
    "Opcode": "0F 12 /r",
    "Instruction": "MOVLPS xmm, m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "movlps",
    "Preferred": "",
    "Description": "Move two packed single-precision floating-point values from m64 to low quadword of xmm."
  },
  {
    "Opcode": "0F 13 /r",
    "Instruction": "MOVLPS m64, xmm",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "movlps",
    "Preferred": "",
    "Description": "Move two packed single-precision floating-point values from low quadword of xmm to m64."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG 12 /r",
    "Instruction": "VMOVLPS xmm2, xmm1, m64",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovlps",
    "Preferred": "",
    "Description": "Merge two packed single-precision floating-point values from m64 and the high quadword of xmm1."
  },
  {
    "Opcode": "VEX.128.0F.WIG 13 /r",
    "Instruction": "VMOVLPS m64, xmm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovlps",
    "Preferred": "",
    "Description": "Move two packed single-precision floating-point values from low quadword of xmm1 to m64."
  },
  {
    "Opcode": "66 0F 50 /r",
    "Instruction": "MOVMSKPD reg, xmm",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movmskpd",
    "Preferred": "",
    "Description": "Extract 2-bit sign mask from xmm and store in reg. The upper bits of r32 or r64 are filled with zeros."
  },
  {
    "Opcode": "VEX.128.66.0F.WIG 50 /r",
    "Instruction": "VMOVMSKPD reg, xmm2",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovmskpd",
    "Preferred": "",
    "Description": "Extract 2-bit sign mask from xmm2 and store in reg. The upper bits of r32 or r64 are zeroed."
  },
  {
    "Opcode": "VEX.256.66.0F.WIG 50 /r",
    "Instruction": "VMOVMSKPD reg, ymm2",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovmskpd",
    "Preferred": "",
    "Description": "Extract 4-bit sign mask from ymm2 and store in reg. The upper bits of r32 or r64 are zeroed."
  },
  {
    "Opcode": "0F 50 /r",
    "Instruction": "MOVMSKPS reg, xmm",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "movmskps",
    "Preferred": "",
    "Description": "Extract 4-bit sign mask from xmm and store in reg. The upper bits of r32 or r64 are filled with zeros."
  },
  {
    "Opcode": "VEX.128.0F.WIG 50 /r",
    "Instruction": "VMOVMSKPS reg, xmm2",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovmskps",
    "Preferred": "",
    "Description": "Extract 4-bit sign mask from xmm2 and store in reg. The upper bits of r32 or r64 are zeroed."
  },
  {
    "Opcode": "VEX.256.0F.WIG 50 /r",
    "Instruction": "VMOVMSKPS reg, ymm2",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovmskps",
    "Preferred": "",
    "Description": "Extract 8-bit sign mask from ymm2 and store in reg. The upper bits of r32 or r64 are zeroed."
  },
  {
    "Opcode": "66 0F 38 2A /r",
    "Instruction": "MOVNTDQA xmm1, m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "movntdqa",
    "Preferred": "",
    "Description": "Move double quadword from m128 to xmm using non-temporal hint if WC memory type."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 2A /r",
    "Instruction": "VMOVNTDQA xmm1, m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovntdqa",
    "Preferred": "",
    "Description": "Move double quadword from m128 to xmm using non-temporal hint if WC memory type."
  },
  {
    "Opcode": "VEX.256.66.0F38.WIG 2A /r",
    "Instruction": "VMOVNTDQA ymm1, m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vmovntdqa",
    "Preferred": "",
    "Description": "Move 256-bit data from m256 to ymm using non-temporal hint if WC memory type."
  },
  {
    "Opcode": "66 0F E7 /r",
    "Instruction": "MOVNTDQ m128, xmm",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movntdq",
    "Preferred": "",
    "Description": "Move double quadword from xmm to m128 using non-temporal hint."
  },
  {
    "Opcode": "VEX.128.66.0F.WIG E7 /r",
    "Instruction": "VMOVNTDQ m128, xmm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovntdq",
    "Preferred": "",
    "Description": "Move packed integer values in xmm1 to m128 using non-temporal hint."
  },
  {
    "Opcode": "VEX.256.66.0F.WIG E7 /r",
    "Instruction": "VMOVNTDQ m256, ymm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovntdq",
    "Preferred": "",
    "Description": "Move packed integer values in ymm1 to m256 using non-temporal hint."
  },
  {
    "Opcode": "0F C3 /r",
    "Instruction": "MOVNTI m32, r32",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movnti",
    "Preferred": "",
    "Description": "Move doubleword from r32 to m32 using non-temporal hint."
  },
  {
    "Opcode": "REX.W+ 0F C3 /r",
    "Instruction": "MOVNTI m64, r64",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movnti",
    "Preferred": "",
    "Description": "Move quadword from r64 to m64 using non-temporal hint."
  },
  {
    "Opcode": "66 0F 2B /r",
    "Instruction": "MOVNTPD m128, xmm",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movntpd",
    "Preferred": "",
    "Description": "Move packed double-precision floating-point values from xmm to m128 using non-temporal hint."
  },
  {
    "Opcode": "VEX.128.66.0F.WIG 2B /r",
    "Instruction": "VMOVNTPD m128, xmm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovntpd",
    "Preferred": "",
    "Description": "Move packed double-precision values in xmm1 to m128 using non-temporal hint."
  },
  {
    "Opcode": "VEX.256.66.0F.WIG 2B /r",
    "Instruction": "VMOVNTPD m256, ymm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovntpd",
    "Preferred": "",
    "Description": "Move packed double-precision values in ymm1 to m256 using non-temporal hint."
  },
  {
    "Opcode": "0F 2B /r",
    "Instruction": "MOVNTPS m128, xmm",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "movntps",
    "Preferred": "",
    "Description": "Move packed single-precision floating-point values from xmm to m128 using non-temporal hint."
  },
  {
    "Opcode": "VEX.128.0F.WIG 2B /r",
    "Instruction": "VMOVNTPS m128, xmm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovntps",
    "Preferred": "",
    "Description": "Move packed single-precision values xmm1 to mem using non-temporal hint."
  },
  {
    "Opcode": "VEX.256.0F.WIG 2B /r",
    "Instruction": "VMOVNTPS m256, ymm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovntps",
    "Preferred": "",
    "Description": "Move packed single-precision values ymm1 to mem using non-temporal hint."
  },
  {
    "Opcode": "0F E7 /r",
    "Instruction": "MOVNTQ m64, mm",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movntq",
    "Preferred": "",
    "Description": "Move quadword from mm to m64 using non-temporal hint."
  },
  {
    "Opcode": "0F 6F /r",
    "Instruction": "MOVQ mm, mm/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "movq",
    "Preferred": "YES",
    "Description": "Move quadword from mm/m64 to mm."
  },
  {
    "Opcode": "0F 7F /r",
    "Instruction": "MOVQ mm/m64, mm",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "movq",
    "Preferred": "",
    "Description": "Move quadword from mm to mm/m64."
  },
  {
    "Opcode": "F3 0F 7E",
    "Instruction": "MOVQ xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movq",
    "Preferred": "YES",
    "Description": "Move quadword from xmm2/mem64 to xmm1."
  },
  {
    "Opcode": "VEX.128.F3.0F.WIG 7E /r",
    "Instruction": "VMOVQ xmm1, xmm2",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovq",
    "Preferred": "",
    "Description": "Move quadword from xmm2 to xmm1."
  },
  {
    "Opcode": "VEX.128.F3.0F.WIG 7E /r",
    "Instruction": "VMOVQ xmm1, m64",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovq",
    "Preferred": "",
    "Description": "Load quadword from m64 to xmm1."
  },
  {
    "Opcode": "66 0F D6",
    "Instruction": "MOVQ xmm2/m64, xmm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movq",
    "Preferred": "",
    "Description": "Move quadword from xmm1 to xmm2/mem64."
  },
  {
    "Opcode": "VEX.128.66.0F.WIG D6 /r",
    "Instruction": "VMOVQ xmm1/m64, xmm2",
    "Op/En": "MR",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovq",
    "Preferred": "YES",
    "Description": "Move quadword from xmm2 register to xmm1/m64."
  },
  {
    "Opcode": "F3 0F D6",
    "Instruction": "MOVQ2DQ xmm, mm",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "movq2dq",
    "Preferred": "",
    "Description": "Move quadword from mmx to low quadword of xmm."
  },
  {
    "Opcode": "A4",
    "Instruction": "MOVS m8, m8",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movs",
    "Preferred": "",
    "Description": "For legacy mode, Move byte from address DS:(E)SI to ES:(E)DI. For 64-bit mode move byte from address (R|E)SI to (R|E)DI."
  },
  {
    "Opcode": "A5",
    "Instruction": "MOVS m16, m16",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movs",
    "Preferred": "",
    "Description": "For legacy mode, move word from address DS:(E)SI to ES:(E)DI. For 64-bit mode move word at address (R|E)SI to (R|E)DI."
  },
  {
    "Opcode": "A5",
    "Instruction": "MOVS m32, m32",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movs",
    "Preferred": "",
    "Description": "For legacy mode, move dword from address DS:(E)SI to ES:(E)DI. For 64-bit mode move dword from address (R|E)SI to (R|E)DI."
  },
  {
    "Opcode": "REX.W+ A5",
    "Instruction": "MOVS m64, m64",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movs",
    "Preferred": "",
    "Description": "Move qword from address (R|E)SI to (R|E)DI."
  },
  {
    "Opcode": "A4",
    "Instruction": "MOVSB",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movsb",
    "Preferred": "",
    "Description": "For legacy mode, Move byte from address DS:(E)SI to ES:(E)DI. For 64-bit mode move byte from address (R|E)SI to (R|E)DI."
  },
  {
    "Opcode": "PREF.66+ A5",
    "Instruction": "MOVSW",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movsw",
    "Preferred": "",
    "Description": "For legacy mode, move word from address DS:(E)SI to ES:(E)DI. For 64-bit mode move word at address (R|E)SI to (R|E)DI."
  },
  {
    "Opcode": "A5",
    "Instruction": "MOVSD",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movsl",
    "Preferred": "",
    "Description": "For legacy mode, move dword from address DS:(E)SI to ES:(E)DI. For 64-bit mode move dword from address (R|E)SI to (R|E)DI."
  },
  {
    "Opcode": "REX.W+ A5",
    "Instruction": "MOVSQ",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movsq",
    "Preferred": "",
    "Description": "Move qword from address (R|E)SI to (R|E)DI."
  },
  {
    "Opcode": "F2 0F 10 /r",
    "Instruction": "MOVSD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movsd",
    "Preferred": "YES",
    "Description": "Move scalar double-precision floating-point value from xmm2/m64 to xmm1 register."
  },
  {
    "Opcode": "VEX.NDS.LIG.F2.0F.WIG 10 /r",
    "Instruction": "VMOVSD xmm1, xmm2, xmm3",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovsd",
    "Preferred": "",
    "Description": "Merge scalar double-precision floating-point value from xmm2 and xmm3 to xmm1 register."
  },
  {
    "Opcode": "VEX.LIG.F2.0F.WIG 10 /r",
    "Instruction": "VMOVSD xmm1, m64",
    "Op/En": "XM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovsd",
    "Preferred": "",
    "Description": "Load scalar double-precision floating-point value from m64 to xmm1 register."
  },
  {
    "Opcode": "F2 0F 11 /r",
    "Instruction": "MOVSD xmm2/m64, xmm1",
    "Op/En": "MR",
    "Properties": "QW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movsd",
    "Preferred": "",
    "Description": "Move scalar double-precision floating-point value from xmm1 register to xmm2/m64."
  },
  {
    "Opcode": "VEX.NDS.LIG.F2.0F.WIG 11 /r",
    "Instruction": "VMOVSD xmm1, xmm2, xmm3",
    "Op/En": "MVR",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovsd",
    "Preferred": "YES",
    "Description": "Merge scalar double-precision floating-point value from xmm2 and xmm3 registers to xmm1."
  },
  {
    "Opcode": "VEX.LIG.F2.0F.WIG 11 /r",
    "Instruction": "VMOVSD m64, xmm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovsd",
    "Preferred": "",
    "Description": "Move scalar double-precision floating-point value from xmm1 register to m64."
  },
  {
    "Opcode": "F3 0F 16 /r",
    "Instruction": "MOVSHDUP xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "PNI",
    "AT&T Mnemonic": "movshdup",
    "Preferred": "",
    "Description": "Move two single-precision floating-point values from the higher 32-bit operand of each qword in xmm2/m128 to xmm1 and duplicate each 32-bit operand to the lower 32-bits of each qword."
  },
  {
    "Opcode": "VEX.128.F3.0F.WIG 16 /r",
    "Instruction": "VMOVSHDUP xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovshdup",
    "Preferred": "",
    "Description": "Move odd index single-precision floating-point values from xmm2/mem and duplicate each element into xmm1."
  },
  {
    "Opcode": "VEX.256.F3.0F.WIG 16 /r",
    "Instruction": "VMOVSHDUP ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovshdup",
    "Preferred": "",
    "Description": "Move odd index single-precision floating-point values from ymm2/mem and duplicate each element into ymm1."
  },
  {
    "Opcode": "F3 0F 12 /r",
    "Instruction": "MOVSLDUP xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "PNI",
    "AT&T Mnemonic": "movsldup",
    "Preferred": "",
    "Description": "Move two single-precision floating-point values from the lower 32-bit operand of each qword in xmm2/m128 to xmm1 and duplicate each 32-bit operand to the higher 32-bits of each qword."
  },
  {
    "Opcode": "VEX.128.F3.0F.WIG 12 /r",
    "Instruction": "VMOVSLDUP xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovsldup",
    "Preferred": "",
    "Description": "Move even index single-precision floating-point values from xmm2/mem and duplicate each element into xmm1."
  },
  {
    "Opcode": "VEX.256.F3.0F.WIG 12 /r",
    "Instruction": "VMOVSLDUP ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovsldup",
    "Preferred": "",
    "Description": "Move even index single-precision floating-point values from ymm2/mem and duplicate each element into ymm1."
  },
  {
    "Opcode": "F3 0F 10 /r",
    "Instruction": "MOVSS xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "movss",
    "Preferred": "YES",
    "Description": "Move scalar single-precision floating-point value from xmm2/m32 to xmm1 register."
  },
  {
    "Opcode": "VEX.NDS.LIG.F3.0F.WIG 10 /r",
    "Instruction": "VMOVSS xmm1, xmm2, xmm3",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovss",
    "Preferred": "",
    "Description": "Merge scalar single-precision floating-point value from xmm2 and xmm3 to xmm1 register."
  },
  {
    "Opcode": "VEX.LIG.F3.0F.WIG 10 /r",
    "Instruction": "VMOVSS xmm1, m32",
    "Op/En": "XM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovss",
    "Preferred": "",
    "Description": "Load scalar single-precision floating-point value from m32 to xmm1 register."
  },
  {
    "Opcode": "F3 0F 11 /r",
    "Instruction": "MOVSS xmm2/m32, xmm",
    "Op/En": "MR",
    "Properties": "QW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "movss",
    "Preferred": "",
    "Description": "Move scalar single-precision floating-point value from xmm1 register to xmm2/m32."
  },
  {
    "Opcode": "VEX.NDS.LIG.F3.0F.WIG 11 /r",
    "Instruction": "VMOVSS xmm1, xmm2, xmm3",
    "Op/En": "MVR",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovss",
    "Preferred": "YES",
    "Description": "Move scalar single-precision floating-point value from xmm2 and xmm3 to xmm1 register."
  },
  {
    "Opcode": "VEX.LIG.F3.0F.WIG 11 /r",
    "Instruction": "VMOVSS m32, xmm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovss",
    "Preferred": "",
    "Description": "Move scalar single-precision floating-point value from xmm1 register to m32."
  },
  {
    "Opcode": "0F BE /r",
    "Instruction": "MOVSX r16, r/m8",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movsbw",
    "Preferred": "",
    "Description": "Move byte to word with sign-extension."
  },
  {
    "Opcode": "REX+ 0F BE /r",
    "Instruction": "MOVSX r16, r/m8",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movsbw",
    "Preferred": "",
    "Description": "Move byte to word with sign-extension."
  },
  {
    "Opcode": "0F BE /r",
    "Instruction": "MOVSX r32, r/m8",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movsbl",
    "Preferred": "",
    "Description": "Move byte to doubleword with sign-extension."
  },
  {
    "Opcode": "REX+ 0F BE /r",
    "Instruction": "MOVSX r32, r/m8",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movsbl",
    "Preferred": "",
    "Description": "Move byte to doubleword with sign-extension."
  },
  {
    "Opcode": "REX.W+ 0F BE /r",
    "Instruction": "MOVSX r64, r/m8",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movsbq",
    "Preferred": "",
    "Description": "Move byte to quadword with sign-extension."
  },
  {
    "Opcode": "0F BF /r",
    "Instruction": "MOVSX r32, r/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movswl",
    "Preferred": "",
    "Description": "Move word to doubleword, with sign-extension."
  },
  {
    "Opcode": "REX.W+ 0F BF /r",
    "Instruction": "MOVSX r64, r/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movswq",
    "Preferred": "",
    "Description": "Move word to quadword with sign-extension."
  },
  {
    "Opcode": "REX.W+ 63 /r",
    "Instruction": "MOVSXD r64, r/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movslq",
    "Preferred": "",
    "Description": "Move doubleword to quadword with sign-extension."
  },
  {
    "Opcode": "66 0F 10 /r",
    "Instruction": "MOVUPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movupd",
    "Preferred": "YES",
    "Description": "Move packed double-precision floating-point values from xmm2/m128 to xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F.WIG 10 /r",
    "Instruction": "VMOVUPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovupd",
    "Preferred": "",
    "Description": "Move unaligned packed double-precision floating-point from xmm2/mem to xmm1."
  },
  {
    "Opcode": "VEX.256.66.0F.WIG 10 /r",
    "Instruction": "VMOVUPD ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovupd",
    "Preferred": "",
    "Description": "Move unaligned packed double-precision floating-point from ymm2/mem to ymm1."
  },
  {
    "Opcode": "66 0F 11 /r",
    "Instruction": "MOVUPD xmm2/m128, xmm",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "movupd",
    "Preferred": "",
    "Description": "Move packed double-precision floating-point values from xmm1 to xmm2/m128."
  },
  {
    "Opcode": "VEX.128.66.0F.WIG 11 /r",
    "Instruction": "VMOVUPD xmm2/m128, xmm1",
    "Op/En": "MR",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovupd",
    "Preferred": "YES",
    "Description": "Move unaligned packed double-precision floating-point from xmm1 to xmm2/mem."
  },
  {
    "Opcode": "VEX.256.66.0F.WIG 11 /r",
    "Instruction": "VMOVUPD ymm2/m256, ymm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovupd",
    "Preferred": "YES",
    "Description": "Move unaligned packed double-precision floating-point from ymm1 to ymm2/mem."
  },
  {
    "Opcode": "0F 10 /r",
    "Instruction": "MOVUPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "movups",
    "Preferred": "YES",
    "Description": "Move packed single-precision floating-point values from xmm2/m128 to xmm1."
  },
  {
    "Opcode": "VEX.128.0F.WIG 10 /r",
    "Instruction": "VMOVUPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovups",
    "Preferred": "",
    "Description": "Move unaligned packed single-precision floating-point from xmm2/mem to xmm1."
  },
  {
    "Opcode": "VEX.256.0F.WIG 10 /r",
    "Instruction": "VMOVUPS ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovups",
    "Preferred": "",
    "Description": "Move unaligned packed single-precision floating-point from ymm2/mem to ymm1."
  },
  {
    "Opcode": "0F 11 /r",
    "Instruction": "MOVUPS xmm2/m128, xmm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "movups",
    "Preferred": "",
    "Description": "Move packed single-precision floating-point values from xmm1 to xmm2/m128."
  },
  {
    "Opcode": "VEX.128.0F.WIG 11 /r",
    "Instruction": "VMOVUPS xmm2/m128, xmm1",
    "Op/En": "MR",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovups",
    "Preferred": "YES",
    "Description": "Move unaligned packed single-precision floating-point from xmm1 to xmm2/mem."
  },
  {
    "Opcode": "VEX.256.0F.WIG 11 /r",
    "Instruction": "VMOVUPS ymm2/m256, ymm1",
    "Op/En": "MR",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmovups",
    "Preferred": "YES",
    "Description": "Move unaligned packed single-precision floating-point from ymm1 to ymm2/mem."
  },
  {
    "Opcode": "0F B6 /r",
    "Instruction": "MOVZX r16, r/m8",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movzbw",
    "Preferred": "",
    "Description": "Move byte to word with zero-extension."
  },
  {
    "Opcode": "REX+ 0F B6 /r",
    "Instruction": "MOVZX r16, r/m8",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movzbw",
    "Preferred": "",
    "Description": "Move byte to word with zero-extension."
  },
  {
    "Opcode": "0F B6 /r",
    "Instruction": "MOVZX r32, r/m8",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movzbl",
    "Preferred": "",
    "Description": "Move byte to doubleword, zero-extension."
  },
  {
    "Opcode": "REX+ 0F B6 /r",
    "Instruction": "MOVZX r32, r/m8",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movzbl",
    "Preferred": "",
    "Description": "Move byte to doubleword, zero-extension."
  },
  {
    "Opcode": "REX.W+ 0F B6 /r",
    "Instruction": "MOVZX r64, r/m8",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movzbq",
    "Preferred": "",
    "Description": "Move byte to quadword, zero-extension."
  },
  {
    "Opcode": "0F B7 /r",
    "Instruction": "MOVZX r32, r/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movzwl",
    "Preferred": "",
    "Description": "Move word to doubleword, zero-extension."
  },
  {
    "Opcode": "REX.W+ 0F B7 /r",
    "Instruction": "MOVZX r64, r/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "movzwq",
    "Preferred": "",
    "Description": "Move word to quadword, zero-extension."
  },
  {
    "Opcode": "66 0F 3A 42 /r ib",
    "Instruction": "MPSADBW xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "mpsadbw",
    "Preferred": "",
    "Description": "Sums absolute 8-bit integer difference of adjacent groups of 4 byte integers in xmm1 and xmm2/m128 and writes the results in xmm1. Starting offsets within xmm1 and xmm2/m128 are determined by imm8."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F3A.WIG 42 /r ib",
    "Instruction": "VMPSADBW xmm1, xmm2, xmm3/m128, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmpsadbw",
    "Preferred": "",
    "Description": "Sums absolute 8-bit integer difference of adjacent groups of 4 byte integers in xmm2 and xmm3/m128 and writes the results in xmm1. Starting offsets within xmm2 and xmm3/m128 are determined by imm8."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F3A.WIG 42 /r ib",
    "Instruction": "VMPSADBW ymm1, ymm2, ymm3/m256, imm8",
    "Op/En": "RVMI",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vmpsadbw",
    "Preferred": "",
    "Description": "Sums absolute 8-bit integer difference of adjacent groups of 4 byte integers in xmm2 and ymm3/m128 and writes the results in ymm1. Starting offsets within ymm2 and xmm3/m128 are determined by imm8."
  },
  {
    "Opcode": "F6 /4",
    "Instruction": "MUL r/m8",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "AL",
    "Implicit Write": "AX E.OF E.CF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "mulb",
    "Preferred": "",
    "Description": "Unsigned multiply (AX = AL * r/m8)."
  },
  {
    "Opcode": "REX+ F6 /4",
    "Instruction": "MUL r/m8",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "AL",
    "Implicit Write": "AX E.OF E.CF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "mulb",
    "Preferred": "",
    "Description": "Unsigned multiply (AX = AL * r/m8)."
  },
  {
    "Opcode": "F7 /4",
    "Instruction": "MUL r/m16",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "AX",
    "Implicit Write": "AX DX E.OF E.CF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "mulw",
    "Preferred": "",
    "Description": "Unsigned multiply (DX:AX = AX * r/m16)."
  },
  {
    "Opcode": "F7 /4",
    "Instruction": "MUL r/m32",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "EAX",
    "Implicit Write": "RAX RDX E.OF E.CF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "mull",
    "Preferred": "",
    "Description": "Unsigned multiply (EDX:EAX = EAX * r/m32)."
  },
  {
    "Opcode": "REX.W+ F7 /4",
    "Instruction": "MUL r/m64",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "RAX",
    "Implicit Write": "RAX RDX E.OF E.CF",
    "Implicit Undef": "E.SF E.ZF E.AF E.PF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "mulq",
    "Preferred": "",
    "Description": "Unsigned multiply (RDX:RAX = RAX * r/m64."
  },
  {
    "Opcode": "66 0F 59 /r",
    "Instruction": "MULPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "mulpd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values in xmm2/m128 by xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 59 /r",
    "Instruction": "VMULPD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmulpd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 59 /r",
    "Instruction": "VMULPD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmulpd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1."
  },
  {
    "Opcode": "0F 59 /r",
    "Instruction": "MULPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "mulps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values in xmm2/mem by xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG 59 /r",
    "Instruction": "VMULPS xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmulps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.0F.WIG 59 /r",
    "Instruction": "VMULPS ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmulps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1."
  },
  {
    "Opcode": "F2 0F 59 /r",
    "Instruction": "MULSD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "mulsd",
    "Preferred": "",
    "Description": "Multiply the low double-precision floating-point value in xmm2/mem64 by low double-precision floating-point value in xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F2.0F.WIG 59 /r",
    "Instruction": "VMULSD xmm1,xmm2, xmm3/m64",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmulsd",
    "Preferred": "",
    "Description": "Multiply the low double-precision floating-point value in xmm3/mem64 by low double precision floating-point value in xmm2."
  },
  {
    "Opcode": "F3 0F 59 /r",
    "Instruction": "MULSS xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "mulss",
    "Preferred": "",
    "Description": "Multiply the low single-precision floating-point value in xmm2/mem by the low single-precision floating-point value in xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F3.0F.WIG 59 /r",
    "Instruction": "VMULSS xmm1,xmm2, xmm3/m32",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmulss",
    "Preferred": "",
    "Description": "Multiply the low single-precision floating-point value in xmm3/mem by the low single-precision floating-point value in xmm2."
  },
  {
    "Opcode": "VEX.NDD.LZ.F2.0F38.W0 F6 /r",
    "Instruction": "MULX r32a, r32b, r/m32",
    "Op/En": "RVM",
    "Properties": "W, W, R",
    "Implicit Read": "EDX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "BMI2",
    "AT&T Mnemonic": "mulxl",
    "Preferred": "",
    "Description": "Unsigned multiply of r/m32 with EDX without affecting arithmetic flags"
  },
  {
    "Opcode": "VEX.NDD.LZ.F2.0F38.W1 F6 /r",
    "Instruction": "MULX r64a, r64b, r/m64",
    "Op/En": "RVM",
    "Properties": "W, W, R",
    "Implicit Read": "RDX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "BMI2",
    "AT&T Mnemonic": "mulxq",
    "Preferred": "",
    "Description": "Unsigned multiply of r/m64 with RDX without affecting arithmetic flags"
  },
  {
    "Opcode": "0F 01 C9",
    "Instruction": "MWAIT",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "EAX ECX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MONITOR",
    "AT&T Mnemonic": "mwait",
    "Preferred": "",
    "Description": "A hint that allow the processor to stop instruction execution and enter an implementation-dependent optimized state until occurrence of a class of events."
  },
  {
    "Opcode": "F6 /3",
    "Instruction": "NEG r/m8",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "negb",
    "Preferred": "",
    "Description": "Two's complement negate r/m8."
  },
  {
    "Opcode": "REX+ F6 /3",
    "Instruction": "NEG r/m8",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "negb",
    "Preferred": "",
    "Description": "Two's complement negate r/m8."
  },
  {
    "Opcode": "F7 /3",
    "Instruction": "NEG r/m16",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "negw",
    "Preferred": "",
    "Description": "Two's complement negate r/m16."
  },
  {
    "Opcode": "F7 /3",
    "Instruction": "NEG r/m32",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "negl",
    "Preferred": "",
    "Description": "Two's complement negate r/m32."
  },
  {
    "Opcode": "REX.W+ F7 /3",
    "Instruction": "NEG r/m64",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "negq",
    "Preferred": "",
    "Description": "Two's complement negate r/m64."
  },
  {
    "Opcode": 90,
    "Instruction": "NOP",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "nop",
    "Preferred": "",
    "Description": "One byte no-operation instruction."
  },
  {
    "Opcode": "0F 1F /0",
    "Instruction": "NOP r/m16",
    "Op/En": "M",
    "Properties": "I",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "NOPL",
    "AT&T Mnemonic": "nopw",
    "Preferred": "",
    "Description": "Multi-byte no-operation instruction."
  },
  {
    "Opcode": "0F 1F /0",
    "Instruction": "NOP r/m32",
    "Op/En": "M",
    "Properties": "I",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "NOPL",
    "AT&T Mnemonic": "nopl",
    "Preferred": "",
    "Description": "Multi-byte no-operation instruction."
  },
  {
    "Opcode": "F6 /2",
    "Instruction": "NOT r/m8",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "notb",
    "Preferred": "",
    "Description": "Reverse each bit of r/m8."
  },
  {
    "Opcode": "REX+ F6 /2",
    "Instruction": "NOT r/m8",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "notb",
    "Preferred": "",
    "Description": "Reverse each bit of r/m8."
  },
  {
    "Opcode": "F7 /2",
    "Instruction": "NOT r/m16",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "notw",
    "Preferred": "",
    "Description": "Reverse each bit of r/m16."
  },
  {
    "Opcode": "F7 /2",
    "Instruction": "NOT r/m32",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "notl",
    "Preferred": "",
    "Description": "Reverse each bit of r/m32."
  },
  {
    "Opcode": "REX.W+ F7 /2",
    "Instruction": "NOT r/m64",
    "Op/En": "M",
    "Properties": "RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "notq",
    "Preferred": "",
    "Description": "Reverse each bit of r/m64."
  },
  {
    "Opcode": "0C ib",
    "Instruction": "OR AL, imm8",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orb",
    "Preferred": "",
    "Description": "AL OR imm8."
  },
  {
    "Opcode": "0D iw",
    "Instruction": "OR AX, imm16",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orw",
    "Preferred": "",
    "Description": "AX OR imm16."
  },
  {
    "Opcode": "0D id",
    "Instruction": "OR EAX, imm32",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orl",
    "Preferred": "",
    "Description": "EAX OR imm32."
  },
  {
    "Opcode": "REX.W+ 0D id",
    "Instruction": "OR RAX, imm32",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orq",
    "Preferred": "",
    "Description": "RAX OR imm32 (sign-extended)."
  },
  {
    "Opcode": "80 /1 ib",
    "Instruction": "OR r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orb",
    "Preferred": "",
    "Description": "r/m8 OR imm8."
  },
  {
    "Opcode": "REX+ 80 /1 ib",
    "Instruction": "OR r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orb",
    "Preferred": "",
    "Description": "r/m8 OR imm8."
  },
  {
    "Opcode": "81 /1 iw",
    "Instruction": "OR r/m16, imm16",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orw",
    "Preferred": "",
    "Description": "r/m16 OR imm16."
  },
  {
    "Opcode": "81 /1 id",
    "Instruction": "OR r/m32, imm32",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orl",
    "Preferred": "",
    "Description": "r/m32 OR imm32."
  },
  {
    "Opcode": "REX.W+ 81 /1 id",
    "Instruction": "OR r/m64, imm32",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orq",
    "Preferred": "",
    "Description": "r/m64 OR imm32 (sign-extended)."
  },
  {
    "Opcode": "83 /1 ib",
    "Instruction": "OR r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orw",
    "Preferred": "YES",
    "Description": "r/m16 OR imm8 (sign-extended)."
  },
  {
    "Opcode": "83 /1 ib",
    "Instruction": "OR r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orl",
    "Preferred": "YES",
    "Description": "r/m32 OR imm8 (sign-extended)."
  },
  {
    "Opcode": "REX.W+ 83 /1 ib",
    "Instruction": "OR r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orq",
    "Preferred": "YES",
    "Description": "r/m64 OR imm8 (sign-extended)."
  },
  {
    "Opcode": "08 /r",
    "Instruction": "OR r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orb",
    "Preferred": "YES",
    "Description": "r/m8 OR r8."
  },
  {
    "Opcode": "REX+ 08 /r",
    "Instruction": "OR r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orb",
    "Preferred": "YES",
    "Description": "r/m8 OR r8."
  },
  {
    "Opcode": "09 /r",
    "Instruction": "OR r/m16, r16",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orw",
    "Preferred": "YES",
    "Description": "r/m16 OR r16."
  },
  {
    "Opcode": "09 /r",
    "Instruction": "OR r/m32, r32",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orl",
    "Preferred": "YES",
    "Description": "r/m32 OR r32."
  },
  {
    "Opcode": "REX.W+ 09 /r",
    "Instruction": "OR r/m64, r64",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orq",
    "Preferred": "YES",
    "Description": "r/m64 OR r64."
  },
  {
    "Opcode": "0A /r",
    "Instruction": "OR r8, r/m8",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orb",
    "Preferred": "",
    "Description": "r8 OR r/m8."
  },
  {
    "Opcode": "REX+ 0A /r",
    "Instruction": "OR r8, r/m8",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orb",
    "Preferred": "",
    "Description": "r8 OR r/m8."
  },
  {
    "Opcode": "0B /r",
    "Instruction": "OR r16, r/m16",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orw",
    "Preferred": "",
    "Description": "r16 OR r/m16."
  },
  {
    "Opcode": "0B /r",
    "Instruction": "OR r32, r/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orl",
    "Preferred": "",
    "Description": "r32 OR r/m32."
  },
  {
    "Opcode": "REX.W+ 0B /r",
    "Instruction": "OR r64, r/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.CF E.SF E.ZF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "orq",
    "Preferred": "",
    "Description": "r64 OR r/m64."
  },
  {
    "Opcode": "66 0F 56 /r",
    "Instruction": "ORPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "orpd",
    "Preferred": "",
    "Description": "Bitwise OR of xmm2/m128 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 56 /r",
    "Instruction": "VORPD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vorpd",
    "Preferred": "",
    "Description": "Return the bitwise logical OR of packed double-precision floating-point values in xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 56 /r",
    "Instruction": "VORPD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vorpd",
    "Preferred": "",
    "Description": "Return the bitwise logical OR of packed double-precision floating-point values in ymm2 and ymm3/mem."
  },
  {
    "Opcode": "0F 56 /r",
    "Instruction": "ORPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "orps",
    "Preferred": "",
    "Description": "Bitwise OR of xmm1 and xmm2/m128."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG 56 /r",
    "Instruction": "VORPS xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vorps",
    "Preferred": "",
    "Description": "Return the bitwise logical OR of packed single-precision floating-point values in xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.0F.WIG 56 /r",
    "Instruction": "VORPS ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vorps",
    "Preferred": "",
    "Description": "Return the bitwise logical OR of packed single-precision floating-point values in ymm2 and ymm3/mem."
  },
  {
    "Opcode": "E6 ib",
    "Instruction": "OUT imm8, AL",
    "Op/En": "I",
    "Properties": "R, R",
    "Implicit Read": "E.IOPL E.VM",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "outb",
    "Preferred": "",
    "Description": "Output byte in AL to I/O port address imm8."
  },
  {
    "Opcode": "E7 ib",
    "Instruction": "OUT imm8, AX",
    "Op/En": "I",
    "Properties": "R, R",
    "Implicit Read": "E.IOPL E.VM",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "outw",
    "Preferred": "",
    "Description": "Output word in AX to I/O port address imm8."
  },
  {
    "Opcode": "E7 ib",
    "Instruction": "OUT imm8, EAX",
    "Op/En": "I",
    "Properties": "R, R",
    "Implicit Read": "E.IOPL E.VM",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "outl",
    "Preferred": "",
    "Description": "Output doubleword in EAX to I/O port address imm8."
  },
  {
    "Opcode": "EE",
    "Instruction": "OUT DX, AL",
    "Op/En": "NP",
    "Properties": "R, R",
    "Implicit Read": "E.IOPL E.VM",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "outb",
    "Preferred": "",
    "Description": "Output byte in AL to I/O port address in DX."
  },
  {
    "Opcode": "EF",
    "Instruction": "OUT DX, AX",
    "Op/En": "NP",
    "Properties": "R, R",
    "Implicit Read": "E.IOPL E.VM",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "outw",
    "Preferred": "",
    "Description": "Output word in AX to I/O port address in DX."
  },
  {
    "Opcode": "EF",
    "Instruction": "OUT DX, EAX",
    "Op/En": "NP",
    "Properties": "R, R",
    "Implicit Read": "E.IOPL E.VM",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "outl",
    "Preferred": "",
    "Description": "Output doubleword in EAX to I/O port address in DX."
  },
  {
    "Opcode": "6E",
    "Instruction": "OUTS DX, m8",
    "Op/En": "NP",
    "Properties": "R, I",
    "Implicit Read": "E.IOPL E.VM E.DF RSI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "outs",
    "Preferred": "",
    "Description": "Output byte from memory location specified in DS:(E)SI or RSI to I/O port specified in DX."
  },
  {
    "Opcode": "6F",
    "Instruction": "OUTS DX, m16",
    "Op/En": "NP",
    "Properties": "R, I",
    "Implicit Read": "E.IOPL E.VM E.DF RSI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "outs",
    "Preferred": "",
    "Description": "Output word from memory location specified in DS:(E)SI or RSI to I/O port specified in DX."
  },
  {
    "Opcode": "6F",
    "Instruction": "OUTS DX, m32",
    "Op/En": "NP",
    "Properties": "R, I",
    "Implicit Read": "E.IOPL E.VM E.DF RSI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "outs",
    "Preferred": "",
    "Description": "Output doubleword from memory location specified in DS:(E)SI or RSI to I/O port specified in DX."
  },
  {
    "Opcode": "6E",
    "Instruction": "OUTSB",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.IOPL E.VM E.DF DX RSI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "outsb",
    "Preferred": "",
    "Description": "Output byte from memory location specified in DS:(E)SI or RSI to I/O port specified in DX."
  },
  {
    "Opcode": "PREF.66+ 6F",
    "Instruction": "OUTSW",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.IOPL E.VM E.DF DX RSI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "outsw",
    "Preferred": "",
    "Description": "Output word from memory location specified in DS:(E)SI or RSI to I/O port specified in DX."
  },
  {
    "Opcode": "6F",
    "Instruction": "OUTSD",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.IOPL E.VM E.DF DX RSI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "outsl",
    "Preferred": "",
    "Description": "Output doubleword from memory location specified in DS:(E)SI or RSI to I/O port specified in DX."
  },
  {
    "Opcode": "0F 38 1C /r",
    "Instruction": "PABSB mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "pabsb",
    "Preferred": "",
    "Description": "Compute the absolute value of bytes in mm2/m64 and store UNSIGNED result in mm1."
  },
  {
    "Opcode": "66 0F 38 1C /r",
    "Instruction": "PABSB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "pabsb",
    "Preferred": "",
    "Description": "Compute the absolute value of bytes in xmm2/m128 and store UNSIGNED result in xmm1."
  },
  {
    "Opcode": "0F 38 1D /r",
    "Instruction": "PABSW mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "pabsw",
    "Preferred": "",
    "Description": "Compute the absolute value of 16-bit integers in mm2/m64 and store UNSIGNED result in mm1."
  },
  {
    "Opcode": "66 0F 38 1D /r",
    "Instruction": "PABSW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "pabsw",
    "Preferred": "",
    "Description": "Compute the absolute value of 16-bit integers in xmm2/m128 and store UNSIGNED result in xmm1."
  },
  {
    "Opcode": "0F 38 1E /r",
    "Instruction": "PABSD mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "pabsd",
    "Preferred": "",
    "Description": "Compute the absolute value of 32-bit integers in mm2/m64 and store UNSIGNED result in mm1."
  },
  {
    "Opcode": "66 0F 38 1E /r",
    "Instruction": "PABSD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "pabsd",
    "Preferred": "",
    "Description": "Compute the absolute value of 32-bit integers in xmm2/m128 and store UNSIGNED result in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 1C /r",
    "Instruction": "VPABSB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpabsb",
    "Preferred": "",
    "Description": "Compute the absolute value of bytes in xmm2/m128 and store UNSIGNED result in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 1D /r",
    "Instruction": "VPABSW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpabsw",
    "Preferred": "",
    "Description": "Compute the absolute value of 16- bit integers in xmm2/m128 and store UNSIGNED result in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 1E /r",
    "Instruction": "VPABSD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpabsd",
    "Preferred": "",
    "Description": "Compute the absolute value of 32- bit integers in xmm2/m128 and store UNSIGNED result in xmm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.WIG 1C /r",
    "Instruction": "VPABSB ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpabsb",
    "Preferred": "",
    "Description": "Compute the absolute value of bytes in ymm2/m256 and store UNSIGNED result in ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.WIG 1D /r",
    "Instruction": "VPABSW ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpabsw",
    "Preferred": "",
    "Description": "Compute the absolute value of 16-bit integers in ymm2/m256 and store UNSIGNED result in ymm1"
  },
  {
    "Opcode": "VEX.256.66.0F38.WIG 1E /r",
    "Instruction": "VPABSD ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpabsd",
    "Preferred": "",
    "Description": "Compute the absolute value of 32-bit integers in ymm2/m256 and store UNSIGNED result in ymm1."
  },
  {
    "Opcode": "0F 63 /r",
    "Instruction": "PACKSSWB mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "packsswb",
    "Preferred": "",
    "Description": "Converts 4 packed signed word integers from mm1 and from mm2/m64 into 8 packed signed byte integers in mm1 using signed saturation."
  },
  {
    "Opcode": "66 0F 63 /r",
    "Instruction": "PACKSSWB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "packsswb",
    "Preferred": "",
    "Description": "Converts 8 packed signed word integers from xmm1 and from xxm2/m128 into 16 packed signed byte integers in xxm1 using signed saturation."
  },
  {
    "Opcode": "0F 6B /r",
    "Instruction": "PACKSSDW mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "packssdw",
    "Preferred": "",
    "Description": "Converts 2 packed signed doubleword integers from mm1 and from mm2/m64 into 4 packed signed word integers in mm1 using signed saturation."
  },
  {
    "Opcode": "66 0F 6B /r",
    "Instruction": "PACKSSDW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "packssdw",
    "Preferred": "",
    "Description": "Converts 4 packed signed doubleword integers from xmm1 and from xxm2/m128 into 8 packed signed word integers in xxm1 using signed saturation."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 63 /r",
    "Instruction": "VPACKSSWB xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpacksswb",
    "Preferred": "",
    "Description": "Converts 8 packed signed word integers from xmm2 and from xmm3/m128 into 16 packed signed byte integers in xmm1 using signed saturation."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 6B /r",
    "Instruction": "VPACKSSDW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpackssdw",
    "Preferred": "",
    "Description": "Converts 4 packed signed doubleword integers from xmm2 and from xmm3/m128 into 8 packed signed word integers in xmm1 using signed saturation."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 63 /r",
    "Instruction": "VPACKSSWB ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpacksswb",
    "Preferred": "",
    "Description": "Converts 16 packed signed word integers from ymm2 and from ymm3/m256 into 32 packed signed byte integers in ymm1 using signed saturation."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 6B /r",
    "Instruction": "VPACKSSDW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpackssdw",
    "Preferred": "",
    "Description": "Converts 8 packed signed doubleword integers from ymm2 and from ymm3/m256 into 16 packed signed word integers in ymm1using signed saturation."
  },
  {
    "Opcode": "66 0F 38 2B /r",
    "Instruction": "PACKUSDW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "packusdw",
    "Preferred": "",
    "Description": "Convert 4 packed signed doubleword integers from xmm1 and 4 packed signed doubleword integers from xmm2/m128 into 8 packed unsigned word integers in xmm1 using unsigned saturation."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 2B /r",
    "Instruction": "VPACKUSDW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpackusdw",
    "Preferred": "",
    "Description": "Convert 4 packed signed doubleword integers from xmm2 and 4 packed signed doubleword integers from xmm3/m128 into 8 packed unsigned word integers in xmm1 using unsigned saturation."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 2B /r",
    "Instruction": "VPACKUSDW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpackusdw",
    "Preferred": "",
    "Description": "Convert 8 packed signed doubleword integers from ymm2 and 8 packed signed doubleword integers from ymm3/m128 into 16 packed unsigned word integers in ymm1 using unsigned saturation."
  },
  {
    "Opcode": "0F 67 /r",
    "Instruction": "PACKUSWB mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "packuswb",
    "Preferred": "",
    "Description": "Converts 4 signed word integers from mm and 4 signed word integers from mm/m64 into 8 unsigned byte integers in mm using unsigned saturation."
  },
  {
    "Opcode": "66 0F 67 /r",
    "Instruction": "PACKUSWB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "packuswb",
    "Preferred": "",
    "Description": "Converts 8 signed word integers from xmm1 and 8 signed word integers from xmm2/m128 into 16 unsigned byte integers in xmm1 using unsigned saturation."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 67 /r",
    "Instruction": "VPACKUSWB xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpackuswb",
    "Preferred": "",
    "Description": "Converts 8 signed word integers from xmm2 and 8 signed word integers from xmm3/m128 into 16 unsigned byte integers in xmm1 using unsigned saturation."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 67 /r",
    "Instruction": "VPACKUSWB ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpackuswb",
    "Preferred": "",
    "Description": "Converts 16 signed word integers from ymm2 And 16 signed word integers from ymm3/m256 into 32 unsigned byte integers in ymm1 using unsigned saturation."
  },
  {
    "Opcode": "0F FC /r",
    "Instruction": "PADDB mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "paddb",
    "Preferred": "",
    "Description": "Add packed byte integers from mm/m64 and mm."
  },
  {
    "Opcode": "66 0F FC /r",
    "Instruction": "PADDB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "paddb",
    "Preferred": "",
    "Description": "Add packed byte integers from xmm2/m128 and xmm1."
  },
  {
    "Opcode": "0F FD /r",
    "Instruction": "PADDW mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "paddw",
    "Preferred": "",
    "Description": "Add packed word integers from mm/m64 and mm."
  },
  {
    "Opcode": "66 0F FD /r",
    "Instruction": "PADDW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "paddw",
    "Preferred": "",
    "Description": "Add packed word integers from xmm2/m128 and xmm1."
  },
  {
    "Opcode": "0F FE /r",
    "Instruction": "PADDD mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "paddd",
    "Preferred": "",
    "Description": "Add packed doubleword integers from mm/m64 and mm."
  },
  {
    "Opcode": "66 0F FE /r",
    "Instruction": "PADDD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "paddd",
    "Preferred": "",
    "Description": "Add packed doubleword integers from xmm2/m128 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG FC /r",
    "Instruction": "VPADDB xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpaddb",
    "Preferred": "",
    "Description": "Add packed byte integers from xmm3/m128 and xmm2."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG FD /r",
    "Instruction": "VPADDW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpaddw",
    "Preferred": "",
    "Description": "Add packed word integers from xmm3/m128 and xmm2."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG FE /r",
    "Instruction": "VPADDD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpaddd",
    "Preferred": "",
    "Description": "Add packed doubleword integers from xmm3/m128 and xmm2."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG FC /r",
    "Instruction": "VPADDB ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpaddb",
    "Preferred": "",
    "Description": "Add packed byte integers from ymm2, and ymm3/m256 and store in ymm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG FD /r",
    "Instruction": "VPADDW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpaddw",
    "Preferred": "",
    "Description": "Add packed word integers from ymm2, ymm3/m256 and store in ymm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG FE /r",
    "Instruction": "VPADDD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpaddd",
    "Preferred": "",
    "Description": "Add packed doubleword integers from ymm2, ymm3/m256 and store in ymm1."
  },
  {
    "Opcode": "0F D4 /r",
    "Instruction": "PADDQ mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "paddq",
    "Preferred": "",
    "Description": "Add quadword integer mm2/m64 to mm1."
  },
  {
    "Opcode": "66 0F D4 /r",
    "Instruction": "PADDQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "paddq",
    "Preferred": "",
    "Description": "Add packed quadword integers xmm2/m128 to xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG D4 /r",
    "Instruction": "VPADDQ xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpaddq",
    "Preferred": "",
    "Description": "Add packed quadword integers xmm3/m128 and xmm2."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG D4 /r",
    "Instruction": "VPADDQ ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpaddq",
    "Preferred": "",
    "Description": "Add packed quadword integers from ymm2, ymm3/m256 and store in ymm1."
  },
  {
    "Opcode": "0F EC /r",
    "Instruction": "PADDSB mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "paddsb",
    "Preferred": "",
    "Description": "Add packed signed byte integers from mm/m64 and mm and saturate the results."
  },
  {
    "Opcode": "66 0F EC /r",
    "Instruction": "PADDSB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "paddsb",
    "Preferred": "",
    "Description": "Add packed signed byte integers from xmm2/m128 and xmm1 saturate the results."
  },
  {
    "Opcode": "0F ED /r",
    "Instruction": "PADDSW mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "paddsw",
    "Preferred": "",
    "Description": "Add packed signed word integers from mm/m64 and mm and saturate the results."
  },
  {
    "Opcode": "66 0F ED /r",
    "Instruction": "PADDSW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "paddsw",
    "Preferred": "",
    "Description": "Add packed signed word integers from xmm2/m128 and xmm1 and saturate the results."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG EC /r",
    "Instruction": "VPADDSB xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpaddsb",
    "Preferred": "",
    "Description": "Add packed signed byte integers from xmm3/m128 and xmm2 saturate the results."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG ED /r",
    "Instruction": "VPADDSW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpaddsw",
    "Preferred": "",
    "Description": "Add packed signed word integers from xmm3/m128 and xmm2 and saturate the results."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG EC /r",
    "Instruction": "VPADDSB ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpaddsb",
    "Preferred": "",
    "Description": "Add packed signed byte integers from ymm2, and ymm3/m256 and store the saturated results in ymm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG ED /r",
    "Instruction": "VPADDSW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpaddsw",
    "Preferred": "",
    "Description": "Add packed signed word integers from ymm2, and ymm3/m256 and store the saturated results in ymm1."
  },
  {
    "Opcode": "0F DC /r",
    "Instruction": "PADDUSB mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "paddusb",
    "Preferred": "",
    "Description": "Add packed unsigned byte integers from mm/m64 and mm and saturate the results."
  },
  {
    "Opcode": "66 0F DC /r",
    "Instruction": "PADDUSB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "paddusb",
    "Preferred": "",
    "Description": "Add packed unsigned byte integers from xmm2/m128 and xmm1 saturate the results."
  },
  {
    "Opcode": "0F DD /r",
    "Instruction": "PADDUSW mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "paddusw",
    "Preferred": "",
    "Description": "Add packed unsigned word integers from mm/m64 and mm and saturate the results."
  },
  {
    "Opcode": "66 0F DD /r",
    "Instruction": "PADDUSW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "paddusw",
    "Preferred": "",
    "Description": "Add packed unsigned word integers from xmm2/m128 to xmm1 and saturate the results."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG DC /r",
    "Instruction": "VPADDUSB xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpaddusb",
    "Preferred": "",
    "Description": "Add packed unsigned byte integers from xmm3/m128 to xmm2 and saturate the results."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG DD /r",
    "Instruction": "VPADDUSW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpaddusw",
    "Preferred": "",
    "Description": "Add packed unsigned word integers from xmm3/m128 to xmm2 and saturate the results."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG DC /r",
    "Instruction": "VPADDUSB ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpaddusb",
    "Preferred": "",
    "Description": "Add packed unsigned byte integers from ymm2, and ymm3/m256 and store the saturated results in ymm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG DD /r",
    "Instruction": "VPADDUSW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpaddusw",
    "Preferred": "",
    "Description": "Add packed unsigned word integers from ymm2, and ymm3/m256 and store the saturated results in ymm1."
  },
  {
    "Opcode": "0F 3A 0F",
    "Instruction": "PALIGNR mm1, mm2/m64, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "palignr",
    "Preferred": "",
    "Description": "Concatenate destination and source operands, extract byte-aligned result shifted to the right by constant value in imm8 into mm1."
  },
  {
    "Opcode": "66 0F 3A 0F",
    "Instruction": "PALIGNR xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "palignr",
    "Preferred": "",
    "Description": "Concatenate destination and source operands, extract byte-aligned result shifted to the right by constant value in imm8 into xmm1"
  },
  {
    "Opcode": "VEX.NDS.128.66.0F3A.WIG 0F /r ib",
    "Instruction": "VPALIGNR xmm1, xmm2, xmm3/m128, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpalignr",
    "Preferred": "",
    "Description": "Concatenate xmm2 and xmm3/m128, extract byte aligned result shifted to the right by constant value in imm8 and result is stored in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F3A.WIG 0F /r ib",
    "Instruction": "VPALIGNR ymm1, ymm2, ymm3/m256, imm8",
    "Op/En": "RVMI",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpalignr",
    "Preferred": "",
    "Description": "Concatenate pairs of 16 bytes in ymm2 and ymm3/m256 into 32-byte intermediate result, extract byte-aligned, 16-byte result shifted to the right by constant values in imm8 from each intermediate result, and two 16-byte results are stored in ymm1."
  },
  {
    "Opcode": "0F DB /r",
    "Instruction": "PAND mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "pand",
    "Preferred": "",
    "Description": "Bitwise AND mm/m64 and mm."
  },
  {
    "Opcode": "66 0F DB /r",
    "Instruction": "PAND xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pand",
    "Preferred": "",
    "Description": "Bitwise AND of xmm2/m128 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG DB /r",
    "Instruction": "VPAND xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpand",
    "Preferred": "",
    "Description": "Bitwise AND of xmm3/m128 and xmm."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG DB /r",
    "Instruction": "VPAND ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpand",
    "Preferred": "",
    "Description": "Bitwise AND of ymm2, and ymm3/m256 and store result in ymm1."
  },
  {
    "Opcode": "0F DF /r",
    "Instruction": "PANDN mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "pandn",
    "Preferred": "",
    "Description": "Bitwise AND NOT of mm/m64 and mm."
  },
  {
    "Opcode": "66 0F DF /r",
    "Instruction": "PANDN xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pandn",
    "Preferred": "",
    "Description": "Bitwise AND NOT of xmm2/m128 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG DF /r",
    "Instruction": "VPANDN xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpandn",
    "Preferred": "",
    "Description": "Bitwise AND NOT of xmm3/m128 and xmm2."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG DF /r",
    "Instruction": "VPANDN ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpandn",
    "Preferred": "",
    "Description": "Bitwise AND NOT of ymm2, and ymm3/m256 and store result in ymm1."
  },
  {
    "Opcode": "F3 90",
    "Instruction": "PAUSE",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "pause",
    "Preferred": "",
    "Description": "Gives hint to processor that improves performance of spin-wait loops."
  },
  {
    "Opcode": "0F E0 /r",
    "Instruction": "PAVGB mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "pavgb",
    "Preferred": "",
    "Description": "Average packed unsigned byte integers from mm2/m64 and mm1 with rounding."
  },
  {
    "Opcode": "66 0F E0 /r",
    "Instruction": "PAVGB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pavgb",
    "Preferred": "",
    "Description": "Average packed unsigned byte integers from xmm2/m128 and xmm1 with rounding."
  },
  {
    "Opcode": "0F E3 /r",
    "Instruction": "PAVGW mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "pavgw",
    "Preferred": "",
    "Description": "Average packed unsigned word integers from mm2/m64 and mm1 with rounding."
  },
  {
    "Opcode": "66 0F E3 /r",
    "Instruction": "PAVGW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pavgw",
    "Preferred": "",
    "Description": "Average packed unsigned word integers from xmm2/m128 and xmm1 with rounding."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG E0 /r",
    "Instruction": "VPAVGB xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpavgb",
    "Preferred": "",
    "Description": "Average packed unsigned byte integers from xmm3/m128 and xmm2 with rounding."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG E3 /r",
    "Instruction": "VPAVGW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpavgw",
    "Preferred": "",
    "Description": "Average packed unsigned word integers from xmm3/m128 and xmm2 with rounding."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG E0 /r",
    "Instruction": "VPAVGB ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpavgb",
    "Preferred": "",
    "Description": "Average packed unsigned byte integers from ymm2, and ymm3/m256 with rounding and store to ymm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG E3 /r",
    "Instruction": "VPAVGW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpavgw",
    "Preferred": "",
    "Description": "Average packed unsigned word integers from ymm2, ymm3/m256 with rounding to ymm1."
  },
  {
    "Opcode": "66 0F 38 10 /r",
    "Instruction": "PBLENDVB xmm1, xmm2/m128, <XMM0>",
    "Op/En": "RM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pblendvb",
    "Preferred": "",
    "Description": "Select byte values from xmm1 and xmm2/m128 from mask specified in the high bit of each byte in XMM0 and store the values into xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F3A.W0 4C /r /is4",
    "Instruction": "VPBLENDVB xmm1, xmm2, xmm3/m128, xmm4",
    "Op/En": "RVMR",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpblendvb",
    "Preferred": "",
    "Description": "Select byte values from xmm2 and xmm3/m128 using mask bits in the specified mask register, xmm4, and store the values into xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F3A.W0 4C /r /is4",
    "Instruction": "VPBLENDVB ymm1, ymm2, ymm3/m256, ymm4",
    "Op/En": "RVMR",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpblendvb",
    "Preferred": "",
    "Description": "Select byte values from ymm2 and ymm3/m256 from mask specified in the high bit of each byte in ymm4 and store the values into ymm1."
  },
  {
    "Opcode": "66 0F 3A 0E /r ib",
    "Instruction": "PBLENDW xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pblendw",
    "Preferred": "",
    "Description": "Select words from xmm1 and xmm2/m128 from mask specified in imm8 and store the values into xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F3A.WIG 0E /r ib",
    "Instruction": "VPBLENDW xmm1, xmm2, xmm3/m128, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpblendw",
    "Preferred": "",
    "Description": "Select words from xmm2 and xmm3/m128 from mask specified in imm8 and store the values into xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F3A.WIG 0E /r ib",
    "Instruction": "VPBLENDW ymm1, ymm2, ymm3/m256, imm8",
    "Op/En": "RVMI",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpblendw",
    "Preferred": "",
    "Description": "Select words from ymm2 and ymm3/m256 from mask specified in imm8 and store the values into ymm1."
  },
  {
    "Opcode": "66 0F 3A 44 /r ib",
    "Instruction": "PCLMULQDQ xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "PCLMULQDQ",
    "AT&T Mnemonic": "pclmulqdq",
    "Preferred": "",
    "Description": "Carry-less multiplication of one quadword of xmm1 by one quadword of xmm2/m128, stores the 128-bit result in xmm1. The immediate is used to determine which quadwords of xmm1 and xmm2/m128 should be used."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F3A.WIG 44 /r ib",
    "Instruction": "VPCLMULQDQ xmm1, xmm2, xmm3/m128, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "PCLMULQDQ AVX",
    "AT&T Mnemonic": "vpclmulqdq",
    "Preferred": "",
    "Description": "Carry-less multiplication of one quadword of xmm2 by one quadword of xmm3/m128, stores the 128-bit result in xmm1. The immediate is used to determine which quadwords of xmm2 and xmm3/m128 should be used."
  },
  {
    "Opcode": "0F 74 /r",
    "Instruction": "PCMPEQB mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "pcmpeqb",
    "Preferred": "",
    "Description": "Compare packed bytes in mm/m64 and mm for equality."
  },
  {
    "Opcode": "66 0F 74 /r",
    "Instruction": "PCMPEQB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pcmpeqb",
    "Preferred": "",
    "Description": "Compare packed bytes in xmm2/m128 and xmm1 for equality."
  },
  {
    "Opcode": "0F 75 /r",
    "Instruction": "PCMPEQW mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "pcmpeqw",
    "Preferred": "",
    "Description": "Compare packed words in mm/m64 and mm for equality."
  },
  {
    "Opcode": "66 0F 75 /r",
    "Instruction": "PCMPEQW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pcmpeqw",
    "Preferred": "",
    "Description": "Compare packed words in xmm2/m128 and xmm1 for equality."
  },
  {
    "Opcode": "0F 76 /r",
    "Instruction": "PCMPEQD mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "pcmpeqd",
    "Preferred": "",
    "Description": "Compare packed doublewords in mm/m64 and mm for equality."
  },
  {
    "Opcode": "66 0F 76 /r",
    "Instruction": "PCMPEQD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pcmpeqd",
    "Preferred": "",
    "Description": "Compare packed doublewords in xmm2/m128 and xmm1 for equality."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 74 /r",
    "Instruction": "VPCMPEQB xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpcmpeqb",
    "Preferred": "",
    "Description": "Compare packed bytes in xmm3/m128 and xmm2 for equality."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 75 /r",
    "Instruction": "VPCMPEQW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpcmpeqw",
    "Preferred": "",
    "Description": "Compare packed words in xmm3/m128 and xmm2 for equality."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 76 /r",
    "Instruction": "VPCMPEQD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpcmpeqd",
    "Preferred": "",
    "Description": "Compare packed doublewords in xmm3/m128 and xmm2 for equality."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 74 /r",
    "Instruction": "VPCMPEQB ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpcmpeqb",
    "Preferred": "",
    "Description": "Compare packed bytes in ymm3/m256 and ymm2 for equality."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 75 /r",
    "Instruction": "VPCMPEQW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpcmpeqw",
    "Preferred": "",
    "Description": "Compare packed words in ymm3/m256 and ymm2 for equality."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 76 /r",
    "Instruction": "VPCMPEQD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpcmpeqd",
    "Preferred": "",
    "Description": "Compare packed doublewords in ymm3/m256 and ymm2 for equality."
  },
  {
    "Opcode": "66 0F 38 29 /r",
    "Instruction": "PCMPEQQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pcmpeqq",
    "Preferred": "",
    "Description": "Compare packed qwords in xmm2/m128 and xmm1 for equality."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 29 /r",
    "Instruction": "VPCMPEQQ xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpcmpeqq",
    "Preferred": "",
    "Description": "Compare packed quadwords in xmm3/m128 and xmm2 for equality."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 29 /r",
    "Instruction": "VPCMPEQQ ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpcmpeqq",
    "Preferred": "",
    "Description": "Compare packed quadwords in ymm3/m256 and ymm2 for equality."
  },
  {
    "Opcode": "66 0F 3A 61 /r",
    "Instruction": "PCMPESTRI xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "R, R, R",
    "Implicit Read": "EAX EDX",
    "Implicit Write": "RCX E.CF E.ZF E.SF E.OF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_2",
    "AT&T Mnemonic": "pcmpestri",
    "Preferred": "",
    "Description": "Perform a packed comparison of string data with explicit lengths, generating an index, and storing the result in ECX."
  },
  {
    "Opcode": "VEX.128.66.0F3A.WIG 61 /r ib",
    "Instruction": "VPCMPESTRI xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "R, R, R",
    "Implicit Read": "EAX EDX",
    "Implicit Write": "RCX E.CF E.ZF E.SF E.OF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpcmpestri",
    "Preferred": "",
    "Description": "Perform a packed comparison of string data with explicit lengths, generating an index, and storing the result in ECX."
  },
  {
    "Opcode": "66 0F 3A 60 /r",
    "Instruction": "PCMPESTRM xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "R, R, R",
    "Implicit Read": "EAX EDX",
    "Implicit Write": "XMM0 E.CF E.ZF E.SF E.OF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_2",
    "AT&T Mnemonic": "pcmpestrm",
    "Preferred": "",
    "Description": "Perform a packed comparison of string data with explicit lengths, generating a mask, and storing the result in XMM0"
  },
  {
    "Opcode": "VEX.128.66.0F3A.WIG 60 /r ib",
    "Instruction": "VPCMPESTRM xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "R, R, R",
    "Implicit Read": "EAX EDX",
    "Implicit Write": "YMM0 E.CF E.ZF E.SF E.OF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpcmpestrm",
    "Preferred": "",
    "Description": "Perform a packed comparison of string data with explicit lengths, generating a mask, and storing the result in XMM0."
  },
  {
    "Opcode": "0F 64 /r",
    "Instruction": "PCMPGTB mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "pcmpgtb",
    "Preferred": "",
    "Description": "Compare packed signed byte integers in mm and mm/m64 for greater than."
  },
  {
    "Opcode": "66 0F 64 /r",
    "Instruction": "PCMPGTB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pcmpgtb",
    "Preferred": "",
    "Description": "Compare packed signed byte integers in xmm1 and xmm2/m128 for greater than."
  },
  {
    "Opcode": "0F 65 /r",
    "Instruction": "PCMPGTW mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "pcmpgtw",
    "Preferred": "",
    "Description": "Compare packed signed word integers in mm and mm/m64 for greater than."
  },
  {
    "Opcode": "66 0F 65 /r",
    "Instruction": "PCMPGTW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pcmpgtw",
    "Preferred": "",
    "Description": "Compare packed signed word integers in xmm1 and xmm2/m128 for greater than."
  },
  {
    "Opcode": "0F 66 /r",
    "Instruction": "PCMPGTD mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "pcmpgtd",
    "Preferred": "",
    "Description": "Compare packed signed doubleword integers in mm and mm/m64 for greater than."
  },
  {
    "Opcode": "66 0F 66 /r",
    "Instruction": "PCMPGTD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pcmpgtd",
    "Preferred": "",
    "Description": "Compare packed signed doubleword integers in xmm1 and xmm2/m128 for greater than."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 64 /r",
    "Instruction": "VPCMPGTB xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpcmpgtb",
    "Preferred": "",
    "Description": "Compare packed signed byte integers in xmm2 and xmm3/m128 for greater than."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 65 /r",
    "Instruction": "VPCMPGTW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpcmpgtw",
    "Preferred": "",
    "Description": "Compare packed signed word integers in xmm2 and xmm3/m128 for greater than."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 66 /r",
    "Instruction": "VPCMPGTD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpcmpgtd",
    "Preferred": "",
    "Description": "Compare packed signed doubleword integers in xmm2 and xmm3/m128 for greater than."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 64 /r",
    "Instruction": "VPCMPGTB ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpcmpgtb",
    "Preferred": "",
    "Description": "Compare packed signed byte integers in ymm2 and ymm3/m256 for greater than."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 65 /r",
    "Instruction": "VPCMPGTW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpcmpgtw",
    "Preferred": "",
    "Description": "Compare packed signed word integers in ymm2 and ymm3/m256 for greater than."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 66 /r",
    "Instruction": "VPCMPGTD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpcmpgtd",
    "Preferred": "",
    "Description": "Compare packed signed doubleword integers in ymm2 and ymm3/m256 for greater than."
  },
  {
    "Opcode": "66 0F 38 37 /r",
    "Instruction": "PCMPGTQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_2",
    "AT&T Mnemonic": "pcmpgtq",
    "Preferred": "",
    "Description": "Compare packed signed qwords in xmm2/m128 and xmm1 for greater than."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 37 /r",
    "Instruction": "VPCMPGTQ xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpcmpgtq",
    "Preferred": "",
    "Description": "Compare packed signed qwords in xmm2 and xmm3/m128 for greater than."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 37 /r",
    "Instruction": "VPCMPGTQ ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpcmpgtq",
    "Preferred": "",
    "Description": "Compare packed signed qwords in ymm2 and ymm3/m256 for greater than."
  },
  {
    "Opcode": "66 0F 3A 63 /r",
    "Instruction": "PCMPISTRI xmm1, xmm2/m128, imm8",
    "Op/En": "RM",
    "Properties": "R, R, R",
    "Implicit Read": "",
    "Implicit Write": "RCX E.CF E.ZF E.SF E.OF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_2",
    "AT&T Mnemonic": "pcmpistri",
    "Preferred": "",
    "Description": "Perform a packed comparison of string data with implicit lengths, generating an index, and storing the result in ECX."
  },
  {
    "Opcode": "VEX.128.66.0F3A.WIG 63 /r ib",
    "Instruction": "VPCMPISTRI xmm1, xmm2/m128, imm8",
    "Op/En": "RM",
    "Properties": "R, R, R",
    "Implicit Read": "",
    "Implicit Write": "RCX E.CF E.ZF E.SF E.OF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpcmpistri",
    "Preferred": "",
    "Description": "Perform a packed comparison of string data with implicit lengths, generating an index, and storing the result in ECX."
  },
  {
    "Opcode": "66 0F 3A 62 /r",
    "Instruction": "PCMPISTRM xmm1, xmm2/m128, imm8",
    "Op/En": "RM",
    "Properties": "R, R, R",
    "Implicit Read": "",
    "Implicit Write": "XMM0 E.CF E.ZF E.SF E.OF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_2",
    "AT&T Mnemonic": "pcmpistrm",
    "Preferred": "",
    "Description": "Perform a packed comparison of string data with implicit lengths, generating a mask, and storing the result in XMM0."
  },
  {
    "Opcode": "VEX.128.66.0F3A.WIG 62 /r ib",
    "Instruction": "VPCMPISTRM xmm1, xmm2/m128, imm8",
    "Op/En": "RM",
    "Properties": "R, R, R",
    "Implicit Read": "",
    "Implicit Write": "YMM0 E.CF E.ZF E.SF E.OF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpcmpistrm",
    "Preferred": "",
    "Description": "Perform a packed comparison of string data with implicit lengths, generating a Mask, and storing the result in XMM0."
  },
  {
    "Opcode": "VEX.NDS.LZ.F2.0F38.W0 F5 /r",
    "Instruction": "PDEP r32a, r32b, r/m32",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "BMI2",
    "AT&T Mnemonic": "pdepl",
    "Preferred": "",
    "Description": "Parallel deposit of bits from r32b using mask in r/m32, result is written to r32a."
  },
  {
    "Opcode": "VEX.NDS.LZ.F2.0F38.W1 F5 /r",
    "Instruction": "PDEP r64a, r64b, r/m64",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "BMI2",
    "AT&T Mnemonic": "pdepq",
    "Preferred": "",
    "Description": "Parallel deposit of bits from r64b using mask in r/m64, result is written to r64a."
  },
  {
    "Opcode": "VEX.NDS.LZ.F3.0F38.W0 F5 /r",
    "Instruction": "PEXT r32a, r32b, r/m32",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "BMI2",
    "AT&T Mnemonic": "pextl",
    "Preferred": "",
    "Description": "Parallel extract of bits from r32b using mask in r/m32, result is written to r32a."
  },
  {
    "Opcode": "VEX.NDS.LZ.F3.0F38.W1 F5 /r",
    "Instruction": "PEXT r64a, r64b, r/m64",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "BMI2",
    "AT&T Mnemonic": "pextq",
    "Preferred": "",
    "Description": "Parallel extract of bits from r64b using mask in r/m64, result is written to r64a."
  },
  {
    "Opcode": "66 0F 3A 14 /r ib",
    "Instruction": "PEXTRB reg/m8, xmm2, imm8",
    "Op/En": "MRI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pextrb",
    "Preferred": "",
    "Description": "Extract a byte integer value from xmm2 at the source byte offset specified by imm8 into rreg or m8. The upper bits of r32 or r64 are zeroed."
  },
  {
    "Opcode": "66 0F 3A 16 /r ib",
    "Instruction": "PEXTRD r/m32, xmm2, imm8",
    "Op/En": "MRI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pextrd",
    "Preferred": "",
    "Description": "Extract a dword integer value from xmm2 at the source dword offset specified by imm8 into r/m32."
  },
  {
    "Opcode": "66 REX.W+ 0F 3A 16 /r ib",
    "Instruction": "PEXTRQ r/m64, xmm2, imm8",
    "Op/En": "MRI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pextrq",
    "Preferred": "",
    "Description": "Extract a qword integer value from xmm2 at the source qword offset specified by imm8 into r/m64."
  },
  {
    "Opcode": "VEX.128.66.0F3A.W0 14 /r ib",
    "Instruction": "VPEXTRB reg/m8, xmm2, imm8",
    "Op/En": "MRI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpextrb",
    "Preferred": "",
    "Description": "Extract a byte integer value from xmm2 at the source byte offset specified by imm8 into reg or m8. The upper bits of r64/r32 is filled with"
  },
  {
    "Opcode": "VEX.128.66.0F3A.W0 16 /r ib",
    "Instruction": "VPEXTRD r32/m32, xmm2, imm8",
    "Op/En": "MRI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpextrd",
    "Preferred": "",
    "Description": "Extract a dword integer value from xmm2 at the source dword offset specified by imm8 into r32/m32."
  },
  {
    "Opcode": "VEX.128.66.0F3A.W1 16 /r ib",
    "Instruction": "VPEXTRQ r64/m64, xmm2, imm8",
    "Op/En": "MRI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "I",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpextrq",
    "Preferred": "",
    "Description": "Extract a qword integer value from xmm2 at the source dword offset specified by imm8 into r64/m64."
  },
  {
    "Opcode": "0F C5 /r ib",
    "Instruction": "PEXTRW reg, mm, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "pextrw",
    "Preferred": "",
    "Description": "Extract the word specified by imm8 from mm and move it to reg, bits 15-0. The upper bits of r32 or r64 is zeroed."
  },
  {
    "Opcode": "66 0F C5 /r ib",
    "Instruction": "PEXTRW reg, xmm, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pextrw",
    "Preferred": "YES",
    "Description": "Extract the word specified by imm8 from xmm and move it to reg, bits 15-0. The upper bits of r32 or r64 is zeroed."
  },
  {
    "Opcode": "66 0F 3A 15 /r ib",
    "Instruction": "PEXTRW reg/m16, xmm, imm8",
    "Op/En": "MRI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pextrw",
    "Preferred": "",
    "Description": "Extract the word specified by imm8 from xmm and copy it to lowest 16 bits of reg or m16. Zero-extend the result in the destination, r32 or r64."
  },
  {
    "Opcode": "VEX.128.66.0F.W0 C5 /r ib",
    "Instruction": "VPEXTRW reg, xmm1, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpextrw",
    "Preferred": "YES",
    "Description": "Extract the word specified by imm8 from xmm1 and move it to reg, bits 15:0. Zero-extend the result. The upper bits of r64/r32 is filled with zeros."
  },
  {
    "Opcode": "VEX.128.66.0F3A.W0 15 /r ib",
    "Instruction": "VPEXTRW reg/m16, xmm2, imm8",
    "Op/En": "MRI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpextrw",
    "Preferred": "",
    "Description": "Extract a word integer value from xmm2 at the source word offset specified by imm8 into reg or m16. The upper bits of r64/r32 is filled with zeros."
  },
  {
    "Opcode": "0F 38 01 /r",
    "Instruction": "PHADDW mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "phaddw",
    "Preferred": "",
    "Description": "Add 16-bit integers horizontally, pack to MM1."
  },
  {
    "Opcode": "66 0F 38 01 /r",
    "Instruction": "PHADDW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "phaddw",
    "Preferred": "",
    "Description": "Add 16-bit integers horizontally, pack to XMM1."
  },
  {
    "Opcode": "0F 38 02 /r",
    "Instruction": "PHADDD mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "phaddd",
    "Preferred": "",
    "Description": "Add 32-bit integers horizontally, pack to MM1."
  },
  {
    "Opcode": "66 0F 38 02 /r",
    "Instruction": "PHADDD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "phaddd",
    "Preferred": "",
    "Description": "Add 32-bit integers horizontally, pack to XMM1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 01 /r",
    "Instruction": "VPHADDW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vphaddw",
    "Preferred": "",
    "Description": "Add 16-bit integers horizontally, pack to xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 02 /r",
    "Instruction": "VPHADDD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vphaddd",
    "Preferred": "",
    "Description": "Add 32-bit integers horizontally, pack to xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 01 /r",
    "Instruction": "VPHADDW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vphaddw",
    "Preferred": "",
    "Description": "Add 16-bit signed integers horizontally, pack to ymm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 02 /r",
    "Instruction": "VPHADDD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vphaddd",
    "Preferred": "",
    "Description": "Add 32-bit signed integers horizontally, pack to ymm1."
  },
  {
    "Opcode": "0F 38 03 /r",
    "Instruction": "PHADDSW mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "phaddsw",
    "Preferred": "",
    "Description": "Add 16-bit signed integers horizontally, pack saturated integers to MM1."
  },
  {
    "Opcode": "66 0F 38 03 /r",
    "Instruction": "PHADDSW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "phaddsw",
    "Preferred": "",
    "Description": "Add 16-bit signed integers horizontally, pack saturated integers to XMM1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 03 /r",
    "Instruction": "VPHADDSW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vphaddsw",
    "Preferred": "",
    "Description": "Add 16-bit signed integers horizontally, pack saturated integers to xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 03 /r",
    "Instruction": "VPHADDSW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vphaddsw",
    "Preferred": "",
    "Description": "Add 16-bit signed integers horizontally, pack saturated integers to ymm1."
  },
  {
    "Opcode": "66 0F 38 41 /r",
    "Instruction": "PHMINPOSUW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "phminposuw",
    "Preferred": "",
    "Description": "Find the minimum unsigned word in xmm2/m128 and place its value in the low word of xmm1 and its index in the second-lowest word of xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 41 /r",
    "Instruction": "VPHMINPOSUW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vphminposuw",
    "Preferred": "",
    "Description": "Find the minimum unsigned word in xmm2/m128 and place its value in the low word of xmm1 and its index in the second-lowest word of xmm1."
  },
  {
    "Opcode": "0F 38 05 /r",
    "Instruction": "PHSUBW mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "phsubw",
    "Preferred": "",
    "Description": "Subtract 16-bit signed integers horizontally, pack to MM1."
  },
  {
    "Opcode": "66 0F 38 05 /r",
    "Instruction": "PHSUBW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "phsubw",
    "Preferred": "",
    "Description": "Subtract 16-bit signed integers horizontally, pack to XMM1."
  },
  {
    "Opcode": "0F 38 06 /r",
    "Instruction": "PHSUBD mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "phsubd",
    "Preferred": "",
    "Description": "Subtract 32-bit signed integers horizontally, pack to MM1."
  },
  {
    "Opcode": "66 0F 38 06 /r",
    "Instruction": "PHSUBD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "phsubd",
    "Preferred": "",
    "Description": "Subtract 32-bit signed integers horizontally, pack to XMM1"
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 05 /r",
    "Instruction": "VPHSUBW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vphsubw",
    "Preferred": "",
    "Description": "Subtract 16-bit signed integers horizontally, pack to xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 06 /r",
    "Instruction": "VPHSUBD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vphsubd",
    "Preferred": "",
    "Description": "Subtract 32-bit signed integers horizontally, pack to xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 05 /r",
    "Instruction": "VPHSUBW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vphsubw",
    "Preferred": "",
    "Description": "Subtract 16-bit signed integers horizontally, pack to ymm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 06 /r",
    "Instruction": "VPHSUBD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vphsubd",
    "Preferred": "",
    "Description": "Subtract 32-bit signed integers horizontally, pack to ymm1."
  },
  {
    "Opcode": "0F 38 07 /r",
    "Instruction": "PHSUBSW mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "phsubsw",
    "Preferred": "",
    "Description": "Subtract 16-bit signed integer horizontally, pack saturated integers to MM1."
  },
  {
    "Opcode": "66 0F 38 07 /r",
    "Instruction": "PHSUBSW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "phsubsw",
    "Preferred": "",
    "Description": "Subtract 16-bit signed integer horizontally, pack saturated integers to XMM1"
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 07 /r",
    "Instruction": "VPHSUBSW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vphsubsw",
    "Preferred": "",
    "Description": "Subtract 16-bit signed integer horizontally, pack saturated integers to xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 07 /r",
    "Instruction": "VPHSUBSW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vphsubsw",
    "Preferred": "",
    "Description": "Subtract 16-bit signed integer horizontally, pack saturated integers to ymm1."
  },
  {
    "Opcode": "66 0F 3A 20 /r ib",
    "Instruction": "PINSRB xmm1, r32/m8, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pinsrb",
    "Preferred": "",
    "Description": "Insert a byte integer value from r32/m8 into xmm1 at the destination element in xmm1 specified by imm8."
  },
  {
    "Opcode": "66 0F 3A 22 /r ib",
    "Instruction": "PINSRD xmm1, r/m32, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pinsrd",
    "Preferred": "",
    "Description": "Insert a dword integer value from r/m32 into the xmm1 at the destination element specified by imm8."
  },
  {
    "Opcode": "66 REX.W+ 0F 3A 22 /r ib",
    "Instruction": "PINSRQ xmm1, r/m64, imm8",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pinsrq",
    "Preferred": "",
    "Description": "Insert a qword integer value from r/m64 into the xmm1 at the destination element specified by imm8."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F3A.W0 20 /r ib",
    "Instruction": "VPINSRB xmm1, xmm2, r32/m8, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpinsrb",
    "Preferred": "",
    "Description": "Merge a byte integer value from r32/m8 and rest from xmm2 into xmm1 at the byte offset in imm8."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F3A.W0 22 /r ib",
    "Instruction": "VPINSRD xmm1, xmm2, r32/m32, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpinsrd",
    "Preferred": "",
    "Description": "Insert a dword integer value from r32/m32 and rest from xmm2 into xmm1 at the dword offset in imm8."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F3A.W1 22 /r ib",
    "Instruction": "VPINSRQ xmm1, xmm2, r64/m64, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "I",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpinsrq",
    "Preferred": "",
    "Description": "Insert a qword integer value from r64/m64 and rest from xmm2 into xmm1 at the qword offset in imm8."
  },
  {
    "Opcode": "0F C4 /r ib",
    "Instruction": "PINSRW mm, r32/m16, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "pinsrw",
    "Preferred": "",
    "Description": "Insert the low word from r32 or from m16 into mm at the word position specified by imm8"
  },
  {
    "Opcode": "66 0F C4 /r ib",
    "Instruction": "PINSRW xmm, r32/m16, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pinsrw",
    "Preferred": "",
    "Description": "Move the low word of r32 or from m16 into xmm at the word position specified by imm8."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.W0 C4 /r ib",
    "Instruction": "VPINSRW xmm1, xmm2, r32/m16, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpinsrw",
    "Preferred": "",
    "Description": "Insert a word integer value from r32/m16 and rest from xmm2 into xmm1 at the word offset in imm8."
  },
  {
    "Opcode": "0F 38 04 /r",
    "Instruction": "PMADDUBSW mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX SSSE3",
    "AT&T Mnemonic": "pmaddubsw",
    "Preferred": "",
    "Description": "Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to MM1."
  },
  {
    "Opcode": "66 0F 38 04 /r",
    "Instruction": "PMADDUBSW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "pmaddubsw",
    "Preferred": "",
    "Description": "Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to XMM1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 04 /r",
    "Instruction": "VPMADDUBSW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmaddubsw",
    "Preferred": "",
    "Description": "Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 04 /r",
    "Instruction": "VPMADDUBSW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmaddubsw",
    "Preferred": "",
    "Description": "Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to ymm1."
  },
  {
    "Opcode": "0F F5 /r",
    "Instruction": "PMADDWD mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "pmaddwd",
    "Preferred": "",
    "Description": "Multiply the packed words in mm by the packed words in mm/m64, add adjacent doubleword results, and store in mm."
  },
  {
    "Opcode": "66 0F F5 /r",
    "Instruction": "PMADDWD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pmaddwd",
    "Preferred": "",
    "Description": "Multiply the packed word integers in xmm1 by the packed word integers in xmm2/m128, add adjacent doubleword results, and store in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG F5 /r",
    "Instruction": "VPMADDWD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmaddwd",
    "Preferred": "",
    "Description": "Multiply the packed word integers in xmm2 by the packed word integers in xmm3/m128, add adjacent doubleword results, and store in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG F5 /r",
    "Instruction": "VPMADDWD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmaddwd",
    "Preferred": "",
    "Description": "Multiply the packed word integers in ymm2 by the packed word integers in ymm3/m256, add adjacent doubleword results, and store in ymm1."
  },
  {
    "Opcode": "66 0F 38 3C /r",
    "Instruction": "PMAXSB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmaxsb",
    "Preferred": "",
    "Description": "Compare packed signed byte integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 3C /r",
    "Instruction": "VPMAXSB xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmaxsb",
    "Preferred": "",
    "Description": "Compare packed signed byte integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 3C /r",
    "Instruction": "VPMAXSB ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmaxsb",
    "Preferred": "",
    "Description": "Compare packed signed byte integers in ymm2 and ymm3/m128 and store packed maximum values in ymm1."
  },
  {
    "Opcode": "66 0F 38 3D /r",
    "Instruction": "PMAXSD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmaxsd",
    "Preferred": "",
    "Description": "Compare packed signed dword integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 3D /r",
    "Instruction": "VPMAXSD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmaxsd",
    "Preferred": "",
    "Description": "Compare packed signed dword integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 3D /r",
    "Instruction": "VPMAXSD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmaxsd",
    "Preferred": "",
    "Description": "Compare packed signed dword integers in ymm2 and ymm3/m128 and store packed maximum values in ymm1."
  },
  {
    "Opcode": "0F EE /r",
    "Instruction": "PMAXSW mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "pmaxsw",
    "Preferred": "",
    "Description": "Compare signed word integers in mm2/m64 and mm1 and return maximum values."
  },
  {
    "Opcode": "66 0F EE /r",
    "Instruction": "PMAXSW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pmaxsw",
    "Preferred": "",
    "Description": "Compare signed word integers in xmm2/m128 and xmm1 and return maximum values."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG EE /r",
    "Instruction": "VPMAXSW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmaxsw",
    "Preferred": "",
    "Description": "Compare packed signed word integers in xmm3/m128 and xmm2 and store packed maximum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG EE /r",
    "Instruction": "VPMAXSW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmaxsw",
    "Preferred": "",
    "Description": "Compare packed signed word integers in ymm3/m128 and ymm2 and store packed maximum values in ymm1."
  },
  {
    "Opcode": "0F DE /r",
    "Instruction": "PMAXUB mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "pmaxub",
    "Preferred": "",
    "Description": "Compare unsigned byte integers in mm2/m64 and mm1 and returns maximum values."
  },
  {
    "Opcode": "66 0F DE /r",
    "Instruction": "PMAXUB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pmaxub",
    "Preferred": "",
    "Description": "Compare unsigned byte integers in xmm2/m128 and xmm1 and returns maximum values."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG DE /r",
    "Instruction": "VPMAXUB xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmaxub",
    "Preferred": "",
    "Description": "Compare packed unsigned byte integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG DE /r",
    "Instruction": "VPMAXUB ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmaxub",
    "Preferred": "",
    "Description": "Compare packed unsigned byte integers in ymm2 and ymm3/m256 and store packed maximum values in ymm1."
  },
  {
    "Opcode": "66 0F 38 3F /r",
    "Instruction": "PMAXUD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmaxud",
    "Preferred": "",
    "Description": "Compare packed unsigned dword integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 3F /r",
    "Instruction": "VPMAXUD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmaxud",
    "Preferred": "",
    "Description": "Compare packed unsigned dword integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 3F /r",
    "Instruction": "VPMAXUD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmaxud",
    "Preferred": "",
    "Description": "Compare packed unsigned dword integers in ymm2 and ymm3/m256 and store packed maximum values in ymm1."
  },
  {
    "Opcode": "66 0F 38 3E /r",
    "Instruction": "PMAXUW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmaxuw",
    "Preferred": "",
    "Description": "Compare packed unsigned word integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 3E /r",
    "Instruction": "VPMAXUW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmaxuw",
    "Preferred": "",
    "Description": "Compare packed unsigned word integers in xmm3/m128 and xmm2 and store maximum packed values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 3E /r",
    "Instruction": "VPMAXUW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmaxuw",
    "Preferred": "",
    "Description": "Compare packed unsigned word integers in ymm3/m256 and ymm2 and store maximum packed values in ymm1."
  },
  {
    "Opcode": "66 0F 38 38 /r",
    "Instruction": "PMINSB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pminsb",
    "Preferred": "",
    "Description": "Compare packed signed byte integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 38 /r",
    "Instruction": "VPMINSB xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpminsb",
    "Preferred": "",
    "Description": "Compare packed signed byte integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 38 /r",
    "Instruction": "VPMINSB ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpminsb",
    "Preferred": "",
    "Description": "Compare packed signed byte integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1."
  },
  {
    "Opcode": "66 0F 38 39 /r",
    "Instruction": "PMINSD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pminsd",
    "Preferred": "",
    "Description": "Compare packed signed dword integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 39 /r",
    "Instruction": "VPMINSD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpminsd",
    "Preferred": "",
    "Description": "Compare packed signed dword integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 39 /r",
    "Instruction": "VPMINSD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpminsd",
    "Preferred": "",
    "Description": "Compare packed signed dword integers in ymm2 and ymm3/m128 and store packed minimum values in ymm1."
  },
  {
    "Opcode": "0F EA /r",
    "Instruction": "PMINSW mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "pminsw",
    "Preferred": "",
    "Description": "Compare signed word integers in mm2/m64 and mm1 and return minimum values."
  },
  {
    "Opcode": "66 0F EA /r",
    "Instruction": "PMINSW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pminsw",
    "Preferred": "",
    "Description": "Compare signed word integers in xmm2/m128 and xmm1 and return minimum values."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG EA /r",
    "Instruction": "VPMINSW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpminsw",
    "Preferred": "",
    "Description": "Compare packed signed word integers in xmm3/m128 and xmm2 and return packed minimum values in xmm1."
  },
  {
    "Opcode": "0F DA /r",
    "Instruction": "PMINUB mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "pminub",
    "Preferred": "",
    "Description": "Compare unsigned byte integers in mm2/m64 and mm1 and returns minimum values."
  },
  {
    "Opcode": "66 0F DA /r",
    "Instruction": "PMINUB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pminub",
    "Preferred": "",
    "Description": "Compare unsigned byte integers in xmm2/m128 and xmm1 and returns minimum values."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG DA /r",
    "Instruction": "VPMINUB xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpminub",
    "Preferred": "",
    "Description": "Compare packed unsigned byte integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG DA /r",
    "Instruction": "VPMINUB ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpminub",
    "Preferred": "",
    "Description": "Compare packed unsigned byte integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1."
  },
  {
    "Opcode": "66 0F 38 3B /r",
    "Instruction": "PMINUD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pminud",
    "Preferred": "",
    "Description": "Compare packed unsigned dword integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 3B /r",
    "Instruction": "VPMINUD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpminud",
    "Preferred": "",
    "Description": "Compare packed unsigned dword integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 3B /r",
    "Instruction": "VPMINUD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpminud",
    "Preferred": "",
    "Description": "Compare packed unsigned dword integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1."
  },
  {
    "Opcode": "66 0F 38 3A /r",
    "Instruction": "PMINUW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pminuw",
    "Preferred": "",
    "Description": "Compare packed unsigned word integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 3A /r",
    "Instruction": "VPMINUW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpminuw",
    "Preferred": "",
    "Description": "Compare packed unsigned word integers in xmm3/m128 and xmm2 and return packed minimum values in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 3A /r",
    "Instruction": "VPMINUW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpminuw",
    "Preferred": "",
    "Description": "Compare packed unsigned word integers in ymm3/m256 and ymm2 and return packed minimum values in ymm1."
  },
  {
    "Opcode": "0F D7 /r",
    "Instruction": "PMOVMSKB reg, mm",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "pmovmskb",
    "Preferred": "",
    "Description": "Move a byte mask of mm to reg. The upper bits of r32 or r64 are zeroed"
  },
  {
    "Opcode": "66 0F D7 /r",
    "Instruction": "PMOVMSKB reg, xmm",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pmovmskb",
    "Preferred": "",
    "Description": "Move a byte mask of xmm to reg. The upper bits of r32 or r64 are zeroed"
  },
  {
    "Opcode": "VEX.128.66.0F.WIG D7 /r",
    "Instruction": "VPMOVMSKB reg, xmm1",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmovmskb",
    "Preferred": "",
    "Description": "Move a byte mask of xmm1 to reg. The upper bits of r32 or r64 are filled with zeros."
  },
  {
    "Opcode": "VEX.256.66.0F.WIG D7 /r",
    "Instruction": "VPMOVMSKB reg, ymm1",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmovmskb",
    "Preferred": "",
    "Description": "Move a 32-bit mask of ymm1 to reg. The upper bits of r64 are filled with zeros."
  },
  {
    "Opcode": "66 0f 38 20 /r",
    "Instruction": "PMOVSXBW xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmovsxbw",
    "Preferred": "",
    "Description": "Sign extend 8 packed signed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed signed 16-bit integers in xmm1."
  },
  {
    "Opcode": "66 0f 38 21 /r",
    "Instruction": "PMOVSXBD xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmovsxbd",
    "Preferred": "",
    "Description": "Sign extend 4 packed signed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed signed 32-bit integers in xmm1."
  },
  {
    "Opcode": "66 0f 38 22 /r",
    "Instruction": "PMOVSXBQ xmm1, xmm2/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmovsxbq",
    "Preferred": "",
    "Description": "Sign extend 2 packed signed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed signed 64-bit integers in xmm1."
  },
  {
    "Opcode": "66 0f 38 23 /r",
    "Instruction": "PMOVSXWD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmovsxwd",
    "Preferred": "",
    "Description": "Sign extend 4 packed signed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed signed 32-bit integers in xmm1."
  },
  {
    "Opcode": "66 0f 38 24 /r",
    "Instruction": "PMOVSXWQ xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmovsxwq",
    "Preferred": "",
    "Description": "Sign extend 2 packed signed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed signed 64-bit integers in xmm1."
  },
  {
    "Opcode": "66 0f 38 25 /r",
    "Instruction": "PMOVSXDQ xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmovsxdq",
    "Preferred": "",
    "Description": "Sign extend 2 packed signed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed signed 64-bit integers in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 20 /r",
    "Instruction": "VPMOVSXBW xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmovsxbw",
    "Preferred": "",
    "Description": "Sign extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit integers in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 21 /r",
    "Instruction": "VPMOVSXBD xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmovsxbd",
    "Preferred": "",
    "Description": "Sign extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 22 /r",
    "Instruction": "VPMOVSXBQ xmm1, xmm2/m16",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmovsxbq",
    "Preferred": "",
    "Description": "Sign extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 23 /r",
    "Instruction": "VPMOVSXWD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmovsxwd",
    "Preferred": "",
    "Description": "Sign extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 32-bit integers in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 24 /r",
    "Instruction": "VPMOVSXWQ xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmovsxwq",
    "Preferred": "",
    "Description": "Sign extend 2 packed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed 64-bit integers in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 25 /r",
    "Instruction": "VPMOVSXDQ xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmovsxdq",
    "Preferred": "",
    "Description": "Sign extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit integers in xmm1"
  },
  {
    "Opcode": "VEX.256.66.0F38.WIG 20 /r",
    "Instruction": "VPMOVSXBW ymm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmovsxbw",
    "Preferred": "",
    "Description": "Sign extend 16 packed 8-bit integers in xmm2/m128 to 16 packed 16-bit integers in ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.WIG 21 /r",
    "Instruction": "VPMOVSXBD ymm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmovsxbd",
    "Preferred": "",
    "Description": "Sign extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 32-bit integers in ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.WIG 22 /r",
    "Instruction": "VPMOVSXBQ ymm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmovsxbq",
    "Preferred": "",
    "Description": "Sign extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 64-bit integers in ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.WIG 23 /r",
    "Instruction": "VPMOVSXWD ymm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmovsxwd",
    "Preferred": "",
    "Description": "Sign extend 8 packed 16-bit integers in the low 16 bytes of xmm2/m128 to 8 packed 32-bit integers in ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.WIG 24 /r",
    "Instruction": "VPMOVSXWQ ymm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmovsxwq",
    "Preferred": "",
    "Description": "Sign extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 64-bit integers in ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.WIG 25 /r",
    "Instruction": "VPMOVSXDQ ymm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmovsxdq",
    "Preferred": "",
    "Description": "Sign extend 4 packed 32-bit integers in the low 16 bytes of xmm2/m128 to 4 packed 64-bit integers in ymm1."
  },
  {
    "Opcode": "66 0f 38 30 /r",
    "Instruction": "PMOVZXBW xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmovzxbw",
    "Preferred": "",
    "Description": "Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit integers in xmm1."
  },
  {
    "Opcode": "66 0f 38 31 /r",
    "Instruction": "PMOVZXBD xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmovzxbd",
    "Preferred": "",
    "Description": "Zero extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1."
  },
  {
    "Opcode": "66 0f 38 32 /r",
    "Instruction": "PMOVZXBQ xmm1, xmm2/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmovzxbq",
    "Preferred": "",
    "Description": "Zero extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1."
  },
  {
    "Opcode": "66 0f 38 33 /r",
    "Instruction": "PMOVZXWD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmovzxwd",
    "Preferred": "",
    "Description": "Zero extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 32-bit integers in xmm1."
  },
  {
    "Opcode": "66 0f 38 34 /r",
    "Instruction": "PMOVZXWQ xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmovzxwq",
    "Preferred": "",
    "Description": "Zero extend 2 packed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed 64-bit integers in xmm1."
  },
  {
    "Opcode": "66 0f 38 35 /r",
    "Instruction": "PMOVZXDQ xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmovzxdq",
    "Preferred": "",
    "Description": "Zero extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit integers in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 30 /r",
    "Instruction": "VPMOVZXBW xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmovzxbw",
    "Preferred": "",
    "Description": "Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit integers in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 31 /r",
    "Instruction": "VPMOVZXBD xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmovzxbd",
    "Preferred": "",
    "Description": "Zero extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 32 /r",
    "Instruction": "VPMOVZXBQ xmm1, xmm2/m16",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmovzxbq",
    "Preferred": "",
    "Description": "Zero extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 33 /r",
    "Instruction": "VPMOVZXWD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmovzxwd",
    "Preferred": "",
    "Description": "Zero extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 32-bit integers in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 34 /r",
    "Instruction": "VPMOVZXWQ xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmovzxwq",
    "Preferred": "",
    "Description": "Zero extend 2 packed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed 64-bit integers in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 35 /r",
    "Instruction": "VPMOVZXDQ xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmovzxdq",
    "Preferred": "",
    "Description": "Zero extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit integers in xmm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.WIG 30 /r",
    "Instruction": "VPMOVZXBW ymm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmovzxbw",
    "Preferred": "",
    "Description": "Zero extend 16 packed 8-bit integers in the low 16 bytes of xmm2/m128 to 16 packed 16-bit integers in ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.WIG 31 /r",
    "Instruction": "VPMOVZXBD ymm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmovzxbd",
    "Preferred": "",
    "Description": "Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 32-bit integers in ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.WIG 32 /r",
    "Instruction": "VPMOVZXBQ ymm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmovzxbq",
    "Preferred": "",
    "Description": "Zero extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 64-bit integers in ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.WIG 33 /r",
    "Instruction": "VPMOVZXWD ymm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmovzxwd",
    "Preferred": "",
    "Description": "Zero extend 8 packed 16-bit integers in the low 16 bytes of xmm2/m128 to 8 packed 32-bit integers in ymm1"
  },
  {
    "Opcode": "VEX.256.66.0F38.WIG 34 /r",
    "Instruction": "VPMOVZXWQ ymm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmovzxwq",
    "Preferred": "",
    "Description": "Zero extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 64-bit integers in xmm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.WIG 35 /r",
    "Instruction": "VPMOVZXDQ ymm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmovzxdq",
    "Preferred": "",
    "Description": "Zero extend 4 packed 32-bit integers in the low 16 bytes of xmm2/m128 to 4 packed 64-bit integers in ymm1."
  },
  {
    "Opcode": "66 0F 38 28 /r",
    "Instruction": "PMULDQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmuldq",
    "Preferred": "",
    "Description": "Multiply the packed signed dword integers in xmm1 and xmm2/m128 and store the quadword product in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 28 /r",
    "Instruction": "VPMULDQ xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmuldq",
    "Preferred": "",
    "Description": "Multiply packed signed doubleword integers in xmm2 by packed signed doubleword integers in xmm3/m128, and store the quadword results in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 28 /r",
    "Instruction": "VPMULDQ ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmuldq",
    "Preferred": "",
    "Description": "Multiply packed signed doubleword integers in ymm2 by packed signed doubleword integers in ymm3/m256, and store the quadword results in ymm1."
  },
  {
    "Opcode": "0F 38 0B /r",
    "Instruction": "PMULHRSW mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "pmulhrsw",
    "Preferred": "",
    "Description": "Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to MM1."
  },
  {
    "Opcode": "66 0F 38 0B /r",
    "Instruction": "PMULHRSW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "pmulhrsw",
    "Preferred": "",
    "Description": "Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to XMM1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 0B /r",
    "Instruction": "VPMULHRSW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmulhrsw",
    "Preferred": "",
    "Description": "Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 0B /r",
    "Instruction": "VPMULHRSW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmulhrsw",
    "Preferred": "",
    "Description": "Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to ymm1."
  },
  {
    "Opcode": "0F E4 /r",
    "Instruction": "PMULHUW mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "pmulhuw",
    "Preferred": "",
    "Description": "Multiply the packed unsigned word integers in mm1 register and mm2/m64, and store the high 16 bits of the results in mm1."
  },
  {
    "Opcode": "66 0F E4 /r",
    "Instruction": "PMULHUW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pmulhuw",
    "Preferred": "",
    "Description": "Multiply the packed unsigned word integers in xmm1 and xmm2/m128, and store the high 16 bits of the results in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG E4 /r",
    "Instruction": "VPMULHUW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmulhuw",
    "Preferred": "",
    "Description": "Multiply the packed unsigned word integers in xmm2 and xmm3/m128, and store the high 16 bits of the results in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG E4 /r",
    "Instruction": "VPMULHUW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmulhuw",
    "Preferred": "",
    "Description": "Multiply the packed unsigned word integers in ymm2 and ymm3/m256, and store the high 16 bits of the results in ymm1."
  },
  {
    "Opcode": "0F E5 /r",
    "Instruction": "PMULHW mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "pmulhw",
    "Preferred": "",
    "Description": "Multiply the packed signed word integers in mm1 register and mm2/m64, and store the high 16 bits of the results in mm1."
  },
  {
    "Opcode": "66 0F E5 /r",
    "Instruction": "PMULHW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pmulhw",
    "Preferred": "",
    "Description": "Multiply the packed signed word integers in xmm1 and xmm2/m128, and store the high 16 bits of the results in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG E5 /r",
    "Instruction": "VPMULHW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmulhw",
    "Preferred": "",
    "Description": "Multiply the packed signed word integers in xmm2 and xmm3/m128, and store the high 16 bits of the results in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG E5 /r",
    "Instruction": "VPMULHW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmulhw",
    "Preferred": "",
    "Description": "Multiply the packed signed word integers in ymm2 and ymm3/m256, and store the high 16 bits of the results in ymm1."
  },
  {
    "Opcode": "66 0F 38 40 /r",
    "Instruction": "PMULLD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "pmulld",
    "Preferred": "",
    "Description": "Multiply the packed dword signed integers in xmm1 and xmm2/m128 and store the low 32 bits of each product in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 40 /r",
    "Instruction": "VPMULLD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmulld",
    "Preferred": "",
    "Description": "Multiply the packed dword signed integers in xmm2 and xmm3/m128 and store the low 32 bits of each product in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 40 /r",
    "Instruction": "VPMULLD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmulld",
    "Preferred": "",
    "Description": "Multiply the packed dword signed integers in ymm2 and ymm3/m256 and store the low 32 bits of each product in ymm1."
  },
  {
    "Opcode": "0F D5 /r",
    "Instruction": "PMULLW mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "pmullw",
    "Preferred": "",
    "Description": "Multiply the packed signed word integers in mm1 register and mm2/m64, and store the low 16 bits of the results in mm1."
  },
  {
    "Opcode": "66 0F D5 /r",
    "Instruction": "PMULLW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pmullw",
    "Preferred": "",
    "Description": "Multiply the packed signed word integers in xmm1 and xmm2/m128, and store the low 16 bits of the results in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG D5 /r",
    "Instruction": "VPMULLW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmullw",
    "Preferred": "",
    "Description": "Multiply the packed dword signed integers in xmm2 and xmm3/m128 and store the low 32 bits of each product in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG D5 /r",
    "Instruction": "VPMULLW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmullw",
    "Preferred": "",
    "Description": "Multiply the packed signed word integers in ymm2 and ymm3/m256, and store the low 16 bits of the results in ymm1."
  },
  {
    "Opcode": "0F F4 /r",
    "Instruction": "PMULUDQ mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pmuludq",
    "Preferred": "",
    "Description": "Multiply unsigned doubleword integer in mm1 by unsigned doubleword integer in mm2/m64, and store the quadword result in mm1."
  },
  {
    "Opcode": "66 0F F4 /r",
    "Instruction": "PMULUDQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pmuludq",
    "Preferred": "",
    "Description": "Multiply packed unsigned doubleword integers in xmm1 by packed unsigned doubleword integers in xmm2/m128, and store the quadword results in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG F4 /r",
    "Instruction": "VPMULUDQ xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpmuludq",
    "Preferred": "",
    "Description": "Multiply packed unsigned doubleword integers in xmm2 by packed unsigned doubleword integers in xmm3/m128, and store the quadword results in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG F4 /r",
    "Instruction": "VPMULUDQ ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmuludq",
    "Preferred": "",
    "Description": "Multiply packed unsigned doubleword integers in ymm2 by packed unsigned doubleword integers in ymm3/m256, and store the quadword results in ymm1."
  },
  {
    "Opcode": "8F /0",
    "Instruction": "POP r/m16",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "popw",
    "Preferred": "",
    "Description": "Pop top of stack into m16; increment stack pointer."
  },
  {
    "Opcode": "8F /0",
    "Instruction": "POP r/m32",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Pop top of stack into m32; increment stack pointer."
  },
  {
    "Opcode": "8F /0",
    "Instruction": "POP r/m64",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "popq",
    "Preferred": "",
    "Description": "Pop top of stack into m64; increment stack pointer. Cannot encode 32-bit operand size."
  },
  {
    "Opcode": "58 +rw",
    "Instruction": "POP r16",
    "Op/En": "O",
    "Properties": "W",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "popw",
    "Preferred": "YES",
    "Description": "Pop top of stack into r16; increment stack pointer."
  },
  {
    "Opcode": "58 +rd",
    "Instruction": "POP r32",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Pop top of stack into r32; increment stack pointer."
  },
  {
    "Opcode": "58 +rd",
    "Instruction": "POP r64",
    "Op/En": "O",
    "Properties": "W",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "popq",
    "Preferred": "YES",
    "Description": "Pop top of stack into r64; increment stack pointer. Cannot encode 32-bit operand size."
  },
  {
    "Opcode": "1F",
    "Instruction": "POP DS",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Pop top of stack into DS; increment stack pointer."
  },
  {
    "Opcode": "07",
    "Instruction": "POP ES",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Pop top of stack into ES; increment stack pointer."
  },
  {
    "Opcode": 17,
    "Instruction": "POP SS",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Pop top of stack into SS; increment stack pointer."
  },
  {
    "Opcode": "PREF.66+ 0F A1",
    "Instruction": "POP FS, p66",
    "Op/En": "NP",
    "Properties": "W, I",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "popq",
    "Preferred": "",
    "Description": "Pop top of stack into FS; increment stack pointer by 16 bits."
  },
  {
    "Opcode": "0F A1",
    "Instruction": "POP FS",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Pop top of stack into FS; increment stack pointer by 32 bits."
  },
  {
    "Opcode": "0F A1",
    "Instruction": "POP FS",
    "Op/En": "NP",
    "Properties": "W",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "popq",
    "Preferred": "",
    "Description": "Pop top of stack into FS; increment stack pointer by 64 bits."
  },
  {
    "Opcode": "PREF.66+ 0F A9",
    "Instruction": "POP GS, p66",
    "Op/En": "NP",
    "Properties": "W, I",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "popq",
    "Preferred": "",
    "Description": "Pop top of stack into GS; increment stack pointer by 16 bits."
  },
  {
    "Opcode": "0F A9",
    "Instruction": "POP GS",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Pop top of stack into GS; increment stack pointer by 32 bits."
  },
  {
    "Opcode": "0F A9",
    "Instruction": "POP GS",
    "Op/En": "NP",
    "Properties": "W",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "popq",
    "Preferred": "",
    "Description": "Pop top of stack into GS; increment stack pointer by 64 bits."
  },
  {
    "Opcode": 61,
    "Instruction": "POPA",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Pop DI, SI, BP, BX, DX, CX, and AX."
  },
  {
    "Opcode": 61,
    "Instruction": "POPAD",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Pop EDI, ESI, EBP, EBX, EDX, ECX, and EAX."
  },
  {
    "Opcode": "F3 0F B8 /r",
    "Instruction": "POPCNT r16, r/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "POPCNT",
    "AT&T Mnemonic": "popcntw",
    "Preferred": "",
    "Description": "POPCNT on r/m16"
  },
  {
    "Opcode": "F3 0F B8 /r",
    "Instruction": "POPCNT r32, r/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "POPCNT",
    "AT&T Mnemonic": "popcntl",
    "Preferred": "",
    "Description": "POPCNT on r/m32"
  },
  {
    "Opcode": "F3 REX.W+ 0F B8 /r",
    "Instruction": "POPCNT r64, r/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "POPCNT",
    "AT&T Mnemonic": "popcntq",
    "Preferred": "",
    "Description": "POPCNT on r/m64"
  },
  {
    "Opcode": "66 9D",
    "Instruction": "POPF",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "E.* RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "popfw",
    "Preferred": "",
    "Description": "Pop top of stack into lower 16 bits of EFLAGS."
  },
  {
    "Opcode": "9D",
    "Instruction": "POPFD",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Pop top of stack into EFLAGS."
  },
  {
    "Opcode": "9D",
    "Instruction": "POPFQ",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "E.* RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "popfq",
    "Preferred": "",
    "Description": "Pop top of stack and zero-extend into RFLAGS."
  },
  {
    "Opcode": "0F EB /r",
    "Instruction": "POR mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "por",
    "Preferred": "",
    "Description": "Bitwise OR of mm/m64 and mm."
  },
  {
    "Opcode": "66 0F EB /r",
    "Instruction": "POR xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "por",
    "Preferred": "",
    "Description": "Bitwise OR of xmm2/m128 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG EB /r",
    "Instruction": "VPOR xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpor",
    "Preferred": "",
    "Description": "Bitwise OR of xmm2/m128 and xmm3."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG EB /r",
    "Instruction": "VPOR ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpor",
    "Preferred": "",
    "Description": "Bitwise OR of ymm2/m256 and ymm3"
  },
  {
    "Opcode": "0F 18 /1",
    "Instruction": "PREFETCHT0 m8",
    "Op/En": "M",
    "Properties": "I",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "prefetcht0",
    "Preferred": "",
    "Description": "Move data from m8 closer to the processor using T0 hint."
  },
  {
    "Opcode": "0F 18 /2",
    "Instruction": "PREFETCHT1 m8",
    "Op/En": "M",
    "Properties": "I",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "prefetcht1",
    "Preferred": "",
    "Description": "Move data from m8 closer to the processor using T1 hint."
  },
  {
    "Opcode": "0F 18 /3",
    "Instruction": "PREFETCHT2 m8",
    "Op/En": "M",
    "Properties": "I",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "prefetcht2",
    "Preferred": "",
    "Description": "Move data from m8 closer to the processor using T2 hint."
  },
  {
    "Opcode": "0F 18 /0",
    "Instruction": "PREFETCHNTA m8",
    "Op/En": "M",
    "Properties": "I",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "prefetchnta",
    "Preferred": "",
    "Description": "Move data from m8 closer to the processor using NTA hint."
  },
  {
    "Opcode": "0F F6 /r",
    "Instruction": "PSADBW mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "psadbw",
    "Preferred": "",
    "Description": "Computes the absolute differences of the packed unsigned byte integers from mm2 /m64 and mm1; differences are then summed to produce an unsigned word integer result."
  },
  {
    "Opcode": "66 0F F6 /r",
    "Instruction": "PSADBW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psadbw",
    "Preferred": "",
    "Description": "Computes the absolute differences of the packed unsigned byte integers from xmm2 /m128 and xmm1; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG F6 /r",
    "Instruction": "VPSADBW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsadbw",
    "Preferred": "",
    "Description": "Computes the absolute differences of the packed unsigned byte integers from xmm3 /m128 and xmm2; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG F6 /r",
    "Instruction": "VPSADBW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsadbw",
    "Preferred": "",
    "Description": "Computes the absolute differences of the packed unsigned byte integers from ymm3/m256 and ymm2; then each consecutive 8 differences are summed separately to produce four unsigned word integer results."
  },
  {
    "Opcode": "0F 38 00 /r",
    "Instruction": "PSHUFB mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "pshufb",
    "Preferred": "",
    "Description": "Shuffle bytes in mm1 according to contents of mm2/m64."
  },
  {
    "Opcode": "66 0F 38 00 /r",
    "Instruction": "PSHUFB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "pshufb",
    "Preferred": "",
    "Description": "Shuffle bytes in xmm1 according to contents of xmm2/m128."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 00 /r",
    "Instruction": "VPSHUFB xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpshufb",
    "Preferred": "",
    "Description": "Shuffle bytes in xmm2 according to contents of xmm3/m128."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.WIG 00 /r",
    "Instruction": "VPSHUFB ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpshufb",
    "Preferred": "",
    "Description": "Shuffle bytes in ymm2 according to contents of ymm3/m256."
  },
  {
    "Opcode": "66 0F 70 /r ib",
    "Instruction": "PSHUFD xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pshufd",
    "Preferred": "",
    "Description": "Shuffle the doublewords in xmm2/m128 based on the encoding in imm8 and store the result in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F.WIG 70 /r ib",
    "Instruction": "VPSHUFD xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpshufd",
    "Preferred": "",
    "Description": "Shuffle the doublewords in xmm2/m128 based on the encoding in imm8 and store the result in xmm1."
  },
  {
    "Opcode": "VEX.256.66.0F.WIG 70 /r ib",
    "Instruction": "VPSHUFD ymm1, ymm2/m256, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpshufd",
    "Preferred": "",
    "Description": "Shuffle the doublewords in ymm2/m256 based on the encoding in imm8 and store the result in ymm1."
  },
  {
    "Opcode": "F3 0F 70 /r ib",
    "Instruction": "PSHUFHW xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pshufhw",
    "Preferred": "",
    "Description": "Shuffle the high words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1."
  },
  {
    "Opcode": "VEX.128.F3.0F.WIG 70 /r ib",
    "Instruction": "VPSHUFHW xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpshufhw",
    "Preferred": "",
    "Description": "Shuffle the high words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1."
  },
  {
    "Opcode": "VEX.256.F3.0F.WIG 70 /r ib",
    "Instruction": "VPSHUFHW ymm1, ymm2/m256, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpshufhw",
    "Preferred": "",
    "Description": "Shuffle the high words in ymm2/m256 based on the encoding in imm8 and store the result in ymm1."
  },
  {
    "Opcode": "F2 0F 70 /r ib",
    "Instruction": "PSHUFLW xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pshuflw",
    "Preferred": "",
    "Description": "Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1."
  },
  {
    "Opcode": "VEX.128.F2.0F.WIG 70 /r ib",
    "Instruction": "VPSHUFLW xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpshuflw",
    "Preferred": "",
    "Description": "Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1."
  },
  {
    "Opcode": "VEX.256.F2.0F.WIG 70 /r ib",
    "Instruction": "VPSHUFLW ymm1, ymm2/m256, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpshuflw",
    "Preferred": "",
    "Description": "Shuffle the low words in ymm2/m256 based on the encoding in imm8 and store the result in ymm1."
  },
  {
    "Opcode": "0F 70 /r ib",
    "Instruction": "PSHUFW mm1, mm2/m64, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "pshufw",
    "Preferred": "",
    "Description": "Shuffle the words in mm2/m64 based on the encoding in imm8 and store the result in mm1."
  },
  {
    "Opcode": "0F 38 08 /r",
    "Instruction": "PSIGNB mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "psignb",
    "Preferred": "",
    "Description": "Negate/zero/preserve packed byte integers in mm1 depending on the corresponding sign in mm2/m64"
  },
  {
    "Opcode": "66 0F 38 08 /r",
    "Instruction": "PSIGNB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "psignb",
    "Preferred": "",
    "Description": "Negate/zero/preserve packed byte integers in xmm1 depending on the corresponding sign in xmm2/m128."
  },
  {
    "Opcode": "0F 38 09 /r",
    "Instruction": "PSIGNW mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "psignw",
    "Preferred": "",
    "Description": "Negate/zero/preserve packed word integers in mm1 depending on the corresponding sign in mm2/m128."
  },
  {
    "Opcode": "66 0F 38 09 /r",
    "Instruction": "PSIGNW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "psignw",
    "Preferred": "",
    "Description": "Negate/zero/preserve packed word integers in xmm1 depending on the corresponding sign in xmm2/m128."
  },
  {
    "Opcode": "0F 38 0A /r",
    "Instruction": "PSIGND mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "psignd",
    "Preferred": "",
    "Description": "Negate/zero/preserve packed doubleword integers in mm1 depending on the corresponding sign in mm2/m128."
  },
  {
    "Opcode": "66 0F 38 0A /r",
    "Instruction": "PSIGND xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSSE3",
    "AT&T Mnemonic": "psignd",
    "Preferred": "",
    "Description": "Negate/zero/preserve packed doubleword integers in xmm1 depending on the corresponding sign in xmm2/m128."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 08 /r",
    "Instruction": "VPSIGNB xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsignb",
    "Preferred": "",
    "Description": "Negate/zero/preserve packed byte integers in xmm2 depending on the corresponding sign in xmm3/m128."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 09 /r",
    "Instruction": "VPSIGNW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsignw",
    "Preferred": "",
    "Description": "Negate/zero/preserve packed word integers in xmm2 depending on the corresponding sign in xmm3/m128."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.WIG 0A /r",
    "Instruction": "VPSIGND xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsignd",
    "Preferred": "",
    "Description": "Negate/zero/preserve packed doubleword integers in xmm2 depending on the corresponding sign in xmm3/m128."
  },
  {
    "Opcode": "66 0F 73 /7 ib",
    "Instruction": "PSLLDQ xmm1, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pslldq",
    "Preferred": "",
    "Description": "Shift xmm1 left by imm8 bytes while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDD.128.66.0F.WIG 73 /7 ib",
    "Instruction": "VPSLLDQ xmm1, xmm2, imm8",
    "Op/En": "VMI",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpslldq",
    "Preferred": "",
    "Description": "Shift xmm2 left by imm8 bytes while shifting in 0s and store result in xmm1."
  },
  {
    "Opcode": "VEX.NDD.256.66.0F.WIG 73 /7 ib",
    "Instruction": "VPSLLDQ ymm1, ymm2, imm8",
    "Op/En": "VMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpslldq",
    "Preferred": "",
    "Description": "Shift ymm2 left by imm8 bytes while shifting in 0s and store result in ymm1."
  },
  {
    "Opcode": "0F F1 /r",
    "Instruction": "PSLLW mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psllw",
    "Preferred": "",
    "Description": "Shift words in mm left mm/m64 while shifting in 0s."
  },
  {
    "Opcode": "66 0F F1 /r",
    "Instruction": "PSLLW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psllw",
    "Preferred": "",
    "Description": "Shift words in xmm1 left by xmm2/m128 while shifting in 0s."
  },
  {
    "Opcode": "0F 71 /6 ib",
    "Instruction": "PSLLW mm1, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psllw",
    "Preferred": "",
    "Description": "Shift words in mm left by imm8 while shifting in 0s."
  },
  {
    "Opcode": "66 0F 71 /6 ib",
    "Instruction": "PSLLW xmm1, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psllw",
    "Preferred": "YES",
    "Description": "Shift words in xmm1 left by imm8 while shifting in 0s."
  },
  {
    "Opcode": "0F F2 /r",
    "Instruction": "PSLLD mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "pslld",
    "Preferred": "",
    "Description": "Shift doublewords in mm left by mm/m64 while shifting in 0s."
  },
  {
    "Opcode": "66 0F F2 /r",
    "Instruction": "PSLLD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pslld",
    "Preferred": "",
    "Description": "Shift doublewords in xmm1 left by xmm2/m128 while shifting in 0s."
  },
  {
    "Opcode": "0F 72 /6 ib",
    "Instruction": "PSLLD mm, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "pslld",
    "Preferred": "",
    "Description": "Shift doublewords in mm left by imm8 while shifting in 0s."
  },
  {
    "Opcode": "66 0F 72 /6 ib",
    "Instruction": "PSLLD xmm1, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pslld",
    "Preferred": "",
    "Description": "Shift doublewords in xmm1 left by imm8 while shifting in 0s."
  },
  {
    "Opcode": "0F F3 /r",
    "Instruction": "PSLLQ mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psllq",
    "Preferred": "",
    "Description": "Shift quadword in mm left by mm/m64 while shifting in 0s."
  },
  {
    "Opcode": "66 0F F3 /r",
    "Instruction": "PSLLQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psllq",
    "Preferred": "",
    "Description": "Shift quadwords in xmm1 left by xmm2/m128 while shifting in 0s."
  },
  {
    "Opcode": "0F 73 /6 ib",
    "Instruction": "PSLLQ mm, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psllq",
    "Preferred": "",
    "Description": "Shift quadword in mm left by imm8 while shifting in 0s."
  },
  {
    "Opcode": "66 0F 73 /6 ib",
    "Instruction": "PSLLQ xmm1, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psllq",
    "Preferred": "",
    "Description": "Shift quadwords in xmm1 left by imm8 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG F1 /r",
    "Instruction": "VPSLLW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsllw",
    "Preferred": "",
    "Description": "Shift words in xmm2 left by amount specified in xmm3/m128 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDD.128.66.0F.WIG 71 /6 ib",
    "Instruction": "VPSLLW xmm1, xmm2, imm8",
    "Op/En": "VMI",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsllw",
    "Preferred": "",
    "Description": "Shift words in xmm2 left by imm8 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG F2 /r",
    "Instruction": "VPSLLD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpslld",
    "Preferred": "",
    "Description": "Shift doublewords in xmm2 left by amount specified in xmm3/m128 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDD.128.66.0F.WIG 72 /6 ib",
    "Instruction": "VPSLLD xmm1, xmm2, imm8",
    "Op/En": "VMI",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpslld",
    "Preferred": "",
    "Description": "Shift doublewords in xmm2 left by imm8 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG F3 /r",
    "Instruction": "VPSLLQ xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsllq",
    "Preferred": "",
    "Description": "Shift quadwords in xmm2 left by amount specified in xmm3/m128 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDD.128.66.0F.WIG 73 /6 ib",
    "Instruction": "VPSLLQ xmm1, xmm2, imm8",
    "Op/En": "VMI",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsllq",
    "Preferred": "",
    "Description": "Shift quadwords in xmm2 left by imm8 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG F1 /r",
    "Instruction": "VPSLLW ymm1, ymm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsllw",
    "Preferred": "",
    "Description": "Shift words in ymm2 left by amount specified in xmm3/m128 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDD.256.66.0F.WIG 71 /6 ib",
    "Instruction": "VPSLLW ymm1, ymm2, imm8",
    "Op/En": "VMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsllw",
    "Preferred": "",
    "Description": "Shift words in ymm2 left by imm8 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG F2 /r",
    "Instruction": "VPSLLD ymm1, ymm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpslld",
    "Preferred": "",
    "Description": "Shift doublewords in ymm2 left by amount specified in xmm3/m128 while shifting in 0s"
  },
  {
    "Opcode": "VEX.NDD.256.66.0F.WIG 72 /6 ib",
    "Instruction": "VPSLLD ymm1, ymm2, imm8",
    "Op/En": "VMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpslld",
    "Preferred": "",
    "Description": "Shift doublewords in ymm2 left by imm8 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG F3 /r",
    "Instruction": "VPSLLQ ymm1, ymm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsllq",
    "Preferred": "",
    "Description": "Shift quadwords in ymm2 left by amount specified in xmm3/m128 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDD.256.66.0F.WIG 73 /6 ib",
    "Instruction": "VPSLLQ ymm1, ymm2, imm8",
    "Op/En": "VMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsllq",
    "Preferred": "",
    "Description": "Shift quadwords in ymm2 left by imm8 while shifting in 0s."
  },
  {
    "Opcode": "0F E1 /r",
    "Instruction": "PSRAW mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psraw",
    "Preferred": "",
    "Description": "Shift words in mm right by mm/m64 while shifting in sign bits."
  },
  {
    "Opcode": "66 0F E1 /r",
    "Instruction": "PSRAW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psraw",
    "Preferred": "",
    "Description": "Shift words in xmm1 right by xmm2/m128 while shifting in sign bits."
  },
  {
    "Opcode": "0F 71 /4 ib",
    "Instruction": "PSRAW mm, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psraw",
    "Preferred": "",
    "Description": "Shift words in mm right by imm8 while shifting in sign bits"
  },
  {
    "Opcode": "66 0F 71 /4 ib",
    "Instruction": "PSRAW xmm1, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psraw",
    "Preferred": "",
    "Description": "Shift words in xmm1 right by imm8 while shifting in sign bits"
  },
  {
    "Opcode": "0F E2 /r",
    "Instruction": "PSRAD mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psrad",
    "Preferred": "",
    "Description": "Shift doublewords in mm right by mm/m64 while shifting in sign bits."
  },
  {
    "Opcode": "66 0F E2 /r",
    "Instruction": "PSRAD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psrad",
    "Preferred": "",
    "Description": "Shift doubleword in xmm1 right by xmm2 /m128 while shifting in sign bits."
  },
  {
    "Opcode": "0F 72 /4 ib",
    "Instruction": "PSRAD mm, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psrad",
    "Preferred": "",
    "Description": "Shift doublewords in mm right by imm8 while shifting in sign bits."
  },
  {
    "Opcode": "66 0F 72 /4 ib",
    "Instruction": "PSRAD xmm1, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psrad",
    "Preferred": "",
    "Description": "Shift doublewords in xmm1 right by imm8 while shifting in sign bits."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG E1 /r",
    "Instruction": "VPSRAW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsraw",
    "Preferred": "",
    "Description": "Shift words in xmm2 right by amount specified in xmm3/m128 while shifting in sign bits."
  },
  {
    "Opcode": "VEX.NDD.128.66.0F.WIG 71 /4 ib",
    "Instruction": "VPSRAW xmm1, xmm2, imm8",
    "Op/En": "VMI",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsraw",
    "Preferred": "",
    "Description": "Shift words in xmm2 right by imm8 while shifting in sign bits."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG E2 /r",
    "Instruction": "VPSRAD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsrad",
    "Preferred": "",
    "Description": "Shift doublewords in xmm2 right by amount specified in xmm3/m128 while shifting in sign bits."
  },
  {
    "Opcode": "VEX.NDD.128.66.0F.WIG 72 /4 ib",
    "Instruction": "VPSRAD xmm1, xmm2, imm8",
    "Op/En": "VMI",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsrad",
    "Preferred": "",
    "Description": "Shift doublewords in xmm2 right by imm8 while shifting in sign bits."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG E1 /r",
    "Instruction": "VPSRAW ymm1, ymm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsraw",
    "Preferred": "",
    "Description": "Shift words in ymm2 right by amount specified in xmm3/m128 while shifting in sign bits."
  },
  {
    "Opcode": "VEX.NDD.256.66.0F.WIG 71 /4 ib",
    "Instruction": "VPSRAW ymm1, ymm2, imm8",
    "Op/En": "VMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsraw",
    "Preferred": "",
    "Description": "Shift words in ymm2 right by imm8 while shifting in sign bits."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG E2 /r",
    "Instruction": "VPSRAD ymm1, ymm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsrad",
    "Preferred": "",
    "Description": "Shift doublewords in ymm2 right by amount specified in xmm3/m128 while shifting in sign bits."
  },
  {
    "Opcode": "VEX.NDD.256.66.0F.WIG 72 /4 ib",
    "Instruction": "VPSRAD ymm1, ymm2, imm8",
    "Op/En": "VMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsrad",
    "Preferred": "",
    "Description": "Shift doublewords in ymm2 right by imm8 while shifting in sign bits."
  },
  {
    "Opcode": "66 0F 73 /3 ib",
    "Instruction": "PSRLDQ xmm1, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psrldq",
    "Preferred": "",
    "Description": "Shift xmm1 right by imm8 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDD.128.66.0F.WIG 73 /3 ib",
    "Instruction": "VPSRLDQ xmm1, xmm2, imm8",
    "Op/En": "VMI",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsrldq",
    "Preferred": "",
    "Description": "Shift xmm2 right by imm8 bytes while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDD.256.66.0F.WIG 73 /3 ib",
    "Instruction": "VPSRLDQ ymm1, ymm2, imm8",
    "Op/En": "VMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsrldq",
    "Preferred": "",
    "Description": "Shift ymm1 right by imm8 bytes while shifting in 0s."
  },
  {
    "Opcode": "0F D1 /r",
    "Instruction": "PSRLW mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psrlw",
    "Preferred": "",
    "Description": "Shift words in mm right by amount specified in mm/m64 while shifting in 0s."
  },
  {
    "Opcode": "66 0F D1 /r",
    "Instruction": "PSRLW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psrlw",
    "Preferred": "",
    "Description": "Shift words in xmm1 right by amount specified in xmm2/m128 while shifting in 0s."
  },
  {
    "Opcode": "0F 71 /2 ib",
    "Instruction": "PSRLW mm, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psrlw",
    "Preferred": "",
    "Description": "Shift words in mm right by imm8 while shifting in 0s."
  },
  {
    "Opcode": "66 0F 71 /2 ib",
    "Instruction": "PSRLW xmm1, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psrlw",
    "Preferred": "",
    "Description": "Shift words in xmm1 right by imm8 while shifting in 0s."
  },
  {
    "Opcode": "0F D2 /r",
    "Instruction": "PSRLD mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psrld",
    "Preferred": "",
    "Description": "Shift doublewords in mm right by amount specified in mm/m64 while shifting in 0s."
  },
  {
    "Opcode": "66 0F D2 /r",
    "Instruction": "PSRLD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psrld",
    "Preferred": "",
    "Description": "Shift doublewords in xmm1 right by amount specified in xmm2 /m128 while shifting in 0s."
  },
  {
    "Opcode": "0F 72 /2 ib",
    "Instruction": "PSRLD mm, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psrld",
    "Preferred": "",
    "Description": "Shift doublewords in mm right by imm8 while shifting in 0s."
  },
  {
    "Opcode": "66 0F 72 /2 ib",
    "Instruction": "PSRLD xmm1, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psrld",
    "Preferred": "",
    "Description": "Shift doublewords in xmm1 right by imm8 while shifting in 0s."
  },
  {
    "Opcode": "0F D3 /r",
    "Instruction": "PSRLQ mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psrlq",
    "Preferred": "",
    "Description": "Shift mm right by amount specified in mm/m64 while shifting in 0s."
  },
  {
    "Opcode": "66 0F D3 /r",
    "Instruction": "PSRLQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psrlq",
    "Preferred": "",
    "Description": "Shift quadwords in xmm1 right by amount specified in xmm2/m128 while shifting in 0s."
  },
  {
    "Opcode": "0F 73 /2 ib",
    "Instruction": "PSRLQ mm, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psrlq",
    "Preferred": "",
    "Description": "Shift mm right by imm8 while shifting in 0s."
  },
  {
    "Opcode": "66 0F 73 /2 ib",
    "Instruction": "PSRLQ xmm1, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psrlq",
    "Preferred": "",
    "Description": "Shift quadwords in xmm1 right by imm8 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG D1 /r",
    "Instruction": "VPSRLW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsrlw",
    "Preferred": "",
    "Description": "Shift words in xmm2 right by amount specified in xmm3/m128 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDD.128.66.0F.WIG 71 /2 ib",
    "Instruction": "VPSRLW xmm1, xmm2, imm8",
    "Op/En": "VMI",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsrlw",
    "Preferred": "",
    "Description": "Shift words in xmm2 right by imm8 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG D2 /r",
    "Instruction": "VPSRLD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsrld",
    "Preferred": "",
    "Description": "Shift doublewords in xmm2 right by amount specified in xmm3/m128 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDD.128.66.0F.WIG 72 /2 ib",
    "Instruction": "VPSRLD xmm1, xmm2, imm8",
    "Op/En": "VMI",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsrld",
    "Preferred": "",
    "Description": "Shift doublewords in xmm2 right by imm8 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG D3 /r",
    "Instruction": "VPSRLQ xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsrlq",
    "Preferred": "",
    "Description": "Shift quadwords in xmm2 right by amount specified in xmm3/m128 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDD.128.66.0F.WIG 73 /2 ib",
    "Instruction": "VPSRLQ xmm1, xmm2, imm8",
    "Op/En": "VMI",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsrlq",
    "Preferred": "",
    "Description": "Shift quadwords in xmm2 right by imm8 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG D1 /r",
    "Instruction": "VPSRLW ymm1, ymm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsrlw",
    "Preferred": "",
    "Description": "Shift words in ymm2 right by amount specified in xmm3/m128 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDD.256.66.0F.WIG 71 /2 ib",
    "Instruction": "VPSRLW ymm1, ymm2, imm8",
    "Op/En": "VMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsrlw",
    "Preferred": "",
    "Description": "Shift words in ymm2 right by imm8 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG D2 /r",
    "Instruction": "VPSRLD ymm1, ymm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsrld",
    "Preferred": "",
    "Description": "Shift doublewords in ymm2 right by amount specified in xmm3/m128 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDD.256.66.0F.WIG 72 /2 ib",
    "Instruction": "VPSRLD ymm1, ymm2, imm8",
    "Op/En": "VMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsrld",
    "Preferred": "",
    "Description": "Shift doublewords in ymm2 right by imm8 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG D3 /r",
    "Instruction": "VPSRLQ ymm1, ymm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsrlq",
    "Preferred": "",
    "Description": "Shift quadwords in ymm2 right by amount specified in xmm3/m128 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDD.256.66.0F.WIG 73 /2 ib",
    "Instruction": "VPSRLQ ymm1, ymm2, imm8",
    "Op/En": "VMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsrlq",
    "Preferred": "",
    "Description": "Shift quadwords in ymm2 right by imm8 while shifting in 0s."
  },
  {
    "Opcode": "0F F8 /r",
    "Instruction": "PSUBB mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psubb",
    "Preferred": "",
    "Description": "Subtract packed byte integers in mm/m64 from packed byte integers in mm."
  },
  {
    "Opcode": "66 0F F8 /r",
    "Instruction": "PSUBB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psubb",
    "Preferred": "",
    "Description": "Subtract packed byte integers in xmm2/m128 from packed byte integers in xmm1."
  },
  {
    "Opcode": "0F F9 /r",
    "Instruction": "PSUBW mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psubw",
    "Preferred": "",
    "Description": "Subtract packed word integers in mm/m64 from packed word integers in mm."
  },
  {
    "Opcode": "66 0F F9 /r",
    "Instruction": "PSUBW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psubw",
    "Preferred": "",
    "Description": "Subtract packed word integers in xmm2/m128 from packed word integers in xmm1."
  },
  {
    "Opcode": "0F FA /r",
    "Instruction": "PSUBD mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psubd",
    "Preferred": "",
    "Description": "Subtract packed doubleword integers in mm/m64 from packed doubleword integers in mm."
  },
  {
    "Opcode": "66 0F FA /r",
    "Instruction": "PSUBD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psubd",
    "Preferred": "",
    "Description": "Subtract packed doubleword integers in xmm2/mem128 from packed doubleword integers in xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG F8 /r",
    "Instruction": "VPSUBB xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsubb",
    "Preferred": "",
    "Description": "Subtract packed byte integers in xmm3/m128 from xmm2."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG F9 /r",
    "Instruction": "VPSUBW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsubw",
    "Preferred": "",
    "Description": "Subtract packed word integers in xmm3/m128 from xmm2."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG FA /r",
    "Instruction": "VPSUBD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsubd",
    "Preferred": "",
    "Description": "Subtract packed doubleword integers in xmm3/m128 from xmm2."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG F8 /r",
    "Instruction": "VPSUBB ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsubb",
    "Preferred": "",
    "Description": "Subtract packed byte integers in ymm3/m256 from ymm2."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG F9 /r",
    "Instruction": "VPSUBW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsubw",
    "Preferred": "",
    "Description": "Subtract packed word integers in ymm3/m256 from ymm2."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG FA /r",
    "Instruction": "VPSUBD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsubd",
    "Preferred": "",
    "Description": "Subtract packed doubleword integers in ymm3/m256 from ymm2."
  },
  {
    "Opcode": "0F FB /r",
    "Instruction": "PSUBQ mm1, mm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psubq",
    "Preferred": "",
    "Description": "Subtract quadword integer in mm1 from mm2 /m64."
  },
  {
    "Opcode": "66 0F FB /r",
    "Instruction": "PSUBQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psubq",
    "Preferred": "",
    "Description": "Subtract packed quadword integers in xmm1 from xmm2 /m128."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG FB /r",
    "Instruction": "VPSUBQ xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsubq",
    "Preferred": "",
    "Description": "Subtract packed quadword integers in xmm3/m128 from xmm2."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG FB /r",
    "Instruction": "VPSUBQ ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsubq",
    "Preferred": "",
    "Description": "Subtract packed quadword integers in ymm3/m256 from ymm2."
  },
  {
    "Opcode": "0F E8 /r",
    "Instruction": "PSUBSB mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psubsb",
    "Preferred": "",
    "Description": "Subtract signed packed bytes in mm/m64 from signed packed bytes in mm and saturate results."
  },
  {
    "Opcode": "66 0F E8 /r",
    "Instruction": "PSUBSB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psubsb",
    "Preferred": "",
    "Description": "Subtract packed signed byte integers in xmm2/m128 from packed signed byte integers in xmm1 and saturate results."
  },
  {
    "Opcode": "0F E9 /r",
    "Instruction": "PSUBSW mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psubsw",
    "Preferred": "",
    "Description": "Subtract signed packed words in mm/m64 from signed packed words in mm and saturate results."
  },
  {
    "Opcode": "66 0F E9 /r",
    "Instruction": "PSUBSW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psubsw",
    "Preferred": "",
    "Description": "Subtract packed signed word integers in xmm2/m128 from packed signed word integers in xmm1 and saturate results."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG E8 /r",
    "Instruction": "VPSUBSB xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsubsb",
    "Preferred": "",
    "Description": "Subtract packed signed byte integers in xmm3/m128 from packed signed byte integers in xmm2 and saturate results."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG E9 /r",
    "Instruction": "VPSUBSW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsubsw",
    "Preferred": "",
    "Description": "Subtract packed signed word integers in xmm3/m128 from packed signed word integers in xmm2 and saturate results."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG E8 /r",
    "Instruction": "VPSUBSB ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsubsb",
    "Preferred": "",
    "Description": "Subtract packed signed byte integers in ymm3/m256 from packed signed byte integers in ymm2 and saturate results."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG E9 /r",
    "Instruction": "VPSUBSW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsubsw",
    "Preferred": "",
    "Description": "Subtract packed signed word integers in ymm3/m256 from packed signed word integers in ymm2 and saturate results."
  },
  {
    "Opcode": "0F D8 /r",
    "Instruction": "PSUBUSB mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psubusb",
    "Preferred": "",
    "Description": "Subtract unsigned packed bytes in mm/m64 from unsigned packed bytes in mm and saturate result."
  },
  {
    "Opcode": "66 0F D8 /r",
    "Instruction": "PSUBUSB xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psubusb",
    "Preferred": "",
    "Description": "Subtract packed unsigned byte integers in xmm2/m128 from packed unsigned byte integers in xmm1 and saturate result."
  },
  {
    "Opcode": "0F D9 /r",
    "Instruction": "PSUBUSW mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "psubusw",
    "Preferred": "",
    "Description": "Subtract unsigned packed words in mm/m64 from unsigned packed words in mm and saturate result."
  },
  {
    "Opcode": "66 0F D9 /r",
    "Instruction": "PSUBUSW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "psubusw",
    "Preferred": "",
    "Description": "Subtract packed unsigned word integers in xmm2/m128 from packed unsigned word integers in xmm1 and saturate result."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG D8 /r",
    "Instruction": "VPSUBUSB xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsubusb",
    "Preferred": "",
    "Description": "Subtract packed unsigned byte integers in xmm3/m128 from packed unsigned byte integers in xmm2 and saturate result."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG D9 /r",
    "Instruction": "VPSUBUSW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpsubusw",
    "Preferred": "",
    "Description": "Subtract packed unsigned word integers in xmm3/m128 from packed unsigned word integers in xmm2 and saturate result."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG D8 /r",
    "Instruction": "VPSUBUSB ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsubusb",
    "Preferred": "",
    "Description": "Subtract packed unsigned byte integers in ymm3/m256 from packed unsigned byte integers in ymm2 and saturate result."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG D9 /r",
    "Instruction": "VPSUBUSW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsubusw",
    "Preferred": "",
    "Description": "Subtract packed unsigned word integers in ymm3/m256 from packed unsigned word integers in ymm2 and saturate result."
  },
  {
    "Opcode": "66 0F 38 17 /r",
    "Instruction": "PTEST xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "ptest",
    "Preferred": "",
    "Description": "Set ZF if xmm2/m128 AND xmm1 result is all 0s. Set CF if xmm2/m128 AND NOT xmm1 result is all 0s."
  },
  {
    "Opcode": "VEX.128.66.0F38.WIG 17 /r",
    "Instruction": "VPTEST xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vptest",
    "Preferred": "",
    "Description": "Set ZF and CF depending on bitwise AND and ANDN of sources."
  },
  {
    "Opcode": "VEX.256.66.0F38.WIG 17 /r",
    "Instruction": "VPTEST ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vptest",
    "Preferred": "",
    "Description": "Set ZF and CF depending on bitwise AND and ANDN of sources."
  },
  {
    "Opcode": "0F 68 /r",
    "Instruction": "PUNPCKHBW mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "punpckhbw",
    "Preferred": "",
    "Description": "Unpack and interleave high-order bytes from mm and mm/m64 into mm."
  },
  {
    "Opcode": "66 0F 68 /r",
    "Instruction": "PUNPCKHBW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "punpckhbw",
    "Preferred": "",
    "Description": "Unpack and interleave high-order bytes from xmm1 and xmm2/m128 into xmm1."
  },
  {
    "Opcode": "0F 69 /r",
    "Instruction": "PUNPCKHWD mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "punpckhwd",
    "Preferred": "",
    "Description": "Unpack and interleave high-order words from mm and mm/m64 into mm."
  },
  {
    "Opcode": "66 0F 69 /r",
    "Instruction": "PUNPCKHWD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "punpckhwd",
    "Preferred": "",
    "Description": "Unpack and interleave high-order words from xmm1 and xmm2/m128 into xmm1."
  },
  {
    "Opcode": "0F 6A /r",
    "Instruction": "PUNPCKHDQ mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "punpckhdq",
    "Preferred": "",
    "Description": "Unpack and interleave high-order doublewords from mm and mm/m64 into mm."
  },
  {
    "Opcode": "66 0F 6A /r",
    "Instruction": "PUNPCKHDQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "punpckhdq",
    "Preferred": "",
    "Description": "Unpack and interleave high-order doublewords from xmm1 and xmm2/m128 into xmm1."
  },
  {
    "Opcode": "66 0F 6D /r",
    "Instruction": "PUNPCKHQDQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "punpckhqdq",
    "Preferred": "",
    "Description": "Unpack and interleave high-order quadwords from xmm1 and xmm2/m128 into xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 68 /r",
    "Instruction": "VPUNPCKHBW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpunpckhbw",
    "Preferred": "",
    "Description": "Interleave high-order bytes from xmm2 and xmm3/m128 into xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 69 /r",
    "Instruction": "VPUNPCKHWD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpunpckhwd",
    "Preferred": "",
    "Description": "Interleave high-order words from xmm2 and xmm3/m128 into xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 6A /r",
    "Instruction": "VPUNPCKHDQ xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpunpckhdq",
    "Preferred": "",
    "Description": "Interleave high-order doublewords from xmm2 and xmm3/m128 into xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 6D /r",
    "Instruction": "VPUNPCKHQDQ xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpunpckhqdq",
    "Preferred": "",
    "Description": "Interleave high-order quadword from xmm2 and xmm3/m128 into xmm1 register."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 68 /r",
    "Instruction": "VPUNPCKHBW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpunpckhbw",
    "Preferred": "",
    "Description": "Interleave high-order bytes from ymm2 and ymm3/m256 into ymm1 register."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 69 /r",
    "Instruction": "VPUNPCKHWD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpunpckhwd",
    "Preferred": "",
    "Description": "Interleave high-order words from ymm2 and ymm3/m256 into ymm1 register."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 6A /r",
    "Instruction": "VPUNPCKHDQ ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpunpckhdq",
    "Preferred": "",
    "Description": "Interleave high-order doublewords from ymm2 and ymm3/m256 into ymm1 register."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 6D /r",
    "Instruction": "VPUNPCKHQDQ ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpunpckhqdq",
    "Preferred": "",
    "Description": "Interleave high-order quadword from ymm2 and ymm3/m256 into ymm1 register."
  },
  {
    "Opcode": "0F 60 /r",
    "Instruction": "PUNPCKLBW mm, mm/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "punpcklbw",
    "Preferred": "",
    "Description": "Interleave low-order bytes from mm and mm/m32 into mm."
  },
  {
    "Opcode": "66 0F 60 /r",
    "Instruction": "PUNPCKLBW xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "punpcklbw",
    "Preferred": "",
    "Description": "Interleave low-order bytes from xmm1 and xmm2/m128 into xmm1."
  },
  {
    "Opcode": "0F 61 /r",
    "Instruction": "PUNPCKLWD mm, mm/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "punpcklwd",
    "Preferred": "",
    "Description": "Interleave low-order words from mm and mm/m32 into mm."
  },
  {
    "Opcode": "66 0F 61 /r",
    "Instruction": "PUNPCKLWD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "punpcklwd",
    "Preferred": "",
    "Description": "Interleave low-order words from xmm1 and xmm2/m128 into xmm1."
  },
  {
    "Opcode": "0F 62 /r",
    "Instruction": "PUNPCKLDQ mm, mm/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "punpckldq",
    "Preferred": "",
    "Description": "Interleave low-order doublewords from mm and mm/m32 into mm."
  },
  {
    "Opcode": "66 0F 62 /r",
    "Instruction": "PUNPCKLDQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "punpckldq",
    "Preferred": "",
    "Description": "Interleave low-order doublewords from xmm1 and xmm2/m128 into xmm1."
  },
  {
    "Opcode": "66 0F 6C /r",
    "Instruction": "PUNPCKLQDQ xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "punpcklqdq",
    "Preferred": "",
    "Description": "Interleave low-order quadword from xmm1 and xmm2/m128 into xmm1 register."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 60 /r",
    "Instruction": "VPUNPCKLBW xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpunpcklbw",
    "Preferred": "",
    "Description": "Interleave low-order bytes from xmm2 and xmm3/m128 into xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 61 /r",
    "Instruction": "VPUNPCKLWD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpunpcklwd",
    "Preferred": "",
    "Description": "Interleave low-order words from xmm2 and xmm3/m128 into xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 62 /r",
    "Instruction": "VPUNPCKLDQ xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpunpckldq",
    "Preferred": "",
    "Description": "Interleave low-order doublewords from xmm2 and xmm3/m128 into xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 6C /r",
    "Instruction": "VPUNPCKLQDQ xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpunpcklqdq",
    "Preferred": "",
    "Description": "Interleave low-order quadword from xmm2 and xmm3/m128 into xmm1 register."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 60 /r",
    "Instruction": "VPUNPCKLBW ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpunpcklbw",
    "Preferred": "",
    "Description": "Interleave low-order bytes from ymm2 and ymm3/m256 into ymm1 register."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 61 /r",
    "Instruction": "VPUNPCKLWD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpunpcklwd",
    "Preferred": "",
    "Description": "Interleave low-order words from ymm2 and ymm3/m256 into ymm1 register."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 62 /r",
    "Instruction": "VPUNPCKLDQ ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpunpckldq",
    "Preferred": "",
    "Description": "Interleave low-order doublewords from ymm2 and ymm3/m256 into ymm1 register."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 6C /r",
    "Instruction": "VPUNPCKLQDQ ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpunpcklqdq",
    "Preferred": "",
    "Description": "Interleave low-order quadword from ymm2 and ymm3/m256 into ymm1 register."
  },
  {
    "Opcode": "FF /6",
    "Instruction": "PUSH r/m16",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "pushw",
    "Preferred": "",
    "Description": "Push r/m16."
  },
  {
    "Opcode": "FF /6",
    "Instruction": "PUSH r/m32",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Push r/m32."
  },
  {
    "Opcode": "FF /6",
    "Instruction": "PUSH r/m64",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "pushq",
    "Preferred": "",
    "Description": "Push r/m64."
  },
  {
    "Opcode": "50 +rw",
    "Instruction": "PUSH r16",
    "Op/En": "O",
    "Properties": "R",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "pushw",
    "Preferred": "YES",
    "Description": "Push r16."
  },
  {
    "Opcode": "50 +rd",
    "Instruction": "PUSH r32",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Push r32."
  },
  {
    "Opcode": "50 +rd",
    "Instruction": "PUSH r64",
    "Op/En": "O",
    "Properties": "R",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "pushq",
    "Preferred": "YES",
    "Description": "Push r64."
  },
  {
    "Opcode": "6A",
    "Instruction": "PUSHQ imm8",
    "Op/En": "I",
    "Properties": "R",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "pushq",
    "Preferred": "",
    "Description": "Push imm8 (sign-extended to 64-bits)."
  },
  {
    "Opcode": "66 6A",
    "Instruction": "PUSHW imm8",
    "Op/En": "I",
    "Properties": "R",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "pushw",
    "Preferred": "",
    "Description": "Push imm8 (sign-extended to 16-bits)."
  },
  {
    "Opcode": 68,
    "Instruction": "PUSHQ imm16",
    "Op/En": "I",
    "Properties": "R",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "pushq",
    "Preferred": "",
    "Description": "Push imm16 (sign-extended to 64-bits)."
  },
  {
    "Opcode": "66 68",
    "Instruction": "PUSHW imm16",
    "Op/En": "I",
    "Properties": "R",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "pushw",
    "Preferred": "",
    "Description": "Push imm16 (sign-extended to 16-bits)."
  },
  {
    "Opcode": 68,
    "Instruction": "PUSHQ imm32",
    "Op/En": "I",
    "Properties": "R",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "pushq",
    "Preferred": "",
    "Description": "Push imm32 (sign-extended to 64-bits)."
  },
  {
    "Opcode": "0E",
    "Instruction": "PUSH CS",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Push CS."
  },
  {
    "Opcode": 16,
    "Instruction": "PUSH SS",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Push SS."
  },
  {
    "Opcode": "1E",
    "Instruction": "PUSH DS",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Push DS."
  },
  {
    "Opcode": "06",
    "Instruction": "PUSH ES",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Push ES."
  },
  {
    "Opcode": "0F A0",
    "Instruction": "PUSH FS",
    "Op/En": "NP",
    "Properties": "R",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "pushq",
    "Preferred": "",
    "Description": "Push FS."
  },
  {
    "Opcode": "0F A8",
    "Instruction": "PUSH GS",
    "Op/En": "NP",
    "Properties": "R",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "pushq",
    "Preferred": "",
    "Description": "Push GS."
  },
  {
    "Opcode": 60,
    "Instruction": "PUSHA",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Push AX, CX, DX, BX, original SP, BP, SI, and DI."
  },
  {
    "Opcode": 60,
    "Instruction": "PUSHAD",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Push EAX, ECX, EDX, EBX, original ESP, EBP, ESI, and EDI."
  },
  {
    "Opcode": "66 9C",
    "Instruction": "PUSHF",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.* RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "pushfw",
    "Preferred": "",
    "Description": "Push lower 16 bits of EFLAGS."
  },
  {
    "Opcode": "9C",
    "Instruction": "PUSHFD",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NE",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Push EFLAGS."
  },
  {
    "Opcode": "9C",
    "Instruction": "PUSHFQ",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.* RSP",
    "Implicit Write": "RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "pushfq",
    "Preferred": "",
    "Description": "Push RFLAGS."
  },
  {
    "Opcode": "0F EF /r",
    "Instruction": "PXOR mm, mm/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MMX",
    "AT&T Mnemonic": "pxor",
    "Preferred": "",
    "Description": "Bitwise XOR of mm/m64 and mm."
  },
  {
    "Opcode": "66 0F EF /r",
    "Instruction": "PXOR xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "pxor",
    "Preferred": "",
    "Description": "Bitwise XOR of xmm2/m128 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG EF /r",
    "Instruction": "VPXOR xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpxor",
    "Preferred": "",
    "Description": "Bitwise XOR of xmm3/m128 and xmm2."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG EF /r",
    "Instruction": "VPXOR ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpxor",
    "Preferred": "",
    "Description": "Bitwise XOR of ymm3/m256 and ymm2."
  },
  {
    "Opcode": "D0 /2",
    "Instruction": "RCL r/m8, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rclb",
    "Preferred": "",
    "Description": "Rotate 9 bits (CF, r/m8) left once."
  },
  {
    "Opcode": "REX+ D0 /2",
    "Instruction": "RCL r/m8, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rclb",
    "Preferred": "",
    "Description": "Rotate 9 bits (CF, r/m8) left once."
  },
  {
    "Opcode": "D2 /2",
    "Instruction": "RCL r/m8, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rclb",
    "Preferred": "",
    "Description": "Rotate 9 bits (CF, r/m8) left CL times."
  },
  {
    "Opcode": "REX+ D2 /2",
    "Instruction": "RCL r/m8, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rclb",
    "Preferred": "",
    "Description": "Rotate 9 bits (CF, r/m8) left CL times."
  },
  {
    "Opcode": "C0 /2 ib",
    "Instruction": "RCL r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rclb",
    "Preferred": "",
    "Description": "Rotate 9 bits (CF, r/m8) left imm8 times."
  },
  {
    "Opcode": "REX+ C0 /2 ib",
    "Instruction": "RCL r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rclb",
    "Preferred": "",
    "Description": "Rotate 9 bits (CF, r/m8) left imm8 times."
  },
  {
    "Opcode": "D1 /2",
    "Instruction": "RCL r/m16, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rclw",
    "Preferred": "",
    "Description": "Rotate 17 bits (CF, r/m16) left once."
  },
  {
    "Opcode": "D3 /2",
    "Instruction": "RCL r/m16, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rclw",
    "Preferred": "",
    "Description": "Rotate 17 bits (CF, r/m16) left CL times."
  },
  {
    "Opcode": "C1 /2 ib",
    "Instruction": "RCL r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rclw",
    "Preferred": "",
    "Description": "Rotate 17 bits (CF, r/m16) left imm8 times."
  },
  {
    "Opcode": "D1 /2",
    "Instruction": "RCL r/m32, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcll",
    "Preferred": "",
    "Description": "Rotate 33 bits (CF, r/m32) left once."
  },
  {
    "Opcode": "REX.W+ D1 /2",
    "Instruction": "RCL r/m64, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rclq",
    "Preferred": "",
    "Description": "Rotate 65 bits (CF, r/m64) left once. Uses a 6 bit count."
  },
  {
    "Opcode": "D3 /2",
    "Instruction": "RCL r/m32, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcll",
    "Preferred": "",
    "Description": "Rotate 33 bits (CF, r/m32) left CL times."
  },
  {
    "Opcode": "REX.W+ D3 /2",
    "Instruction": "RCL r/m64, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rclq",
    "Preferred": "",
    "Description": "Rotate 65 bits (CF, r/m64) left CL times. Uses a 6 bit count."
  },
  {
    "Opcode": "C1 /2 ib",
    "Instruction": "RCL r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcll",
    "Preferred": "",
    "Description": "Rotate 33 bits (CF, r/m32) left imm8 times."
  },
  {
    "Opcode": "REX.W+ C1 /2 ib",
    "Instruction": "RCL r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rclq",
    "Preferred": "",
    "Description": "Rotate 65 bits (CF, r/m64) left imm8 times. Uses a 6 bit count."
  },
  {
    "Opcode": "D0 /3",
    "Instruction": "RCR r/m8, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcrb",
    "Preferred": "",
    "Description": "Rotate 9 bits (CF, r/m8) right once."
  },
  {
    "Opcode": "REX+ D0 /3",
    "Instruction": "RCR r/m8, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcrb",
    "Preferred": "",
    "Description": "Rotate 9 bits (CF, r/m8) right once."
  },
  {
    "Opcode": "D2 /3",
    "Instruction": "RCR r/m8, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcrb",
    "Preferred": "",
    "Description": "Rotate 9 bits (CF, r/m8) right CL times."
  },
  {
    "Opcode": "REX+ D2 /3",
    "Instruction": "RCR r/m8, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcrb",
    "Preferred": "",
    "Description": "Rotate 9 bits (CF, r/m8) right CL times."
  },
  {
    "Opcode": "C0 /3 ib",
    "Instruction": "RCR r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcrb",
    "Preferred": "",
    "Description": "Rotate 9 bits (CF, r/m8) right imm8 times."
  },
  {
    "Opcode": "REX+ C0 /3 ib",
    "Instruction": "RCR r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcrb",
    "Preferred": "",
    "Description": "Rotate 9 bits (CF, r/m8) right imm8 times."
  },
  {
    "Opcode": "D1 /3",
    "Instruction": "RCR r/m16, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcrw",
    "Preferred": "",
    "Description": "Rotate 17 bits (CF, r/m16) right once."
  },
  {
    "Opcode": "D3 /3",
    "Instruction": "RCR r/m16, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcrw",
    "Preferred": "",
    "Description": "Rotate 17 bits (CF, r/m16) right CL times."
  },
  {
    "Opcode": "C1 /3 ib",
    "Instruction": "RCR r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcrw",
    "Preferred": "",
    "Description": "Rotate 17 bits (CF, r/m16) right imm8 times."
  },
  {
    "Opcode": "D1 /3",
    "Instruction": "RCR r/m32, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcrl",
    "Preferred": "",
    "Description": "Rotate 33 bits (CF, r/m32) right once. Uses a 6 bit count."
  },
  {
    "Opcode": "REX.W+ D1 /3",
    "Instruction": "RCR r/m64, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcrq",
    "Preferred": "",
    "Description": "Rotate 65 bits (CF, r/m64) right once. Uses a 6 bit count."
  },
  {
    "Opcode": "D3 /3",
    "Instruction": "RCR r/m32, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcrl",
    "Preferred": "",
    "Description": "Rotate 33 bits (CF, r/m32) right CL times."
  },
  {
    "Opcode": "REX.W+ D3 /3",
    "Instruction": "RCR r/m64, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcrq",
    "Preferred": "",
    "Description": "Rotate 65 bits (CF, r/m64) right CL times. Uses a 6 bit count."
  },
  {
    "Opcode": "C1 /3 ib",
    "Instruction": "RCR r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcrl",
    "Preferred": "",
    "Description": "Rotate 33 bits (CF, r/m32) right imm8 times."
  },
  {
    "Opcode": "REX.W+ C1 /3 ib",
    "Instruction": "RCR r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rcrq",
    "Preferred": "",
    "Description": "Rotate 65 bits (CF, r/m64) right imm8 times. Uses a 6 bit count."
  },
  {
    "Opcode": "D0 /0",
    "Instruction": "ROL r/m8, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rolb",
    "Preferred": "",
    "Description": "Rotate 8 bits r/m8 left once."
  },
  {
    "Opcode": "REX+ D0 /0",
    "Instruction": "ROL r/m8, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rolb",
    "Preferred": "",
    "Description": "Rotate 8 bits r/m8 left once."
  },
  {
    "Opcode": "D2 /0",
    "Instruction": "ROL r/m8, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rolb",
    "Preferred": "",
    "Description": "Rotate 8 bits r/m8 left CL times."
  },
  {
    "Opcode": "REX+ D2 /0",
    "Instruction": "ROL r/m8, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rolb",
    "Preferred": "",
    "Description": "Rotate 8 bits r/m8 left CL times."
  },
  {
    "Opcode": "C0 /0 ib",
    "Instruction": "ROL r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rolb",
    "Preferred": "",
    "Description": "Rotate 8 bits r/m8 left imm8 times."
  },
  {
    "Opcode": "REX+ C0 /0 ib",
    "Instruction": "ROL r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rolb",
    "Preferred": "",
    "Description": "Rotate 8 bits r/m8 left imm8 times."
  },
  {
    "Opcode": "D1 /0",
    "Instruction": "ROL r/m16, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rolw",
    "Preferred": "",
    "Description": "Rotate 16 bits r/m16 left once."
  },
  {
    "Opcode": "D3 /0",
    "Instruction": "ROL r/m16, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rolw",
    "Preferred": "",
    "Description": "Rotate 16 bits r/m16 left CL times."
  },
  {
    "Opcode": "C1 /0 ib",
    "Instruction": "ROL r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rolw",
    "Preferred": "",
    "Description": "Rotate 16 bits r/m16 left imm8 times."
  },
  {
    "Opcode": "D1 /0",
    "Instruction": "ROL r/m32, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "roll",
    "Preferred": "",
    "Description": "Rotate 32 bits r/m32 left once."
  },
  {
    "Opcode": "REX.W+ D1 /0",
    "Instruction": "ROL r/m64, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rolq",
    "Preferred": "",
    "Description": "Rotate 64 bits r/m64 left once. Uses a 6 bit count."
  },
  {
    "Opcode": "D3 /0",
    "Instruction": "ROL r/m32, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "roll",
    "Preferred": "",
    "Description": "Rotate 32 bits r/m32 left CL times."
  },
  {
    "Opcode": "REX.W+ D3 /0",
    "Instruction": "ROL r/m64, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rolq",
    "Preferred": "",
    "Description": "Rotate 64 bits r/m64 left CL times. Uses a 6 bit count."
  },
  {
    "Opcode": "C1 /0 ib",
    "Instruction": "ROL r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "roll",
    "Preferred": "",
    "Description": "Rotate 32 bits r/m32 left imm8 times."
  },
  {
    "Opcode": "REX.W+ C1 /0 ib",
    "Instruction": "ROL r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rolq",
    "Preferred": "",
    "Description": "Rotate 64 bits r/m64 left imm8 times. Uses a 6 bit count."
  },
  {
    "Opcode": "D0 /1",
    "Instruction": "ROR r/m8, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rorb",
    "Preferred": "",
    "Description": "Rotate 8 bits r/m8 right once."
  },
  {
    "Opcode": "REX+ D0 /1",
    "Instruction": "ROR r/m8, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rorb",
    "Preferred": "",
    "Description": "Rotate 8 bits r/m8 right once."
  },
  {
    "Opcode": "D2 /1",
    "Instruction": "ROR r/m8, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rorb",
    "Preferred": "",
    "Description": "Rotate 8 bits r/m8 right CL times."
  },
  {
    "Opcode": "REX+ D2 /1",
    "Instruction": "ROR r/m8, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rorb",
    "Preferred": "",
    "Description": "Rotate 8 bits r/m8 right CL times."
  },
  {
    "Opcode": "C0 /1 ib",
    "Instruction": "ROR r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rorb",
    "Preferred": "",
    "Description": "Rotate 8 bits r/m16 right imm8 times."
  },
  {
    "Opcode": "REX+ C0 /1 ib",
    "Instruction": "ROR r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rorb",
    "Preferred": "",
    "Description": "Rotate 8 bits r/m16 right imm8 times."
  },
  {
    "Opcode": "D1 /1",
    "Instruction": "ROR r/m16, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rorw",
    "Preferred": "",
    "Description": "Rotate 16 bits r/m16 right once."
  },
  {
    "Opcode": "D3 /1",
    "Instruction": "ROR r/m16, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rorw",
    "Preferred": "",
    "Description": "Rotate 16 bits r/m16 right CL times."
  },
  {
    "Opcode": "C1 /1 ib",
    "Instruction": "ROR r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rorw",
    "Preferred": "",
    "Description": "Rotate 16 bits r/m16 right imm8 times."
  },
  {
    "Opcode": "D1 /1",
    "Instruction": "ROR r/m32, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rorl",
    "Preferred": "",
    "Description": "Rotate 32 bits r/m32 right once."
  },
  {
    "Opcode": "REX.W+ D1 /1",
    "Instruction": "ROR r/m64, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rorq",
    "Preferred": "",
    "Description": "Rotate 64 bits r/m64 right once. Uses a 6 bit count."
  },
  {
    "Opcode": "D3 /1",
    "Instruction": "ROR r/m32, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rorl",
    "Preferred": "",
    "Description": "Rotate 32 bits r/m32 right CL times."
  },
  {
    "Opcode": "REX.W+ D3 /1",
    "Instruction": "ROR r/m64, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rorq",
    "Preferred": "",
    "Description": "Rotate 64 bits r/m64 right CL times. Uses a 6 bit count."
  },
  {
    "Opcode": "C1 /1 ib",
    "Instruction": "ROR r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rorl",
    "Preferred": "",
    "Description": "Rotate 32 bits r/m32 right imm8 times."
  },
  {
    "Opcode": "REX.W+ C1 /1 ib",
    "Instruction": "ROR r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of",
    "Implicit Undef": "e.of",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "rorq",
    "Preferred": "",
    "Description": "Rotate 64 bits r/m64 right imm8 times. Uses a 6 bit count."
  },
  {
    "Opcode": "0F 53 /r",
    "Instruction": "RCPPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "rcpps",
    "Preferred": "",
    "Description": "Computes the approximate reciprocals of the packed single-precision floating-point values in xmm2/m128 and stores the results in xmm1."
  },
  {
    "Opcode": "VEX.128.0F.WIG 53 /r",
    "Instruction": "VRCPPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vrcpps",
    "Preferred": "",
    "Description": "Computes the approximate reciprocals of packed single-precision values in xmm2/mem and stores the results in xmm1."
  },
  {
    "Opcode": "VEX.256.0F.WIG 53 /r",
    "Instruction": "VRCPPS ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vrcpps",
    "Preferred": "",
    "Description": "Computes the approximate reciprocals of packed single-precision values in ymm2/mem and stores the results in ymm1."
  },
  {
    "Opcode": "F3 0F 53 /r",
    "Instruction": "RCPSS xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "rcpss",
    "Preferred": "",
    "Description": "Computes the approximate reciprocal of the scalar single-precision floating-point value in xmm2/m32 and stores the result in xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F3.0F.WIG 53 /r",
    "Instruction": "VRCPSS xmm1, xmm2, xmm3/m32",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vrcpss",
    "Preferred": "",
    "Description": "Computes the approximate reciprocal of the scalar single-precision floating-point value in xmm3/m32 and stores the result in xmm1. Also, upper single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32]."
  },
  {
    "Opcode": "F3 0F AE /0",
    "Instruction": "RDFSBASE r32",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "I",
    "CPUID Feature Flags": "FSGSBASE",
    "AT&T Mnemonic": "rdfsbase",
    "Preferred": "",
    "Description": "Load the 32-bit destination register with the FS base address."
  },
  {
    "Opcode": "REX.W+ F3 0F AE /0",
    "Instruction": "RDFSBASE r64",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "I",
    "CPUID Feature Flags": "FSGSBASE",
    "AT&T Mnemonic": "rdfsbase",
    "Preferred": "",
    "Description": "Load the 64-bit destination register with the FS base address."
  },
  {
    "Opcode": "F3 0F AE /1",
    "Instruction": "RDGSBASE r32",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "I",
    "CPUID Feature Flags": "FSGSBASE",
    "AT&T Mnemonic": "rdgsbase",
    "Preferred": "",
    "Description": "Load the 32-bit destination register with the GS base address."
  },
  {
    "Opcode": "REX.W+ F3 0F AE /1",
    "Instruction": "RDGSBASE r64",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "I",
    "CPUID Feature Flags": "FSGSBASE",
    "AT&T Mnemonic": "rdgsbase",
    "Preferred": "",
    "Description": "Load the 64-bit destination register with the GS base address."
  },
  {
    "Opcode": "0F 32",
    "Instruction": "RDMSR",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MSR",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Read MSR specified by ECX into EDX:EAX."
  },
  {
    "Opcode": "0F 33",
    "Instruction": "RDPMC",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "YES",
    "Protected": "YES*",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "MSR",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Read performance-monitoring counter specified by ECX into EDX:EAX."
  },
  {
    "Opcode": "0F C7 /6",
    "Instruction": "RDRAND r16",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "RDRAND",
    "AT&T Mnemonic": "rdrand",
    "Preferred": "",
    "Description": "Read a 16-bit random number and store in the destination register."
  },
  {
    "Opcode": "0F C7 /6",
    "Instruction": "RDRAND r32",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "RDRAND",
    "AT&T Mnemonic": "rdrand",
    "Preferred": "",
    "Description": "Read a 32-bit random number and store in the destination register."
  },
  {
    "Opcode": "REX.W+ 0F C7 /6",
    "Instruction": "RDRAND r64",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.SF E.ZF E.AF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "I",
    "CPUID Feature Flags": "RDRAND",
    "AT&T Mnemonic": "rdrand",
    "Preferred": "",
    "Description": "Read a 64-bit random number and store in the destination register."
  },
  {
    "Opcode": "0F 31",
    "Instruction": "RDTSC",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "YES",
    "Protected": "YES*",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "TSC",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Read time-stamp counter into EDX:EAX."
  },
  {
    "Opcode": "0F 01 F9",
    "Instruction": "RDTSCP",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "YES",
    "Protected": "YES*",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "RDTSCP",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Read 64-bit time-stamp counter and 32-bit IA32_TSC_AUX value into EDX:EAX and ECX."
  },
  {
    "Opcode": "F3 6C",
    "Instruction": "REP_INS m8, DX",
    "Op/En": "NP",
    "Properties": "I, R",
    "Implicit Read": "ECX E.IOPL E.VM E.DF RDI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep insb",
    "Preferred": "YES",
    "Description": "Input (E)CX bytes from port DX into ES:[(E)DI]."
  },
  {
    "Opcode": "F3 REX.W+ 6C",
    "Instruction": "REP_INS m8, DX",
    "Op/En": "NP",
    "Properties": "I, R",
    "Implicit Read": "RCX E.IOPL E.VM E.DF RDI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep insb",
    "Preferred": "",
    "Description": "Input RCX bytes from port DX into [RDI]."
  },
  {
    "Opcode": "F3 6D",
    "Instruction": "REP_INS m16, DX",
    "Op/En": "NP",
    "Properties": "I, R",
    "Implicit Read": "ECX E.IOPL E.VM E.DF RDI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep insw",
    "Preferred": "YES",
    "Description": "Input (E)CX words from port DX into ES:[(E)DI.]"
  },
  {
    "Opcode": "F3 6D",
    "Instruction": "REP_INS m32, DX",
    "Op/En": "NP",
    "Properties": "I, R",
    "Implicit Read": "ECX E.IOPL E.VM E.DF RDI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep insl",
    "Preferred": "YES",
    "Description": "Input (E)CX doublewords from port DX into ES:[(E)DI]."
  },
  {
    "Opcode": "F3 REX.W+ 6D",
    "Instruction": "REP_INS m64, DX",
    "Op/En": "NP",
    "Properties": "I, R",
    "Implicit Read": "RCX E.IOPL E.VM E.DF RDI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep insq",
    "Preferred": "",
    "Description": "Input RCX default size from port DX into [RDI]."
  },
  {
    "Opcode": "F3 A4",
    "Instruction": "REP_MOVS m8, m8",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "ECX E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep movsb",
    "Preferred": "YES",
    "Description": "Move (E)CX bytes from DS:[(E)SI] to ES:[(E)DI]."
  },
  {
    "Opcode": "F3 REX.W+ A4",
    "Instruction": "REP_MOVS m8, m8",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "RCX E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep movsb",
    "Preferred": "",
    "Description": "Move RCX bytes from [RSI] to [RDI]."
  },
  {
    "Opcode": "F3 A5",
    "Instruction": "REP_MOVS m16, m16",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "ECX E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep movsw",
    "Preferred": "YES",
    "Description": "Move (E)CX words from DS:[(E)SI] to ES:[(E)DI]."
  },
  {
    "Opcode": "F3 A5",
    "Instruction": "REP_MOVS m32, m32",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "ECX E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep movsl",
    "Preferred": "YES",
    "Description": "Move (E)CX doublewords from DS:[(E)SI] to ES:[(E)DI]."
  },
  {
    "Opcode": "F3 REX.W+ A5",
    "Instruction": "REP_MOVS m64, m64",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "RCX E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep movsq",
    "Preferred": "",
    "Description": "Move RCX quadwords from [RSI] to [RDI]."
  },
  {
    "Opcode": "F3 6E",
    "Instruction": "REP_OUTS DX, m8",
    "Op/En": "NP",
    "Properties": "R, I",
    "Implicit Read": "ECX E.IOPL E.VM E.DF RSI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep outsb",
    "Preferred": "YES",
    "Description": "Output (E)CX bytes from DS:[(E)SI] to port DX."
  },
  {
    "Opcode": "F3 REX.W+ 6E",
    "Instruction": "REP_OUTS DX, m8",
    "Op/En": "NP",
    "Properties": "R, I",
    "Implicit Read": "RCX E.IOPL E.VM E.DF RSI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep outsb",
    "Preferred": "",
    "Description": "Output RCX bytes from [RSI] to port DX."
  },
  {
    "Opcode": "F3 6F",
    "Instruction": "REP_OUTS DX, m16",
    "Op/En": "NP",
    "Properties": "R, I",
    "Implicit Read": "ECX E.IOPL E.VM E.DF RSI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep outsw",
    "Preferred": "YES",
    "Description": "Output (E)CX words from DS:[(E)SI] to port DX."
  },
  {
    "Opcode": "F3 6F",
    "Instruction": "REP_OUTS DX, m32",
    "Op/En": "NP",
    "Properties": "R, I",
    "Implicit Read": "ECX E.IOPL E.VM E.DF RSI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep outsl",
    "Preferred": "YES",
    "Description": "Output (E)CX doublewords from DS:[(E)SI] to port DX."
  },
  {
    "Opcode": "F3 REX.W+ 6F",
    "Instruction": "REP_OUTS DX, m64",
    "Op/En": "NP",
    "Properties": "R, I",
    "Implicit Read": "RCX E.IOPL E.VM E.DF RSI",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep outsq",
    "Preferred": "",
    "Description": "Output RCX default size from [RSI] to port DX."
  },
  {
    "Opcode": "F3 AC",
    "Instruction": "REP_LODS AL",
    "Op/En": "NP",
    "Properties": "W",
    "Implicit Read": "ECX E.DF SI rsi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep lodsb",
    "Preferred": "YES",
    "Description": "Load (E)CX bytes from DS:[(E)SI] to AL."
  },
  {
    "Opcode": "F3 REX.W+ AC",
    "Instruction": "REP_LODS AL",
    "Op/En": "NP",
    "Properties": "W",
    "Implicit Read": "RCX E.DF SI rsi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep lodsb",
    "Preferred": "",
    "Description": "Load RCX bytes from [RSI] to AL."
  },
  {
    "Opcode": "F3 AD",
    "Instruction": "REP_LODS AX",
    "Op/En": "NP",
    "Properties": "W",
    "Implicit Read": "ECX E.DF SI rsi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep lodsw",
    "Preferred": "YES",
    "Description": "Load (E)CX words from DS:[(E)SI] to AX."
  },
  {
    "Opcode": "F3 AD",
    "Instruction": "REP_LODS EAX",
    "Op/En": "NP",
    "Properties": "W",
    "Implicit Read": "ECX E.DF SI rsi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep lodsl",
    "Preferred": "YES",
    "Description": "Load (E)CX doublewords from DS:[(E)SI] to EAX."
  },
  {
    "Opcode": "F3 REX.W+ AD",
    "Instruction": "REP_LODS RAX",
    "Op/En": "NP",
    "Properties": "W",
    "Implicit Read": "RCX E.DF SI rsi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep lodsq",
    "Preferred": "",
    "Description": "Load RCX quadwords from [RSI] to RAX."
  },
  {
    "Opcode": "F3 AA",
    "Instruction": "REP_STOS m8",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "ECX E.DF RDI AL",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep stosb",
    "Preferred": "YES",
    "Description": "Fill (E)CX bytes at ES:[(E)DI] with AL."
  },
  {
    "Opcode": "F3 REX.W+ AA",
    "Instruction": "REP_STOS m8",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "RCX E.DF RDI AL",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep stosb",
    "Preferred": "",
    "Description": "Fill RCX bytes at [RDI] with AL."
  },
  {
    "Opcode": "F3 AB",
    "Instruction": "REP_STOS m16",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "ECX E.DF RDI AL",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep stosw",
    "Preferred": "YES",
    "Description": "Fill (E)CX words at ES:[(E)DI] with AX."
  },
  {
    "Opcode": "F3 AB",
    "Instruction": "REP_STOS m32",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "ECX E.DF RDI AL",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep stosl",
    "Preferred": "YES",
    "Description": "Fill (E)CX doublewords at ES:[(E)DI] with EAX."
  },
  {
    "Opcode": "F3 REX.W+ AB",
    "Instruction": "REP_STOS m64",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "RCX E.DF RDI AL",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "rep stosq",
    "Preferred": "",
    "Description": "Fill RCX quadwords at [RDI] with RAX."
  },
  {
    "Opcode": "F3 A6",
    "Instruction": "REPE_CMPS m8, m8",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.ZF E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repz cmpsb",
    "Preferred": "YES",
    "Description": "Find nonmatching bytes in ES:[(E)DI] and DS:[(E)SI]."
  },
  {
    "Opcode": "F3 REX.W+ A6",
    "Instruction": "REPE_CMPS m8, m8",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.ZF E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repz cmpsb",
    "Preferred": "",
    "Description": "Find non-matching bytes in [RDI] and [RSI]."
  },
  {
    "Opcode": "F3 A7",
    "Instruction": "REPE_CMPS m16, m16",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.ZF E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repz cmpsw",
    "Preferred": "YES",
    "Description": "Find nonmatching words in ES:[(E)DI] and DS:[(E)SI]."
  },
  {
    "Opcode": "F3 A7",
    "Instruction": "REPE_CMPS m32, m32",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.ZF E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repz cmpsl",
    "Preferred": "YES",
    "Description": "Find nonmatching doublewords in ES:[(E)DI] and DS:[(E)SI]."
  },
  {
    "Opcode": "F3 REX.W+ A7",
    "Instruction": "REPE_CMPS m64, m64",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.ZF E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repz cmpsq",
    "Preferred": "",
    "Description": "Find non-matching quadwords in [RDI] and [RSI]."
  },
  {
    "Opcode": "F3 AE",
    "Instruction": "REPE_SCAS m8",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.ZF E.DF RDI AL",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repz scasb",
    "Preferred": "YES",
    "Description": "Find non-AL byte starting at ES:[(E)DI]."
  },
  {
    "Opcode": "F3 REX.W+ AE",
    "Instruction": "REPE_SCAS m8",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.ZF E.DF RDI AL",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repz scasb",
    "Preferred": "",
    "Description": "Find non-AL byte starting at [RDI]."
  },
  {
    "Opcode": "F3 AF",
    "Instruction": "REPE_SCAS m16",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.ZF E.DF RDI AX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repz scasw",
    "Preferred": "YES",
    "Description": "Find non-AX word starting at ES:[(E)DI]."
  },
  {
    "Opcode": "F3 AF",
    "Instruction": "REPE_SCAS m32",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.ZF E.DF RDI EAX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repz scasl",
    "Preferred": "YES",
    "Description": "Find non-EAX doubleword starting at ES:[(E)DI]."
  },
  {
    "Opcode": "F3 REX.W+ AF",
    "Instruction": "REPE_SCAS m64",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.ZF E.DF RDI RAX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repz scasq",
    "Preferred": "",
    "Description": "Find non-RAX quadword starting at [RDI]."
  },
  {
    "Opcode": "F2 A6",
    "Instruction": "REPNE_CMPS m8, m8",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.ZF E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repnz cmpsb",
    "Preferred": "YES",
    "Description": "Find matching bytes in ES:[(E)DI] and DS:[(E)SI]."
  },
  {
    "Opcode": "F2 REX.W+ A6",
    "Instruction": "REPNE_CMPS m8, m8",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.ZF E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repnz cmpsb",
    "Preferred": "",
    "Description": "Find matching bytes in [RDI] and [RSI]."
  },
  {
    "Opcode": "F2 A7",
    "Instruction": "REPNE_CMPS m16, m16",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.ZF E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repnz cmpsw",
    "Preferred": "YES",
    "Description": "Find matching words in ES:[(E)DI] and DS:[(E)SI]."
  },
  {
    "Opcode": "F2 A7",
    "Instruction": "REPNE_CMPS m32, m32",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.ZF E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repnz cmpsl",
    "Preferred": "YES",
    "Description": "Find matching doublewords in ES:[(E)DI] and DS:[(E)SI]."
  },
  {
    "Opcode": "F2 REX.W+ A7",
    "Instruction": "REPNE_CMPS m64, m64",
    "Op/En": "NP",
    "Properties": "I, I",
    "Implicit Read": "E.ZF E.DF ESI rsi EDI rdi",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repnz cmpsq",
    "Preferred": "",
    "Description": "Find matching doublewords in [RDI] and [RSI]."
  },
  {
    "Opcode": "F2 AE",
    "Instruction": "REPNE_SCAS m8",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.ZF E.DF RDI AL",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repnz scasb",
    "Preferred": "YES",
    "Description": "Find AL, starting at ES:[(E)DI]."
  },
  {
    "Opcode": "F2 REX.W+ AE",
    "Instruction": "REPNE_SCAS m8",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.ZF E.DF RDI AL",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repnz scasb",
    "Preferred": "",
    "Description": "Find AL, starting at [RDI]."
  },
  {
    "Opcode": "F2 AF",
    "Instruction": "REPNE_SCAS m16",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.ZF E.DF RDI AX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repnz scasw",
    "Preferred": "YES",
    "Description": "Find AX, starting at ES:[(E)DI]."
  },
  {
    "Opcode": "F2 AF",
    "Instruction": "REPNE_SCAS m32",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.ZF E.DF RDI EAX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repnz scasl",
    "Preferred": "YES",
    "Description": "Find EAX, starting at ES:[(E)DI]."
  },
  {
    "Opcode": "F2 REX.W+ AF",
    "Instruction": "REPNE_SCAS m64",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.ZF E.DF RDI RAX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "REP_GOOD",
    "AT&T Mnemonic": "repnz scasq",
    "Preferred": "",
    "Description": "Find RAX, starting at [RDI]."
  },
  {
    "Opcode": "C3",
    "Instruction": "RET",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "RIP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "retq",
    "Preferred": "",
    "Description": "Near return to calling procedure."
  },
  {
    "Opcode": "CB",
    "Instruction": "RET far",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "lretl",
    "Preferred": "",
    "Description": "Far return to calling procedure."
  },
  {
    "Opcode": "C2 iw",
    "Instruction": "RET imm16",
    "Op/En": "I",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "RIP RSP",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "retq",
    "Preferred": "",
    "Description": "Near return to calling procedure and pop imm16 bytes from stack."
  },
  {
    "Opcode": "CA iw",
    "Instruction": "RET imm16, far",
    "Op/En": "I",
    "Properties": "R, I",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "retq",
    "Preferred": "",
    "Description": "Far return to calling procedure and pop imm16 bytes from stack."
  },
  {
    "Opcode": "VEX.LZ.F2.0F3A.W0 F0 /r ib",
    "Instruction": "RORX r32, r/m32, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "BMI2",
    "AT&T Mnemonic": "rorxl",
    "Preferred": "",
    "Description": "Rotate 32-bit r/m32 right imm8 times without affecting arithmetic flags."
  },
  {
    "Opcode": "VEX.LZ.F2.0F3A.W1 F0 /r ib",
    "Instruction": "RORX r64, r/m64, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "BMI2",
    "AT&T Mnemonic": "rorxq",
    "Preferred": "",
    "Description": "Rotate 64-bit r/m64 right imm8 times without affecting arithmetic flags."
  },
  {
    "Opcode": "66 0F 3A 09 /r ib",
    "Instruction": "ROUNDPD xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "roundpd",
    "Preferred": "",
    "Description": "Round packed double precision floating-point values in xmm2/m128 and place the result in xmm1. The rounding mode is determined by imm8."
  },
  {
    "Opcode": "VEX.128.66.0F3A.WIG 09 /r ib",
    "Instruction": "VROUNDPD xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "Z, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vroundpd",
    "Preferred": "",
    "Description": "Round packed double-precision floating-point values in xmm2/m128 and place the result in xmm1. The rounding mode is determined by imm8."
  },
  {
    "Opcode": "VEX.256.66.0F3A.WIG 09 /r ib",
    "Instruction": "VROUNDPD ymm1, ymm2/m256, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vroundpd",
    "Preferred": "",
    "Description": "Round packed double-precision floating-point values in ymm2/m256 and place the result in ymm1. The rounding mode is determined by imm8."
  },
  {
    "Opcode": "66 0F 3A 08 /r ib",
    "Instruction": "ROUNDPS xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "roundps",
    "Preferred": "",
    "Description": "Round packed single precision floating-point values in xmm2/m128 and place the result in xmm1. The rounding mode is determined by imm8."
  },
  {
    "Opcode": "VEX.128.66.0F3A.WIG 08 /r ib",
    "Instruction": "VROUNDPS xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "Z, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vroundps",
    "Preferred": "",
    "Description": "Round packed single-precision floating-point values in xmm2/m128 and place the result in xmm1. The rounding mode is determined by imm8."
  },
  {
    "Opcode": "VEX.256.66.0F3A.WIG 08 /r ib",
    "Instruction": "VROUNDPS ymm1, ymm2/m256, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vroundps",
    "Preferred": "",
    "Description": "Round packed single-precision floating-point values in ymm2/m256 and place the result in ymm1. The rounding mode is determined by imm8."
  },
  {
    "Opcode": "66 0F 3A 0B /r ib",
    "Instruction": "ROUNDSD xmm1, xmm2/m64, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "roundsd",
    "Preferred": "",
    "Description": "Round the low packed double precision floating-point value in xmm2/m64 and place the result in xmm1. The rounding mode is determined by imm8."
  },
  {
    "Opcode": "VEX.NDS.LIG.66.0F3A.WIG 0B /r ib",
    "Instruction": "VROUNDSD xmm1, xmm2, xmm3/m64, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vroundsd",
    "Preferred": "",
    "Description": "Round the low packed double precision floating-point value in xmm3/m64 and place the result in xmm1. The rounding mode is determined by imm8. Upper packed double precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64]."
  },
  {
    "Opcode": "66 0F 3A 0A /r ib",
    "Instruction": "ROUNDSS xmm1, xmm2/m32, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE4_1",
    "AT&T Mnemonic": "roundss",
    "Preferred": "",
    "Description": "Round the low packed single precision floating-point value in xmm2/m32 and place the result in xmm1. The rounding mode is determined by imm8."
  },
  {
    "Opcode": "VEX.NDS.LIG.66.0F3A.WIG 0A ib",
    "Instruction": "VROUNDSS xmm1, xmm2, xmm3/m32, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vroundss",
    "Preferred": "",
    "Description": "Round the low packed single precision floating-point value in xmm3/m32 and place the result in xmm1. The rounding mode is determined by imm8. Also, upper packed single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32]."
  },
  {
    "Opcode": "0F AA",
    "Instruction": "RSM",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "I",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Resume operation of interrupted program."
  },
  {
    "Opcode": "0F 52 /r",
    "Instruction": "RSQRTPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "rsqrtps",
    "Preferred": "",
    "Description": "Computes the approximate reciprocals of the square roots of the packed single-precision floating-point values in xmm2/m128 and stores the results in xmm1."
  },
  {
    "Opcode": "VEX.128.0F.WIG 52 /r",
    "Instruction": "VRSQRTPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vrsqrtps",
    "Preferred": "",
    "Description": "Computes the approximate reciprocals of the square roots of packed single-precision values in xmm2/mem and stores the results in xmm1."
  },
  {
    "Opcode": "VEX.256.0F.WIG 52 /r",
    "Instruction": "VRSQRTPS ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vrsqrtps",
    "Preferred": "",
    "Description": "Computes the approximate reciprocals of the square roots of packed single-precision values in ymm2/mem and stores the results in ymm1."
  },
  {
    "Opcode": "F3 0F 52 /r",
    "Instruction": "RSQRTSS xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "rsqrtss",
    "Preferred": "",
    "Description": "Computes the approximate reciprocal of the square root of the low single-precision floating-point value in xmm2/m32 and stores the results in xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F3.0F.WIG 52 /r",
    "Instruction": "VRSQRTSS xmm1, xmm2, xmm3/m32",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vrsqrtss",
    "Preferred": "",
    "Description": "Computes the approximate reciprocal of the square root of the low single precision floating-point value in xmm3/m32 and stores the results in xmm1. Also, upper single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32]."
  },
  {
    "Opcode": "9E",
    "Instruction": "SAHF",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "AH",
    "Implicit Write": "E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "LAHF_LM",
    "AT&T Mnemonic": "sahf",
    "Preferred": "",
    "Description": "Loads SF, ZF, AF, PF, and CF from AH into EFLAGS register."
  },
  {
    "Opcode": "D0 /4",
    "Instruction": "SAL r/m8, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "salb",
    "Preferred": "",
    "Description": "Multiply r/m8 by 2, once."
  },
  {
    "Opcode": "REX+ D0 /4",
    "Instruction": "SAL r/m8, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "salb",
    "Preferred": "",
    "Description": "Multiply r/m8 by 2, once."
  },
  {
    "Opcode": "D2 /4",
    "Instruction": "SAL r/m8, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af e.cf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "salb",
    "Preferred": "",
    "Description": "Multiply r/m8 by 2, CL times."
  },
  {
    "Opcode": "REX+ D2 /4",
    "Instruction": "SAL r/m8, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af e.cf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "salb",
    "Preferred": "",
    "Description": "Multiply r/m8 by 2, CL times."
  },
  {
    "Opcode": "C0 /4 ib",
    "Instruction": "SAL r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af e.cf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "salb",
    "Preferred": "",
    "Description": "Multiply r/m8 by 2, imm8 times."
  },
  {
    "Opcode": "REX+ C0 /4 ib",
    "Instruction": "SAL r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af e.cf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "salb",
    "Preferred": "",
    "Description": "Multiply r/m8 by 2, imm8 times."
  },
  {
    "Opcode": "D1 /4",
    "Instruction": "SAL r/m16, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "salw",
    "Preferred": "",
    "Description": "Multiply r/m16 by 2, once."
  },
  {
    "Opcode": "D3 /4",
    "Instruction": "SAL r/m16, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af e.cf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "salw",
    "Preferred": "",
    "Description": "Multiply r/m16 by 2, CL times."
  },
  {
    "Opcode": "C1 /4 ib",
    "Instruction": "SAL r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af e.cf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "salw",
    "Preferred": "",
    "Description": "Multiply r/m16 by 2, imm8 times."
  },
  {
    "Opcode": "D1 /4",
    "Instruction": "SAL r/m32, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sall",
    "Preferred": "",
    "Description": "Multiply r/m32 by 2, once."
  },
  {
    "Opcode": "REX.W+ D1 /4",
    "Instruction": "SAL r/m64, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "salq",
    "Preferred": "",
    "Description": "Multiply r/m64 by 2, once."
  },
  {
    "Opcode": "D3 /4",
    "Instruction": "SAL r/m32, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af e.cf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sall",
    "Preferred": "",
    "Description": "Multiply r/m32 by 2, CL times."
  },
  {
    "Opcode": "REX.W+ D3 /4",
    "Instruction": "SAL r/m64, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af e.cf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "salq",
    "Preferred": "",
    "Description": "Multiply r/m64 by 2, CL times."
  },
  {
    "Opcode": "C1 /4 ib",
    "Instruction": "SAL r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af e.cf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sall",
    "Preferred": "",
    "Description": "Multiply r/m32 by 2, imm8 times."
  },
  {
    "Opcode": "REX.W+ C1 /4 ib",
    "Instruction": "SAL r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af e.cf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "salq",
    "Preferred": "",
    "Description": "Multiply r/m64 by 2, imm8 times."
  },
  {
    "Opcode": "D0 /7",
    "Instruction": "SAR r/m8, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sarb",
    "Preferred": "",
    "Description": "Signed divide r/m8 by 2, once."
  },
  {
    "Opcode": "REX+ D0 /7",
    "Instruction": "SAR r/m8, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sarb",
    "Preferred": "",
    "Description": "Signed divide r/m8 by 2, once."
  },
  {
    "Opcode": "D2 /7",
    "Instruction": "SAR r/m8, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sarb",
    "Preferred": "",
    "Description": "Signed divide r/m8 by 2, CL times."
  },
  {
    "Opcode": "REX+ D2 /7",
    "Instruction": "SAR r/m8, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sarb",
    "Preferred": "",
    "Description": "Signed divide r/m8 by 2, CL times."
  },
  {
    "Opcode": "C0 /7 ib",
    "Instruction": "SAR r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sarb",
    "Preferred": "",
    "Description": "Signed divide r/m8 by 2, imm8 time."
  },
  {
    "Opcode": "REX+ C0 /7 ib",
    "Instruction": "SAR r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sarb",
    "Preferred": "",
    "Description": "Signed divide r/m8 by 2, imm8 time."
  },
  {
    "Opcode": "D1 /7",
    "Instruction": "SAR r/m16,1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sarw",
    "Preferred": "",
    "Description": "Signed divide r/m16 by 2, once."
  },
  {
    "Opcode": "D3 /7",
    "Instruction": "SAR r/m16, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sarw",
    "Preferred": "",
    "Description": "Signed divide r/m16 by 2, CL times."
  },
  {
    "Opcode": "C1 /7 ib",
    "Instruction": "SAR r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sarw",
    "Preferred": "",
    "Description": "Signed divide r/m16 by 2, imm8 times."
  },
  {
    "Opcode": "D1 /7",
    "Instruction": "SAR r/m32, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sarl",
    "Preferred": "",
    "Description": "Signed divide r/m32 by 2, once."
  },
  {
    "Opcode": "REX.W+ D1 /7",
    "Instruction": "SAR r/m64, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sarq",
    "Preferred": "",
    "Description": "Signed divide r/m32 by 2, once."
  },
  {
    "Opcode": "D3 /7",
    "Instruction": "SAR r/m32, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sarl",
    "Preferred": "",
    "Description": "Signed divide r/m32 by 2, CL times."
  },
  {
    "Opcode": "REX.W+ D3 /7",
    "Instruction": "SAR r/m64, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sarq",
    "Preferred": "",
    "Description": "Signed divide r/m32 by 2, CL times."
  },
  {
    "Opcode": "C1 /7 ib",
    "Instruction": "SAR r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sarl",
    "Preferred": "",
    "Description": "Signed divide r/m32 by 2, imm8 times."
  },
  {
    "Opcode": "REX.W+ C1 /7 ib",
    "Instruction": "SAR r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sarq",
    "Preferred": "",
    "Description": "Signed divide r/m32 by 2, imm8 times."
  },
  {
    "Opcode": "D0 /4",
    "Instruction": "SHL r/m8, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shlb",
    "Preferred": "",
    "Description": "Multiply r/m8 by 2, once."
  },
  {
    "Opcode": "REX+ D0 /4",
    "Instruction": "SHL r/m8, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shlb",
    "Preferred": "",
    "Description": "Multiply r/m8 by 2, once."
  },
  {
    "Opcode": "D2 /4",
    "Instruction": "SHL r/m8, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shlb",
    "Preferred": "",
    "Description": "Multiply r/m8 by 2, CL times."
  },
  {
    "Opcode": "REX+ D2 /4",
    "Instruction": "SHL r/m8, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shlb",
    "Preferred": "",
    "Description": "Multiply r/m8 by 2, CL times."
  },
  {
    "Opcode": "C0 /4 ib",
    "Instruction": "SHL r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shlb",
    "Preferred": "",
    "Description": "Multiply r/m8 by 2, imm8 times."
  },
  {
    "Opcode": "REX+ C0 /4 ib",
    "Instruction": "SHL r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shlb",
    "Preferred": "",
    "Description": "Multiply r/m8 by 2, imm8 times."
  },
  {
    "Opcode": "D1 /4",
    "Instruction": "SHL r/m16,1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shlw",
    "Preferred": "",
    "Description": "Multiply r/m16 by 2, once."
  },
  {
    "Opcode": "D3 /4",
    "Instruction": "SHL r/m16, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shlw",
    "Preferred": "",
    "Description": "Multiply r/m16 by 2, CL times."
  },
  {
    "Opcode": "C1 /4 ib",
    "Instruction": "SHL r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shlw",
    "Preferred": "",
    "Description": "Multiply r/m16 by 2, imm8 times."
  },
  {
    "Opcode": "D1 /4",
    "Instruction": "SHL r/m32,1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shll",
    "Preferred": "",
    "Description": "Multiply r/m32 by 2, once."
  },
  {
    "Opcode": "REX.W+ D1 /4",
    "Instruction": "SHL r/m64,1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shlq",
    "Preferred": "",
    "Description": "Multiply r/m64 by 2, once."
  },
  {
    "Opcode": "D3 /4",
    "Instruction": "SHL r/m32, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shll",
    "Preferred": "",
    "Description": "Multiply r/m32 by 2, CL times."
  },
  {
    "Opcode": "REX.W+ D3 /4",
    "Instruction": "SHL r/m64, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shlq",
    "Preferred": "",
    "Description": "Multiply r/m32 by 2, CL times."
  },
  {
    "Opcode": "C1 /4 ib",
    "Instruction": "SHL r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shll",
    "Preferred": "",
    "Description": "Multiply r/m32 by 2, imm8 times."
  },
  {
    "Opcode": "REX.W+ C1 /4 ib",
    "Instruction": "SHL r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shlq",
    "Preferred": "",
    "Description": "Multiply r/m32 by 2, imm8 times."
  },
  {
    "Opcode": "D0 /5",
    "Instruction": "SHR r/m8,1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrb",
    "Preferred": "",
    "Description": "Unsigned divide r/m8 by 2, once."
  },
  {
    "Opcode": "REX+ D0 /5",
    "Instruction": "SHR r/m8, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrb",
    "Preferred": "",
    "Description": "Unsigned divide r/m8 by 2, once."
  },
  {
    "Opcode": "D2 /5",
    "Instruction": "SHR r/m8, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrb",
    "Preferred": "",
    "Description": "Unsigned divide r/m8 by 2, CL times."
  },
  {
    "Opcode": "REX+ D2 /5",
    "Instruction": "SHR r/m8, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrb",
    "Preferred": "",
    "Description": "Unsigned divide r/m8 by 2, CL times."
  },
  {
    "Opcode": "C0 /5 ib",
    "Instruction": "SHR r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrb",
    "Preferred": "",
    "Description": "Unsigned divide r/m8 by 2, imm8 times."
  },
  {
    "Opcode": "REX+ C0 /5 ib",
    "Instruction": "SHR r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrb",
    "Preferred": "",
    "Description": "Unsigned divide r/m8 by 2, imm8 times."
  },
  {
    "Opcode": "D1 /5",
    "Instruction": "SHR r/m16, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrw",
    "Preferred": "",
    "Description": "Unsigned divide r/m16 by 2, once."
  },
  {
    "Opcode": "D3 /5",
    "Instruction": "SHR r/m16, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrw",
    "Preferred": "",
    "Description": "Unsigned divide r/m16 by 2, CL times"
  },
  {
    "Opcode": "C1 /5 ib",
    "Instruction": "SHR r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrw",
    "Preferred": "",
    "Description": "Unsigned divide r/m16 by 2, imm8 times."
  },
  {
    "Opcode": "D1 /5",
    "Instruction": "SHR r/m32, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrl",
    "Preferred": "",
    "Description": "Unsigned divide r/m32 by 2, once."
  },
  {
    "Opcode": "REX.W+ D1 /5",
    "Instruction": "SHR r/m64, 1",
    "Op/En": "M1",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.CF E.OF E.PF E.SF E.ZF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrq",
    "Preferred": "",
    "Description": "Unsigned divide r/m32 by 2, once."
  },
  {
    "Opcode": "D3 /5",
    "Instruction": "SHR r/m32, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrl",
    "Preferred": "",
    "Description": "Unsigned divide r/m32 by 2, CL times."
  },
  {
    "Opcode": "REX.W+ D3 /5",
    "Instruction": "SHR r/m64, CL",
    "Op/En": "MC",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrq",
    "Preferred": "",
    "Description": "Unsigned divide r/m32 by 2, CL times."
  },
  {
    "Opcode": "C1 /5 ib",
    "Instruction": "SHR r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrl",
    "Preferred": "",
    "Description": "Unsigned divide r/m32 by 2, imm8 times."
  },
  {
    "Opcode": "REX.W+ C1 /5 ib",
    "Instruction": "SHR r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.of e.pf e.sf e.zf",
    "Implicit Undef": "e.cf e.of e.af",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrq",
    "Preferred": "",
    "Description": "Unsigned divide r/m32 by 2, imm8 times."
  },
  {
    "Opcode": "VEX.NDS.LZ.F3.0F38.W0 F7 /r",
    "Instruction": "SARX r32a, r/m32, r32b",
    "Op/En": "RMV",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "BMI2",
    "AT&T Mnemonic": "sarxl",
    "Preferred": "",
    "Description": "Shift r/m32 arithmetically right with count specified in r32b"
  },
  {
    "Opcode": "VEX.NDS.LZ.66.0F38.W0 F7 /r",
    "Instruction": "SHLX r32a, r/m32, r32b",
    "Op/En": "RMV",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "BMI2",
    "AT&T Mnemonic": "shlxl",
    "Preferred": "",
    "Description": "Shift r/m32 logically left with count specified in r32b"
  },
  {
    "Opcode": "VEX.NDS.LZ.F2.0F38.W0 F7 /r",
    "Instruction": "SHRX r32a, r/m32, r32b",
    "Op/En": "RMV",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "BMI2",
    "AT&T Mnemonic": "shrxl",
    "Preferred": "",
    "Description": "Shift r/m32 logically right with count specified in r32b"
  },
  {
    "Opcode": "VEX.NDS.LZ.F3.0F38.W1 F7 /r",
    "Instruction": "SARX r64a, r/m64, r64b",
    "Op/En": "RMV",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "BMI2",
    "AT&T Mnemonic": "sarxq",
    "Preferred": "",
    "Description": "Shift r/m64 arithmetically right with count specified in r64b"
  },
  {
    "Opcode": "VEX.NDS.LZ.66.0F38.W1 F7 /r",
    "Instruction": "SHLX r64a, r/m64, r64b",
    "Op/En": "RMV",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "BMI2",
    "AT&T Mnemonic": "shlxq",
    "Preferred": "",
    "Description": "Shift r/m64 logically left with count specified in r64b."
  },
  {
    "Opcode": "VEX.NDS.LZ.F2.0F38.W1 F7 /r",
    "Instruction": "SHRX r64a, r/m64, r64b",
    "Op/En": "RMV",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "BMI2",
    "AT&T Mnemonic": "shrxq",
    "Preferred": "",
    "Description": "Shift r/m64 logically right with count specified in r64b"
  },
  {
    "Opcode": "1C ib",
    "Instruction": "SBB AL, imm8",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbb",
    "Preferred": "",
    "Description": "Subtract with borrow imm8 from AL."
  },
  {
    "Opcode": "1D iw",
    "Instruction": "SBB AX, imm16",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbw",
    "Preferred": "",
    "Description": "Subtract with borrow imm16 from AX."
  },
  {
    "Opcode": "1D id",
    "Instruction": "SBB EAX, imm32",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbl",
    "Preferred": "",
    "Description": "Subtract with borrow imm32 from EAX."
  },
  {
    "Opcode": "REX.W+ 1D id",
    "Instruction": "SBB RAX, imm32",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbq",
    "Preferred": "",
    "Description": "Subtract with borrow sign-extended imm.32 to 64-bits from RAX."
  },
  {
    "Opcode": "80 /3 ib",
    "Instruction": "SBB r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbb",
    "Preferred": "",
    "Description": "Subtract with borrow imm8 from r/m8."
  },
  {
    "Opcode": "REX+ 80 /3 ib",
    "Instruction": "SBB r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbb",
    "Preferred": "",
    "Description": "Subtract with borrow imm8 from r/m8."
  },
  {
    "Opcode": "81 /3 iw",
    "Instruction": "SBB r/m16, imm16",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbw",
    "Preferred": "",
    "Description": "Subtract with borrow imm16 from r/m16."
  },
  {
    "Opcode": "81 /3 id",
    "Instruction": "SBB r/m32, imm32",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbl",
    "Preferred": "",
    "Description": "Subtract with borrow imm32 from r/m32."
  },
  {
    "Opcode": "REX.W+ 81 /3 id",
    "Instruction": "SBB r/m64, imm32",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbq",
    "Preferred": "",
    "Description": "Subtract with borrow sign-extended imm32 to 64-bits from r/m64."
  },
  {
    "Opcode": "83 /3 ib",
    "Instruction": "SBB r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbw",
    "Preferred": "YES",
    "Description": "Subtract with borrow sign-extended imm8 from r/m16."
  },
  {
    "Opcode": "83 /3 ib",
    "Instruction": "SBB r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbl",
    "Preferred": "YES",
    "Description": "Subtract with borrow sign-extended imm8 from r/m32."
  },
  {
    "Opcode": "REX.W+ 83 /3 ib",
    "Instruction": "SBB r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbq",
    "Preferred": "YES",
    "Description": "Subtract with borrow sign-extended imm8 from r/m64."
  },
  {
    "Opcode": "18 /r",
    "Instruction": "SBB r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbb",
    "Preferred": "YES",
    "Description": "Subtract with borrow r8 from r/m8."
  },
  {
    "Opcode": "REX+ 18 /r",
    "Instruction": "SBB r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbb",
    "Preferred": "YES",
    "Description": "Subtract with borrow r8 from r/m8."
  },
  {
    "Opcode": "19 /r",
    "Instruction": "SBB r/m16, r16",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbw",
    "Preferred": "YES",
    "Description": "Subtract with borrow r16 from r/m16."
  },
  {
    "Opcode": "19 /r",
    "Instruction": "SBB r/m32, r32",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbl",
    "Preferred": "YES",
    "Description": "Subtract with borrow r32 from r/m32."
  },
  {
    "Opcode": "REX.W+ 19 /r",
    "Instruction": "SBB r/m64, r64",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbq",
    "Preferred": "YES",
    "Description": "Subtract with borrow r64 from r/m64."
  },
  {
    "Opcode": "1A /r",
    "Instruction": "SBB r8, r/m8",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbb",
    "Preferred": "",
    "Description": "Subtract with borrow r/m8 from r8."
  },
  {
    "Opcode": "REX+ 1A /r",
    "Instruction": "SBB r8, r/m8",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbb",
    "Preferred": "",
    "Description": "Subtract with borrow r/m8 from r8."
  },
  {
    "Opcode": "1B /r",
    "Instruction": "SBB r16, r/m16",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbw",
    "Preferred": "",
    "Description": "Subtract with borrow r/m16 from r16."
  },
  {
    "Opcode": "1B /r",
    "Instruction": "SBB r32, r/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbl",
    "Preferred": "",
    "Description": "Subtract with borrow r/m32 from r32."
  },
  {
    "Opcode": "REX.W+ 1B /r",
    "Instruction": "SBB r64, r/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "E.CF",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.PF E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sbbq",
    "Preferred": "",
    "Description": "Subtract with borrow r/m64 from r64."
  },
  {
    "Opcode": "AE",
    "Instruction": "SCAS m8",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.DF RDI AL",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "scas",
    "Preferred": "",
    "Description": "Compare AL with byte at ES:(E)DI or RDI, then set status flags."
  },
  {
    "Opcode": "AF",
    "Instruction": "SCAS m16",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.DF RDI AX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "scas",
    "Preferred": "",
    "Description": "Compare AX with word at ES:(E)DI or RDI, then set status flags."
  },
  {
    "Opcode": "AF",
    "Instruction": "SCAS m32",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.DF RDI EAX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "scas",
    "Preferred": "",
    "Description": "Compare EAX with doubleword at ES(E)DI or RDI then set status flags."
  },
  {
    "Opcode": "REX.W+ AF",
    "Instruction": "SCAS m64",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.DF RDI RAX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "scas",
    "Preferred": "",
    "Description": "Compare RAX with quadword at RDI or EDI then set status flags."
  },
  {
    "Opcode": "AE",
    "Instruction": "SCASB",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF RDI AL",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "scasb",
    "Preferred": "",
    "Description": "Compare AL with byte at ES:(E)DI or RDI then set status flags."
  },
  {
    "Opcode": "PREF.66+ AF",
    "Instruction": "SCASW",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF RDI AX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "scasw",
    "Preferred": "",
    "Description": "Compare AX with word at ES:(E)DI or RDI then set status flags."
  },
  {
    "Opcode": "AF",
    "Instruction": "SCASD",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF RDI EAX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "scasl",
    "Preferred": "",
    "Description": "Compare EAX with doubleword at ES:(E)DI or RDI then set status flags."
  },
  {
    "Opcode": "REX.W+ AF",
    "Instruction": "SCASQ",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF RDI RAX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "scasq",
    "Preferred": "",
    "Description": "Compare RAX with quadword at RDI or EDI then set status flags."
  },
  {
    "Opcode": "0F 97 /0",
    "Instruction": "SETA r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "seta",
    "Preferred": "",
    "Description": "Set byte if above (CF=0 and ZF=0)."
  },
  {
    "Opcode": "REX+ 0F 97 /0",
    "Instruction": "SETA r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "seta",
    "Preferred": "",
    "Description": "Set byte if above (CF=0 and ZF=0)."
  },
  {
    "Opcode": "0F 93 /0",
    "Instruction": "SETAE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setae",
    "Preferred": "",
    "Description": "Set byte if above or equal (CF=0)."
  },
  {
    "Opcode": "REX+ 0F 93 /0",
    "Instruction": "SETAE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setae",
    "Preferred": "",
    "Description": "Set byte if above or equal (CF=0)."
  },
  {
    "Opcode": "0F 92 /0",
    "Instruction": "SETB r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setb",
    "Preferred": "",
    "Description": "Set byte if below (CF=1)."
  },
  {
    "Opcode": "REX+ 0F 92 /0",
    "Instruction": "SETB r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setb",
    "Preferred": "",
    "Description": "Set byte if below (CF=1)."
  },
  {
    "Opcode": "0F 96 /0",
    "Instruction": "SETBE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setbe",
    "Preferred": "",
    "Description": "Set byte if below or equal (CF=1 or ZF=1)."
  },
  {
    "Opcode": "REX+ 0F 96 /0",
    "Instruction": "SETBE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setbe",
    "Preferred": "",
    "Description": "Set byte if below or equal (CF=1 or ZF=1)."
  },
  {
    "Opcode": "0F 92 /0",
    "Instruction": "SETC r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setc",
    "Preferred": "",
    "Description": "Set byte if carry (CF=1)."
  },
  {
    "Opcode": "REX+ 0F 92 /0",
    "Instruction": "SETC r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setc",
    "Preferred": "",
    "Description": "Set byte if carry (CF=1)."
  },
  {
    "Opcode": "0F 94 /0",
    "Instruction": "SETE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sete",
    "Preferred": "",
    "Description": "Set byte if equal (ZF=1)."
  },
  {
    "Opcode": "REX+ 0F 94 /0",
    "Instruction": "SETE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sete",
    "Preferred": "",
    "Description": "Set byte if equal (ZF=1)."
  },
  {
    "Opcode": "0F 9F /0",
    "Instruction": "SETG r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setg",
    "Preferred": "",
    "Description": "Set byte if greater (ZF=0 and SF=OF)."
  },
  {
    "Opcode": "REX+ 0F 9F /0",
    "Instruction": "SETG r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setg",
    "Preferred": "",
    "Description": "Set byte if greater (ZF=0 and SF=OF)."
  },
  {
    "Opcode": "0F 9D /0",
    "Instruction": "SETGE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setge",
    "Preferred": "",
    "Description": "Set byte if greater or equal (SF=OF)."
  },
  {
    "Opcode": "REX+ 0F 9D /0",
    "Instruction": "SETGE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setge",
    "Preferred": "",
    "Description": "Set byte if greater or equal (SF=OF)."
  },
  {
    "Opcode": "0F 9C /0",
    "Instruction": "SETL r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setl",
    "Preferred": "",
    "Description": "Set byte if less (SF!= OF)."
  },
  {
    "Opcode": "REX+ 0F 9C /0",
    "Instruction": "SETL r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setl",
    "Preferred": "",
    "Description": "Set byte if less (SF!= OF)."
  },
  {
    "Opcode": "0F 9E /0",
    "Instruction": "SETLE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setle",
    "Preferred": "",
    "Description": "Set byte if less or equal (ZF=1 or SF!= OF)."
  },
  {
    "Opcode": "REX+ 0F 9E /0",
    "Instruction": "SETLE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setle",
    "Preferred": "",
    "Description": "Set byte if less or equal (ZF=1 or SF!= OF)."
  },
  {
    "Opcode": "0F 96 /0",
    "Instruction": "SETNA r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setna",
    "Preferred": "",
    "Description": "Set byte if not above (CF=1 or ZF=1)."
  },
  {
    "Opcode": "REX+ 0F 96 /0",
    "Instruction": "SETNA r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setna",
    "Preferred": "",
    "Description": "Set byte if not above (CF=1 or ZF=1)."
  },
  {
    "Opcode": "0F 92 /0",
    "Instruction": "SETNAE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnae",
    "Preferred": "",
    "Description": "Set byte if not above or equal (CF=1)."
  },
  {
    "Opcode": "REX+ 0F 92 /0",
    "Instruction": "SETNAE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnae",
    "Preferred": "",
    "Description": "Set byte if not above or equal (CF=1)."
  },
  {
    "Opcode": "0F 93 /0",
    "Instruction": "SETNB r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnb",
    "Preferred": "",
    "Description": "Set byte if not below (CF=0)."
  },
  {
    "Opcode": "REX+ 0F 93 /0",
    "Instruction": "SETNB r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnb",
    "Preferred": "",
    "Description": "Set byte if not below (CF=0)."
  },
  {
    "Opcode": "0F 97 /0",
    "Instruction": "SETNBE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnbe",
    "Preferred": "",
    "Description": "Set byte if not below or equal (CF=0 and ZF=0)."
  },
  {
    "Opcode": "REX+ 0F 97 /0",
    "Instruction": "SETNBE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnbe",
    "Preferred": "",
    "Description": "Set byte if not below or equal (CF=0 and ZF=0)."
  },
  {
    "Opcode": "0F 93 /0",
    "Instruction": "SETNC r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnc",
    "Preferred": "",
    "Description": "Set byte if not carry (CF=0)."
  },
  {
    "Opcode": "REX+ 0F 93 /0",
    "Instruction": "SETNC r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.CF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnc",
    "Preferred": "",
    "Description": "Set byte if not carry (CF=0)."
  },
  {
    "Opcode": "0F 95 /0",
    "Instruction": "SETNE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setne",
    "Preferred": "",
    "Description": "Set byte if not equal (ZF=0)."
  },
  {
    "Opcode": "REX+ 0F 95 /0",
    "Instruction": "SETNE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setne",
    "Preferred": "",
    "Description": "Set byte if not equal (ZF=0)."
  },
  {
    "Opcode": "0F 9E /0",
    "Instruction": "SETNG r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setng",
    "Preferred": "",
    "Description": "Set byte if not greater (ZF=1 or SF!= OF)"
  },
  {
    "Opcode": "REX+ 0F 9E /0",
    "Instruction": "SETNG r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setng",
    "Preferred": "",
    "Description": "Set byte if not greater (ZF=1 or SF!= OF)"
  },
  {
    "Opcode": "0F 9C /0",
    "Instruction": "SETNGE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnge",
    "Preferred": "",
    "Description": "Set byte if not greater or equal (SF!= OF)."
  },
  {
    "Opcode": "REX+ 0F 9C /0",
    "Instruction": "SETNGE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnge",
    "Preferred": "",
    "Description": "Set byte if not greater or equal (SF!= OF)."
  },
  {
    "Opcode": "0F 9D /0",
    "Instruction": "SETNL r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnl",
    "Preferred": "",
    "Description": "Set byte if not less (SF=OF)."
  },
  {
    "Opcode": "REX+ 0F 9D /0",
    "Instruction": "SETNL r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnl",
    "Preferred": "",
    "Description": "Set byte if not less (SF=OF)."
  },
  {
    "Opcode": "0F 9F /0",
    "Instruction": "SETNLE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnle",
    "Preferred": "",
    "Description": "Set byte if not less or equal (ZF=0 and SF=OF)."
  },
  {
    "Opcode": "REX+ 0F 9F /0",
    "Instruction": "SETNLE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.ZF E.SF E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnle",
    "Preferred": "",
    "Description": "Set byte if not less or equal (ZF=0 and SF=OF)."
  },
  {
    "Opcode": "0F 91 /0",
    "Instruction": "SETNO r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setno",
    "Preferred": "",
    "Description": "Set byte if not overflow (OF=0)."
  },
  {
    "Opcode": "REX+ 0F 91 /0",
    "Instruction": "SETNO r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setno",
    "Preferred": "",
    "Description": "Set byte if not overflow (OF=0)."
  },
  {
    "Opcode": "0F 9B /0",
    "Instruction": "SETNP r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnp",
    "Preferred": "",
    "Description": "Set byte if not parity (PF=0)."
  },
  {
    "Opcode": "REX+ 0F 9B /0",
    "Instruction": "SETNP r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnp",
    "Preferred": "",
    "Description": "Set byte if not parity (PF=0)."
  },
  {
    "Opcode": "0F 99 /0",
    "Instruction": "SETNS r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.SF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setns",
    "Preferred": "",
    "Description": "Set byte if not sign (SF=0)."
  },
  {
    "Opcode": "REX+ 0F 99 /0",
    "Instruction": "SETNS r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.SF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setns",
    "Preferred": "",
    "Description": "Set byte if not sign (SF=0)."
  },
  {
    "Opcode": "0F 95 /0",
    "Instruction": "SETNZ r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnz",
    "Preferred": "",
    "Description": "Set byte if not zero (ZF=0)."
  },
  {
    "Opcode": "REX+ 0F 95 /0",
    "Instruction": "SETNZ r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setnz",
    "Preferred": "",
    "Description": "Set byte if not zero (ZF=0)."
  },
  {
    "Opcode": "0F 90 /0",
    "Instruction": "SETO r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "seto",
    "Preferred": "",
    "Description": "Set byte if overflow (OF=1)"
  },
  {
    "Opcode": "REX+ 0F 90 /0",
    "Instruction": "SETO r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.OF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "seto",
    "Preferred": "",
    "Description": "Set byte if overflow (OF=1)"
  },
  {
    "Opcode": "0F 9A /0",
    "Instruction": "SETP r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setp",
    "Preferred": "",
    "Description": "Set byte if parity (PF=1)."
  },
  {
    "Opcode": "REX+ 0F 9A /0",
    "Instruction": "SETP r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setp",
    "Preferred": "",
    "Description": "Set byte if parity (PF=1)."
  },
  {
    "Opcode": "0F 9A /0",
    "Instruction": "SETPE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setpe",
    "Preferred": "",
    "Description": "Set byte if parity even (PF=1)."
  },
  {
    "Opcode": "REX+ 0F 9A /0",
    "Instruction": "SETPE r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setpe",
    "Preferred": "",
    "Description": "Set byte if parity even (PF=1)."
  },
  {
    "Opcode": "0F 9B /0",
    "Instruction": "SETPO r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setpo",
    "Preferred": "",
    "Description": "Set byte if parity odd (PF=0)."
  },
  {
    "Opcode": "REX+ 0F 9B /0",
    "Instruction": "SETPO r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.PF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setpo",
    "Preferred": "",
    "Description": "Set byte if parity odd (PF=0)."
  },
  {
    "Opcode": "0F 98 /0",
    "Instruction": "SETS r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.SF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sets",
    "Preferred": "",
    "Description": "Set byte if sign (SF=1)."
  },
  {
    "Opcode": "REX+ 0F 98 /0",
    "Instruction": "SETS r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.SF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sets",
    "Preferred": "",
    "Description": "Set byte if sign (SF=1)."
  },
  {
    "Opcode": "0F 94 /0",
    "Instruction": "SETZ r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setz",
    "Preferred": "",
    "Description": "Set byte if zero (ZF=1)."
  },
  {
    "Opcode": "REX+ 0F 94 /0",
    "Instruction": "SETZ r/m8",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "E.ZF",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "setz",
    "Preferred": "",
    "Description": "Set byte if zero (ZF=1)."
  },
  {
    "Opcode": "0F AE F8",
    "Instruction": "SFENCE",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sfence",
    "Preferred": "",
    "Description": "Serializes store operations."
  },
  {
    "Opcode": "0F 01 /0",
    "Instruction": "SGDT m",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Store GDTR to m."
  },
  {
    "Opcode": "0F A4",
    "Instruction": "SHLD r/m16, r16, imm8",
    "Op/En": "MRI",
    "Properties": "Rwu, R, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.sf e.zf e.pf",
    "Implicit Undef": "e.of e.sf e.zf e.af e.cf e.pf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shldw",
    "Preferred": "",
    "Description": "Shift r/m16 to left imm8 places while shifting bits from r16 in from the right."
  },
  {
    "Opcode": "0F A5",
    "Instruction": "SHLD r/m16, r16, CL",
    "Op/En": "MRC",
    "Properties": "Rwu, R, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.sf e.zf e.pf",
    "Implicit Undef": "e.of e.sf e.zf e.af e.cf e.pf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shldw",
    "Preferred": "",
    "Description": "Shift r/m16 to left CL places while shifting bits from r16 in from the right."
  },
  {
    "Opcode": "0F A4",
    "Instruction": "SHLD r/m32, r32, imm8",
    "Op/En": "MRI",
    "Properties": "Rzu, R, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.sf e.zf e.pf",
    "Implicit Undef": "e.of e.sf e.zf e.af e.cf e.pf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shldl",
    "Preferred": "",
    "Description": "Shift r/m32 to left imm8 places while shifting bits from r32 in from the right."
  },
  {
    "Opcode": "REX.W+ 0F A4",
    "Instruction": "SHLD r/m64, r64, imm8",
    "Op/En": "MRI",
    "Properties": "Rwu, R, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.sf e.zf e.pf",
    "Implicit Undef": "e.of e.sf e.zf e.af e.cf e.pf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shldq",
    "Preferred": "",
    "Description": "Shift r/m64 to left imm8 places while shifting bits from r64 in from the right."
  },
  {
    "Opcode": "0F A5",
    "Instruction": "SHLD r/m32, r32, CL",
    "Op/En": "MRC",
    "Properties": "Rzu, R, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.sf e.zf e.pf",
    "Implicit Undef": "e.of e.sf e.zf e.af e.cf e.pf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shldl",
    "Preferred": "",
    "Description": "Shift r/m32 to left CL places while shifting bits from r32 in from the right."
  },
  {
    "Opcode": "REX.W+ 0F A5",
    "Instruction": "SHLD r/m64, r64, CL",
    "Op/En": "MRC",
    "Properties": "Rwu, R, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.sf e.zf e.pf",
    "Implicit Undef": "e.of e.sf e.zf e.af e.cf e.pf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shldq",
    "Preferred": "",
    "Description": "Shift r/m64 to left CL places while shifting bits from r64 in from the right."
  },
  {
    "Opcode": "0F AC",
    "Instruction": "SHRD r/m16, r16, imm8",
    "Op/En": "MRI",
    "Properties": "Rwu, R, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.sf e.zf e.pf",
    "Implicit Undef": "e.of e.sf e.zf e.af e.cf e.pf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrdw",
    "Preferred": "",
    "Description": "Shift r/m16 to right imm8 places while shifting bits from r16 in from the left."
  },
  {
    "Opcode": "0F AD",
    "Instruction": "SHRD r/m16, r16, CL",
    "Op/En": "MRC",
    "Properties": "Rwu, R, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.sf e.zf e.pf",
    "Implicit Undef": "e.of e.sf e.zf e.af e.cf e.pf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrdw",
    "Preferred": "",
    "Description": "Shift r/m16 to right CL places while shifting bits from r16 in from the left."
  },
  {
    "Opcode": "0F AC",
    "Instruction": "SHRD r/m32, r32, imm8",
    "Op/En": "MRI",
    "Properties": "Rzu, R, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.sf e.zf e.pf",
    "Implicit Undef": "e.of e.sf e.zf e.af e.cf e.pf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrdl",
    "Preferred": "",
    "Description": "Shift r/m32 to right imm8 places while shifting bits from r32 in from the left."
  },
  {
    "Opcode": "REX.W+ 0F AC",
    "Instruction": "SHRD r/m64, r64, imm8",
    "Op/En": "MRI",
    "Properties": "Rwu, R, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.sf e.zf e.pf",
    "Implicit Undef": "e.of e.sf e.zf e.af e.cf e.pf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrdq",
    "Preferred": "",
    "Description": "Shift r/m64 to right imm8 places while shifting bits from r64 in from the left."
  },
  {
    "Opcode": "0F AD",
    "Instruction": "SHRD r/m32, r32, CL",
    "Op/En": "MRC",
    "Properties": "Rzu, R, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.sf e.zf e.pf",
    "Implicit Undef": "e.of e.sf e.zf e.af e.cf e.pf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrdl",
    "Preferred": "",
    "Description": "Shift r/m32 to right CL places while shifting bits from r32 in from the left."
  },
  {
    "Opcode": "REX.W+ 0F AD",
    "Instruction": "SHRD r/m64, r64, CL",
    "Op/En": "MRC",
    "Properties": "Rwu, R, R",
    "Implicit Read": "",
    "Implicit Write": "e.cf e.sf e.zf e.pf",
    "Implicit Undef": "e.of e.sf e.zf e.af e.cf e.pf",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "shrdq",
    "Preferred": "",
    "Description": "Shift r/m64 to right CL places while shifting bits from r64 in from the left."
  },
  {
    "Opcode": "66 0F C6 /r ib",
    "Instruction": "SHUFPD xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "shufpd",
    "Preferred": "",
    "Description": "Shuffle packed double-precision floating- point values selected by imm8 from xmm1 and xmm2/m128 to xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG C6 /r ib",
    "Instruction": "VSHUFPD xmm1, xmm2, xmm3/m128, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vshufpd",
    "Preferred": "",
    "Description": "Shuffle Packed double-precision floating- point values selected by imm8 from xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG C6 /r ib",
    "Instruction": "VSHUFPD ymm1, ymm2, ymm3/m256, imm8",
    "Op/En": "RVMI",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vshufpd",
    "Preferred": "",
    "Description": "Shuffle Packed double-precision floating- point values selected by imm8 from ymm2 and ymm3/mem."
  },
  {
    "Opcode": "0F C6 /r ib",
    "Instruction": "SHUFPS xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "shufps",
    "Preferred": "",
    "Description": "Shuffle packed single-precision floating-point values selected by imm8 from xmm1 and xmm1/m128 to xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG C6 /r ib",
    "Instruction": "VSHUFPS xmm1, xmm2, xmm3/m128, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vshufps",
    "Preferred": "",
    "Description": "Shuffle Packed single-precision floating-point values selected by imm8 from xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.0F.WIG C6 /r ib",
    "Instruction": "VSHUFPS ymm1, ymm2, ymm3/m256, imm8",
    "Op/En": "RVMI",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vshufps",
    "Preferred": "",
    "Description": "Shuffle Packed single-precision floating-point values selected by imm8 from ymm2 and ymm3/mem."
  },
  {
    "Opcode": "0F 01 /1",
    "Instruction": "SIDT m",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Store IDTR to m."
  },
  {
    "Opcode": "0F 00 /0",
    "Instruction": "SLDT r/m16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Stores segment selector from LDTR in r/m16."
  },
  {
    "Opcode": "REX.W+ 0F 00 /0",
    "Instruction": "SLDT r64/m16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Stores segment selector from LDTR in r64/m16."
  },
  {
    "Opcode": "0F 01 /4",
    "Instruction": "SMSW r/m16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO*",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Store machine status word to r/m16."
  },
  {
    "Opcode": "0F 01 /4",
    "Instruction": "SMSW r32/m16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO*",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Store machine status word in low-order 16 bits of r32/m16; high-order 16 bits of r32 are undefined."
  },
  {
    "Opcode": "REX.W+ 0F 01 /4",
    "Instruction": "SMSW r64/m16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO*",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Store machine status word in low-order 16 bits of r64/m16; high-order 16 bits of r32 are undefined."
  },
  {
    "Opcode": "66 0F 51 /r",
    "Instruction": "SQRTPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "sqrtpd",
    "Preferred": "",
    "Description": "Computes square roots of the packed double- precision floating-point values in xmm2/m128 and stores the results in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F.WIG 51 /r",
    "Instruction": "VSQRTPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vsqrtpd",
    "Preferred": "",
    "Description": "Computes Square Roots of the packed double- precision floating-point values in xmm2/m128 and stores the result in xmm1."
  },
  {
    "Opcode": "VEX.256.66.0F.WIG 51 /r",
    "Instruction": "VSQRTPD ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vsqrtpd",
    "Preferred": "",
    "Description": "Computes Square Roots of the packed double- precision floating-point values in ymm2/m256 and stores the result in ymm1"
  },
  {
    "Opcode": "0F 51 /r",
    "Instruction": "SQRTPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "sqrtps",
    "Preferred": "",
    "Description": "Computes square roots of the packed single- precision floating-point values in xmm2/m128 and stores the results in xmm1."
  },
  {
    "Opcode": "VEX.128.0F.WIG 51 /r",
    "Instruction": "VSQRTPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vsqrtps",
    "Preferred": "",
    "Description": "Computes Square Roots of the packed single- precision floating-point values in xmm2/m128 and stores the result in xmm1."
  },
  {
    "Opcode": "VEX.256.0F.WIG 51 /r",
    "Instruction": "VSQRTPS ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vsqrtps",
    "Preferred": "",
    "Description": "Computes Square Roots of the packed single- precision floating-point values in ymm2/m256 and stores the result in ymm1."
  },
  {
    "Opcode": "F2 0F 51 /r",
    "Instruction": "SQRTSD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "sqrtsd",
    "Preferred": "",
    "Description": "Computes square root of the low double- precision floating-point value in xmm2/m64 and stores the results in xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F2.0F.WIG 51 /r",
    "Instruction": "VSQRTSD xmm1,xmm2, xmm3/m64",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vsqrtsd",
    "Preferred": "",
    "Description": "Computes square root of the low double- precision floating point value in xmm3/m64 and stores the results in xmm2. Also, upper double precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64]."
  },
  {
    "Opcode": "F3 0F 51 /r",
    "Instruction": "SQRTSS xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "sqrtss",
    "Preferred": "",
    "Description": "Computes square root of the low single- precision floating-point value in xmm2/m32 and stores the results in xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F3.0F.WIG 51",
    "Instruction": "VSQRTSS xmm1, xmm2, xmm3/m32",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vsqrtss",
    "Preferred": "",
    "Description": "Computes square root of the low single- precision floating-point value in xmm3/m32 and stores the results in xmm1. Also, upper single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32]."
  },
  {
    "Opcode": "F9",
    "Instruction": "STC",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "E.CF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "stc",
    "Preferred": "",
    "Description": "Set CF flag."
  },
  {
    "Opcode": "FD",
    "Instruction": "STD",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "E.DF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "std",
    "Preferred": "",
    "Description": "Set DF flag."
  },
  {
    "Opcode": "FB",
    "Instruction": "STI",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.VM E.IOPL E.VIP",
    "Implicit Write": "e.if e.vif",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "sti",
    "Preferred": "",
    "Description": "Set interrupt flag; external, maskable interrupts enabled at the end of the next instruction."
  },
  {
    "Opcode": "0F AE /3",
    "Instruction": "STMXCSR m32",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "M.*",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "stmxcsr",
    "Preferred": "",
    "Description": "Store contents of MXCSR register to m32."
  },
  {
    "Opcode": "VEX.LZ.0F.WIG AE /3",
    "Instruction": "VSTMXCSR m32",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "M.*",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vstmxcsr",
    "Preferred": "",
    "Description": "Store contents of MXCSR register to m32."
  },
  {
    "Opcode": "AA",
    "Instruction": "STOS m8",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.DF RDI AL",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "stosb",
    "Preferred": "",
    "Description": "For legacy mode, store AL at address ES:(E)DI; For 64-bit mode store AL at address RDI or EDI."
  },
  {
    "Opcode": "AB",
    "Instruction": "STOS m16",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.DF RDI AX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "stosw",
    "Preferred": "",
    "Description": "For legacy mode, store AX at address ES:(E)DI; For 64-bit mode store AX at address RDI or EDI."
  },
  {
    "Opcode": "AB",
    "Instruction": "STOS m32",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.DF RDI EAX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "stosl",
    "Preferred": "",
    "Description": "For legacy mode, store EAX at address ES:(E)DI; For 64-bit mode store EAX at address RDI or EDI."
  },
  {
    "Opcode": "REX.W+ AB",
    "Instruction": "STOS m64",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "E.DF RDI RAX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "stosq",
    "Preferred": "",
    "Description": "Store RAX at address RDI or EDI."
  },
  {
    "Opcode": "AA",
    "Instruction": "STOSB",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF RDI AL",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "stosb",
    "Preferred": "",
    "Description": "For legacy mode, store AL at address ES:(E)DI; For 64-bit mode store AL at address RDI or EDI."
  },
  {
    "Opcode": "PREF.66+ AB",
    "Instruction": "STOSW",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF RDI AX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "stosw",
    "Preferred": "",
    "Description": "For legacy mode, store AX at address ES:(E)DI; For 64-bit mode store AX at address RDI or EDI."
  },
  {
    "Opcode": "AB",
    "Instruction": "STOSD",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF RDI EAX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "stosl",
    "Preferred": "",
    "Description": "For legacy mode, store EAX at address ES:(E)DI; For 64-bit mode store EAX at address RDI or EDI."
  },
  {
    "Opcode": "REX.W+ AB",
    "Instruction": "STOSQ",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "E.DF RDI RAX",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "stosq",
    "Preferred": "",
    "Description": "Store RAX at address RDI or EDI."
  },
  {
    "Opcode": "0F 00 /1",
    "Instruction": "STR r/m16",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Stores segment selector from TR in r/m16."
  },
  {
    "Opcode": "2C ib",
    "Instruction": "SUB AL, imm8",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subb",
    "Preferred": "",
    "Description": "Subtract imm8 from AL."
  },
  {
    "Opcode": "2D iw",
    "Instruction": "SUB AX, imm16",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subw",
    "Preferred": "",
    "Description": "Subtract imm16 from AX."
  },
  {
    "Opcode": "2D id",
    "Instruction": "SUB EAX, imm32",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subl",
    "Preferred": "",
    "Description": "Subtract imm32 from EAX."
  },
  {
    "Opcode": "REX.W+ 2D id",
    "Instruction": "SUB RAX, imm32",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subq",
    "Preferred": "",
    "Description": "Subtract imm32 sign-extended to 64-bits from RAX."
  },
  {
    "Opcode": "80 /5 ib",
    "Instruction": "SUB r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subb",
    "Preferred": "",
    "Description": "Subtract imm8 from r/m8."
  },
  {
    "Opcode": "REX+ 80 /5 ib",
    "Instruction": "SUB r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subb",
    "Preferred": "",
    "Description": "Subtract imm8 from r/m8."
  },
  {
    "Opcode": "81 /5 iw",
    "Instruction": "SUB r/m16, imm16",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subw",
    "Preferred": "",
    "Description": "Subtract imm16 from r/m16."
  },
  {
    "Opcode": "81 /5 id",
    "Instruction": "SUB r/m32, imm32",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subl",
    "Preferred": "",
    "Description": "Subtract imm32 from r/m32."
  },
  {
    "Opcode": "REX.W+ 81 /5 id",
    "Instruction": "SUB r/m64, imm32",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subq",
    "Preferred": "",
    "Description": "Subtract imm32 sign-extended to 64-bits from r/m64."
  },
  {
    "Opcode": "83 /5 ib",
    "Instruction": "SUB r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subw",
    "Preferred": "YES",
    "Description": "Subtract sign-extended imm8 from r/m16."
  },
  {
    "Opcode": "83 /5 ib",
    "Instruction": "SUB r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subl",
    "Preferred": "YES",
    "Description": "Subtract sign-extended imm8 from r/m32."
  },
  {
    "Opcode": "REX.W+ 83 /5 ib",
    "Instruction": "SUB r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subq",
    "Preferred": "YES",
    "Description": "Subtract sign-extended imm8 from r/m64."
  },
  {
    "Opcode": "28 /r",
    "Instruction": "SUB r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subb",
    "Preferred": "YES",
    "Description": "Subtract r8 from r/m8."
  },
  {
    "Opcode": "REX+ 28 /r",
    "Instruction": "SUB r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subb",
    "Preferred": "YES",
    "Description": "Subtract r8 from r/m8."
  },
  {
    "Opcode": "29 /r",
    "Instruction": "SUB r/m16, r16",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subw",
    "Preferred": "YES",
    "Description": "Subtract r16 from r/m16."
  },
  {
    "Opcode": "29 /r",
    "Instruction": "SUB r/m32, r32",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subl",
    "Preferred": "YES",
    "Description": "Subtract r32 from r/m32."
  },
  {
    "Opcode": "REX.W+ 29 /r",
    "Instruction": "SUB r/m64, r64",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subq",
    "Preferred": "YES",
    "Description": "Subtract r64 from r/m64."
  },
  {
    "Opcode": "2A /r",
    "Instruction": "SUB r8, r/m8",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subb",
    "Preferred": "",
    "Description": "Subtract r/m8 from r8."
  },
  {
    "Opcode": "REX+ 2A /r",
    "Instruction": "SUB r8, r/m8",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subb",
    "Preferred": "",
    "Description": "Subtract r/m8 from r8."
  },
  {
    "Opcode": "2B /r",
    "Instruction": "SUB r16, r/m16",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subw",
    "Preferred": "",
    "Description": "Subtract r/m16 from r16."
  },
  {
    "Opcode": "2B /r",
    "Instruction": "SUB r32, r/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subl",
    "Preferred": "",
    "Description": "Subtract r/m32 from r32."
  },
  {
    "Opcode": "REX.W+ 2B /r",
    "Instruction": "SUB r64, r/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "subq",
    "Preferred": "",
    "Description": "Subtract r/m64 from r64."
  },
  {
    "Opcode": "66 0F 5C /r",
    "Instruction": "SUBPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "subpd",
    "Preferred": "",
    "Description": "Subtract packed double-precision floating- point values in xmm2/m128 from xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 5C /r",
    "Instruction": "VSUBPD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vsubpd",
    "Preferred": "",
    "Description": "Subtract packed double-precision floating- point values in xmm3/mem from xmm2 and stores result in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 5C /r",
    "Instruction": "VSUBPD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vsubpd",
    "Preferred": "",
    "Description": "Subtract packed double-precision floating- point values in ymm3/mem from ymm2 and stores result in ymm1."
  },
  {
    "Opcode": "0F 5C /r",
    "Instruction": "SUBPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "subps",
    "Preferred": "",
    "Description": "Subtract packed single-precision floating-point values in xmm2/mem from xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG 5C /r",
    "Instruction": "VSUBPS xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vsubps",
    "Preferred": "",
    "Description": "Subtract packed single-precision floating-point values in xmm3/mem from xmm2 and stores result in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.0F.WIG 5C /r",
    "Instruction": "VSUBPS ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vsubps",
    "Preferred": "",
    "Description": "Subtract packed single-precision floating-point values in ymm3/mem from ymm2 and stores result in ymm1."
  },
  {
    "Opcode": "F2 0F 5C /r",
    "Instruction": "SUBSD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "subsd",
    "Preferred": "",
    "Description": "Subtracts the low double-precision floating- point values in xmm2/mem64 from xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F2.0F.WIG 5C /r",
    "Instruction": "VSUBSD xmm1, xmm2, xmm3/m64",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vsubsd",
    "Preferred": "",
    "Description": "Subtract the low double-precision floating- point value in xmm3/mem from xmm2 and store the result in xmm1."
  },
  {
    "Opcode": "F3 0F 5C /r",
    "Instruction": "SUBSS xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "subss",
    "Preferred": "",
    "Description": "Subtract the lower single-precision floating- point values in xmm2/m32 from xmm1."
  },
  {
    "Opcode": "VEX.NDS.LIG.F3.0F.WIG 5C /r",
    "Instruction": "VSUBSS xmm1, xmm2, xmm3/m32",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vsubss",
    "Preferred": "",
    "Description": "Subtract the low single-precision floating- point value in xmm3/mem from xmm2 and store the result in xmm1."
  },
  {
    "Opcode": "0F 01 F8",
    "Instruction": "SWAPGS",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "I",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "swapgs",
    "Preferred": "",
    "Description": "Exchanges the current GS base register value with the value contained in MSR address C0000102H."
  },
  {
    "Opcode": "0F 05",
    "Instruction": "SYSCALL",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "I",
    "CPUID Feature Flags": "SYSCALL",
    "AT&T Mnemonic": "syscall",
    "Preferred": "",
    "Description": "Fast call to privilege level 0 system procedures."
  },
  {
    "Opcode": "0F 34",
    "Instruction": "SYSENTER",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SEP",
    "AT&T Mnemonic": "sysenter",
    "Preferred": "",
    "Description": "Fast call to privilege level 0 system procedures."
  },
  {
    "Opcode": "0F 35",
    "Instruction": "SYSEXIT",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SEP",
    "AT&T Mnemonic": "sysexit",
    "Preferred": "",
    "Description": "Fast return to privilege level 3 user code."
  },
  {
    "Opcode": "REX.W+ 0F 35",
    "Instruction": "SYSEXIT pw",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SEP",
    "AT&T Mnemonic": "sysexit",
    "Preferred": "",
    "Description": "Fast return to 64-bit mode privilege level 3 user code."
  },
  {
    "Opcode": "0F 07",
    "Instruction": "SYSRET",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "I",
    "CPUID Feature Flags": "SYSCALL",
    "AT&T Mnemonic": "sysret",
    "Preferred": "",
    "Description": "Return to compatibility mode from fast system call"
  },
  {
    "Opcode": "REX.W+ 0F 07",
    "Instruction": "SYSRET pw",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "I",
    "CPUID Feature Flags": "SYSCALL",
    "AT&T Mnemonic": "sysret",
    "Preferred": "",
    "Description": "Return to 64-bit mode from fast system call"
  },
  {
    "Opcode": "A8 ib",
    "Instruction": "TEST AL, imm8",
    "Op/En": "I",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "testb",
    "Preferred": "",
    "Description": "AND imm8 with AL; set SF, ZF, PF according to result."
  },
  {
    "Opcode": "A9 iw",
    "Instruction": "TEST AX, imm16",
    "Op/En": "I",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "testw",
    "Preferred": "",
    "Description": "AND imm16 with AX; set SF, ZF, PF according to result."
  },
  {
    "Opcode": "A9 id",
    "Instruction": "TEST EAX, imm32",
    "Op/En": "I",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "testl",
    "Preferred": "",
    "Description": "AND imm32 with EAX; set SF, ZF, PF according to result."
  },
  {
    "Opcode": "REX.W+ A9 id",
    "Instruction": "TEST RAX, imm32",
    "Op/En": "I",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "testq",
    "Preferred": "",
    "Description": "AND imm32 sign-extended to 64-bits with RAX; set SF, ZF, PF according to result."
  },
  {
    "Opcode": "F6 /0 ib",
    "Instruction": "TEST r/m8, imm8",
    "Op/En": "MI",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "testb",
    "Preferred": "",
    "Description": "AND imm8 with r/m8; set SF, ZF, PF according to result."
  },
  {
    "Opcode": "REX+ F6 /0 ib",
    "Instruction": "TEST r/m8, imm8",
    "Op/En": "MI",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "testb",
    "Preferred": "",
    "Description": "AND imm8 with r/m8; set SF, ZF, PF according to result."
  },
  {
    "Opcode": "F7 /0 iw",
    "Instruction": "TEST r/m16, imm16",
    "Op/En": "MI",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "testw",
    "Preferred": "",
    "Description": "AND imm16 with r/m16; set SF, ZF, PF according to result."
  },
  {
    "Opcode": "F7 /0 id",
    "Instruction": "TEST r/m32, imm32",
    "Op/En": "MI",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "testl",
    "Preferred": "",
    "Description": "AND imm32 with r/m32; set SF, ZF, PF according to result."
  },
  {
    "Opcode": "REX.W+ F7 /0 id",
    "Instruction": "TEST r/m64, imm32",
    "Op/En": "MI",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "testq",
    "Preferred": "",
    "Description": "AND imm32 sign-extended to 64-bits with r/m64; set SF, ZF, PF according to result."
  },
  {
    "Opcode": "84 /r",
    "Instruction": "TEST r/m8, r8",
    "Op/En": "MR",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "testb",
    "Preferred": "",
    "Description": "AND r8 with r/m8; set SF, ZF, PF according to result."
  },
  {
    "Opcode": "REX+ 84 /r",
    "Instruction": "TEST r/m8, r8",
    "Op/En": "MR",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "testb",
    "Preferred": "",
    "Description": "AND r8 with r/m8; set SF, ZF, PF according to result."
  },
  {
    "Opcode": "85 /r",
    "Instruction": "TEST r/m16, r16",
    "Op/En": "MR",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "testw",
    "Preferred": "",
    "Description": "AND r16 with r/m16; set SF, ZF, PF according to result."
  },
  {
    "Opcode": "85 /r",
    "Instruction": "TEST r/m32, r32",
    "Op/En": "MR",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "testl",
    "Preferred": "",
    "Description": "AND r32 with r/m32; set SF, ZF, PF according to result."
  },
  {
    "Opcode": "REX.W+ 85 /r",
    "Instruction": "TEST r/m64, r64",
    "Op/En": "MR",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "testq",
    "Preferred": "",
    "Description": "AND r64 with r/m64; set SF, ZF, PF according to result."
  },
  {
    "Opcode": "F3 0F BC /r",
    "Instruction": "TZCNT r16, r/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF E.CF",
    "Implicit Undef": "E.AF E.PF E.OF E.SF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "BMI1",
    "AT&T Mnemonic": "tzcntw",
    "Preferred": "",
    "Description": "Count the number of trailing zero bits in r/m16, return result in r16."
  },
  {
    "Opcode": "F3 0F BC /r",
    "Instruction": "TZCNT r32, r/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF E.CF",
    "Implicit Undef": "E.AF E.PF E.OF E.SF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "BMI1",
    "AT&T Mnemonic": "tzcntl",
    "Preferred": "",
    "Description": "Count the number of trailing zero bits in r/m32, return result in r32."
  },
  {
    "Opcode": "REX.W+ F3 0F BC /r",
    "Instruction": "TZCNT r64, r/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF E.CF",
    "Implicit Undef": "E.AF E.PF E.OF E.SF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "BMI1",
    "AT&T Mnemonic": "tzcntq",
    "Preferred": "",
    "Description": "Count the number of trailing zero bits in r/m64, return result in r64."
  },
  {
    "Opcode": "66 0F 2E /r",
    "Instruction": "UCOMISD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "ucomisd",
    "Preferred": "",
    "Description": "Compares (unordered) the low double- precision floating-point values in xmm1 and xmm2/m64 and set the EFLAGS accordingly."
  },
  {
    "Opcode": "VEX.LIG.66.0F.WIG 2E /r",
    "Instruction": "VUCOMISD xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vucomisd",
    "Preferred": "",
    "Description": "Compare low double precision floating-point values in xmm1 and xmm2/mem64 and set the EFLAGS flags accordingly."
  },
  {
    "Opcode": "0F 2E /r",
    "Instruction": "UCOMISS xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "ucomiss",
    "Preferred": "",
    "Description": "Compare lower single-precision floating-point value in xmm1 register with lower single- precision floating-point value in xmm2/mem and set the status flags accordingly."
  },
  {
    "Opcode": "VEX.LIG.0F.WIG 2E /r",
    "Instruction": "VUCOMISS xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vucomiss",
    "Preferred": "",
    "Description": "Compare low single precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly."
  },
  {
    "Opcode": "0F 0B",
    "Instruction": "UD2",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "ud2",
    "Preferred": "",
    "Description": "Raise invalid opcode exception."
  },
  {
    "Opcode": "66 0F 15 /r",
    "Instruction": "UNPCKHPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "unpckhpd",
    "Preferred": "",
    "Description": "Unpacks and Interleaves double-precision floating-point values from high quadwords of xmm1 and xmm2/m128."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 15 /r",
    "Instruction": "VUNPCKHPD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vunpckhpd",
    "Preferred": "",
    "Description": "Unpacks and Interleaves double precision floating-point values from high quadwords of xmm2 and xmm3/m128."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 15 /r",
    "Instruction": "VUNPCKHPD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vunpckhpd",
    "Preferred": "",
    "Description": "Unpacks and Interleaves double precision floating-point values from high quadwords of ymm2 and ymm3/m256."
  },
  {
    "Opcode": "0F 15 /r",
    "Instruction": "UNPCKHPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "unpckhps",
    "Preferred": "",
    "Description": "Unpacks and Interleaves single-precision floating-point values from high quadwords of xmm1 and xmm2/mem into xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG 15 /r",
    "Instruction": "VUNPCKHPS xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vunpckhps",
    "Preferred": "",
    "Description": "Unpacks and Interleaves single-precision floating-point values from high quadwords of xmm2 and xmm3/m128."
  },
  {
    "Opcode": "VEX.NDS.256.0F.WIG 15 /r",
    "Instruction": "VUNPCKHPS ymm1, ymm2,ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vunpckhps",
    "Preferred": "",
    "Description": "Unpacks and Interleaves single-precision floating-point values from high quadwords of ymm2 and ymm3/m256."
  },
  {
    "Opcode": "66 0F 14 /r",
    "Instruction": "UNPCKLPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "unpcklpd",
    "Preferred": "",
    "Description": "Unpacks and Interleaves double-precision floating-point values from low quadwords of xmm1 and xmm2/m128."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 14 /r",
    "Instruction": "VUNPCKLPD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vunpcklpd",
    "Preferred": "",
    "Description": "Unpacks and Interleaves double precision floating-point values low high quadwords of xmm2 and xmm3/m128."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 14 /r",
    "Instruction": "VUNPCKLPD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vunpcklpd",
    "Preferred": "",
    "Description": "Unpacks and Interleaves double precision floating-point values low high quadwords of ymm2 and ymm3/m256."
  },
  {
    "Opcode": "0F 14 /r",
    "Instruction": "UNPCKLPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "unpcklps",
    "Preferred": "",
    "Description": "Unpacks and Interleaves single-precision floating-point values from low quadwords of xmm1 and xmm2/mem into xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG 14 /r",
    "Instruction": "VUNPCKLPS xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vunpcklps",
    "Preferred": "",
    "Description": "Unpacks and Interleaves single-precision floating-point values from low quadwords of xmm2 and xmm3/m128."
  },
  {
    "Opcode": "VEX.NDS.256.0F.WIG 14 /r",
    "Instruction": "VUNPCKLPS ymm1, ymm2,ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vunpcklps",
    "Preferred": "",
    "Description": "Unpacks and Interleaves single-precision floating-point values from low quadwords of ymm2 and ymm3/m256."
  },
  {
    "Opcode": "VEX.128.66.0F38.W0 18 /r",
    "Instruction": "VBROADCASTSS xmm1, m32",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vbroadcastss",
    "Preferred": "",
    "Description": "Broadcast single-precision floating-point element in mem to four locations in xmm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.W0 18 /r",
    "Instruction": "VBROADCASTSS ymm1, m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vbroadcastss",
    "Preferred": "",
    "Description": "Broadcast single-precision floating-point element in mem to eight locations in ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.W0 19 /r",
    "Instruction": "VBROADCASTSD ymm1, m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vbroadcastsd",
    "Preferred": "",
    "Description": "Broadcast double-precision floating-point element in mem to four locations in ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.W0 1A /r",
    "Instruction": "VBROADCASTF128 ymm1, m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vbroadcastf128",
    "Preferred": "",
    "Description": "Broadcast 128 bits of floating-point data in mem to low and high 128-bits in ymm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.W0 18 /r",
    "Instruction": "VBROADCASTSS xmm1, xmm2",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vbroadcastss",
    "Preferred": "",
    "Description": "Broadcast the low single-precision floating- point element in the source operand to four locations in xmm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.W0 18 /r",
    "Instruction": "VBROADCASTSS ymm1, xmm2",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vbroadcastss",
    "Preferred": "",
    "Description": "Broadcast low single-precision floating-point element in the source operand to eight locations in ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.W0 19 /r",
    "Instruction": "VBROADCASTSD ymm1, xmm2",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vbroadcastsd",
    "Preferred": "",
    "Description": "Broadcast low double-precision floating-point element in the source operand to four locations in ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.W0 13 /r",
    "Instruction": "VCVTPH2PS ymm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "F16C",
    "AT&T Mnemonic": "vcvtph2ps",
    "Preferred": "",
    "Description": "Convert eight packed half precision (16-bit) floating-point values in xmm2/m128 to packed single-precision floating-point value in ymm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.W0 13 /r",
    "Instruction": "VCVTPH2PS xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "F16C",
    "AT&T Mnemonic": "vcvtph2ps",
    "Preferred": "",
    "Description": "Convert four packed half precision (16-bit) floating-point values in xmm2/m64 to packed single-precision floating-point value in xmm1."
  },
  {
    "Opcode": "VEX.256.66.0F3A.W0 1D /r ib",
    "Instruction": "VCVTPS2PH xmm1/m128, ymm2, imm8",
    "Op/En": "MR",
    "Properties": "Z, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "F16C",
    "AT&T Mnemonic": "vcvtps2ph",
    "Preferred": "",
    "Description": "Convert eight packed single-precision floating-point value in ymm2 to packed half-precision (16-bit) floating-point value in xmm1/mem. Imm8 provides rounding controls."
  },
  {
    "Opcode": "VEX.128.66.0F3A.W0 1D /r ib",
    "Instruction": "VCVTPS2PH xmm1/m64, xmm2, imm8",
    "Op/En": "MR",
    "Properties": "Z, R, R",
    "Implicit Read": "M.RC",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "F16C",
    "AT&T Mnemonic": "vcvtps2ph",
    "Preferred": "",
    "Description": "Convert four packed single-precision float- ing-point value in xmm2 to packed half- precision (16-bit) floating-point value in xmm1/mem. Imm8 provides rounding con- trols."
  },
  {
    "Opcode": "0F 00 /4",
    "Instruction": "VERR r/m16",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF",
    "Implicit Undef": "",
    "Useful": "YES",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "verr",
    "Preferred": "",
    "Description": "Set ZF=1 if segment specified with r/m16 can be read."
  },
  {
    "Opcode": "0F 00 /5",
    "Instruction": "VERW r/m16",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "E.ZF",
    "Implicit Undef": "",
    "Useful": "YES",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "verw",
    "Preferred": "",
    "Description": "Set ZF=1 if segment specified with r/m16 can be written."
  },
  {
    "Opcode": "VEX.256.66.0F3A.W0 19 /r ib",
    "Instruction": "VEXTRACTF128 xmm1/m128, ymm2, imm8",
    "Op/En": "MR",
    "Properties": "QZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vextractf128",
    "Preferred": "",
    "Description": "Extract 128 bits of packed floating-point values from ymm2 and store results in xmm1/mem."
  },
  {
    "Opcode": "VEX.256.66.0F3A.W0 39 /r ib",
    "Instruction": "VEXTRACTI128 xmm1/m128, ymm2, imm8",
    "Op/En": "MRI",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vextracti128",
    "Preferred": "",
    "Description": "Extract 128 bits of integer data from ymm2 and store results in xmm1/mem."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 98 /r",
    "Instruction": "VFMADD132PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd132pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, add to xmm1 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 A8 /r",
    "Instruction": "VFMADD213PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd213pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm0 and xmm1, add to xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 B8 /r",
    "Instruction": "VFMADD231PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd231pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, add to xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 98 /r",
    "Instruction": "VFMADD132PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd132pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, add to ymm1 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 A8 /r",
    "Instruction": "VFMADD213PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd213pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm0 and ymm1, add to ymm2/mem and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 B8 /r",
    "Instruction": "VFMADD231PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd231pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, add to ymm0 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 98 /r",
    "Instruction": "VFMADD132PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd132ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, add to xmm1 and put result in xmm0"
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 A8 /r",
    "Instruction": "VFMADD213PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd213ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm0 and xmm1, add to xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 B8 /r",
    "Instruction": "VFMADD231PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd231ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, add to xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 98 /r",
    "Instruction": "VFMADD132PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd132ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, add to ymm1 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 A8 /r",
    "Instruction": "VFMADD213PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd213ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm0 and ymm1, add to ymm2/mem and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 B8 /r",
    "Instruction": "VFMADD231PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd231ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, add to ymm0 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W1 99 /r",
    "Instruction": "VFMADD132SD xmm0, xmm1, xmm2/m64",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd132sd",
    "Preferred": "",
    "Description": "Multiply scalar double-precision floating-point value from xmm0 and xmm2/mem, add to xmm1 and put result in xmm0"
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W1 A9 /r",
    "Instruction": "VFMADD213SD xmm0, xmm1, xmm2/m64",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd213sd",
    "Preferred": "",
    "Description": "Multiply scalar double-precision floating-point value from xmm0 and xmm1, add to xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W1 B9 /r",
    "Instruction": "VFMADD231SD xmm0, xmm1, xmm2/m64",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd231sd",
    "Preferred": "",
    "Description": "Multiply scalar double-precision floating-point value from xmm1 and xmm2/mem, add to xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W0 99 /r",
    "Instruction": "VFMADD132SS xmm0, xmm1, xmm2/m32",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd132ss",
    "Preferred": "",
    "Description": "Multiply scalar single-precision floating-point value from xmm0 and xmm2/mem, add to xmm1 and put result in xmm0"
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W0 A9 /r",
    "Instruction": "VFMADD213SS xmm0, xmm1, xmm2/m32",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd213ss",
    "Preferred": "",
    "Description": "Multiply scalar single-precision floating-point value from xmm0 and xmm1, add to xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W0 B9 /r",
    "Instruction": "VFMADD231SS xmm0, xmm1, xmm2/m32",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmadd231ss",
    "Preferred": "",
    "Description": "Multiply scalar single-precision floating-point value from xmm1 and xmm2/mem, add to xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 96 /r",
    "Instruction": "VFMADDSUB132PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmaddsub132pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, add/subtract elements in xmm1 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 A6 /r",
    "Instruction": "VFMADDSUB213PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmaddsub213pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm0 and xmm1, add/subtract elements in xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 B6 /r",
    "Instruction": "VFMADDSUB231PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmaddsub231pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, add/subtract elements in xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 96 /r",
    "Instruction": "VFMADDSUB132PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmaddsub132pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, add/subtract elements in ymm1 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 A6 /r",
    "Instruction": "VFMADDSUB213PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmaddsub213pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm0 and ymm1, add/subtract elements in ymm2/mem and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 B6 /r",
    "Instruction": "VFMADDSUB231PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmaddsub231pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, add/subtract elements in ymm0 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 96 /r",
    "Instruction": "VFMADDSUB132PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmaddsub132ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, add/subtract elements in xmm1 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 A6 /r",
    "Instruction": "VFMADDSUB213PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmaddsub213ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm0 and xmm1, add/subtract elements in xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 B6 /r",
    "Instruction": "VFMADDSUB231PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmaddsub231ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, add/subtract elements in xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 96 /r",
    "Instruction": "VFMADDSUB132PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmaddsub132ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, add/subtract elements in ymm1 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 A6 /r",
    "Instruction": "VFMADDSUB213PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmaddsub213ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm0 and ymm1, add/subtract elements in ymm2/mem and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 B6 /r",
    "Instruction": "VFMADDSUB231PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmaddsub231ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, add/subtract elements in ymm0 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 97 /r",
    "Instruction": "VFMSUBADD132PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsubadd132pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, subtract/add elements in xmm1 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 A7 /r",
    "Instruction": "VFMSUBADD213PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsubadd213pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm0 and xmm1, subtract/add elements in xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 B7 /r",
    "Instruction": "VFMSUBADD231PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsubadd231pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, subtract/add elements in xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 97 /r",
    "Instruction": "VFMSUBADD132PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsubadd132pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, subtract/add elements in ymm1 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 A7 /r",
    "Instruction": "VFMSUBADD213PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsubadd213pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm0 and ymm1, subtract/add elements in ymm2/mem and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 B7 /r",
    "Instruction": "VFMSUBADD231PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsubadd231pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, subtract/add elements in ymm0 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 97 /r",
    "Instruction": "VFMSUBADD132PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsubadd132ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, subtract/add elements in xmm1 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 A7 /r",
    "Instruction": "VFMSUBADD213PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsubadd213ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm0 and xmm1, subtract/add elements in xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 B7 /r",
    "Instruction": "VFMSUBADD231PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsubadd231ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, subtract/add elements in xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 97 /r",
    "Instruction": "VFMSUBADD132PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsubadd132ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, subtract/add elements in ymm1 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 A7 /r",
    "Instruction": "VFMSUBADD213PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsubadd213ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm0 and ymm1, subtract/add elements in ymm2/mem and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 B7 /r",
    "Instruction": "VFMSUBADD231PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsubadd231ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, subtract/add elements in ymm0 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 9A /r",
    "Instruction": "VFMSUB132PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub132pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, subtract xmm1 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 AA /r",
    "Instruction": "VFMSUB213PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub213pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm0 and xmm1, subtract xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 BA /r",
    "Instruction": "VFMSUB231PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub231pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, subtract xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 9A /r",
    "Instruction": "VFMSUB132PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub132pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, subtract ymm1 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 AA /r",
    "Instruction": "VFMSUB213PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub213pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm0 and ymm1, subtract ymm2/mem and put result in ymm0"
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 BA /r",
    "Instruction": "VFMSUB231PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub231pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, subtract ymm0 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 9A /r",
    "Instruction": "VFMSUB132PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub132ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, subtract xmm1 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 AA /r",
    "Instruction": "VFMSUB213PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub213ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm0 and xmm1, subtract xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 BA /r",
    "Instruction": "VFMSUB231PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub231ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, subtract xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 9A /r",
    "Instruction": "VFMSUB132PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub132ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, subtract ymm1 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 AA /r",
    "Instruction": "VFMSUB213PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub213ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm0 and ymm1, subtract ymm2/mem and put result in ymm0"
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 BA /r",
    "Instruction": "VFMSUB231PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub231ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, subtract ymm0 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W1 9B /r",
    "Instruction": "VFMSUB132SD xmm0, xmm1, xmm2/m64",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub132sd",
    "Preferred": "",
    "Description": "Multiply scalar double-precision floating-point value from xmm0 and xmm2/mem, subtract xmm1 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W1 AB /r",
    "Instruction": "VFMSUB213SD xmm0, xmm1, xmm2/m64",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub213sd",
    "Preferred": "",
    "Description": "Multiply scalar double-precision floating-point value from xmm0 and xmm1, subtract xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W1 BB /r",
    "Instruction": "VFMSUB231SD xmm0, xmm1, xmm2/m64",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub231sd",
    "Preferred": "",
    "Description": "Multiply scalar double-precision floating-point value from xmm1 and xmm2/mem, subtract xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W0 9B /r",
    "Instruction": "VFMSUB132SS xmm0, xmm1, xmm2/m32",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub132ss",
    "Preferred": "",
    "Description": "Multiply scalar single-precision floating-point value from xmm0 and xmm2/mem, subtract xmm1 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W0 AB /r",
    "Instruction": "VFMSUB213SS xmm0, xmm1, xmm2/m32",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub213ss",
    "Preferred": "",
    "Description": "Multiply scalar single-precision floating-point value from xmm0 and xmm1, subtract xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W0 BB /r",
    "Instruction": "VFMSUB231SS xmm0, xmm1, xmm2/m32",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfmsub231ss",
    "Preferred": "",
    "Description": "Multiply scalar single-precision floating-point value from xmm1 and xmm2/mem, subtract xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 9C /r",
    "Instruction": "VFNMADD132PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd132pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, negate the multiplication result and add to xmm1 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 AC /r",
    "Instruction": "VFNMADD213PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd213pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm0 and xmm1, negate the multiplication result and add to xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 BC /r",
    "Instruction": "VFNMADD231PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd231pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, negate the multiplication result and add to xmm0 and put result in xmm0"
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 9C /r",
    "Instruction": "VFNMADD132PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd132pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, negate the multiplication result and add to ymm1 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 AC /r",
    "Instruction": "VFNMADD213PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd213pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm0 and ymm1, negate the multiplication result and add to ymm2/mem and put result in ymm0"
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 BC /r",
    "Instruction": "VFNMADD231PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd231pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, negate the multiplication result and add to ymm0 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 9C /r",
    "Instruction": "VFNMADD132PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd132ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, negate the multiplication result and add to xmm1 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 AC /r",
    "Instruction": "VFNMADD213PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd213ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm0 and xmm1, negate the multiplication result and add to xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 BC /r",
    "Instruction": "VFNMADD231PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd231ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, negate the multiplication result and add to xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 9C /r",
    "Instruction": "VFNMADD132PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd132ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, negate the multiplication result and add to ymm1 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 AC /r",
    "Instruction": "VFNMADD213PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd213ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm0 and ymm1, negate the multiplication result and add to ymm2/mem and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.0 BC /r",
    "Instruction": "VFNMADD231PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd231ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, negate the multiplication result and add to ymm0 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W1 9D /r",
    "Instruction": "VFNMADD132SD xmm0, xmm1, xmm2/m64",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd132sd",
    "Preferred": "",
    "Description": "Multiply scalar double-precision floating-point value from xmm0 and xmm2/mem, negate the multiplication result and add to xmm1 and put result in xmm0"
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W1 AD /r",
    "Instruction": "VFNMADD213SD xmm0, xmm1, xmm2/m64",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd213sd",
    "Preferred": "",
    "Description": "Multiply scalar double-precision floating-point value from xmm0 and xmm1, negate the multiplication result and add to xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W1 BD /r",
    "Instruction": "VFNMADD231SD xmm0, xmm1, xmm2/m64",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd231sd",
    "Preferred": "",
    "Description": "Multiply scalar double-precision floating-point value from xmm1 and xmm2/mem, negate the multiplication result and add to xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W0 9D /r",
    "Instruction": "VFNMADD132SS xmm0, xmm1, xmm2/m32",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd132ss",
    "Preferred": "",
    "Description": "Multiply scalar single-precision floating-point value from xmm0 and xmm2/mem, negate the multiplication result and add to xmm1 and put result in xmm0"
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W0 AD /r",
    "Instruction": "VFNMADD213SS xmm0, xmm1, xmm2/m32",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd213ss",
    "Preferred": "",
    "Description": "Multiply scalar single-precision floating-point value from xmm0 and xmm1, negate the multiplication result and add to xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W0 BD /r",
    "Instruction": "VFNMADD231SS xmm0, xmm1, xmm2/m32",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmadd231ss",
    "Preferred": "",
    "Description": "Multiply scalar single-precision floating-point value from xmm1 and xmm2/mem, negate the multiplication result and add to xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 9E /r",
    "Instruction": "VFNMSUB132PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub132pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, negate the multiplication result and subtract xmm1 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 AE /r",
    "Instruction": "VFNMSUB213PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub213pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm0 and xmm1, negate the multiplication result and subtract xmm2/mem and put result in xmm0"
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 BE /r",
    "Instruction": "VFNMSUB231PD xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub231pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, negate the multiplication result and subtract xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 9E /r",
    "Instruction": "VFNMSUB132PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub132pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, negate the multiplication result and subtract ymm1 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 AE /r",
    "Instruction": "VFNMSUB213PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub213pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm0 and ymm1, negate the multiplication result and subtract ymm2/mem and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 BE /r",
    "Instruction": "VFNMSUB231PD ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub231pd",
    "Preferred": "",
    "Description": "Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, negate the multiplication result and subtract ymm0 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 9E /r",
    "Instruction": "VFNMSUB132PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub132ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, negate the multiplication result and subtract xmm1 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 AE /r",
    "Instruction": "VFNMSUB213PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub213ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm0 and xmm1, negate the multiplication result and subtract xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 BE /r",
    "Instruction": "VFNMSUB231PS xmm0, xmm1, xmm2/m128",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub231ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, negate the multiplication result and subtract xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 9E /r",
    "Instruction": "VFNMSUB132PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub132ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, negate the multiplication result and subtract ymm1 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 AE /r",
    "Instruction": "VFNMSUB213PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub213ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm0 and ymm1, negate the multiplication result and subtract ymm2/mem and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.0 BE /r",
    "Instruction": "VFNMSUB231PS ymm0, ymm1, ymm2/m256",
    "Op/En": "RVM",
    "Properties": "RW, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub231ps",
    "Preferred": "",
    "Description": "Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, negate the multiplication result and subtract ymm0 and put result in ymm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W1 9F /r",
    "Instruction": "VFNMSUB132SD xmm0, xmm1, xmm2/m64",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub132sd",
    "Preferred": "",
    "Description": "Multiply scalar double-precision floating-point value from xmm0 and xmm2/mem, negate the multiplication result and subtract xmm1 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W1 AF /r",
    "Instruction": "VFNMSUB213SD xmm0, xmm1, xmm2/m64",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub213sd",
    "Preferred": "",
    "Description": "Multiply scalar double-precision floating-point value from xmm0 and xmm1, negate the multiplication result and subtract xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W1 BF /r",
    "Instruction": "VFNMSUB231SD xmm0, xmm1, xmm2/m64",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub231sd",
    "Preferred": "",
    "Description": "Multiply scalar double-precision floating-point value from xmm1 and xmm2/mem, negate the multiplication result and subtract xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W0 9F /r",
    "Instruction": "VFNMSUB132SS xmm0, xmm1, xmm2/m32",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub132ss",
    "Preferred": "",
    "Description": "Multiply scalar single-precision floating-point value from xmm0 and xmm2/mem, negate the multiplication result and subtract xmm1 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W0 AF /r",
    "Instruction": "VFNMSUB213SS xmm0, xmm1, xmm2/m32",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub213ss",
    "Preferred": "",
    "Description": "Multiply scalar single-precision floating-point value from xmm0 and xmm1, negate the multiplication result and subtract xmm2/mem and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.LIG.128.66.0F38.W0 BF /r",
    "Instruction": "VFNMSUB231SS xmm0, xmm1, xmm2/m32",
    "Op/En": "RVM",
    "Properties": "RZ, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FMA",
    "AT&T Mnemonic": "vfnmsub231ss",
    "Preferred": "",
    "Description": "Multiply scalar single-precision floating-point value from xmm1 and xmm2/mem, negate the multiplication result and subtract xmm0 and put result in xmm0."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 92 /r",
    "Instruction": "VGATHERDPD xmm1, vm32x, xmm2",
    "Op/En": "RMV",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vgatherdpd",
    "Preferred": "",
    "Description": "Using dword indices specified in vm32x, gather double-precision FP values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into xmm1."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 93 /r",
    "Instruction": "VGATHERQPD xmm1, vm64x, xmm2",
    "Op/En": "RMV",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vgatherqpd",
    "Preferred": "",
    "Description": "Using qword indices specified in vm64x, gather double-precision FP values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into xmm1."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 92 /r",
    "Instruction": "VGATHERDPD ymm1, vm32x, ymm2",
    "Op/En": "RMV",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vgatherdpd",
    "Preferred": "",
    "Description": "Using dword indices specified in vm32x, gather double-precision FP values from memory conditioned on mask specified by ymm2. Conditionally gathered elements are merged into ymm1."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 93 /r",
    "Instruction": "VGATHERQPD ymm1, vm64y, ymm2",
    "Op/En": "RMV",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vgatherqpd",
    "Preferred": "",
    "Description": "Using qword indices specified in vm64y, gather double-precision FP values from memory conditioned on mask specified by ymm2. Conditionally gathered elements are merged into ymm1."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 92 /r",
    "Instruction": "VGATHERDPS xmm1, vm32x, xmm2",
    "Op/En": "RMV",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vgatherdps",
    "Preferred": "",
    "Description": "Using dword indices specified in vm32x, gather single-precision FP values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into xmm1."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 93 /r",
    "Instruction": "VGATHERQPS xmm1, vm64x, xmm2",
    "Op/En": "RMV",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vgatherqps",
    "Preferred": "",
    "Description": "Using qword indices specified in vm64x, gather single-precision FP values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into xmm1."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 92 /r",
    "Instruction": "VGATHERDPS ymm1, vm32y, ymm2",
    "Op/En": "RMV",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vgatherdps",
    "Preferred": "",
    "Description": "Using dword indices specified in vm32x, gather single-precision FP values from memory conditioned on mask specified by ymm2. Conditionally gathered elements are merged into ymm1."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 93 /r",
    "Instruction": "VGATHERQPS xmm1, vm64y, xmm2",
    "Op/En": "RMV",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vgatherqps",
    "Preferred": "",
    "Description": "Using qword indices specified in vm64y, gather single-precision FP values from memory conditioned on mask specified by ymm2. Conditionally gathered elements are merged into ymm1."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 90 /r",
    "Instruction": "VPGATHERDD xmm1, vm32x, xmm2",
    "Op/En": "RMV",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpgatherdd",
    "Preferred": "",
    "Description": "Using dword indices specified in vm32x, gather dword values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into xmm1."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W0 91 /r",
    "Instruction": "VPGATHERQD xmm1, vm64x, xmm2",
    "Op/En": "RMV",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpgatherqd",
    "Preferred": "",
    "Description": "Using qword indices specified in vm64x, gather dword values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into xmm1."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 90 /r",
    "Instruction": "VPGATHERDD ymm1, vm32y, ymm2",
    "Op/En": "RMV",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpgatherdd",
    "Preferred": "",
    "Description": "Using dword indices specified in vm32y, gather dword from memory conditioned on mask specified by ymm2. Conditionally gathered elements are merged into ymm1."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W0 91 /r",
    "Instruction": "VPGATHERQD xmm1, vm64y, xmm2",
    "Op/En": "RMV",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpgatherqd",
    "Preferred": "",
    "Description": "Using qword indices specified in vm64y, gather dword values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into xmm1."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 90 /r",
    "Instruction": "VPGATHERDQ xmm1, vm32x, xmm2",
    "Op/En": "RMV",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpgatherdq",
    "Preferred": "",
    "Description": "Using dword indices specified in vm32x, gather qword values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into xmm1."
  },
  {
    "Opcode": "VEX.DDS.128.66.0F38.W1 91 /r",
    "Instruction": "VPGATHERQQ xmm1, vm64x, xmm2",
    "Op/En": "RMV",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpgatherqq",
    "Preferred": "",
    "Description": "Using qword indices specified in vm64x, gather qword values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into xmm1."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 90 /r",
    "Instruction": "VPGATHERDQ ymm1, vm32x, ymm2",
    "Op/En": "RMV",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpgatherdq",
    "Preferred": "",
    "Description": "Using dword indices specified in vm32x, gather qword values from memory conditioned on mask specified by ymm2. Conditionally gathered elements are merged into ymm1."
  },
  {
    "Opcode": "VEX.DDS.256.66.0F38.W1 91 /r",
    "Instruction": "VPGATHERQQ ymm1, vm64y, ymm2",
    "Op/En": "RMV",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpgatherqq",
    "Preferred": "",
    "Description": "Using qword indices specified in vm64y, gather qword values from memory conditioned on mask specified by ymm2. Conditionally gathered elements are merged into ymm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F3A.W0 18 /r ib",
    "Instruction": "VINSERTF128 ymm1, ymm2, xmm3/m128, imm8",
    "Op/En": "RVMI",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vinsertf128",
    "Preferred": "",
    "Description": "Insert a single precision floating-point value selected by imm8 from xmm3/m128 into ymm2 at the specified destination element specified by imm8 and zero out destination elements in ymm1 as indicated in imm8."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F3A.W0 38 /r ib",
    "Instruction": "VINSERTI128 ymm1, ymm2, xmm3/m128, imm8",
    "Op/En": "RVMI",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vinserti128",
    "Preferred": "",
    "Description": "Insert 128-bits of integer data from xmm3/mem and the remaining values from ymm2 into ymm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.W0 2C /r",
    "Instruction": "VMASKMOVPS xmm1, xmm2, m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmaskmovps",
    "Preferred": "",
    "Description": "Conditionally load packed single-precision values from m128 using mask in xmm2 and store in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.W0 2C /r",
    "Instruction": "VMASKMOVPS ymm1, ymm2, m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmaskmovps",
    "Preferred": "",
    "Description": "Conditionally load packed single-precision values from m256 using mask in ymm2 and store in ymm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.W0 2D /r",
    "Instruction": "VMASKMOVPD xmm1, xmm2, m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmaskmovpd",
    "Preferred": "",
    "Description": "Conditionally load packed double-precision values from m128 using mask in xmm2 and store in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.W0 2D /r",
    "Instruction": "VMASKMOVPD ymm1, ymm2, m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmaskmovpd",
    "Preferred": "",
    "Description": "Conditionally load packed double-precision values from m256 using mask in ymm2 and store in ymm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.W0 2E /r",
    "Instruction": "VMASKMOVPS m128, xmm1, xmm2",
    "Op/En": "MVR",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmaskmovps",
    "Preferred": "",
    "Description": "Conditionally store packed single-precision values from xmm2 using mask in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.W0 2E /r",
    "Instruction": "VMASKMOVPS m256, ymm1, ymm2",
    "Op/En": "MVR",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmaskmovps",
    "Preferred": "",
    "Description": "Conditionally store packed single-precision values from ymm2 using mask in ymm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.W0 2F /r",
    "Instruction": "VMASKMOVPD m128, xmm1, xmm2",
    "Op/En": "MVR",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmaskmovpd",
    "Preferred": "",
    "Description": "Conditionally store packed double-precision values from xmm2 using mask in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.W0 2F /r",
    "Instruction": "VMASKMOVPD m256, ymm1, ymm2",
    "Op/En": "MVR",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vmaskmovpd",
    "Preferred": "",
    "Description": "Conditionally store packed double-precision values from ymm2 using mask in ymm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F3A.W0 02 /r ib",
    "Instruction": "VPBLENDD xmm1, xmm2, xmm3/m128, imm8",
    "Op/En": "RVMI",
    "Properties": "Z, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpblendd",
    "Preferred": "",
    "Description": "Select dwords from xmm2 and xmm3/m128 from mask specified in imm8 and store the values into xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F3A.W0 02 /r ib",
    "Instruction": "VPBLENDD ymm1, ymm2, ymm3/m256, imm8",
    "Op/En": "RVMI",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpblendd",
    "Preferred": "",
    "Description": "Select dwords from ymm2 and ymm3/m256 from mask specified in imm8 and store the values into ymm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.W0 78 /r",
    "Instruction": "VPBROADCASTB xmm1, xmm2/m8",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpbroadcastb",
    "Preferred": "",
    "Description": "Broadcast a byte integer in the source operand to sixteen locations in xmm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.W0 78 /r",
    "Instruction": "VPBROADCASTB ymm1, xmm2/m8",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpbroadcastb",
    "Preferred": "",
    "Description": "Broadcast a byte integer in the source operand to thirty two locations in ymm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.W0 79 /r",
    "Instruction": "VPBROADCASTW xmm1, xmm2/m16",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpbroadcastw",
    "Preferred": "",
    "Description": "Broadcast a word integer in the source operand to eight locations in xmm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.W0 79 /r",
    "Instruction": "VPBROADCASTW ymm1, xmm2/m16",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpbroadcastw",
    "Preferred": "",
    "Description": "Broadcast a word integer in the source operand to sixteen locations in ymm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.W0 58 /r",
    "Instruction": "VPBROADCASTD xmm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpbroadcastd",
    "Preferred": "",
    "Description": "Broadcast a dword integer in the source operand to four locations in xmm1."
  },
  {
    "Opcode": "VEX.256.66.0F38.W0 58 /r",
    "Instruction": "VPBROADCASTD ymm1, xmm2/m32",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpbroadcastd",
    "Preferred": "",
    "Description": "Broadcast a dword integer in the source operand to eight locations in ymm1."
  },
  {
    "Opcode": "VEX.128.66.0F38.W0 59 /r",
    "Instruction": "VPBROADCASTQ xmm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "Z, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpbroadcastq",
    "Preferred": "",
    "Description": "Broadcast a qword element in mem to two locations in xmm1"
  },
  {
    "Opcode": "VEX.256.66.0F38.W0 59 /r",
    "Instruction": "VPBROADCASTQ ymm1, xmm2/m64",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpbroadcastq",
    "Preferred": "",
    "Description": "Broadcast a qword element in mem to four locations in ymm1"
  },
  {
    "Opcode": "VEX.256.66.0F38.W0 5A /r",
    "Instruction": "VBROADCASTI128 ymm1, m128",
    "Op/En": "RM",
    "Properties": "W, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vbroadcasti128",
    "Preferred": "",
    "Description": "Broadcast 128 bits of integer data in mem to low and high 128-bits in ymm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.W0 36 /r",
    "Instruction": "VPERMD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpermd",
    "Preferred": "",
    "Description": "Permute doublewords in ymm3/m256 using indexes in ymm2 and store the result in ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F3A.W1 01 /r ib",
    "Instruction": "VPERMPD ymm1, ymm2/m256, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpermpd",
    "Preferred": "",
    "Description": "Permute double-precision floating-point elements in ymm2/m256 using indexes in imm8 and store the result in ymm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.W0 16 /r",
    "Instruction": "VPERMPS ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpermps",
    "Preferred": "",
    "Description": "Permute single-precision floating-point elements in ymm3/m256 using indexes in ymm2 and store the result in ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F3A.W1 00 /r ib",
    "Instruction": "VPERMQ ymm1, ymm2/m256, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpermq",
    "Preferred": "",
    "Description": "Permute qwords in ymm2/m256 using indexes in imm8 and store the result in ymm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F3A.W0 46 /r ib",
    "Instruction": "VPERM2I128 ymm1, ymm2, ymm3/m256, imm8",
    "Op/En": "RVMI",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vperm2i128",
    "Preferred": "",
    "Description": "Permute 128-bit integer data in ymm2 and ymm3/mem using controls from imm8 and store result in ymm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.W0 0D /r",
    "Instruction": "VPERMILPD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpermilpd",
    "Preferred": "",
    "Description": "Permute double-precision floating-point values in xmm2 using controls from xmm3/mem and store result in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.W0 0D /r",
    "Instruction": "VPERMILPD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpermilpd",
    "Preferred": "",
    "Description": "Permute double-precision floating-point values in ymm2 using controls from ymm3/mem and store result in ymm1."
  },
  {
    "Opcode": "VEX.128.66.0F3A.W0 05 /r ib",
    "Instruction": "VPERMILPD xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpermilpd",
    "Preferred": "",
    "Description": "Permute double-precision floating-point values in xmm2/mem using controls from imm8."
  },
  {
    "Opcode": "VEX.256.66.0F3A.W0 05 /r ib",
    "Instruction": "VPERMILPD ymm1, ymm2/m256, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpermilpd",
    "Preferred": "",
    "Description": "Permute double-precision floating-point values in ymm2/mem using controls from imm8."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.W0 0C /r",
    "Instruction": "VPERMILPS xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpermilps",
    "Preferred": "",
    "Description": "Permute single-precision floating-point values in xmm2 using controls from xmm3/mem and store result in xmm1."
  },
  {
    "Opcode": "VEX.128.66.0F3A.W0 04 /r ib",
    "Instruction": "VPERMILPS xmm1, xmm2/m128, imm8",
    "Op/En": "RMI",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpermilps",
    "Preferred": "",
    "Description": "Permute single-precision floating-point values in xmm2/mem using controls from imm8 and store result in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.W0 0C /r",
    "Instruction": "VPERMILPS ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpermilps",
    "Preferred": "",
    "Description": "Permute single-precision floating-point values in ymm2 using controls from ymm3/mem and store result in ymm1."
  },
  {
    "Opcode": "VEX.256.66.0F3A.W0 04 /r ib",
    "Instruction": "VPERMILPS ymm1, ymm2/m256, imm8",
    "Op/En": "RMI",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vpermilps",
    "Preferred": "",
    "Description": "Permute single-precision floating-point values in ymm2/mem using controls from imm8 and store result in ymm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F3A.W0 06 /r ib",
    "Instruction": "VPERM2F128 ymm1, ymm2, ymm3/m256, imm8",
    "Op/En": "RVMI",
    "Properties": "W, R, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vperm2f128",
    "Preferred": "",
    "Description": "Permute 128-bit floating-point fields in ymm2 and ymm3/mem using controls from imm8 and store result in ymm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.W0 8C /r",
    "Instruction": "VPMASKMOVD xmm1, xmm2, m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmaskmovd",
    "Preferred": "",
    "Description": "Conditionally load dword values from m128 using mask in xmm2 and store in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.W0 8C /r",
    "Instruction": "VPMASKMOVD ymm1, ymm2, m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmaskmovd",
    "Preferred": "",
    "Description": "Conditionally load dword values from m256 using mask in ymm2 and store in ymm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.W1 8C /r",
    "Instruction": "VPMASKMOVQ xmm1, xmm2, m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmaskmovq",
    "Preferred": "",
    "Description": "Conditionally load qword values from m128 using mask in xmm2 and store in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.W1 8C /r",
    "Instruction": "VPMASKMOVQ ymm1, ymm2, m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmaskmovq",
    "Preferred": "",
    "Description": "Conditionally load qword values from m256 using mask in ymm2 and store in ymm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.W0 8E /r",
    "Instruction": "VPMASKMOVD m128, xmm1, xmm2",
    "Op/En": "MVR",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmaskmovd",
    "Preferred": "",
    "Description": "Conditionally store dword values from xmm2 using mask in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.W0 8E /r",
    "Instruction": "VPMASKMOVD m256, ymm1, ymm2",
    "Op/En": "MVR",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmaskmovd",
    "Preferred": "",
    "Description": "Conditionally store dword values from ymm2 using mask in ymm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.W1 8E /r",
    "Instruction": "VPMASKMOVQ m128, xmm1, xmm2",
    "Op/En": "MVR",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmaskmovq",
    "Preferred": "",
    "Description": "Conditionally store qword values from xmm2 using mask in xmm1."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.W1 8E /r",
    "Instruction": "VPMASKMOVQ m256, ymm1, ymm2",
    "Op/En": "MVR",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpmaskmovq",
    "Preferred": "",
    "Description": "Conditionally store qword values from ymm2 using mask in ymm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.W0 47 /r",
    "Instruction": "VPSLLVD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsllvd",
    "Preferred": "",
    "Description": "Shift bits in doublewords in xmm2 left by amount specified in the corresponding element of xmm3/m128 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.W1 47 /r",
    "Instruction": "VPSLLVQ xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsllvq",
    "Preferred": "",
    "Description": "Shift bits in quadwords in xmm2 left by amount specified in the corresponding element of xmm3/m128 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.W0 47 /r",
    "Instruction": "VPSLLVD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsllvd",
    "Preferred": "",
    "Description": "Shift bits in doublewords in ymm2 left by amount specified in the corresponding element of ymm3/m256 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.W1 47 /r",
    "Instruction": "VPSLLVQ ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsllvq",
    "Preferred": "",
    "Description": "Shift bits in quadwords in ymm2 left by amount specified in the corresponding element of ymm3/m256 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.W0 46 /r",
    "Instruction": "VPSRAVD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsravd",
    "Preferred": "",
    "Description": "Shift bits in doublewords in xmm2 right by amount specified in the corresponding element of xmm3/m128 while shifting in the sign bits."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.W0 46 /r",
    "Instruction": "VPSRAVD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsravd",
    "Preferred": "",
    "Description": "Shift bits in doublewords in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in the sign bits."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.W0 45 /r",
    "Instruction": "VPSRLVD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsrlvd",
    "Preferred": "",
    "Description": "Shift bits in doublewords in xmm2 right by amount specified in the corresponding element of xmm3/m128 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F38.W1 45 /r",
    "Instruction": "VPSRLVQ xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsrlvq",
    "Preferred": "",
    "Description": "Shift bits in quadwords in xmm2 right by amount specified in the corresponding element of xmm3/m128 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.W0 45 /r",
    "Instruction": "VPSRLVD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsrlvd",
    "Preferred": "",
    "Description": "Shift bits in doublewords in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in 0s."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F38.W1 45 /r",
    "Instruction": "VPSRLVQ ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX2",
    "AT&T Mnemonic": "vpsrlvq",
    "Preferred": "",
    "Description": "Shift bits in quadwords in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in 0s."
  },
  {
    "Opcode": "VEX.128.66.0F38.W0 0E /r",
    "Instruction": "VTESTPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vtestps",
    "Preferred": "",
    "Description": "Set ZF and CF depending on sign bit AND and ANDN of packed single-precision floating- point sources."
  },
  {
    "Opcode": "VEX.256.66.0F38.W0 0E /r",
    "Instruction": "VTESTPS ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vtestps",
    "Preferred": "",
    "Description": "Set ZF and CF depending on sign bit AND and ANDN of packed single-precision floating- point sources."
  },
  {
    "Opcode": "VEX.128.66.0F38.W0 0F /r",
    "Instruction": "VTESTPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vtestpd",
    "Preferred": "",
    "Description": "Set ZF and CF depending on sign bit AND and ANDN of packed double-precision floating- point sources."
  },
  {
    "Opcode": "VEX.256.66.0F38.W0 0F /r",
    "Instruction": "VTESTPD ymm1, ymm2/m256",
    "Op/En": "RM",
    "Properties": "R, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vtestpd",
    "Preferred": "",
    "Description": "Set ZF and CF depending on sign bit AND and ANDN of packed double-precision floating- point sources."
  },
  {
    "Opcode": "VEX.256.0F.WIG 77",
    "Instruction": "VZEROALL",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "YMM*",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vzeroall",
    "Preferred": "",
    "Description": "Zero all YMM registers."
  },
  {
    "Opcode": "VEX.128.0F.WIG 77",
    "Instruction": "VZEROUPPER",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "XMM*",
    "Implicit Write": "YMM*",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vzeroupper",
    "Preferred": "",
    "Description": "Zero upper 128 bits of all YMM registers."
  },
  {
    "Opcode": "9B",
    "Instruction": "WAIT",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "S.C0 S.C1 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "wait",
    "Preferred": "",
    "Description": "Check pending unmasked floating-point exceptions."
  },
  {
    "Opcode": "9B",
    "Instruction": "FWAIT",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "S.C0 S.C1 S.C2 S.C3",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "FPU",
    "AT&T Mnemonic": "fwait",
    "Preferred": "",
    "Description": "Check pending unmasked floating-point exceptions."
  },
  {
    "Opcode": "0F 09",
    "Instruction": "WBINVD",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Write back and flush Internal caches; initiate writing-back and flushing of external caches."
  },
  {
    "Opcode": "F3 0F AE /2",
    "Instruction": "WRFSBASE r32",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "I",
    "CPUID Feature Flags": "FSGSBASE",
    "AT&T Mnemonic": "wrfsbase",
    "Preferred": "",
    "Description": "Load the FS base address with the 32-bit value in the source register."
  },
  {
    "Opcode": "REX.W+ F3 0F AE /2",
    "Instruction": "WRFSBASE r64",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "I",
    "CPUID Feature Flags": "FSGSBASE",
    "AT&T Mnemonic": "wrfsbase",
    "Preferred": "",
    "Description": "Load the FS base address with the 64-bit value in the source register."
  },
  {
    "Opcode": "F3 0F AE /3",
    "Instruction": "WRGSBASE r32",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "I",
    "CPUID Feature Flags": "FSGSBASE",
    "AT&T Mnemonic": "wrgsbase",
    "Preferred": "",
    "Description": "Load the GS base address with the 32-bit value in the source register."
  },
  {
    "Opcode": "REX.W+ F3 0F AE /3",
    "Instruction": "WRGSBASE r64",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "I",
    "CPUID Feature Flags": "FSGSBASE",
    "AT&T Mnemonic": "wrgsbase",
    "Preferred": "",
    "Description": "Load the GS base address with the 64-bit value in the source register."
  },
  {
    "Opcode": "0F 30",
    "Instruction": "WRMSR",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Write the value in EDX:EAX to MSR specified by ECX."
  },
  {
    "Opcode": "F2",
    "Instruction": "XACQUIRE",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "HLE",
    "AT&T Mnemonic": "xacquire",
    "Preferred": "",
    "Description": "A hint used with an \"XACQUIRE-enabled\" instruction to start lock elision on the instruction memory operand address."
  },
  {
    "Opcode": "F3",
    "Instruction": "XRELEASE",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "HLE",
    "AT&T Mnemonic": "xrelease",
    "Preferred": "",
    "Description": "A hint used with an \"XRELEASE-enabled\" instruction to end lock elision on the instruction memory operand address."
  },
  {
    "Opcode": "C6 F8 ib",
    "Instruction": "XABORT imm8",
    "Op/En": "I",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "RTM",
    "AT&T Mnemonic": "xabort",
    "Preferred": "",
    "Description": "Causes an RTM abort if in RTM execution"
  },
  {
    "Opcode": "0F C0 /r",
    "Instruction": "XADD r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xaddb",
    "Preferred": "",
    "Description": "Exchange r8 and r/m8; load sum into r/m8."
  },
  {
    "Opcode": "REX+ 0F C0 /r",
    "Instruction": "XADD r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xaddb",
    "Preferred": "",
    "Description": "Exchange r8 and r/m8; load sum into r/m8."
  },
  {
    "Opcode": "0F C1 /r",
    "Instruction": "XADD r/m16, r16",
    "Op/En": "MR",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xaddw",
    "Preferred": "",
    "Description": "Exchange r16 and r/m16; load sum into r/m16."
  },
  {
    "Opcode": "0F C1 /r",
    "Instruction": "XADD r/m32, r32",
    "Op/En": "MR",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xaddl",
    "Preferred": "",
    "Description": "Exchange r32 and r/m32; load sum into r/m32."
  },
  {
    "Opcode": "REX.W+ 0F C1 /r",
    "Instruction": "XADD r/m64, r64",
    "Op/En": "MR",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.AF E.CF E.PF",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xaddq",
    "Preferred": "",
    "Description": "Exchange r64 and r/m64; load sum into r/m64."
  },
  {
    "Opcode": "C7 F8",
    "Instruction": "XBEGIN rel16",
    "Op/En": "A",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "NS",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "RTM",
    "AT&T Mnemonic": "xbegin",
    "Preferred": "",
    "Description": "Specifies the start of an RTM region. Provides a 16-bit relative offset to compute the address of the fallback instruction address at which execution resumes following an RTM abort."
  },
  {
    "Opcode": "C7 F8",
    "Instruction": "XBEGIN rel32",
    "Op/En": "A",
    "Properties": "R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "RTM",
    "AT&T Mnemonic": "xbegin",
    "Preferred": "",
    "Description": "Specifies the start of an RTM region. Provides a 32-bit relative offset to compute the address of the fallback instruction address at which execution resumes following an RTM abort."
  },
  {
    "Opcode": "90 +rw",
    "Instruction": "XCHG AX, r16",
    "Op/En": "O",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xchgw",
    "Preferred": "",
    "Description": "Exchange r16 with AX."
  },
  {
    "Opcode": "90 +rw",
    "Instruction": "XCHG r16, AX",
    "Op/En": "O",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xchgw",
    "Preferred": "",
    "Description": "Exchange AX with r16."
  },
  {
    "Opcode": "90 +rd",
    "Instruction": "XCHG EAX, r32",
    "Op/En": "O",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xchgl",
    "Preferred": "",
    "Description": "Exchange r32 with EAX."
  },
  {
    "Opcode": "REX.W+ 90 +rd",
    "Instruction": "XCHG RAX, r64",
    "Op/En": "O",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xchgq",
    "Preferred": "",
    "Description": "Exchange r64 with RAX."
  },
  {
    "Opcode": "90 +rd",
    "Instruction": "XCHG r32, EAX",
    "Op/En": "O",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xchgl",
    "Preferred": "",
    "Description": "Exchange EAX with r32."
  },
  {
    "Opcode": "REX.W+ 90 +rd",
    "Instruction": "XCHG r64, RAX",
    "Op/En": "O",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xchgq",
    "Preferred": "",
    "Description": "Exchange RAX with r64."
  },
  {
    "Opcode": "86 /r",
    "Instruction": "XCHG r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xchgb",
    "Preferred": "YES",
    "Description": "Exchange r8 (byte register) with byte from r/m8."
  },
  {
    "Opcode": "REX+ 86 /r",
    "Instruction": "XCHG r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xchgb",
    "Preferred": "",
    "Description": "Exchange r8 (byte register) with byte from r/m8."
  },
  {
    "Opcode": "86 /r",
    "Instruction": "XCHG r8, r/m8",
    "Op/En": "RM",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xchgb",
    "Preferred": "",
    "Description": "Exchange byte from r/m8 with r8 (byte register)."
  },
  {
    "Opcode": "REX+ 86 /r",
    "Instruction": "XCHG r8, r/m8",
    "Op/En": "RM",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xchgb",
    "Preferred": "",
    "Description": "Exchange byte from r/m8 with r8 (byte register)."
  },
  {
    "Opcode": "87 /r",
    "Instruction": "XCHG r/m16, r16",
    "Op/En": "MR",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xchgw",
    "Preferred": "YES",
    "Description": "Exchange r16 with word from r/m16."
  },
  {
    "Opcode": "87 /r",
    "Instruction": "XCHG r16, r/m16",
    "Op/En": "RM",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xchgw",
    "Preferred": "",
    "Description": "Exchange word from r/m16 with r16."
  },
  {
    "Opcode": "87 /r",
    "Instruction": "XCHG r/m32, r32",
    "Op/En": "MR",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xchgl",
    "Preferred": "YES",
    "Description": "Exchange r32 with doubleword from r/m32."
  },
  {
    "Opcode": "REX.W+ 87 /r",
    "Instruction": "XCHG r/m64, r64",
    "Op/En": "MR",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xchgq",
    "Preferred": "YES",
    "Description": "Exchange r64 with quadword from r/m64."
  },
  {
    "Opcode": "87 /r",
    "Instruction": "XCHG r32, r/m32",
    "Op/En": "RM",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xchgl",
    "Preferred": "",
    "Description": "Exchange doubleword from r/m32 with r32."
  },
  {
    "Opcode": "REX.W+ 87 /r",
    "Instruction": "XCHG r64, r/m64",
    "Op/En": "RM",
    "Properties": "RW, RW",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xchgq",
    "Preferred": "",
    "Description": "Exchange quadword from r/m64 with r64."
  },
  {
    "Opcode": "0F 01 D5",
    "Instruction": "XEND",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "RTM",
    "AT&T Mnemonic": "xend",
    "Preferred": "",
    "Description": "Specifies the end of an RTM code region."
  },
  {
    "Opcode": "0F 01 D0",
    "Instruction": "XGETBV",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "ECX",
    "Implicit Write": "EAX EDX",
    "Implicit Undef": "",
    "Useful": "YES",
    "Protected": "NO",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "XSAVE",
    "AT&T Mnemonic": "xgetbv",
    "Preferred": "",
    "Description": "Reads an XCR specified by ECX into EDX:EAX."
  },
  {
    "Opcode": "D7",
    "Instruction": "XLAT m8",
    "Op/En": "NP",
    "Properties": "I",
    "Implicit Read": "AL DS BX ebx",
    "Implicit Write": "AL",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xlat",
    "Preferred": "",
    "Description": "Set AL to memory byte DS:[(E)BX + unsigned AL]."
  },
  {
    "Opcode": "D7",
    "Instruction": "XLATB",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "AL DS BX ebx",
    "Implicit Write": "AL",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xlatb",
    "Preferred": "YES",
    "Description": "Set AL to memory byte DS:[(E)BX + unsigned AL]."
  },
  {
    "Opcode": "REX.W+ D7",
    "Instruction": "XLATB",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "AL RBX",
    "Implicit Write": "AL",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xlatb",
    "Preferred": "",
    "Description": "Set AL to memory byte [RBX + unsigned AL]."
  },
  {
    "Opcode": "34 ib",
    "Instruction": "XOR AL, imm8",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorb",
    "Preferred": "",
    "Description": "AL XOR imm8."
  },
  {
    "Opcode": "35 iw",
    "Instruction": "XOR AX, imm16",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorw",
    "Preferred": "",
    "Description": "AX XOR imm16."
  },
  {
    "Opcode": "35 id",
    "Instruction": "XOR EAX, imm32",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorl",
    "Preferred": "",
    "Description": "EAX XOR imm32."
  },
  {
    "Opcode": "REX.W+ 35 id",
    "Instruction": "XOR RAX, imm32",
    "Op/En": "I",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorq",
    "Preferred": "",
    "Description": "RAX XOR imm32 (sign-extended)."
  },
  {
    "Opcode": "80 /6 ib",
    "Instruction": "XOR r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorb",
    "Preferred": "",
    "Description": "r/m8 XOR imm8."
  },
  {
    "Opcode": "REX+ 80 /6 ib",
    "Instruction": "XOR r/m8, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorb",
    "Preferred": "",
    "Description": "r/m8 XOR imm8."
  },
  {
    "Opcode": "81 /6 iw",
    "Instruction": "XOR r/m16, imm16",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorw",
    "Preferred": "",
    "Description": "r/m16 XOR imm16."
  },
  {
    "Opcode": "81 /6 id",
    "Instruction": "XOR r/m32, imm32",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorl",
    "Preferred": "",
    "Description": "r/m32 XOR imm32."
  },
  {
    "Opcode": "REX.W+ 81 /6 id",
    "Instruction": "XOR r/m64, imm32",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorq",
    "Preferred": "",
    "Description": "r/m64 XOR imm32 (sign-extended)."
  },
  {
    "Opcode": "83 /6 ib",
    "Instruction": "XOR r/m16, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorw",
    "Preferred": "YES",
    "Description": "r/m16 XOR imm8 (sign-extended)."
  },
  {
    "Opcode": "83 /6 ib",
    "Instruction": "XOR r/m32, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorl",
    "Preferred": "YES",
    "Description": "r/m32 XOR imm8 (sign-extended)."
  },
  {
    "Opcode": "REX.W+ 83 /6 ib",
    "Instruction": "XOR r/m64, imm8",
    "Op/En": "MI",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorq",
    "Preferred": "YES",
    "Description": "r/m64 XOR imm8 (sign-extended)."
  },
  {
    "Opcode": "30 /r",
    "Instruction": "XOR r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorb",
    "Preferred": "YES",
    "Description": "r/m8 XOR r8."
  },
  {
    "Opcode": "REX+ 30 /r",
    "Instruction": "XOR r/m8, r8",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorb",
    "Preferred": "YES",
    "Description": "r/m8 XOR r8."
  },
  {
    "Opcode": "31 /r",
    "Instruction": "XOR r/m16, r16",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorw",
    "Preferred": "YES",
    "Description": "r/m16 XOR r16."
  },
  {
    "Opcode": "31 /r",
    "Instruction": "XOR r/m32, r32",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorl",
    "Preferred": "YES",
    "Description": "r/m32 XOR r32."
  },
  {
    "Opcode": "REX.W+ 31 /r",
    "Instruction": "XOR r/m64, r64",
    "Op/En": "MR",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorq",
    "Preferred": "YES",
    "Description": "r/m64 XOR r64."
  },
  {
    "Opcode": "32 /r",
    "Instruction": "XOR r8, r/m8",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorb",
    "Preferred": "",
    "Description": "r8 XOR r/m8."
  },
  {
    "Opcode": "REX+ 32 /r",
    "Instruction": "XOR r8, r/m8",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorb",
    "Preferred": "",
    "Description": "r8 XOR r/m8."
  },
  {
    "Opcode": "33 /r",
    "Instruction": "XOR r16, r/m16",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorw",
    "Preferred": "",
    "Description": "r16 XOR r/m16."
  },
  {
    "Opcode": "33 /r",
    "Instruction": "XOR r32, r/m32",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorl",
    "Preferred": "",
    "Description": "r32 XOR r/m32."
  },
  {
    "Opcode": "REX.W+ 33 /r",
    "Instruction": "XOR r64, r/m64",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "E.OF E.SF E.ZF E.CF E.PF",
    "Implicit Undef": "E.AF",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "xorq",
    "Preferred": "",
    "Description": "r64 XOR r/m64."
  },
  {
    "Opcode": "66 0F 57 /r",
    "Instruction": "XORPD xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE2",
    "AT&T Mnemonic": "xorpd",
    "Preferred": "",
    "Description": "Bitwise exclusive-OR of xmm2/m128 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.66.0F.WIG 57 /r",
    "Instruction": "VXORPD xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vxorpd",
    "Preferred": "",
    "Description": "Return the bitwise logical XOR of packed double-precision floating-point values in xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.66.0F.WIG 57 /r",
    "Instruction": "VXORPD ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vxorpd",
    "Preferred": "",
    "Description": "Return the bitwise logical XOR of packed double-precision floating-point values in ymm2 and ymm3/mem."
  },
  {
    "Opcode": "0F 57 /r",
    "Instruction": "XORPS xmm1, xmm2/m128",
    "Op/En": "RM",
    "Properties": "RW, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "SSE",
    "AT&T Mnemonic": "xorps",
    "Preferred": "",
    "Description": "Bitwise exclusive-OR of xmm2/m128 and xmm1."
  },
  {
    "Opcode": "VEX.NDS.128.0F.WIG 57 /r",
    "Instruction": "VXORPS xmm1, xmm2, xmm3/m128",
    "Op/En": "RVM",
    "Properties": "Z, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vxorps",
    "Preferred": "",
    "Description": "Return the bitwise logical XOR of packed single-precision floating-point values in xmm2 and xmm3/mem."
  },
  {
    "Opcode": "VEX.NDS.256.0F.WIG 57 /r",
    "Instruction": "VXORPS ymm1, ymm2, ymm3/m256",
    "Op/En": "RVM",
    "Properties": "W, R, R",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "AVX",
    "AT&T Mnemonic": "vxorps",
    "Preferred": "",
    "Description": "Return the bitwise logical XOR of packed single-precision floating-point values in ymm2 and ymm3/mem."
  },
  {
    "Opcode": "0F AE /5",
    "Instruction": "XRSTOR mem",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "XSAVE",
    "AT&T Mnemonic": "xrstor",
    "Preferred": "",
    "Description": "Restore processor extended states from memory. The states are specified by EDX:EAX"
  },
  {
    "Opcode": "REX.W+ 0F AE /5",
    "Instruction": "XRSTOR64 mem",
    "Op/En": "M",
    "Properties": "R",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "XSAVE",
    "AT&T Mnemonic": "xrstor64",
    "Preferred": "",
    "Description": "Restore processor extended states from memory. The states are specified by EDX:EAX"
  },
  {
    "Opcode": "0F AE /4",
    "Instruction": "XSAVE mem",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "XSAVE",
    "AT&T Mnemonic": "xsave",
    "Preferred": "",
    "Description": "Save processor extended states to memory. The states are specified by EDX:EAX"
  },
  {
    "Opcode": "REX.W+ 0F AE /4",
    "Instruction": "XSAVE64 mem",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "NE",
    "CPUID Feature Flags": "XSAVE",
    "AT&T Mnemonic": "xsave64",
    "Preferred": "",
    "Description": "Save processor extended states to memory. The states are specified by EDX:EAX"
  },
  {
    "Opcode": "0F AE /6",
    "Instruction": "XSAVEOPT mem",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "XSAVEOPT",
    "AT&T Mnemonic": "xsaveopt",
    "Preferred": "",
    "Description": "Save processor extended states specified in EDX:EAX to memory, optimizing the state save operation if possible."
  },
  {
    "Opcode": "REX.W+ 0F AE /6",
    "Instruction": "XSAVEOPT64 mem",
    "Op/En": "M",
    "Properties": "W",
    "Implicit Read": "???",
    "Implicit Write": "???",
    "Implicit Undef": "???",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "XSAVEOPT",
    "AT&T Mnemonic": "xsaveopt64",
    "Preferred": "",
    "Description": "Save processor extended states specified in EDX:EAX to memory, optimizing the state save operation if possible."
  },
  {
    "Opcode": "0F 01 D1",
    "Instruction": "XSETBV",
    "Op/En": "",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "NO*",
    "Protected": "YES",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "",
    "AT&T Mnemonic": "",
    "Preferred": "",
    "Description": "Write the value in EDX:EAX to the XCR specified by ECX."
  },
  {
    "Opcode": "0F 01 D6",
    "Instruction": "XTEST",
    "Op/En": "NP",
    "Properties": "",
    "Implicit Read": "",
    "Implicit Write": "",
    "Implicit Undef": "",
    "Useful": "",
    "Protected": "",
    "64-bit Mode": "V",
    "Compat/32-bit-Legacy Mode": "V",
    "CPUID Feature Flags": "RTM",
    "AT&T Mnemonic": "xtest",
    "Preferred": "",
    "Description": "Test if executing in a transactional region"
  }
]
