--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml prime.twx prime.ncd -o prime.twr prime.pcf -ucf
spartan.ucf

Design file:              prime.ncd
Physical constraint file: prime.pcf
Device,package,speed:     xc3s400,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
go          |    5.293(R)|   -0.679(R)|clk_BUFGP         |   0.000|
            |    4.552(F)|   -1.588(F)|clk_BUFGP         |   0.000|
sw<0>       |    1.197(R)|    0.517(R)|clk_BUFGP         |   0.000|
sw<1>       |    1.486(R)|    0.286(R)|clk_BUFGP         |   0.000|
sw<2>       |    1.245(R)|    0.480(R)|clk_BUFGP         |   0.000|
sw<3>       |    1.010(R)|    0.667(R)|clk_BUFGP         |   0.000|
sw<4>       |    1.513(R)|    0.265(R)|clk_BUFGP         |   0.000|
sw<5>       |    0.862(R)|    0.785(R)|clk_BUFGP         |   0.000|
sw<6>       |    0.872(R)|    0.777(R)|clk_BUFGP         |   0.000|
sw<7>       |    1.362(R)|    0.385(R)|clk_BUFGP         |   0.000|
sw<8>       |    1.755(R)|    0.071(R)|clk_BUFGP         |   0.000|
sw<9>       |    1.260(R)|    0.467(R)|clk_BUFGP         |   0.000|
sw<10>      |    2.003(R)|   -0.127(R)|clk_BUFGP         |   0.000|
sw<11>      |    1.759(R)|    0.068(R)|clk_BUFGP         |   0.000|
sw<12>      |    1.676(R)|    0.134(R)|clk_BUFGP         |   0.000|
sw<13>      |    1.597(R)|    0.197(R)|clk_BUFGP         |   0.000|
sw<14>      |    1.640(R)|    0.163(R)|clk_BUFGP         |   0.000|
sw<15>      |    1.481(R)|    0.290(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
res         |   17.074(R)|clk_BUFGP         |   0.000|
            |   18.221(F)|clk_BUFGP         |   0.000|
stp         |   11.047(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.046|    9.451|    9.238|    9.851|
---------------+---------+---------+---------+---------+


Analysis completed Thu Aug 17 14:53:21 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 147 MB



