Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb 13 09:50:31 2023
| Host         : x1g9 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file ntt_memory_wrapper_timing_summary_routed.rpt -pb ntt_memory_wrapper_timing_summary_routed.pb -rpx ntt_memory_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ntt_memory_wrapper
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 59 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.880        0.000                      0                 5694        0.042        0.000                      0                 5694        2.553        0.000                       0                  4546  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.880        0.000                      0                 5694        0.042        0.000                      0                 5694        2.553        0.000                       0                  4546  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.322ns (12.453%)  route 2.264ns (87.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 11.470 - 6.667 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        2.064     5.136    DUT_NTT/genblk3[7].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.269     5.405 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/Q
                         net (fo=93, routed)          1.716     7.120    DUT_NTT/genblk3[7].NTT_SDF_STAGE/p_0_in
    SLICE_X23Y86         LUT2 (Prop_lut2_I0_O)        0.053     7.173 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT_i_45__5/O
                         net (fo=2, routed)           0.548     7.721    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/btf_in_b[11]
    DSP48_X0Y36          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.966    11.470    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    DSP48_X0Y36          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/CLK
                         clock pessimism              0.320    11.791    
                         clock uncertainty           -0.035    11.756    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.154     8.602    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.322ns (12.453%)  route 2.264ns (87.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 11.470 - 6.667 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        2.064     5.136    DUT_NTT/genblk3[7].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.269     5.405 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/Q
                         net (fo=93, routed)          1.716     7.120    DUT_NTT/genblk3[7].NTT_SDF_STAGE/p_0_in
    SLICE_X23Y86         LUT2 (Prop_lut2_I0_O)        0.053     7.173 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT_i_45__5/O
                         net (fo=2, routed)           0.548     7.721    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/btf_in_b[11]
    DSP48_X0Y37          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.966    11.470    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    DSP48_X0Y37          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/CLK
                         clock pessimism              0.320    11.791    
                         clock uncertainty           -0.035    11.756    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.154     8.602    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[6].NTT_SDF_STAGE/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.337ns (13.829%)  route 2.100ns (86.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 11.459 - 6.667 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        2.059     5.131    DUT_NTT/genblk3[6].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.269     5.400 r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/counter_reg[3]/Q
                         net (fo=64, routed)          1.551     6.950    DUT_NTT/genblk3[6].NTT_SDF_STAGE/SEL_IN
    SLICE_X23Y80         LUT2 (Prop_lut2_I0_O)        0.068     7.018 r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT_i_43__4/O
                         net (fo=2, routed)           0.549     7.567    DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/btf_in_b[13]
    DSP48_X0Y31          DSP48E1                                      r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.955    11.459    DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    DSP48_X0Y31          DSP48E1                                      r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/CLK
                         clock pessimism              0.320    11.780    
                         clock uncertainty           -0.035    11.745    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.270     8.475    DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.322ns (12.679%)  route 2.218ns (87.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 11.470 - 6.667 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        2.064     5.136    DUT_NTT/genblk3[7].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.269     5.405 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/Q
                         net (fo=93, routed)          1.518     6.923    DUT_NTT/genblk3[7].NTT_SDF_STAGE/p_0_in
    SLICE_X22Y85         LUT2 (Prop_lut2_I0_O)        0.053     6.976 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT_i_42__5/O
                         net (fo=2, routed)           0.699     7.675    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/btf_in_b[14]
    DSP48_X0Y36          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.966    11.470    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    DSP48_X0Y36          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/CLK
                         clock pessimism              0.320    11.791    
                         clock uncertainty           -0.035    11.756    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.154     8.602    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.322ns (12.682%)  route 2.217ns (87.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 11.470 - 6.667 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        2.064     5.136    DUT_NTT/genblk3[7].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.269     5.405 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/Q
                         net (fo=93, routed)          1.520     6.925    DUT_NTT/genblk3[7].NTT_SDF_STAGE/p_0_in
    SLICE_X22Y85         LUT2 (Prop_lut2_I0_O)        0.053     6.978 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT_i_41__5/O
                         net (fo=2, routed)           0.697     7.675    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/btf_in_b[15]
    DSP48_X0Y37          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.966    11.470    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    DSP48_X0Y37          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/CLK
                         clock pessimism              0.320    11.791    
                         clock uncertainty           -0.035    11.756    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.154     8.602    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.322ns (12.863%)  route 2.181ns (87.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 11.470 - 6.667 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        2.064     5.136    DUT_NTT/genblk3[7].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.269     5.405 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/Q
                         net (fo=93, routed)          1.626     7.031    DUT_NTT/genblk3[7].NTT_SDF_STAGE/p_0_in
    SLICE_X23Y84         LUT2 (Prop_lut2_I0_O)        0.053     7.084 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT_i_48__5/O
                         net (fo=2, routed)           0.555     7.639    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/btf_in_b[8]
    DSP48_X0Y36          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.966    11.470    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    DSP48_X0Y36          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/CLK
                         clock pessimism              0.320    11.791    
                         clock uncertainty           -0.035    11.756    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.154     8.602    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.322ns (12.863%)  route 2.181ns (87.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 11.470 - 6.667 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        2.064     5.136    DUT_NTT/genblk3[7].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.269     5.405 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/Q
                         net (fo=93, routed)          1.626     7.031    DUT_NTT/genblk3[7].NTT_SDF_STAGE/p_0_in
    SLICE_X23Y84         LUT2 (Prop_lut2_I0_O)        0.053     7.084 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT_i_48__5/O
                         net (fo=2, routed)           0.555     7.639    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/btf_in_b[8]
    DSP48_X0Y37          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.966    11.470    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    DSP48_X0Y37          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/CLK
                         clock pessimism              0.320    11.791    
                         clock uncertainty           -0.035    11.756    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.154     8.602    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.335ns (14.017%)  route 2.055ns (85.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 11.470 - 6.667 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        2.064     5.136    DUT_NTT/genblk3[7].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.269     5.405 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/Q
                         net (fo=93, routed)          1.469     6.874    DUT_NTT/genblk3[7].NTT_SDF_STAGE/p_0_in
    SLICE_X21Y86         LUT2 (Prop_lut2_I0_O)        0.066     6.940 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT_i_54__5/O
                         net (fo=2, routed)           0.586     7.526    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/btf_in_b[2]
    DSP48_X0Y36          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.966    11.470    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    DSP48_X0Y36          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/CLK
                         clock pessimism              0.320    11.791    
                         clock uncertainty           -0.035    11.756    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.266     8.490    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.335ns (14.017%)  route 2.055ns (85.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 11.470 - 6.667 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        2.064     5.136    DUT_NTT/genblk3[7].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.269     5.405 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/Q
                         net (fo=93, routed)          1.469     6.874    DUT_NTT/genblk3[7].NTT_SDF_STAGE/p_0_in
    SLICE_X21Y86         LUT2 (Prop_lut2_I0_O)        0.066     6.940 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT_i_54__5/O
                         net (fo=2, routed)           0.586     7.526    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/btf_in_b[2]
    DSP48_X0Y37          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.966    11.470    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    DSP48_X0Y37          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/CLK
                         clock pessimism              0.320    11.791    
                         clock uncertainty           -0.035    11.756    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.266     8.490    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.322ns (12.902%)  route 2.174ns (87.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 11.470 - 6.667 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        2.064     5.136    DUT_NTT/genblk3[7].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.269     5.405 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/Q
                         net (fo=93, routed)          1.520     6.925    DUT_NTT/genblk3[7].NTT_SDF_STAGE/p_0_in
    SLICE_X22Y85         LUT2 (Prop_lut2_I0_O)        0.053     6.978 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT_i_41__5/O
                         net (fo=2, routed)           0.653     7.631    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/btf_in_b[15]
    DSP48_X0Y36          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.966    11.470    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    DSP48_X0Y36          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/CLK
                         clock pessimism              0.320    11.791    
                         clock uncertainty           -0.035    11.756    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.154     8.602    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  0.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 DELAY_START/shift_array_reg[0][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        0.739     1.807    DELAY_START/clk_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  DELAY_START/shift_array_reg[0][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.100     1.907 r  DELAY_START/shift_array_reg[0][0]__0/Q
                         net (fo=1, routed)           0.055     1.962    DELAY_START/shift_array_reg[0][0]__0_n_0
    SLICE_X46Y88         SRL16E                                       r  DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        0.981     2.288    DELAY_START/clk_IBUF_BUFG
    SLICE_X46Y88         SRL16E                                       r  DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/CLK
                         clock pessimism             -0.469     1.818    
    SLICE_X46Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.920    DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[3].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[57].shift_array_reg[58][15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[3].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.274%)  route 0.112ns (48.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        0.767     1.835    DUT_NTT/genblk3[3].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X38Y70         FDRE                                         r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[57].shift_array_reg[58][15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.118     1.953 r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[57].shift_array_reg[58][15]__0/Q
                         net (fo=2, routed)           0.112     2.065    DUT_NTT/genblk3[3].NTT_SDF_STAGE/SHIFT/data_in[15]
    SLICE_X38Y69         SRL16E                                       r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.008     2.315    DUT_NTT/genblk3[3].NTT_SDF_STAGE/SHIFT/clk
    SLICE_X38Y69         SRL16E                                       r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][15]_srl4/CLK
                         clock pessimism             -0.466     1.848    
    SLICE_X38Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.002    DUT_NTT/genblk3[3].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.362%)  route 0.154ns (60.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        0.781     1.849    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk
    SLICE_X23Y89         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y89         FDRE (Prop_fdre_C_Q)         0.100     1.949 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[7]/Q
                         net (fo=1, routed)           0.154     2.103    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/data_in[7]
    SLICE_X24Y89         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.023     2.330    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/clk
    SLICE_X24Y89         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][7]_srl3/CLK
                         clock pessimism             -0.446     1.883    
    SLICE_X24Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.037    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][7]_srl3
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.820%)  route 0.158ns (61.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        0.782     1.850    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk
    SLICE_X23Y91         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.100     1.950 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[15]/Q
                         net (fo=1, routed)           0.158     2.108    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/data_in[15]
    SLICE_X26Y89         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.023     2.330    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/clk
    SLICE_X26Y89         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][15]_srl3/CLK
                         clock pessimism             -0.446     1.883    
    SLICE_X26Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.037    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][15]_srl3
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][20]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.885%)  route 0.109ns (52.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        0.783     1.851    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk
    SLICE_X23Y93         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDRE (Prop_fdre_C_Q)         0.100     1.951 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[20]/Q
                         net (fo=1, routed)           0.109     2.060    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/data_in[20]
    SLICE_X24Y92         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][20]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.024     2.331    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/clk
    SLICE_X24Y92         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][20]_srl3/CLK
                         clock pessimism             -0.446     1.884    
    SLICE_X24Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.986    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][20]_srl3
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.134%)  route 0.108ns (51.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        0.781     1.849    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk
    SLICE_X23Y88         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y88         FDRE (Prop_fdre_C_Q)         0.100     1.949 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[1]/Q
                         net (fo=1, routed)           0.108     2.057    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/data_in[1]
    SLICE_X24Y89         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.023     2.330    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/clk
    SLICE_X24Y89         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][1]_srl3/CLK
                         clock pessimism             -0.446     1.883    
    SLICE_X24Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.981    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][1]_srl3
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.147ns (34.881%)  route 0.274ns (65.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        0.783     1.851    DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X24Y50         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.118     1.969 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/Q
                         net (fo=7, routed)           0.274     2.244    DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/Q[1]
    SLICE_X25Y49         LUT5 (Prop_lut5_I2_O)        0.029     2.273 r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[4]_i_1__2/O
                         net (fo=1, routed)           0.000     2.273    DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[4]_i_1__2_n_0
    SLICE_X25Y49         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.099     2.406    DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X25Y49         FDRE                                         r  DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
                         clock pessimism             -0.286     2.119    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.075     2.194    DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.903%)  route 0.109ns (52.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        0.781     1.849    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk
    SLICE_X23Y88         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y88         FDRE (Prop_fdre_C_Q)         0.100     1.949 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[3]/Q
                         net (fo=1, routed)           0.109     2.058    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/data_in[3]
    SLICE_X24Y89         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.023     2.330    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/clk
    SLICE_X24Y89         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][3]_srl3/CLK
                         clock pessimism             -0.446     1.883    
    SLICE_X24Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.978    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][21]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.985%)  route 0.113ns (53.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        0.783     1.851    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk
    SLICE_X23Y93         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDRE (Prop_fdre_C_Q)         0.100     1.951 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[21]/Q
                         net (fo=1, routed)           0.113     2.064    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/data_in[21]
    SLICE_X24Y92         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][21]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.024     2.331    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/clk
    SLICE_X24Y92         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][21]_srl3/CLK
                         clock pessimism             -0.446     1.884    
    SLICE_X24Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.983    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][21]_srl3
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][22]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.115%)  route 0.108ns (51.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        0.783     1.851    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk
    SLICE_X23Y93         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDRE (Prop_fdre_C_Q)         0.100     1.951 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[22]/Q
                         net (fo=1, routed)           0.108     2.059    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/data_in[22]
    SLICE_X24Y92         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][22]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=4545, routed)        1.024     2.331    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/clk
    SLICE_X24Y92         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][22]_srl3/CLK
                         clock pessimism             -0.446     1.884    
    SLICE_X24Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.978    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][22]_srl3
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB18_X0Y23   DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB18_X0Y23   DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB18_X0Y22   DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB18_X0Y22   DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         6.667       4.484      RAMB18_X3Y34   DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         6.667       4.484      RAMB18_X3Y34   DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         6.667       4.484      RAMB18_X3Y38   DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         6.667       4.484      RAMB18_X3Y38   DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.825         6.667       4.842      DSP48_X2Y38    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.825         6.667       4.842      DSP48_X0Y30    DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X20Y60   DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X20Y60   DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X20Y60   DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X20Y60   DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X20Y60   DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X34Y76   DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X18Y80   DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X18Y80   DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X18Y80   DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X18Y80   DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X18Y80   DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X18Y80   DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X18Y80   DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X18Y80   DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X18Y80   DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X34Y101  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X34Y101  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X34Y101  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X34Y101  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X34Y101  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][14]_srl3/CLK



