$date
	Sun Jun 09 16:42:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_mux_dec $end
$var wire 8 ! not_dec_out [7:0] $end
$var wire 3 " mux_out [2:0] $end
$var wire 8 # dec_out [7:0] $end
$var reg 1 $ en $end
$var reg 3 % in1 [2:0] $end
$var reg 3 & in2 [2:0] $end
$var reg 1 ' select $end
$scope module dec $end
$var wire 1 $ en $end
$var wire 3 ( in [2:0] $end
$var reg 8 ) not_y [7:0] $end
$var reg 8 * y [7:0] $end
$upscope $end
$scope module mux $end
$var wire 3 + a [2:0] $end
$var wire 3 , b [2:0] $end
$var wire 1 ' sel $end
$var reg 3 - y [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 -
b111 ,
b0 +
b11111111 *
b0 )
b0 (
0'
b111 &
b0 %
1$
b11111111 #
b0 "
b0 !
$end
#5
b1 !
b1 )
b11111110 #
b11111110 *
0$
#10
b0 !
b0 )
b11111111 #
b11111111 *
b111 "
b111 (
b111 -
1$
1'
#15
b10000000 !
b10000000 )
b1111111 #
b1111111 *
0$
#20
