--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml schematvga.twx schematvga.ncd -o schematvga.twr
schematvga.pcf -ucf LCD.ucf -ucf GenIO.ucf

Design file:              schematvga.ncd
Physical constraint file: schematvga.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23212 paths analyzed, 1084 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.707ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/tempLifes_6 (SLICE_X39Y42.CE), 323 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_0 (FF)
  Destination:          XLXI_1/tempLifes_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.702ns (Levels of Logic = 8)
  Clock Path Skew:      -0.005ns (0.103 - 0.108)
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_0 to XLXI_1/tempLifes_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.YQ       Tcko                  0.567   XLXI_1/targetY<1>
                                                       XLXI_1/targetY_0
    SLICE_X3Y61.F2       net (fanout=3)        0.447   XLXI_1/targetY<0>
    SLICE_X3Y61.COUT     Topcyf                1.011   XLXI_1/RGB_add0000<0>
                                                       XLXI_1/Madd_RGB_add0000_lut<0>_INV_0
                                                       XLXI_1/Madd_RGB_add0000_cy<0>
                                                       XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X3Y62.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X3Y62.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.Y        Tciny                 0.756   XLXI_1/RGB_add0000<10>
                                                       XLXI_1/Madd_RGB_add0000_cy<10>
                                                       XLXI_1/Madd_RGB_add0000_xor<11>
    SLICE_X2Y59.G2       net (fanout=2)        1.032   XLXI_1/RGB_add0000<11>
    SLICE_X2Y59.COUT     Topcyg                0.984   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<11>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X25Y48.F2      net (fanout=4)        2.384   XLXI_1/targetX_cmp_ge0001
    SLICE_X25Y48.X       Tilo                  0.612   XLXI_1/tempLifes_not0001
                                                       XLXI_1/tempLifes_not0001
    SLICE_X39Y42.CE      net (fanout=4)        2.014   XLXI_1/tempLifes_not0001
    SLICE_X39Y42.CLK     Tceck                 0.483   XLXI_1/tempLifes<6>
                                                       XLXI_1/tempLifes_6
    -------------------------------------------------  ---------------------------
    Total                                     10.702ns (4.825ns logic, 5.877ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_1 (FF)
  Destination:          XLXI_1/tempLifes_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.612ns (Levels of Logic = 8)
  Clock Path Skew:      -0.005ns (0.103 - 0.108)
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_1 to XLXI_1/tempLifes_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.XQ       Tcko                  0.515   XLXI_1/targetY<1>
                                                       XLXI_1/targetY_1
    SLICE_X3Y61.G1       net (fanout=3)        0.549   XLXI_1/targetY<1>
    SLICE_X3Y61.COUT     Topcyg                0.871   XLXI_1/RGB_add0000<0>
                                                       XLXI_1/targetY<1>_rt
                                                       XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X3Y62.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X3Y62.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.Y        Tciny                 0.756   XLXI_1/RGB_add0000<10>
                                                       XLXI_1/Madd_RGB_add0000_cy<10>
                                                       XLXI_1/Madd_RGB_add0000_xor<11>
    SLICE_X2Y59.G2       net (fanout=2)        1.032   XLXI_1/RGB_add0000<11>
    SLICE_X2Y59.COUT     Topcyg                0.984   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<11>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X25Y48.F2      net (fanout=4)        2.384   XLXI_1/targetX_cmp_ge0001
    SLICE_X25Y48.X       Tilo                  0.612   XLXI_1/tempLifes_not0001
                                                       XLXI_1/tempLifes_not0001
    SLICE_X39Y42.CE      net (fanout=4)        2.014   XLXI_1/tempLifes_not0001
    SLICE_X39Y42.CLK     Tceck                 0.483   XLXI_1/tempLifes<6>
                                                       XLXI_1/tempLifes_6
    -------------------------------------------------  ---------------------------
    Total                                     10.612ns (4.633ns logic, 5.979ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_2 (FF)
  Destination:          XLXI_1/tempLifes_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.533ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.103 - 0.108)
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_2 to XLXI_1/tempLifes_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y64.YQ       Tcko                  0.567   XLXI_1/targetY<3>
                                                       XLXI_1/targetY_2
    SLICE_X3Y62.F4       net (fanout=3)        0.381   XLXI_1/targetY<2>
    SLICE_X3Y62.COUT     Topcyf                1.011   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/targetY<2>_rt
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.Y        Tciny                 0.756   XLXI_1/RGB_add0000<10>
                                                       XLXI_1/Madd_RGB_add0000_cy<10>
                                                       XLXI_1/Madd_RGB_add0000_xor<11>
    SLICE_X2Y59.G2       net (fanout=2)        1.032   XLXI_1/RGB_add0000<11>
    SLICE_X2Y59.COUT     Topcyg                0.984   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<11>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X25Y48.F2      net (fanout=4)        2.384   XLXI_1/targetX_cmp_ge0001
    SLICE_X25Y48.X       Tilo                  0.612   XLXI_1/tempLifes_not0001
                                                       XLXI_1/tempLifes_not0001
    SLICE_X39Y42.CE      net (fanout=4)        2.014   XLXI_1/tempLifes_not0001
    SLICE_X39Y42.CLK     Tceck                 0.483   XLXI_1/tempLifes<6>
                                                       XLXI_1/tempLifes_6
    -------------------------------------------------  ---------------------------
    Total                                     10.533ns (4.722ns logic, 5.811ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/tempLifes_7 (SLICE_X39Y42.CE), 323 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_0 (FF)
  Destination:          XLXI_1/tempLifes_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.702ns (Levels of Logic = 8)
  Clock Path Skew:      -0.005ns (0.103 - 0.108)
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_0 to XLXI_1/tempLifes_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.YQ       Tcko                  0.567   XLXI_1/targetY<1>
                                                       XLXI_1/targetY_0
    SLICE_X3Y61.F2       net (fanout=3)        0.447   XLXI_1/targetY<0>
    SLICE_X3Y61.COUT     Topcyf                1.011   XLXI_1/RGB_add0000<0>
                                                       XLXI_1/Madd_RGB_add0000_lut<0>_INV_0
                                                       XLXI_1/Madd_RGB_add0000_cy<0>
                                                       XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X3Y62.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X3Y62.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.Y        Tciny                 0.756   XLXI_1/RGB_add0000<10>
                                                       XLXI_1/Madd_RGB_add0000_cy<10>
                                                       XLXI_1/Madd_RGB_add0000_xor<11>
    SLICE_X2Y59.G2       net (fanout=2)        1.032   XLXI_1/RGB_add0000<11>
    SLICE_X2Y59.COUT     Topcyg                0.984   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<11>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X25Y48.F2      net (fanout=4)        2.384   XLXI_1/targetX_cmp_ge0001
    SLICE_X25Y48.X       Tilo                  0.612   XLXI_1/tempLifes_not0001
                                                       XLXI_1/tempLifes_not0001
    SLICE_X39Y42.CE      net (fanout=4)        2.014   XLXI_1/tempLifes_not0001
    SLICE_X39Y42.CLK     Tceck                 0.483   XLXI_1/tempLifes<6>
                                                       XLXI_1/tempLifes_7
    -------------------------------------------------  ---------------------------
    Total                                     10.702ns (4.825ns logic, 5.877ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_1 (FF)
  Destination:          XLXI_1/tempLifes_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.612ns (Levels of Logic = 8)
  Clock Path Skew:      -0.005ns (0.103 - 0.108)
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_1 to XLXI_1/tempLifes_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.XQ       Tcko                  0.515   XLXI_1/targetY<1>
                                                       XLXI_1/targetY_1
    SLICE_X3Y61.G1       net (fanout=3)        0.549   XLXI_1/targetY<1>
    SLICE_X3Y61.COUT     Topcyg                0.871   XLXI_1/RGB_add0000<0>
                                                       XLXI_1/targetY<1>_rt
                                                       XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X3Y62.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X3Y62.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.Y        Tciny                 0.756   XLXI_1/RGB_add0000<10>
                                                       XLXI_1/Madd_RGB_add0000_cy<10>
                                                       XLXI_1/Madd_RGB_add0000_xor<11>
    SLICE_X2Y59.G2       net (fanout=2)        1.032   XLXI_1/RGB_add0000<11>
    SLICE_X2Y59.COUT     Topcyg                0.984   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<11>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X25Y48.F2      net (fanout=4)        2.384   XLXI_1/targetX_cmp_ge0001
    SLICE_X25Y48.X       Tilo                  0.612   XLXI_1/tempLifes_not0001
                                                       XLXI_1/tempLifes_not0001
    SLICE_X39Y42.CE      net (fanout=4)        2.014   XLXI_1/tempLifes_not0001
    SLICE_X39Y42.CLK     Tceck                 0.483   XLXI_1/tempLifes<6>
                                                       XLXI_1/tempLifes_7
    -------------------------------------------------  ---------------------------
    Total                                     10.612ns (4.633ns logic, 5.979ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_2 (FF)
  Destination:          XLXI_1/tempLifes_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.533ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.103 - 0.108)
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_2 to XLXI_1/tempLifes_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y64.YQ       Tcko                  0.567   XLXI_1/targetY<3>
                                                       XLXI_1/targetY_2
    SLICE_X3Y62.F4       net (fanout=3)        0.381   XLXI_1/targetY<2>
    SLICE_X3Y62.COUT     Topcyf                1.011   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/targetY<2>_rt
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.Y        Tciny                 0.756   XLXI_1/RGB_add0000<10>
                                                       XLXI_1/Madd_RGB_add0000_cy<10>
                                                       XLXI_1/Madd_RGB_add0000_xor<11>
    SLICE_X2Y59.G2       net (fanout=2)        1.032   XLXI_1/RGB_add0000<11>
    SLICE_X2Y59.COUT     Topcyg                0.984   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<11>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X25Y48.F2      net (fanout=4)        2.384   XLXI_1/targetX_cmp_ge0001
    SLICE_X25Y48.X       Tilo                  0.612   XLXI_1/tempLifes_not0001
                                                       XLXI_1/tempLifes_not0001
    SLICE_X39Y42.CE      net (fanout=4)        2.014   XLXI_1/tempLifes_not0001
    SLICE_X39Y42.CLK     Tceck                 0.483   XLXI_1/tempLifes<6>
                                                       XLXI_1/tempLifes_7
    -------------------------------------------------  ---------------------------
    Total                                     10.533ns (4.722ns logic, 5.811ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/tempLifes_0 (SLICE_X39Y39.CE), 323 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_0 (FF)
  Destination:          XLXI_1/tempLifes_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.484ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.101 - 0.108)
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_0 to XLXI_1/tempLifes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.YQ       Tcko                  0.567   XLXI_1/targetY<1>
                                                       XLXI_1/targetY_0
    SLICE_X3Y61.F2       net (fanout=3)        0.447   XLXI_1/targetY<0>
    SLICE_X3Y61.COUT     Topcyf                1.011   XLXI_1/RGB_add0000<0>
                                                       XLXI_1/Madd_RGB_add0000_lut<0>_INV_0
                                                       XLXI_1/Madd_RGB_add0000_cy<0>
                                                       XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X3Y62.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X3Y62.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.Y        Tciny                 0.756   XLXI_1/RGB_add0000<10>
                                                       XLXI_1/Madd_RGB_add0000_cy<10>
                                                       XLXI_1/Madd_RGB_add0000_xor<11>
    SLICE_X2Y59.G2       net (fanout=2)        1.032   XLXI_1/RGB_add0000<11>
    SLICE_X2Y59.COUT     Topcyg                0.984   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<11>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X25Y48.F2      net (fanout=4)        2.384   XLXI_1/targetX_cmp_ge0001
    SLICE_X25Y48.X       Tilo                  0.612   XLXI_1/tempLifes_not0001
                                                       XLXI_1/tempLifes_not0001
    SLICE_X39Y39.CE      net (fanout=4)        1.796   XLXI_1/tempLifes_not0001
    SLICE_X39Y39.CLK     Tceck                 0.483   XLXI_1/tempLifes<0>
                                                       XLXI_1/tempLifes_0
    -------------------------------------------------  ---------------------------
    Total                                     10.484ns (4.825ns logic, 5.659ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_1 (FF)
  Destination:          XLXI_1/tempLifes_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.394ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.101 - 0.108)
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_1 to XLXI_1/tempLifes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.XQ       Tcko                  0.515   XLXI_1/targetY<1>
                                                       XLXI_1/targetY_1
    SLICE_X3Y61.G1       net (fanout=3)        0.549   XLXI_1/targetY<1>
    SLICE_X3Y61.COUT     Topcyg                0.871   XLXI_1/RGB_add0000<0>
                                                       XLXI_1/targetY<1>_rt
                                                       XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X3Y62.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X3Y62.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.Y        Tciny                 0.756   XLXI_1/RGB_add0000<10>
                                                       XLXI_1/Madd_RGB_add0000_cy<10>
                                                       XLXI_1/Madd_RGB_add0000_xor<11>
    SLICE_X2Y59.G2       net (fanout=2)        1.032   XLXI_1/RGB_add0000<11>
    SLICE_X2Y59.COUT     Topcyg                0.984   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<11>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X25Y48.F2      net (fanout=4)        2.384   XLXI_1/targetX_cmp_ge0001
    SLICE_X25Y48.X       Tilo                  0.612   XLXI_1/tempLifes_not0001
                                                       XLXI_1/tempLifes_not0001
    SLICE_X39Y39.CE      net (fanout=4)        1.796   XLXI_1/tempLifes_not0001
    SLICE_X39Y39.CLK     Tceck                 0.483   XLXI_1/tempLifes<0>
                                                       XLXI_1/tempLifes_0
    -------------------------------------------------  ---------------------------
    Total                                     10.394ns (4.633ns logic, 5.761ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_2 (FF)
  Destination:          XLXI_1/tempLifes_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.315ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.101 - 0.108)
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_2 to XLXI_1/tempLifes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y64.YQ       Tcko                  0.567   XLXI_1/targetY<3>
                                                       XLXI_1/targetY_2
    SLICE_X3Y62.F4       net (fanout=3)        0.381   XLXI_1/targetY<2>
    SLICE_X3Y62.COUT     Topcyf                1.011   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/targetY<2>_rt
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X3Y63.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X3Y64.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X3Y65.COUT     Tbyp                  0.103   XLXI_1/RGB_add0000<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.CIN      net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X3Y66.Y        Tciny                 0.756   XLXI_1/RGB_add0000<10>
                                                       XLXI_1/Madd_RGB_add0000_cy<10>
                                                       XLXI_1/Madd_RGB_add0000_xor<11>
    SLICE_X2Y59.G2       net (fanout=2)        1.032   XLXI_1/RGB_add0000<11>
    SLICE_X2Y59.COUT     Topcyg                0.984   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<11>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X25Y48.F2      net (fanout=4)        2.384   XLXI_1/targetX_cmp_ge0001
    SLICE_X25Y48.X       Tilo                  0.612   XLXI_1/tempLifes_not0001
                                                       XLXI_1/tempLifes_not0001
    SLICE_X39Y39.CE      net (fanout=4)        1.796   XLXI_1/tempLifes_not0001
    SLICE_X39Y39.CLK     Tceck                 0.483   XLXI_1/tempLifes<0>
                                                       XLXI_1/tempLifes_0
    -------------------------------------------------  ---------------------------
    Total                                     10.315ns (4.722ns logic, 5.593ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_3/Mshreg_srCmdF4_5 (SLICE_X64Y66.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/srCmdF4_9 (FF)
  Destination:          XLXI_3/Mshreg_srCmdF4_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.747ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/srCmdF4_9 to XLXI_3/Mshreg_srCmdF4_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y66.XQ      Tcko                  0.411   XLXI_3/srCmdF4<9>
                                                       XLXI_3/srCmdF4_9
    SLICE_X64Y66.BY      net (fanout=1)        0.446   XLXI_3/srCmdF4<9>
    SLICE_X64Y66.CLK     Tdh         (-Th)     0.110   XLXI_3/srCmdF4_51
                                                       XLXI_3/Mshreg_srCmdF4_5
    -------------------------------------------------  ---------------------------
    Total                                      0.747ns (0.301ns logic, 0.446ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/State_FSM_FFd10_shift2 (SLICE_X65Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/State_FSM_FFd10_shift1 (FF)
  Destination:          XLXI_3/State_FSM_FFd10_shift2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/State_FSM_FFd10_shift1 to XLXI_3/State_FSM_FFd10_shift2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y64.YQ      Tcko                  0.409   XLXI_3/State_FSM_FFd10_shift2
                                                       XLXI_3/State_FSM_FFd10_shift1
    SLICE_X65Y64.BX      net (fanout=1)        0.317   XLXI_3/State_FSM_FFd10_shift1
    SLICE_X65Y64.CLK     Tckdi       (-Th)    -0.080   XLXI_3/State_FSM_FFd10_shift2
                                                       XLXI_3/State_FSM_FFd10_shift2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/State_FSM_FFd10_shift3 (SLICE_X65Y67.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.836ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/State_FSM_FFd10_shift2 (FF)
  Destination:          XLXI_3/State_FSM_FFd10_shift3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.005 - 0.003)
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/State_FSM_FFd10_shift2 to XLXI_3/State_FSM_FFd10_shift3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y64.XQ      Tcko                  0.411   XLXI_3/State_FSM_FFd10_shift2
                                                       XLXI_3/State_FSM_FFd10_shift2
    SLICE_X65Y67.BY      net (fanout=1)        0.310   XLXI_3/State_FSM_FFd10_shift2
    SLICE_X65Y67.CLK     Tckdi       (-Th)    -0.117   XLXI_3/State_FSM_FFd10_shift3
                                                       XLXI_3/State_FSM_FFd10_shift3
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.528ns logic, 0.310ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_2/h_cnt<0>/CLK
  Logical resource: XLXI_2/h_cnt_0/CK
  Location pin: SLICE_X44Y76.CLK
  Clock network: CLK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_2/h_cnt<0>/CLK
  Logical resource: XLXI_2/h_cnt_0/CK
  Location pin: SLICE_X44Y76.CLK
  Clock network: CLK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_2/h_cnt<0>/CLK
  Logical resource: XLXI_2/h_cnt_1/CK
  Location pin: SLICE_X44Y76.CLK
  Clock network: CLK_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHz      |   10.707|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 23212 paths, 0 nets, and 1754 connections

Design statistics:
   Minimum period:  10.707ns{1}   (Maximum frequency:  93.397MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 20 13:53:21 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 122 MB



