// Seed: 4080824000
module module_0 #(
    parameter id_13 = 32'd56,
    parameter id_14 = 32'd73
) (
    input supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    output wire id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wor id_6,
    output supply1 id_7
);
  assign id_3 = 1;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  defparam id_13.id_14 = 1 + "";
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    input tri id_2,
    output tri1 id_3,
    input wire id_4,
    input wor id_5
);
  reg id_7;
  always id_7 <= #1 1;
  assign id_7 = 1'd0 == 1;
  module_0(
      id_4, id_1, id_5, id_0, id_5, id_2, id_5, id_1
  );
endmodule
