cocci_test_suite() {
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/chang84.c 97 */;
	struct nvkm_subdev *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/chang84.c 95 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/chang84.c 91 */;
	struct nvkm_engine *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/chang84.c 48 */;
	struct nvkm_event **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/chang84.c 35 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/chang84.c 236 */;
	struct nv50_fifo_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/chang84.c 234 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/chang84.c 233 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/chang84.c 232 */;
	struct nv50_fifo *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/chang84.c 232 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/chang84.c 231 */;
	const struct nvkm_fifo_chan_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/chang84.c 217 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/chang84.c 204 */;
	struct nvkm_object *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/chang84.c 162 */;
	struct nvkm_fifo_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/chang84.c 160 */;
	struct nvkm_gpuobj *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/chang84.c 137 */;
}
