KEY LIBERO "2021.2"
KEY CAPTURE "2021.2.0.9"
KEY DEFAULT_IMPORT_LOC "C:\Actelprj\A3P_Verilog_labs\lab2"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "SYSTEMVERILOG"
KEY VHDLMODE "VHDL2008"
KEY SYSTEMVERILOGMFCU "FALSE"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "PolarFire"
KEY VendorTechnology_Die "PA5M300T"
KEY VendorTechnology_Package "fcg1152"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.0"
KEY VendorTechnology_PART_RANGE "IND"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS18"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA5M300T"
KEY VendorTechnology_TEMPR "IND"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.8_VOLTR "EXT"
KEY VendorTechnology_VCCI_2.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_3.3_VOLTR "EXT"
KEY VendorTechnology_VOLTR "IND"
KEY ProjectLocation "X:\kiran\TCL_github\SD_tcls\SD_IODtestcase\IOD_2bit_1400"
KEY ProjectDescription "SPlash kit - DDR4 Write/Read operations"
KEY UseRootLocationForLinkedFiles "FALSE"
KEY RootLocationENVForLinkedFiles ""
KEY RootLocationForLinkedFiles ""
KEY GlobalIncludePaths ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "IOG_IOD_DDRX4_COMP::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
CORERXIODBITALIGN_LIB
ENDLIST
LIST LIBRARY_CORERXIODBITALIGN_LIB
ALIAS=CORERXIODBITALIGN_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST GlobalIncludeFileList
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf,actgen_cxf"
STATE="utd"
TIME="1609220094"
SIZE="3195"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v,hdl"
STATE="utd"
TIME="1599732048"
SIZE="49788"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v,hdl"
STATE="utd"
TIME="1599732048"
SIZE="13753"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="9662"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="39252"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="4932"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="5630"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="25516"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0_PF_DRI_C0_0_PF_DRI.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="92550"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="36299"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="1138"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="870"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="3672"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="4057"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="4062"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="44370"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="4865"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="3670"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="3623"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="3630"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="3709"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="3703"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1599732048"
SIZE="13542"
PARENT="<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_CLOCK.v,tb_hdl"
STATE="utd"
TIME="1594788744"
SIZE="3420"
LIBRARY="CORERXIODBITALIGN_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC.v,tb_hdl"
STATE="utd"
TIME="1594788744"
SIZE="4248"
LIBRARY="CORERXIODBITALIGN_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRTX4.v,tb_hdl"
STATE="utd"
TIME="1594788744"
SIZE="31218"
LIBRARY="CORERXIODBITALIGN_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRTX4_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1594788744"
SIZE="4449"
LIBRARY="CORERXIODBITALIGN_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRTX4_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1594788744"
SIZE="3618"
LIBRARY="CORERXIODBITALIGN_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRTX4_PF_IOD_TX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1594788744"
SIZE="3650"
LIBRARY="CORERXIODBITALIGN_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRX4_PF.v,tb_hdl"
STATE="utd"
TIME="1594788744"
SIZE="22945"
LIBRARY="CORERXIODBITALIGN_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1594788744"
SIZE="865"
LIBRARY="CORERXIODBITALIGN_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1594788744"
SIZE="866"
LIBRARY="CORERXIODBITALIGN_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_IOD_RX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1594788744"
SIZE="8092"
LIBRARY="CORERXIODBITALIGN_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1594788744"
SIZE="4215"
LIBRARY="CORERXIODBITALIGN_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\PF_INIT_MON.v,tb_hdl"
STATE="utd"
TIME="1594788744"
SIZE="6835"
LIBRARY="CORERXIODBITALIGN_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\PF_INIT_MON_PF_INIT_MON_0_PF_INIT_MONITOR.v,tb_hdl"
STATE="utd"
TIME="1594788744"
SIZE="3574"
LIBRARY="CORERXIODBITALIGN_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\pll_ext_feedback_mode_soft_logic.v,tb_hdl"
STATE="utd"
TIME="1594788744"
SIZE="3817"
LIBRARY="CORERXIODBITALIGN_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\checker.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="1326"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\CoreTxIOD.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="8833"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\ICB_NGMUX_pre_comps.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="336"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\ICB_NGMUX_syn_comps.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="333"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOD_MIPI_TRAINING.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="20158"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_CLOCK.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="3420"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="4248"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRTX4 _Copy.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="35713"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRTX4.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="31218"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRTX4_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="4838"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRTX4_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="3617"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRTX4_PF_IOD_TX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="3650"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="21278"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_PF.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="22945"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="864"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="865"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_IOD_RX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="8092"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="4600"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\pattern_gen.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="4391"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_INIT_MON.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="6835"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_INIT_MON_PF_INIT_MON_0_PF_INIT_MONITOR.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="3574"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="3699"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="3703"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_OSC_C0.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="1403"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="448"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\pll_ext_feedback_mode_soft_logic.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="3817"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\polarfire_syn_comps.v,tb_hdl"
STATE="utd"
TIME="1584098954"
SIZE="526147"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERXIODBITALIGN\2.2.100\CORERXIODBITALIGN.cxf,actgen_cxf"
STATE="utd"
TIME="1607447960"
SIZE="490"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\2.1.104\PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1599202366"
SIZE="279"
PARENT="<project>\component\work\IOG_IOD_CLOCK\IOG_IOD_CLOCK.cxf"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0\PF_IOD_TX_CCC_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CLK_DIV_DELAY\1.1.101\PF_CLK_DIV_DELAY.cxf,actgen_cxf"
STATE="utd"
TIME="1609220108"
SIZE="253"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_GENERIC_RX_C1.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_IOD\1.0.218\PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1609220114"
SIZE="243"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_GENERIC_RX_C1.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_GENERIC_TX_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_LANECTRL\2.0.102\PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1609220114"
SIZE="364"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_GENERIC_RX_C1.cxf"
PARENT="<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_GENERIC_TX_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_OSC\1.0.102\PF_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1595408590"
SIZE="243"
PARENT="<project>\component\work\PF_OSC_C0\PF_OSC_C0.cxf"
PARENT="<project>\component\work\PF_OSC_C1\PF_OSC_C1.cxf"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1607447962"
SIZE="5458"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.v,hdl"
STATE="utd"
TIME="1607447960"
SIZE="7244"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf,actgen_cxf"
STATE="utd"
TIME="1607447960"
SIZE="5029"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.cxf"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v,hdl"
STATE="utd"
TIME="1607447960"
SIZE="60242"
LIBRARY="CORERXIODBITALIGN_LIB"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign_top.v,hdl"
STATE="utd"
TIME="1607447960"
SIZE="7071"
LIBRARY="CORERXIODBITALIGN_LIB"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="3519"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="4302"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="9419"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="6614"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="14114"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="49788"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="3693"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="3699"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="13753"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="4034"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="3615"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\rev_bits_x4.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="877"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="58790"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="1128"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="859"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="3706"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="4403"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="4588"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_TR.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="8649"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="10716"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="55002"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="4835"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="3613"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v,tb_hdl"
STATE="utd"
TIME="1607447960"
SIZE="3646"
PARENT="<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreRxIODBitAlign_tb\CoreRxIODBitAlign_tb.cxf,actgen_cxf"
STATE="utd"
TIME="1598596948"
SIZE="2213"
ENDFILE
VALUE "<project>\component\work\IOG_IOD_CLOCK\IOG_IOD_CLOCK.cxf,actgen_cxf"
STATE="utd"
TIME="1579788538"
SIZE="18610"
ENDFILE
VALUE "<project>\component\work\IOG_IOD_CLOCK\IOG_IOD_CLOCK.v,hdl"
STATE="utd"
TIME="1579788536"
SIZE="3420"
PARENT="<project>\component\work\IOG_IOD_CLOCK\IOG_IOD_CLOCK.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\IOG_IOD_CLOCK\IOG_IOD_CLOCK_0\IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1579788536"
SIZE="752"
PARENT="<project>\component\work\IOG_IOD_CLOCK\IOG_IOD_CLOCK.cxf"
ENDFILE
VALUE "<project>\component\work\IOG_IOD_CLOCK\IOG_IOD_CLOCK_0\IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1579788536"
SIZE="4248"
PARENT="<project>\component\work\IOG_IOD_CLOCK\IOG_IOD_CLOCK_0\IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\IOG_IOD_DDRX4_COMP\IOG_IOD_DDRX4_COMP.cxf,actgen_cxf"
STATE="utd"
TIME="1607448002"
SIZE="8436"
ENDFILE
VALUE "<project>\component\work\IOG_IOD_DDRX4_COMP\IOG_IOD_DDRX4_COMP.v,hdl"
STATE="utd"
TIME="1607448002"
SIZE="21359"
PARENT="<project>\component\work\IOG_IOD_DDRX4_COMP\IOG_IOD_DDRX4_COMP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1599202366"
SIZE="18245"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0.v,hdl"
STATE="utd"
TIME="1599202366"
SIZE="2807"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1599202366"
SIZE="724"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1599202366"
SIZE="3826"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_CLK_DIV_FIFO\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.cxf,actgen_cxf"
STATE="utd"
TIME="1609220106"
SIZE="529"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_GENERIC_RX_C1.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_CLK_DIV_FIFO\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,hdl"
STATE="utd"
TIME="1609220106"
SIZE="1141"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_CLK_DIV_FIFO\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_CLK_DIV_RXCLK\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.cxf,actgen_cxf"
STATE="utd"
TIME="1609220108"
SIZE="531"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_GENERIC_RX_C1.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_CLK_DIV_RXCLK\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,hdl"
STATE="utd"
TIME="1609220108"
SIZE="873"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_CLK_DIV_RXCLK\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1609220110"
SIZE="517"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_GENERIC_RX_C1.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1609220110"
SIZE="3720"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_GENERIC_RX_C1.cxf,actgen_cxf"
STATE="utd"
TIME="1609220116"
SIZE="7068"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_GENERIC_RX_C1.v,hdl"
STATE="utd"
TIME="1609220114"
SIZE="62972"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_GENERIC_RX_C1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_RX\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1609220112"
SIZE="497"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_GENERIC_RX_C1.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_RX\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v,hdl"
STATE="utd"
TIME="1609220112"
SIZE="8115"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_RX\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_LANECTRL_0\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1609220114"
SIZE="635"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_GENERIC_RX_C1.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_LANECTRL_0\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1609220114"
SIZE="4612"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_LANECTRL_0\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_LANECTRL_0\PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1609220114"
SIZE="3703"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_LANECTRL_0\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR.cxf,actgen_cxf"
STATE="utd"
TIME="1609220096"
SIZE="6884"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR.v,hdl"
STATE="utd"
TIME="1609220094"
SIZE="9482"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf,actgen_cxf"
STATE="utd"
TIME="1609220094"
SIZE="5047"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v,hdl"
STATE="utd"
TIME="1609220094"
SIZE="9459"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_SD_wrap.v,tb_hdl"
STATE="utd"
TIME="1609220092"
SIZE="11772"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_TB.v,tb_hdl"
STATE="utd"
TIME="1609220092"
SIZE="14757"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\prbscheck_parallel_fab_x2.v,tb_hdl"
STATE="utd"
TIME="1609220092"
SIZE="4031"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\prbsgen_parallel_fab_x2.v,tb_hdl"
STATE="utd"
TIME="1609220092"
SIZE="3556"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\rev_bits_x2.v,tb_hdl"
STATE="utd"
TIME="1609220094"
SIZE="830"
PARENT="<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_TX_C0\LANECTRL_ADDR_CMD_0\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1598413878"
SIZE="647"
PARENT="<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_GENERIC_TX_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_TX_C0\LANECTRL_ADDR_CMD_0\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1598413876"
SIZE="4866"
PARENT="<project>\component\work\PF_IOD_GENERIC_TX_C0\LANECTRL_ADDR_CMD_0\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_TX_C0\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1598413878"
SIZE="3709"
PARENT="<project>\component\work\PF_IOD_GENERIC_TX_C0\LANECTRL_ADDR_CMD_0\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1598413878"
SIZE="517"
PARENT="<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_GENERIC_TX_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1598413878"
SIZE="3713"
PARENT="<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_GENERIC_TX_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1598413882"
SIZE="5870"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_GENERIC_TX_C0.v,hdl"
STATE="utd"
TIME="1598413882"
SIZE="80126"
PARENT="<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_GENERIC_TX_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1598413880"
SIZE="497"
PARENT="<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_GENERIC_TX_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v,hdl"
STATE="utd"
TIME="1598413880"
SIZE="6774"
PARENT="<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX_CLK\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1598413880"
SIZE="505"
PARENT="<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_GENERIC_TX_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX_CLK\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v,hdl"
STATE="utd"
TIME="1598413880"
SIZE="3624"
PARENT="<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX_CLK\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0\PF_CCC_0\PF_IOD_TX_CCC_C0_PF_CCC_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1599202334"
SIZE="733"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0\PF_IOD_TX_CCC_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0\PF_CCC_0\PF_IOD_TX_CCC_C0_PF_CCC_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1599202334"
SIZE="4791"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0\PF_CCC_0\PF_IOD_TX_CCC_C0_PF_CCC_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0\PF_IOD_TX_CCC_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1599202336"
SIZE="4718"
ENDFILE
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0\PF_IOD_TX_CCC_C0.v,hdl"
STATE="utd"
TIME="1599202334"
SIZE="6911"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0\PF_IOD_TX_CCC_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR.cxf,actgen_cxf"
STATE="utd"
TIME="1599202330"
SIZE="6856"
ENDFILE
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR.v,hdl"
STATE="utd"
TIME="1599202330"
SIZE="8691"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf,actgen_cxf"
STATE="utd"
TIME="1599202330"
SIZE="5039"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v,hdl"
STATE="utd"
TIME="1599202330"
SIZE="9443"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_SD_wrap.v,tb_hdl"
STATE="utd"
TIME="1599202330"
SIZE="11772"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_TB.v,tb_hdl"
STATE="utd"
TIME="1599202330"
SIZE="14757"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\prbscheck_parallel_fab_x2.v,tb_hdl"
STATE="utd"
TIME="1599202330"
SIZE="4031"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\prbsgen_parallel_fab_x2.v,tb_hdl"
STATE="utd"
TIME="1599202330"
SIZE="3556"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\rev_bits_x2.v,tb_hdl"
STATE="utd"
TIME="1599202330"
SIZE="830"
PARENT="<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_OSC_C0\PF_OSC_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1576738572"
SIZE="2371"
ENDFILE
VALUE "<project>\component\work\PF_OSC_C0\PF_OSC_C0.v,hdl"
STATE="utd"
TIME="1576738572"
SIZE="1403"
PARENT="<project>\component\work\PF_OSC_C0\PF_OSC_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1576738572"
SIZE="479"
PARENT="<project>\component\work\PF_OSC_C0\PF_OSC_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v,hdl"
STATE="utd"
TIME="1576738572"
SIZE="448"
PARENT="<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_OSC_C1\PF_OSC_C1.cxf,actgen_cxf"
STATE="utd"
TIME="1595408592"
SIZE="2371"
ENDFILE
VALUE "<project>\component\work\PF_OSC_C1\PF_OSC_C1.v,hdl"
STATE="utd"
TIME="1595408590"
SIZE="1403"
PARENT="<project>\component\work\PF_OSC_C1\PF_OSC_C1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_OSC_C1\PF_OSC_C1_0\PF_OSC_C1_PF_OSC_C1_0_PF_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1595408590"
SIZE="479"
PARENT="<project>\component\work\PF_OSC_C1\PF_OSC_C1.cxf"
ENDFILE
VALUE "<project>\component\work\PF_OSC_C1\PF_OSC_C1_0\PF_OSC_C1_PF_OSC_C1_0_PF_OSC.v,hdl"
STATE="utd"
TIME="1595408590"
SIZE="448"
PARENT="<project>\component\work\PF_OSC_C1\PF_OSC_C1_0\PF_OSC_C1_PF_OSC_C1_0_PF_OSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sd_tb\sd_tb.cxf,actgen_cxf"
STATE="utd"
TIME="1598596904"
SIZE="4890"
ENDFILE
VALUE "<project>\component\work\sd_tb\sd_tb.v,tb_hdl"
STATE="utd"
TIME="1598596904"
SIZE="7806"
PARENT="<project>\component\work\sd_tb\sd_tb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\constraint\fp\user.pdc,fp_pdc"
STATE="utd"
TIME="1576738574"
SIZE="378"
ENDFILE
VALUE "<project>\constraint\IOG_IOD_DDRX4_COMP_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1599421526"
SIZE="54374"
ENDFILE
VALUE "<project>\constraint\io\user.pdc,io_pdc"
STATE="utd"
TIME="1597637570"
SIZE="4484"
ENDFILE
VALUE "<project>\constraint\io\user1.pdc,io_pdc"
STATE="utd"
TIME="1598407608"
SIZE="2558"
ENDFILE
VALUE "<project>\constraint\io\user2.pdc,io_pdc"
STATE="utd"
TIME="1598414056"
SIZE="3208"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\test.ndc,ndc"
STATE="utd"
TIME="1576738574"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\IOG_IOD_CLOCK.ide_des,ide_des"
STATE="utd"
TIME="1576738546"
SIZE="268"
ENDFILE
VALUE "<project>\designer\impl1\IOG_IOD_DDRX4_COMP.ide_des,ide_des"
STATE="utd"
TIME="1595482526"
SIZE="836"
ENDFILE
VALUE "<project>\hdl\CoreRxIODBitAlign.v,hdl"
STATE="utd"
TIME="1576738582"
SIZE="38037"
ENDFILE
VALUE "<project>\hdl\CoreRxIODBitAlign_top.v,hdl"
STATE="utd"
TIME="1576738582"
SIZE="5596"
ENDFILE
VALUE "<project>\hdl\CoreTxIOD.v,hdl"
STATE="utd"
TIME="1576738582"
SIZE="8833"
ENDFILE
VALUE "<project>\hdl\debounce.v,hdl"
STATE="utd"
TIME="1576738582"
SIZE="5523"
ENDFILE
VALUE "<project>\hdl\IOD_MIPI_TRAINING.v,hdl"
STATE="utd"
TIME="1576738582"
SIZE="20158"
ENDFILE
VALUE "<project>\hdl\pattern_gen.v,hdl"
STATE="utd"
TIME="1576738582"
SIZE="4391"
ENDFILE
VALUE "<project>\hdl\prbscheck_parallel_fab.v,hdl"
STATE="utd"
TIME="1582865940"
SIZE="3998"
ENDFILE
VALUE "<project>\hdl\prbsgen_parallel_fab.v,hdl"
STATE="utd"
TIME="1582865558"
SIZE="3616"
ENDFILE
VALUE "<project>\hdl\reset_delay.v,hdl"
STATE="utd"
TIME="1576738582"
SIZE="695"
ENDFILE
VALUE "<project>\hdl\rev_bits.v,hdl"
STATE="utd"
TIME="1582865876"
SIZE="840"
ENDFILE
VALUE "<project>\simulation\bookmarks.do,do"
STATE="utd"
TIME="1576738578"
SIZE="312"
ENDFILE
VALUE "<project>\simulation\run.do,do"
STATE="utd"
TIME="1599221966"
SIZE="1099"
ENDFILE
VALUE "<project>\simulation\run_post.do,do"
STATE="utd"
TIME="1598601996"
SIZE="2074"
ENDFILE
VALUE "<project>\simulation\run_pre.do,do"
STATE="utd"
TIME="1576738582"
SIZE="3365"
ENDFILE
VALUE "<project>\simulation\wave.do,do"
STATE="utd"
TIME="1576738578"
SIZE="12186"
ENDFILE
VALUE "<project>\simulation\wave_post.do,do"
STATE="utd"
TIME="1576738578"
SIZE="12176"
ENDFILE
VALUE "<project>\simulation\wave_pre.do,do"
STATE="utd"
TIME="1576738578"
SIZE="26430"
ENDFILE
VALUE "<project>\stimulus\tb.v,tb_hdl"
STATE="utd"
TIME="1598600414"
SIZE="7803"
ENDFILE
VALUE "<project>\synthesis\IOG_IOD_DDRX4_COMP.so,so"
STATE="utd"
TIME="1599221202"
SIZE="272"
ENDFILE
VALUE "<project>\synthesis\IOG_IOD_DDRX4_COMP.vm,syn_vm"
STATE="ood"
TIME="1599221202"
SIZE="1489334"
ENDFILE
VALUE "<project>\synthesis\IOG_IOD_DDRX4_COMP_syn.prj,prj"
STATE="utd"
TIME="1625789942"
SIZE="10167"
ENDFILE
VALUE "<project>\synthesis\IOG_IOD_DDRX4_COMP_vm.sdc,syn_sdc"
STATE="utd"
TIME="1599221202"
SIZE="295755"
ENDFILE
VALUE "<project>\synthesis\rev_1\synwork\layer0.so,so"
STATE="utd"
TIME="1599194352"
SIZE="159"
ENDFILE
VALUE "<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.so,so"
STATE="utd"
TIME="1609220418"
SIZE="256"
ENDFILE
VALUE "<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.vm,syn_vm"
STATE="utd"
TIME="1609220416"
SIZE="1764116"
ENDFILE
VALUE "<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP_vm.sdc,syn_sdc"
STATE="utd"
TIME="1609220416"
SIZE="453657"
ENDFILE
VALUE "<project>\synthesis\synwork\layer0.so,so"
STATE="utd"
TIME="1599194396"
SIZE="159"
ENDFILE
VALUE "C:\Lakshman\Libero\LOOPBACK\CoreRxIODBitAlign\synthesis\IOG_IOD_DDRX4_COMP.vm,syn_vm"
STATE="ood"
TIME="1552641740"
SIZE="808976"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "IOG_IOD_DDRX4_COMP::work"
FILE "<project>\component\work\IOG_IOD_DDRX4_COMP\IOG_IOD_DDRX4_COMP.v,hdl"
LIST AssociatedStimulus
VALUE "<project>\component\work\sd_tb\sd_tb.v,tb_hdl"
ENDLIST
LIST SynthesisConstraints
VALUE "<project>\constraint\IOG_IOD_DDRX4_COMP_derived_constraints.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\IOG_IOD_DDRX4_COMP_derived_constraints.sdc,sdc"
ENDLIST
LIST PNRConstraints
VALUE "<project>\constraint\io\user.pdc,io_pdc"
VALUE "<project>\constraint\fp\user.pdc,fp_pdc"
VALUE "<project>\constraint\IOG_IOD_DDRX4_COMP_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\io\user2.pdc,io_pdc"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.vm,syn_vm)=StateFailure
ideSYNTHESIS(<project>\synthesis\IOG_IOD_DDRX4_COMP.edn,syn_edn)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
VALUE "<project>\synthesis\IOG_IOD_DDRX4_COMP.edn,syn_edn"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\phy_synthesis\IOG_IOD_DDRX4_COMP_palace.edn,palace_edn"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\phy_synthesis\IOG_IOD_DDRX4_COMP_palace.gcf,palace_gcf"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\phy_synthesis\IOG_IOD_DDRX4_COMP_palace.pdc,palace_pdc"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\phy_synthesis\IOG_IOD_DDRX4_COMP_palace.sdc,palace_sdc"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\phy_synthesis\IOG_IOD_DDRX4_COMP_palace.v,palace_hdl"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\designer\impl1\IOG_IOD_DDRX4_COMP.adb,adb"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\designer\impl1\IOG_IOD_DDRX4_COMP.fdb,fdb"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\designer\impl1\IOG_IOD_DDRX4_COMP.pdb,pdb"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\designer\impl1\IOG_IOD_DDRX4_COMP.stp,stp"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\designer\impl1\IOG_IOD_DDRX4_COMP_fp\IOG_IOD_DDRX4_COMP.pro,pro"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.vm,syn_vm"
VALUE "<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP_sdc.sdc,syn_sdc"
VALUE "<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.v,syn_hdl"
ENDUsed_File_List
ENDLIST
ENDLIST
LIST synthesis_implementations
VALUE "synthesis_1"
VALUE "synthesis_2"
ENDLIST
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1::work"
FILE "<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_GENERIC_RX_C1.v,hdl"
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0_PF_DRI_C0_0_PF_DRI.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN::work"
FILE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_SD_wrap.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_TB.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0_PF_DRI_C0_0_PF_DRI.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\prbscheck_parallel_fab_x2.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\prbsgen_parallel_fab_x2.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\rev_bits_x2.v,tb_hdl"
ENDLIST
ENDLIST
LIST "PF_IOD_TX_CCC_C0::work"
FILE "<project>\component\work\PF_IOD_TX_CCC_C0\PF_IOD_TX_CCC_C0.v,hdl"
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0_PF_DRI_C0_0_PF_DRI.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN::work"
FILE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_SD_wrap.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_TB.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0_PF_DRI_C0_0_PF_DRI.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\prbscheck_parallel_fab_x2.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\prbsgen_parallel_fab_x2.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\rev_bits_x2.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB"
FILE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign_top.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\rev_bits_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_TR.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST IOG_IOD_DDRX4_COMP
VALUE "<project>\component\work\sd_tb\sd_tb.v,tb_hdl"
ENDLIST
LIST PF_IOD_GENERIC_RX_C1
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0_PF_DRI_C0_0_PF_DRI.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
ENDLIST
LIST PF_IOD_TX_CCC_C0
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0_PF_DRI_C0_0_PF_DRI.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\rev_bits_x4.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_TR.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v,tb_hdl"
VALUE "<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_SD_wrap.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_TB.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0_PF_DRI_C0_0_PF_DRI.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\prbscheck_parallel_fab_x2.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\prbsgen_parallel_fab_x2.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\rev_bits_x2.v,tb_hdl"
ENDLIST
LIST PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_SD_wrap.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_TB.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\CoreBclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\ICB_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0_PF_DRI_C0_0_PF_DRI.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PLL_BclkSclkAlign.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\prbscheck_parallel_fab_x2.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\prbsgen_parallel_fab_x2.v,tb_hdl"
VALUE "<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\rev_bits_x2.v,tb_hdl"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=sd_tb
TopInstanceName=<top>_0
DoFileName=D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/simulation/run_post.do
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=true
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
SdfCorner=slow_lv_ht
PliPath=Z:/pc/2021_2_0_9_hiro/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
UseCustomPliPath=false
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
AbortFlowOn3.3V_IO_ON=FALSE
InstantiateInSmartDesign=FALSE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "IOG_IOD_DDRX4_COMP::work"
LIST Impl1
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.vm,syn_vm)=StateFailure
ideSYNTHESIS(<project>\synthesis\IOG_IOD_DDRX4_COMP.edn,syn_edn)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
VALUE "<project>\synthesis\IOG_IOD_DDRX4_COMP.edn,syn_edn"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\phy_synthesis\IOG_IOD_DDRX4_COMP_palace.edn,palace_edn"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\phy_synthesis\IOG_IOD_DDRX4_COMP_palace.gcf,palace_gcf"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\phy_synthesis\IOG_IOD_DDRX4_COMP_palace.pdc,palace_pdc"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\phy_synthesis\IOG_IOD_DDRX4_COMP_palace.sdc,palace_sdc"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\phy_synthesis\IOG_IOD_DDRX4_COMP_palace.v,palace_hdl"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\designer\impl1\IOG_IOD_DDRX4_COMP.adb,adb"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\designer\impl1\IOG_IOD_DDRX4_COMP.fdb,fdb"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\designer\impl1\IOG_IOD_DDRX4_COMP.pdb,pdb"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\designer\impl1\IOG_IOD_DDRX4_COMP.stp,stp"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\designer\impl1\IOG_IOD_DDRX4_COMP_fp\IOG_IOD_DDRX4_COMP.pro,pro"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "GLOBALINCLUDEFILE="0",???"
VALUE "<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.vm,syn_vm"
VALUE "<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP_sdc.sdc,syn_sdc"
VALUE "<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.v,syn_hdl"
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "PF_IOD_TX_CCC_C0::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
StartPage;StartPage;0
ACTIVEVIEW;StartPage
ENDLIST
LIST ModuleSubBlockList
LIST "ACT_UNIQUE_CORERXIODBITALIGN::work","hdl\CoreRxIODBitAlign_top.v","FALSE","FALSE"
SUBBLOCK "ACT_UNIQUE_CORERXIODBITALIGN_TRNG::work","hdl\CoreRxIODBitAlign.v","FALSE","FALSE"
ENDLIST
LIST "ACT_UNIQUE_debouncer::work","hdl\debounce.v","FALSE","FALSE"
ENDLIST
LIST "ACT_UNIQUE_prbscheck_parallel_fab::work","hdl\prbscheck_parallel_fab.v","FALSE","FALSE"
ENDLIST
LIST "ACT_UNIQUE_prbsgen_parallel_fab::work","hdl\prbsgen_parallel_fab.v","FALSE","FALSE"
ENDLIST
LIST "ACT_UNIQUE_reset_delay::work","hdl\reset_delay.v","FALSE","FALSE"
ENDLIST
LIST "ACT_UNIQUE_rev_bits::work","hdl\rev_bits.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C0::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.v","TRUE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign_top.v","FALSE","FALSE"
ENDLIST
LIST "CoreRxIODBitAlign_top::work","","FALSE","FALSE"
ENDLIST
LIST "CoreTxIOD::work","hdl\CoreTxIOD.v","FALSE","FALSE"
ENDLIST
LIST "ACT_UNIQUE_CORERXIODBITALIGN_TRNG::work","hdl\CoreRxIODBitAlign.v","FALSE","FALSE"
ENDLIST
LIST "ICB_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\PF_IOD_GENERIC_RX_C1\PF_LANECTRL_0\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\PF_IOD_GENERIC_TX_C0\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PLL_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v","FALSE","FALSE"
ENDLIST
LIST "ICB_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v","FALSE","FALSE"
ENDLIST
LIST "IOD_MIPI_TRAINING::work","hdl\IOD_MIPI_TRAINING.v","FALSE","FALSE"
SUBBLOCK "CoreRxIODBitAlign_top::work","","FALSE","FALSE"
ENDLIST
LIST "IOG_IOD_CLOCK::work","component\work\IOG_IOD_CLOCK\IOG_IOD_CLOCK.v","TRUE","FALSE"
SUBBLOCK "IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC::work","component\work\IOG_IOD_CLOCK\IOG_IOD_CLOCK_0\IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "IOG_IOD_DDRX4_COMP::work","component\work\IOG_IOD_DDRX4_COMP\IOG_IOD_DDRX4_COMP.v","TRUE","FALSE"
SUBBLOCK "ACT_UNIQUE_debouncer::work","hdl\debounce.v","FALSE","FALSE"
SUBBLOCK "ACT_UNIQUE_prbscheck_parallel_fab::work","hdl\prbscheck_parallel_fab.v","FALSE","FALSE"
SUBBLOCK "ACT_UNIQUE_prbsgen_parallel_fab::work","hdl\prbsgen_parallel_fab.v","FALSE","FALSE"
SUBBLOCK "ACT_UNIQUE_rev_bits::work","hdl\rev_bits.v","FALSE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C0::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.v","TRUE","FALSE"
SUBBLOCK "PF_CCC_C0::work","component\work\PF_CCC_C0\PF_CCC_C0.v","TRUE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1::work","component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_GENERIC_RX_C1.v","TRUE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0::work","component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_GENERIC_TX_C0.v","TRUE","FALSE"
SUBBLOCK "PF_IOD_TX_CCC_C0::work","component\work\PF_IOD_TX_CCC_C0\PF_IOD_TX_CCC_C0.v","TRUE","FALSE"
SUBBLOCK "PF_OSC_C1::work","component\work\PF_OSC_C1\PF_OSC_C1.v","TRUE","FALSE"
ENDLIST
LIST "pattern_gen::work","hdl\pattern_gen.v","FALSE","FALSE"
ENDLIST
LIST "PF_CCC_C0::work","component\work\PF_CCC_C0\PF_CCC_C0.v","TRUE","FALSE"
SUBBLOCK "PF_CCC_C0_PF_CCC_C0_0_PF_CCC::work","component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_CCC_C0_PF_CCC_C0_0_PF_CCC::work","component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1::work","component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_GENERIC_RX_C1.v","TRUE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\work\PF_IOD_GENERIC_RX_C1\PF_CLK_DIV_FIFO\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\work\PF_IOD_GENERIC_RX_C1\PF_CLK_DIV_RXCLK\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD::work","component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD::work","component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_RX\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL::work","component\work\PF_IOD_GENERIC_RX_C1\PF_LANECTRL_0\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_TR::work","component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR.v","TRUE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\work\PF_IOD_GENERIC_RX_C1\PF_CLK_DIV_FIFO\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\work\PF_IOD_GENERIC_RX_C1\PF_CLK_DIV_RXCLK\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD::work","component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD::work","component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_RX\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL::work","component\work\PF_IOD_GENERIC_RX_C1\PF_LANECTRL_0\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\PF_IOD_GENERIC_RX_C1\PF_LANECTRL_0\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_TR::work","component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR.v","TRUE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN::work","component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN::work","component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v","FALSE","FALSE"
SUBBLOCK "PLL_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v","FALSE","FALSE"
SUBBLOCK "ICB_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0::work","component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_GENERIC_TX_C0.v","TRUE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\PF_IOD_GENERIC_TX_C0\LANECTRL_ADDR_CMD_0\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD::work","component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD::work","component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX_CLK\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD::work","component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\PF_IOD_GENERIC_TX_C0\LANECTRL_ADDR_CMD_0\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\PF_IOD_GENERIC_TX_C0\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD::work","component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD::work","component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX_CLK\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD::work","component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_TX_CCC_C0::work","component\work\PF_IOD_TX_CCC_C0\PF_IOD_TX_CCC_C0.v","TRUE","FALSE"
SUBBLOCK "PF_IOD_TX_CCC_C0_PF_CCC_0_PF_CCC::work","component\work\PF_IOD_TX_CCC_C0\PF_CCC_0\PF_IOD_TX_CCC_C0_PF_CCC_0_PF_CCC.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_TX_CCC_C0_TR::work","component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR.v","TRUE","FALSE"
ENDLIST
LIST "PF_IOD_TX_CCC_C0_PF_CCC_0_PF_CCC::work","component\work\PF_IOD_TX_CCC_C0\PF_CCC_0\PF_IOD_TX_CCC_C0_PF_CCC_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_TX_CCC_C0_TR::work","component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR.v","TRUE","FALSE"
SUBBLOCK "PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN::work","component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_TX_CCC_C0_TR_PF_IOD_TX_CCC_C0_TR_0_COREBCLKSCLKALIGN::work","component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v","FALSE","FALSE"
SUBBLOCK "ICB_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v","FALSE","FALSE"
SUBBLOCK "PLL_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v","FALSE","FALSE"
ENDLIST
LIST "PF_OSC_C0::work","component\work\PF_OSC_C0\PF_OSC_C0.v","TRUE","FALSE"
SUBBLOCK "PF_OSC_C0_PF_OSC_C0_0_PF_OSC::work","component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "PF_OSC_C0_PF_OSC_C0_0_PF_OSC::work","component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "PF_OSC_C1::work","component\work\PF_OSC_C1\PF_OSC_C1.v","TRUE","FALSE"
SUBBLOCK "PF_OSC_C1_PF_OSC_C1_0_PF_OSC::work","component\work\PF_OSC_C1\PF_OSC_C1_0\PF_OSC_C1_PF_OSC_C1_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "PF_OSC_C1_PF_OSC_C1_0_PF_OSC::work","component\work\PF_OSC_C1\PF_OSC_C1_0\PF_OSC_C1_PF_OSC_C1_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "PLL_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v","FALSE","FALSE"
ENDLIST
LIST "BclkSclk_PLL_TX2_1200mbps_SD_wrap::work","component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_SD_wrap.v","FALSE","TRUE"
SUBBLOCK "PF_CCC_C0::work","component\work\PF_CCC_C0\PF_CCC_C0.v","TRUE","FALSE"
SUBBLOCK "PF_DRI_C0::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_prbscheck_parallel_fab_x2::work","component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\prbscheck_parallel_fab_x2.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_prbsgen_parallel_fab_x2::work","component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\prbsgen_parallel_fab_x2.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_rev_bits_x2::work","component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\rev_bits_x2.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1::work","component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_GENERIC_RX_C1.v","TRUE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0.v","FALSE","TRUE"
ENDLIST
LIST "BclkSclk_PLL_TX2_1200mbps_SD_wrap::work","component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_SD_wrap.v","FALSE","TRUE"
SUBBLOCK "PF_CCC_C0::work","component\work\PF_CCC_C0\PF_CCC_C0.v","TRUE","FALSE"
SUBBLOCK "PF_DRI_C0::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_prbscheck_parallel_fab_x2::work","component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\prbscheck_parallel_fab_x2.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_prbsgen_parallel_fab_x2::work","component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\prbsgen_parallel_fab_x2.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_rev_bits_x2::work","component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\rev_bits_x2.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1::work","component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_GENERIC_RX_C1.v","TRUE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0::work","component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_GENERIC_TX_C0.v","TRUE","FALSE"
ENDLIST
LIST "BclkSclk_PLL_TX2_1200mbps_TB::work","component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_TB.v","FALSE","TRUE"
SUBBLOCK "BclkSclk_PLL_TX2_1200mbps_SD_wrap::work","component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_SD_wrap.v","FALSE","TRUE"
ENDLIST
LIST "BclkSclk_PLL_TX2_1200mbps_TB::work","component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_TB.v","FALSE","TRUE"
SUBBLOCK "BclkSclk_PLL_TX2_1200mbps_SD_wrap::work","component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\BclkSclk_PLL_TX2_1200mbps_SD_wrap.v","FALSE","TRUE"
ENDLIST
LIST "CCC_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP.v","FALSE","TRUE"
SUBBLOCK "CCC_COMP_CCC_COMP_0_PF_CCC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v","FALSE","TRUE"
ENDLIST
LIST "CCC_COMP_CCC_COMP_0_PF_CCC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP_CCC_COMP_0_PF_CCC.v","FALSE","TRUE"
ENDLIST
LIST "CORERXIODBITALIGN_C0::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CORERXIODBITALIGN_C0.v","TRUE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign_top.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_prbscheck_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v","FALSE","TRUE"
ENDLIST
LIST "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_prbsgen_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v","FALSE","TRUE"
ENDLIST
LIST "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_rev_bits_x4::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\rev_bits_x4.v","FALSE","TRUE"
ENDLIST
LIST "CoreRxIODBitAlign_SD_wrap::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v","FALSE","TRUE"
SUBBLOCK "CCC_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CCC_COMP.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_prbscheck_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbscheck_parallel_fab_x4.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_prbsgen_parallel_fab_x4::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\prbsgen_parallel_fab_x4.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_rev_bits_x4::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\rev_bits_x4.v","FALSE","TRUE"
SUBBLOCK "CORERXIODBITALIGN_C0::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0.v","TRUE","FALSE"
SUBBLOCK "RXIOD_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP.v","FALSE","TRUE"
ENDLIST
LIST "CoreRxIODBitAlign_tb::work","component\work\CoreRxIODBitAlign_tb\CoreRxIODBitAlign_tb.cxf","TRUE","TRUE"
SUBBLOCK "IOG_IOD_DDRX4_COMP::work","component\work\IOG_IOD_DDRX4_COMP\IOG_IOD_DDRX4_COMP.v","TRUE","FALSE"
ENDLIST
LIST "CoreTxIOD::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\CoreTxIOD.v","FALSE","TRUE"
ENDLIST
LIST "CRYPTO_SOC::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\polarfire_syn_comps.v","FALSE","TRUE"
ENDLIST
LIST "ICB_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRTX4_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRX4_PF_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_ICB_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\ICB_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_TR_RXIOD_COMP_TR_0_COREBCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreBclkSclkAlign.v","FALSE","TRUE"
SUBBLOCK "PLL_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v","FALSE","TRUE"
SUBBLOCK "ICB_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\ICB_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "IOD_MIPI_TRAINING::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOD_MIPI_TRAINING.v","FALSE","TRUE"
SUBBLOCK "CoreRxIODBitAlign_top::work","","FALSE","FALSE"
ENDLIST
LIST "IOG_IOD_CLOCK::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_CLOCK.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC::work","component\work\IOG_IOD_CLOCK\IOG_IOD_CLOCK_0\IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRTX4::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRTX4 _Copy.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRTX4::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRTX4.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRTX4_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRTX4_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRTX4_PF_IOD_TX_CLK_PF_IOD::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRTX4_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRTX4_PF_IOD_TX_PF_IOD::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRTX4_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRTX4_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRTX4_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRTX4_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRTX4_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRTX4_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC_2.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRTX4_PF_IOD_TX_CLK_PF_IOD::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRTX4_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRTX4_PF_IOD_TX_PF_IOD::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRTX4_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRX4_COMP_hyper_debug::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
SUBBLOCK "syn_hyper_connect::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_COMP_hyper_debug.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRX4_PF::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_PF.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRX4_PF_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRX4_PF_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRX4_PF_PF_IOD_RX_PF_IOD::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_IOD_RX_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRX4_PF_PF_LANECTRL_0_PF_LANECTRL::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRX4_PF_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRX4_PF_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRX4_PF_PF_IOD_RX_PF_IOD::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_IOD_RX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRX4_PF_PF_LANECTRL_0_PF_LANECTRL::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRX4_PF_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRX4_PF_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRX4_PF_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
ENDLIST
LIST "MSS::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\polarfire_syn_comps.v","FALSE","TRUE"
ENDLIST
LIST "pattern_gen::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\pattern_gen.v","FALSE","TRUE"
ENDLIST
LIST "PF_CCC_C0::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0.v","FALSE","TRUE"
SUBBLOCK "PF_CCC_C0_PF_CCC_C0_0_PF_CCC::work","component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_CCC_C0_PF_CCC_C0_0_PF_CCC::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v","FALSE","TRUE"
ENDLIST
LIST "PF_DRI_C0::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0.v","FALSE","TRUE"
SUBBLOCK "PF_DRI_C0_PF_DRI_C0_0_PF_DRI::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0_PF_DRI_C0_0_PF_DRI.v","FALSE","TRUE"
ENDLIST
LIST "PF_DRI_C0_PF_DRI_C0_0_PF_DRI::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_DRI_C0_PF_DRI_C0_0_PF_DRI.v","FALSE","TRUE"
ENDLIST
LIST "PF_INIT_MON::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_INIT_MON.v","FALSE","TRUE"
SUBBLOCK "PF_INIT_MON_PF_INIT_MON_0_PF_INIT_MONITOR::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_INIT_MON_PF_INIT_MON_0_PF_INIT_MONITOR.v","FALSE","TRUE"
ENDLIST
LIST "PF_INIT_MON_PF_INIT_MON_0_PF_INIT_MONITOR::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_INIT_MON_PF_INIT_MON_0_PF_INIT_MONITOR.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_COREBCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\CoreBclkSclkAlign.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\work\PF_IOD_GENERIC_RX_C1\PF_CLK_DIV_FIFO\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\work\PF_IOD_GENERIC_RX_C1\PF_CLK_DIV_RXCLK\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD::work","component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD::work","component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_RX\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL::work","component\work\PF_IOD_GENERIC_RX_C1\PF_LANECTRL_0\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_COREBCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\CoreBclkSclkAlign.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_PLL_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PLL_BclkSclkAlign.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_ICB_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\ICB_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_PLL_BCLKSCLKALIGN::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PLL_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_prbscheck_parallel_fab_x2::work","component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\prbscheck_parallel_fab_x2.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_prbscheck_parallel_fab_x2::work","component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\prbscheck_parallel_fab_x2.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_prbsgen_parallel_fab_x2::work","component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\prbsgen_parallel_fab_x2.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_prbsgen_parallel_fab_x2::work","component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\prbsgen_parallel_fab_x2.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_rev_bits_x2::work","component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\test\user\rev_bits_x2.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_COREBCLKSCLKALIGN_0_rev_bits_x2::work","component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\test\user\rev_bits_x2.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\PF_IOD_GENERIC_RX_C1\PF_LANECTRL_0\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD::work","component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\test\user\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "PF_OSC_C0::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_OSC_C0.v","FALSE","TRUE"
SUBBLOCK "PF_OSC_C0_PF_OSC_C0_0_PF_OSC::work","component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "PF_OSC_C0_PF_OSC_C0_0_PF_OSC::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v","FALSE","TRUE"
ENDLIST
LIST "PLL_BCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PLL_BclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "PLL_EXT_FEEDBACK_MODE_RTL::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\pll_ext_feedback_mode_soft_logic.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_IOD_RX_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_TR::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_TR.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_CLK_TRAINING_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_IOD_RX_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_IOD_RX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC.v","FALSE","TRUE"
ENDLIST
LIST "RXIOD_COMP_TR::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\RXIOD_COMP_TR.v","FALSE","TRUE"
SUBBLOCK "RXIOD_COMP_TR_RXIOD_COMP_TR_0_COREBCLKSCLKALIGN::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreBclkSclkAlign.v","FALSE","TRUE"
ENDLIST
LIST "sd_tb::work","component\work\sd_tb\sd_tb.v","TRUE","TRUE"
SUBBLOCK "IOG_IOD_DDRX4_COMP::work","component\work\IOG_IOD_DDRX4_COMP\IOG_IOD_DDRX4_COMP.v","TRUE","FALSE"
ENDLIST
LIST "SYSCTRL_RESET_STATUS::work","component\Actel\DirectCore\CORERXIODBITALIGN\2.1.101\rtl\vlog\test\user\polarfire_syn_comps.v","FALSE","TRUE"
ENDLIST
LIST "tb::work","stimulus\tb.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRX4_COMP::work","component\work\IOG_IOD_DDRX4_COMP\IOG_IOD_DDRX4_COMP.v","TRUE","FALSE"
ENDLIST
LIST "testbench::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreRxIODBitAlign_SD_wrap::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\CoreRxIODBitAlign_SD_wrap.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_PF_IOD_TX_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "TXIOD_COMP_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\PF_LANECTRL_PAUSE_SYNC1.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "TXIOD_COMP_PF_IOD_TX_PF_IOD::work","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\test\user\TXIOD_COMP_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign_top.v","FALSE","FALSE"
SUBBLOCK "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v","FALSE","FALSE"
ENDLIST
LIST "CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG::CORERXIODBITALIGN_LIB","component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v","FALSE","FALSE"
ENDLIST
LIST "IOG_IOD_CLOCK::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_CLOCK.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC::work","component\work\IOG_IOD_CLOCK\IOG_IOD_CLOCK_0\IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_CLOCK_IOG_IOD_CLOCK_0_PF_CCC.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRTX4::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRTX4.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRTX4_LANECTRL_ADDR_CMD_0_PF_LANECTRL::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRTX4_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRTX4_PF_IOD_TX_CLK_PF_IOD::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRTX4_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRTX4_PF_IOD_TX_PF_IOD::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRTX4_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRTX4_LANECTRL_ADDR_CMD_0_PF_LANECTRL::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRTX4_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRTX4_PF_IOD_TX_CLK_PF_IOD::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRTX4_PF_IOD_TX_CLK_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRTX4_PF_IOD_TX_PF_IOD::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRTX4_PF_IOD_TX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRX4_PF::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRX4_PF.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRX4_PF_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRX4_PF_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRX4_PF_PF_IOD_RX_PF_IOD::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_IOD_RX_PF_IOD.v","FALSE","TRUE"
SUBBLOCK "IOG_IOD_DDRX4_PF_PF_LANECTRL_0_PF_LANECTRL::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRX4_PF_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRX4_PF_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRX4_PF_PF_IOD_RX_PF_IOD::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_IOD_RX_PF_IOD.v","FALSE","TRUE"
ENDLIST
LIST "IOG_IOD_DDRX4_PF_PF_LANECTRL_0_PF_LANECTRL::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\IOG_IOD_DDRX4_PF_PF_LANECTRL_0_PF_LANECTRL.v","FALSE","TRUE"
ENDLIST
LIST "PF_INIT_MON::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\PF_INIT_MON.v","FALSE","TRUE"
SUBBLOCK "PF_INIT_MON_PF_INIT_MON_0_PF_INIT_MONITOR::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\PF_INIT_MON_PF_INIT_MON_0_PF_INIT_MONITOR.v","FALSE","TRUE"
ENDLIST
LIST "PF_INIT_MON_PF_INIT_MON_0_PF_INIT_MONITOR::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\PF_INIT_MON_PF_INIT_MON_0_PF_INIT_MONITOR.v","FALSE","TRUE"
ENDLIST
LIST "PLL_EXT_FEEDBACK_MODE_RTL::CORERXIODBITALIGN_LIB","component\Actel\DirectCore\CORERXIODBITALIGN\2.0.106\rtl\vlog\test\user\pll_ext_feedback_mode_soft_logic.v","FALSE","TRUE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
LIST "IOG_IOD_DDRX4_COMP::work"
ACTIVETESTBENCH "sd_tb::work","component\work\sd_tb\sd_tb.v","TRUE"
ENDLIST
ENDLIST
LIST IOTabList
VALUE "constraint\io\user.pdc"
VALUE "constraint\io\user1.pdc"
VALUE "constraint\io\user2.pdc"
ENDLIST
LIST FPTabList
VALUE "constraint\fp\user.pdc"
ENDLIST
LIST TimingTabList
VALUE "constraint\IOG_IOD_DDRX4_COMP_derived_constraints.sdc"
ENDLIST
LIST FDCTabList
VALUE "constraint\test.ndc"
ENDLIST
