{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734015627012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734015627012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 10:00:26 2024 " "Processing started: Thu Dec 12 10:00:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734015627012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015627012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MandelaCatelog -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off MandelaCatelog -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015627012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734015627421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734015627422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE state.v(31) " "Verilog HDL Declaration information at state.v(31): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "state.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/state.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734015633987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state.v 1 1 " "Found 1 design units, including 1 entities, in source file state.v" { { "Info" "ISGN_ENTITY_NAME" "1 state " "Found entity 1: state" {  } { { "state.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/state.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734015633988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015633988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.v 1 1 " "Found 1 design units, including 1 entities, in source file math.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "math.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/math.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734015633989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015633989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fractal_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fractal_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 fractal_gen " "Found entity 1: fractal_gen" {  } { { "fractal_gen.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734015633991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015633991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fractal_start.v 1 1 " "Found 1 design units, including 1 entities, in source file fractal_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 fractal_start " "Found entity 1: fractal_start" {  } { { "fractal_start.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734015633992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015633992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734015633994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015633994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 math " "Found entity 1: math" {  } { { "multiplier.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734015633995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015633995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734015633997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015633997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734015633998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015633998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734015634000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015634000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734015634002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015634002 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "init_x fractal_gen.v(185) " "Verilog HDL Implicit Net warning at fractal_gen.v(185): created implicit net for \"init_x\"" {  } { { "fractal_gen.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634002 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "init_y fractal_gen.v(185) " "Verilog HDL Implicit Net warning at fractal_gen.v(185): created implicit net for \"init_y\"" {  } { { "fractal_gen.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "init_a fractal_gen.v(185) " "Verilog HDL Implicit Net warning at fractal_gen.v(185): created implicit net for \"init_a\"" {  } { { "fractal_gen.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "init_b fractal_gen.v(185) " "Verilog HDL Implicit Net warning at fractal_gen.v(185): created implicit net for \"init_b\"" {  } { { "fractal_gen.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "init_iteration_c fractal_gen.v(186) " "Verilog HDL Implicit Net warning at fractal_gen.v(186): created implicit net for \"init_iteration_c\"" {  } { { "fractal_gen.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "init_x_pixel fractal_gen.v(186) " "Verilog HDL Implicit Net warning at fractal_gen.v(186): created implicit net for \"init_x_pixel\"" {  } { { "fractal_gen.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "init_y_pixel fractal_gen.v(186) " "Verilog HDL Implicit Net warning at fractal_gen.v(186): created implicit net for \"init_y_pixel\"" {  } { { "fractal_gen.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start fractal_start.v(36) " "Verilog HDL Implicit Net warning at fractal_start.v(36): created implicit net for \"start\"" {  } { { "fractal_start.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fractal_start " "Elaborating entity \"fractal_start\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734015634150 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_signal fractal_start.v(21) " "Verilog HDL or VHDL warning at fractal_start.v(21): object \"start_signal\" assigned a value but never read" {  } { { "fractal_start.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734015634151 "|fractal_start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA_ADAPTER " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA_ADAPTER\"" {  } { { "fractal_start.v" "VGA_ADAPTER" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA_ADAPTER\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA_ADAPTER\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_adapter.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_adapter.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_adapter.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634212 ""}  } { { "vga_adapter.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_adapter.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734015634212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fom1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fom1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fom1 " "Found entity 1: altsyncram_fom1" {  } { { "db/altsyncram_fom1.tdf" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/altsyncram_fom1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734015634250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015634250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fom1 vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated " "Elaborating entity \"altsyncram_fom1\" for hierarchy \"vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634251 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/background.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/background.mif -- setting all initial values to 0" {  } { { "vga_adapter.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_adapter.v" 217 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1734015634353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734015634435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015634435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_fom1.tdf" "decode2" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/altsyncram_fom1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734015634469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015634469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_fom1.tdf" "rden_decode_b" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/altsyncram_fom1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734015634502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015634502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_fom1.tdf" "mux3" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/altsyncram_fom1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA_ADAPTER\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA_ADAPTER\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_adapter.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734015634539 ""}  } { { "vga_pll.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734015634539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734015634572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015634572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA_ADAPTER\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA_ADAPTER\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/vga_adapter.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fractal_gen fractal_gen:MB " "Elaborating entity \"fractal_gen\" for hierarchy \"fractal_gen:MB\"" {  } { { "fractal_start.v" "MB" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 fractal_gen.v(78) " "Verilog HDL assignment warning at fractal_gen.v(78): truncated value with size 33 to match size of target (32)" {  } { { "fractal_gen.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734015634578 "|fractal_start|fractal_gen:MB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 fractal_gen.v(93) " "Verilog HDL assignment warning at fractal_gen.v(93): truncated value with size 33 to match size of target (32)" {  } { { "fractal_gen.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734015634578 "|fractal_start|fractal_gen:MB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier fractal_gen:MB\|multiplier:WIDTH_TO_HEIGHT " "Elaborating entity \"multiplier\" for hierarchy \"fractal_gen:MB\|multiplier:WIDTH_TO_HEIGHT\"" {  } { { "fractal_gen.v" "WIDTH_TO_HEIGHT" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "math fractal_gen:MB\|math:X_STEP_SIZE " "Elaborating entity \"math\" for hierarchy \"fractal_gen:MB\|math:X_STEP_SIZE\"" {  } { { "fractal_gen.v" "X_STEP_SIZE" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register fractal_gen:MB\|register:REG_X " "Elaborating entity \"register\" for hierarchy \"fractal_gen:MB\|register:REG_X\"" {  } { { "fractal_gen.v" "REG_X" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register fractal_gen:MB\|register:REG_N " "Elaborating entity \"register\" for hierarchy \"fractal_gen:MB\|register:REG_N\"" {  } { { "fractal_gen.v" "REG_N" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state fractal_gen:MB\|state:SM " "Elaborating entity \"state\" for hierarchy \"fractal_gen:MB\|state:SM\"" {  } { { "fractal_gen.v" "SM" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_gen.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015634605 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "state.v(80) " "Verilog HDL Case Statement warning at state.v(80): incomplete case statement has no default case item" {  } { { "state.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/state.v" 80 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1734015634605 "|fractal_start|fractal_gen:MB|state:SM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "state.v(80) " "Verilog HDL Case Statement information at state.v(80): all case item expressions in this case statement are onehot" {  } { { "state.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/state.v" 80 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734015634605 "|fractal_start|fractal_gen:MB|state:SM"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734015635193 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "fractal_start.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734015635244 "|fractal_start|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734015635244 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734015635319 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734015635611 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/output_files/top_module.map.smsg " "Generated suppressed messages file C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015635654 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734015635826 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734015635826 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1734015635894 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1734015635894 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "fractal_start.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734015635984 "|fractal_start|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fractal_start.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734015635984 "|fractal_start|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fractal_start.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734015635984 "|fractal_start|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "fractal_start.v" "" { Text "C:/Users/cjbon/OneDrive/Documents/GitHub/ECE287-Final/Broken converted code/fractal_start.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734015635984 "|fractal_start|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734015635984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "763 " "Implemented 763 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734015635986 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734015635986 ""} { "Info" "ICUT_CUT_TM_LCELLS" "654 " "Implemented 654 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734015635986 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1734015635986 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1734015635986 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Implemented 18 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1734015635986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734015635986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734015636002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 10:00:36 2024 " "Processing ended: Thu Dec 12 10:00:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734015636002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734015636002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734015636002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734015636002 ""}
