============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:47:10 pm
  Module:                 Port_C
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Instance                                Module                        Cell Count  Cell Area  Net Area   Total Area   Wireload  
----------------------------------------------------------------------------------------------------------------------------------------
Port_C                                                                                120   1520.969     0.000     1520.969 <none> (D)  
  IO_Port_C_inst           IO_Port_PINx_Address6_DDRx_Address7_PORTx_Address8          72   1136.356     0.000     1136.356 <none> (D)  
    rg_md_ddrx_inst        rg_md_p_width7_p_init_val0_p_impl_mask127_1                  7    254.167     0.000      254.167 <none> (D)  
    rg_md_portx_inst       rg_md_p_width7_p_init_val0_p_impl_mask127                   31    384.613     0.000      384.613 <none> (D)  
    synchronizer_pinx_inst synchronizer_p_width7                                       14    310.649     0.000      310.649 <none> (D)  
  (D) = wireload is default in technology library
