
smart_car_training.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054f8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000091c  08005604  08005604  00006604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f20  08005f20  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005f20  08005f20  00006f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f28  08005f28  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f28  08005f28  00006f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f2c  08005f2c  00006f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005f30  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e4  2000006c  08005f9c  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000350  08005f9c  00007350  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e6eb  00000000  00000000  00007095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d06  00000000  00000000  00015780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f10  00000000  00000000  00018488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bbb  00000000  00000000  00019398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000194cc  00000000  00000000  00019f53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000122ca  00000000  00000000  0003341f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bcf0  00000000  00000000  000456e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d13d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004380  00000000  00000000  000d141c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000d579c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000006c 	.word	0x2000006c
 8000128:	00000000 	.word	0x00000000
 800012c:	080055ec 	.word	0x080055ec

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000070 	.word	0x20000070
 8000148:	080055ec 	.word	0x080055ec

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <__aeabi_frsub>:
 8000170:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000174:	e002      	b.n	800017c <__addsf3>
 8000176:	bf00      	nop

08000178 <__aeabi_fsub>:
 8000178:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800017c <__addsf3>:
 800017c:	0042      	lsls	r2, r0, #1
 800017e:	bf1f      	itttt	ne
 8000180:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000184:	ea92 0f03 	teqne	r2, r3
 8000188:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800018c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000190:	d06a      	beq.n	8000268 <__addsf3+0xec>
 8000192:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000196:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800019a:	bfc1      	itttt	gt
 800019c:	18d2      	addgt	r2, r2, r3
 800019e:	4041      	eorgt	r1, r0
 80001a0:	4048      	eorgt	r0, r1
 80001a2:	4041      	eorgt	r1, r0
 80001a4:	bfb8      	it	lt
 80001a6:	425b      	neglt	r3, r3
 80001a8:	2b19      	cmp	r3, #25
 80001aa:	bf88      	it	hi
 80001ac:	4770      	bxhi	lr
 80001ae:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80001b2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001b6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80001ba:	bf18      	it	ne
 80001bc:	4240      	negne	r0, r0
 80001be:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001c6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001ca:	bf18      	it	ne
 80001cc:	4249      	negne	r1, r1
 80001ce:	ea92 0f03 	teq	r2, r3
 80001d2:	d03f      	beq.n	8000254 <__addsf3+0xd8>
 80001d4:	f1a2 0201 	sub.w	r2, r2, #1
 80001d8:	fa41 fc03 	asr.w	ip, r1, r3
 80001dc:	eb10 000c 	adds.w	r0, r0, ip
 80001e0:	f1c3 0320 	rsb	r3, r3, #32
 80001e4:	fa01 f103 	lsl.w	r1, r1, r3
 80001e8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001ec:	d502      	bpl.n	80001f4 <__addsf3+0x78>
 80001ee:	4249      	negs	r1, r1
 80001f0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001f4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001f8:	d313      	bcc.n	8000222 <__addsf3+0xa6>
 80001fa:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001fe:	d306      	bcc.n	800020e <__addsf3+0x92>
 8000200:	0840      	lsrs	r0, r0, #1
 8000202:	ea4f 0131 	mov.w	r1, r1, rrx
 8000206:	f102 0201 	add.w	r2, r2, #1
 800020a:	2afe      	cmp	r2, #254	@ 0xfe
 800020c:	d251      	bcs.n	80002b2 <__addsf3+0x136>
 800020e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000212:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000216:	bf08      	it	eq
 8000218:	f020 0001 	biceq.w	r0, r0, #1
 800021c:	ea40 0003 	orr.w	r0, r0, r3
 8000220:	4770      	bx	lr
 8000222:	0049      	lsls	r1, r1, #1
 8000224:	eb40 0000 	adc.w	r0, r0, r0
 8000228:	3a01      	subs	r2, #1
 800022a:	bf28      	it	cs
 800022c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000230:	d2ed      	bcs.n	800020e <__addsf3+0x92>
 8000232:	fab0 fc80 	clz	ip, r0
 8000236:	f1ac 0c08 	sub.w	ip, ip, #8
 800023a:	ebb2 020c 	subs.w	r2, r2, ip
 800023e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000242:	bfaa      	itet	ge
 8000244:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000248:	4252      	neglt	r2, r2
 800024a:	4318      	orrge	r0, r3
 800024c:	bfbc      	itt	lt
 800024e:	40d0      	lsrlt	r0, r2
 8000250:	4318      	orrlt	r0, r3
 8000252:	4770      	bx	lr
 8000254:	f092 0f00 	teq	r2, #0
 8000258:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800025c:	bf06      	itte	eq
 800025e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000262:	3201      	addeq	r2, #1
 8000264:	3b01      	subne	r3, #1
 8000266:	e7b5      	b.n	80001d4 <__addsf3+0x58>
 8000268:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800026c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000270:	bf18      	it	ne
 8000272:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000276:	d021      	beq.n	80002bc <__addsf3+0x140>
 8000278:	ea92 0f03 	teq	r2, r3
 800027c:	d004      	beq.n	8000288 <__addsf3+0x10c>
 800027e:	f092 0f00 	teq	r2, #0
 8000282:	bf08      	it	eq
 8000284:	4608      	moveq	r0, r1
 8000286:	4770      	bx	lr
 8000288:	ea90 0f01 	teq	r0, r1
 800028c:	bf1c      	itt	ne
 800028e:	2000      	movne	r0, #0
 8000290:	4770      	bxne	lr
 8000292:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000296:	d104      	bne.n	80002a2 <__addsf3+0x126>
 8000298:	0040      	lsls	r0, r0, #1
 800029a:	bf28      	it	cs
 800029c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80002a0:	4770      	bx	lr
 80002a2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80002a6:	bf3c      	itt	cc
 80002a8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80002ac:	4770      	bxcc	lr
 80002ae:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002b2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80002b6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002ba:	4770      	bx	lr
 80002bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002c0:	bf16      	itet	ne
 80002c2:	4608      	movne	r0, r1
 80002c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002c8:	4601      	movne	r1, r0
 80002ca:	0242      	lsls	r2, r0, #9
 80002cc:	bf06      	itte	eq
 80002ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002d2:	ea90 0f01 	teqeq	r0, r1
 80002d6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002da:	4770      	bx	lr

080002dc <__aeabi_ui2f>:
 80002dc:	f04f 0300 	mov.w	r3, #0
 80002e0:	e004      	b.n	80002ec <__aeabi_i2f+0x8>
 80002e2:	bf00      	nop

080002e4 <__aeabi_i2f>:
 80002e4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002e8:	bf48      	it	mi
 80002ea:	4240      	negmi	r0, r0
 80002ec:	ea5f 0c00 	movs.w	ip, r0
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002f8:	4601      	mov	r1, r0
 80002fa:	f04f 0000 	mov.w	r0, #0
 80002fe:	e01c      	b.n	800033a <__aeabi_l2f+0x2a>

08000300 <__aeabi_ul2f>:
 8000300:	ea50 0201 	orrs.w	r2, r0, r1
 8000304:	bf08      	it	eq
 8000306:	4770      	bxeq	lr
 8000308:	f04f 0300 	mov.w	r3, #0
 800030c:	e00a      	b.n	8000324 <__aeabi_l2f+0x14>
 800030e:	bf00      	nop

08000310 <__aeabi_l2f>:
 8000310:	ea50 0201 	orrs.w	r2, r0, r1
 8000314:	bf08      	it	eq
 8000316:	4770      	bxeq	lr
 8000318:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800031c:	d502      	bpl.n	8000324 <__aeabi_l2f+0x14>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	ea5f 0c01 	movs.w	ip, r1
 8000328:	bf02      	ittt	eq
 800032a:	4684      	moveq	ip, r0
 800032c:	4601      	moveq	r1, r0
 800032e:	2000      	moveq	r0, #0
 8000330:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000334:	bf08      	it	eq
 8000336:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800033a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800033e:	fabc f28c 	clz	r2, ip
 8000342:	3a08      	subs	r2, #8
 8000344:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000348:	db10      	blt.n	800036c <__aeabi_l2f+0x5c>
 800034a:	fa01 fc02 	lsl.w	ip, r1, r2
 800034e:	4463      	add	r3, ip
 8000350:	fa00 fc02 	lsl.w	ip, r0, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800035c:	fa20 f202 	lsr.w	r2, r0, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	f020 0001 	biceq.w	r0, r0, #1
 800036a:	4770      	bx	lr
 800036c:	f102 0220 	add.w	r2, r2, #32
 8000370:	fa01 fc02 	lsl.w	ip, r1, r2
 8000374:	f1c2 0220 	rsb	r2, r2, #32
 8000378:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800037c:	fa21 f202 	lsr.w	r2, r1, r2
 8000380:	eb43 0002 	adc.w	r0, r3, r2
 8000384:	bf08      	it	eq
 8000386:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800038a:	4770      	bx	lr

0800038c <__aeabi_fmul>:
 800038c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000390:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000394:	bf1e      	ittt	ne
 8000396:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800039a:	ea92 0f0c 	teqne	r2, ip
 800039e:	ea93 0f0c 	teqne	r3, ip
 80003a2:	d06f      	beq.n	8000484 <__aeabi_fmul+0xf8>
 80003a4:	441a      	add	r2, r3
 80003a6:	ea80 0c01 	eor.w	ip, r0, r1
 80003aa:	0240      	lsls	r0, r0, #9
 80003ac:	bf18      	it	ne
 80003ae:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003b2:	d01e      	beq.n	80003f2 <__aeabi_fmul+0x66>
 80003b4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80003b8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003bc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003c0:	fba0 3101 	umull	r3, r1, r0, r1
 80003c4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003c8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003cc:	bf3e      	ittt	cc
 80003ce:	0049      	lslcc	r1, r1, #1
 80003d0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003d4:	005b      	lslcc	r3, r3, #1
 80003d6:	ea40 0001 	orr.w	r0, r0, r1
 80003da:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003de:	2afd      	cmp	r2, #253	@ 0xfd
 80003e0:	d81d      	bhi.n	800041e <__aeabi_fmul+0x92>
 80003e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ea:	bf08      	it	eq
 80003ec:	f020 0001 	biceq.w	r0, r0, #1
 80003f0:	4770      	bx	lr
 80003f2:	f090 0f00 	teq	r0, #0
 80003f6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003fa:	bf08      	it	eq
 80003fc:	0249      	lsleq	r1, r1, #9
 80003fe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000402:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000406:	3a7f      	subs	r2, #127	@ 0x7f
 8000408:	bfc2      	ittt	gt
 800040a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800040e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000412:	4770      	bxgt	lr
 8000414:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000418:	f04f 0300 	mov.w	r3, #0
 800041c:	3a01      	subs	r2, #1
 800041e:	dc5d      	bgt.n	80004dc <__aeabi_fmul+0x150>
 8000420:	f112 0f19 	cmn.w	r2, #25
 8000424:	bfdc      	itt	le
 8000426:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800042a:	4770      	bxle	lr
 800042c:	f1c2 0200 	rsb	r2, r2, #0
 8000430:	0041      	lsls	r1, r0, #1
 8000432:	fa21 f102 	lsr.w	r1, r1, r2
 8000436:	f1c2 0220 	rsb	r2, r2, #32
 800043a:	fa00 fc02 	lsl.w	ip, r0, r2
 800043e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000442:	f140 0000 	adc.w	r0, r0, #0
 8000446:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800044a:	bf08      	it	eq
 800044c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000450:	4770      	bx	lr
 8000452:	f092 0f00 	teq	r2, #0
 8000456:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800045a:	bf02      	ittt	eq
 800045c:	0040      	lsleq	r0, r0, #1
 800045e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000462:	3a01      	subeq	r2, #1
 8000464:	d0f9      	beq.n	800045a <__aeabi_fmul+0xce>
 8000466:	ea40 000c 	orr.w	r0, r0, ip
 800046a:	f093 0f00 	teq	r3, #0
 800046e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000472:	bf02      	ittt	eq
 8000474:	0049      	lsleq	r1, r1, #1
 8000476:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800047a:	3b01      	subeq	r3, #1
 800047c:	d0f9      	beq.n	8000472 <__aeabi_fmul+0xe6>
 800047e:	ea41 010c 	orr.w	r1, r1, ip
 8000482:	e78f      	b.n	80003a4 <__aeabi_fmul+0x18>
 8000484:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000488:	ea92 0f0c 	teq	r2, ip
 800048c:	bf18      	it	ne
 800048e:	ea93 0f0c 	teqne	r3, ip
 8000492:	d00a      	beq.n	80004aa <__aeabi_fmul+0x11e>
 8000494:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000498:	bf18      	it	ne
 800049a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800049e:	d1d8      	bne.n	8000452 <__aeabi_fmul+0xc6>
 80004a0:	ea80 0001 	eor.w	r0, r0, r1
 80004a4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004a8:	4770      	bx	lr
 80004aa:	f090 0f00 	teq	r0, #0
 80004ae:	bf17      	itett	ne
 80004b0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80004b4:	4608      	moveq	r0, r1
 80004b6:	f091 0f00 	teqne	r1, #0
 80004ba:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80004be:	d014      	beq.n	80004ea <__aeabi_fmul+0x15e>
 80004c0:	ea92 0f0c 	teq	r2, ip
 80004c4:	d101      	bne.n	80004ca <__aeabi_fmul+0x13e>
 80004c6:	0242      	lsls	r2, r0, #9
 80004c8:	d10f      	bne.n	80004ea <__aeabi_fmul+0x15e>
 80004ca:	ea93 0f0c 	teq	r3, ip
 80004ce:	d103      	bne.n	80004d8 <__aeabi_fmul+0x14c>
 80004d0:	024b      	lsls	r3, r1, #9
 80004d2:	bf18      	it	ne
 80004d4:	4608      	movne	r0, r1
 80004d6:	d108      	bne.n	80004ea <__aeabi_fmul+0x15e>
 80004d8:	ea80 0001 	eor.w	r0, r0, r1
 80004dc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004e0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004e4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004e8:	4770      	bx	lr
 80004ea:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ee:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004f2:	4770      	bx	lr

080004f4 <__aeabi_fdiv>:
 80004f4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004fc:	bf1e      	ittt	ne
 80004fe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000502:	ea92 0f0c 	teqne	r2, ip
 8000506:	ea93 0f0c 	teqne	r3, ip
 800050a:	d069      	beq.n	80005e0 <__aeabi_fdiv+0xec>
 800050c:	eba2 0203 	sub.w	r2, r2, r3
 8000510:	ea80 0c01 	eor.w	ip, r0, r1
 8000514:	0249      	lsls	r1, r1, #9
 8000516:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800051a:	d037      	beq.n	800058c <__aeabi_fdiv+0x98>
 800051c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000520:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000524:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000528:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800052c:	428b      	cmp	r3, r1
 800052e:	bf38      	it	cc
 8000530:	005b      	lslcc	r3, r3, #1
 8000532:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000536:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800053a:	428b      	cmp	r3, r1
 800053c:	bf24      	itt	cs
 800053e:	1a5b      	subcs	r3, r3, r1
 8000540:	ea40 000c 	orrcs.w	r0, r0, ip
 8000544:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000548:	bf24      	itt	cs
 800054a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800054e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000552:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000556:	bf24      	itt	cs
 8000558:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800055c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000560:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000564:	bf24      	itt	cs
 8000566:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800056a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800056e:	011b      	lsls	r3, r3, #4
 8000570:	bf18      	it	ne
 8000572:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000576:	d1e0      	bne.n	800053a <__aeabi_fdiv+0x46>
 8000578:	2afd      	cmp	r2, #253	@ 0xfd
 800057a:	f63f af50 	bhi.w	800041e <__aeabi_fmul+0x92>
 800057e:	428b      	cmp	r3, r1
 8000580:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000584:	bf08      	it	eq
 8000586:	f020 0001 	biceq.w	r0, r0, #1
 800058a:	4770      	bx	lr
 800058c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000590:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000594:	327f      	adds	r2, #127	@ 0x7f
 8000596:	bfc2      	ittt	gt
 8000598:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800059c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005a0:	4770      	bxgt	lr
 80005a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005a6:	f04f 0300 	mov.w	r3, #0
 80005aa:	3a01      	subs	r2, #1
 80005ac:	e737      	b.n	800041e <__aeabi_fmul+0x92>
 80005ae:	f092 0f00 	teq	r2, #0
 80005b2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80005b6:	bf02      	ittt	eq
 80005b8:	0040      	lsleq	r0, r0, #1
 80005ba:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80005be:	3a01      	subeq	r2, #1
 80005c0:	d0f9      	beq.n	80005b6 <__aeabi_fdiv+0xc2>
 80005c2:	ea40 000c 	orr.w	r0, r0, ip
 80005c6:	f093 0f00 	teq	r3, #0
 80005ca:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ce:	bf02      	ittt	eq
 80005d0:	0049      	lsleq	r1, r1, #1
 80005d2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005d6:	3b01      	subeq	r3, #1
 80005d8:	d0f9      	beq.n	80005ce <__aeabi_fdiv+0xda>
 80005da:	ea41 010c 	orr.w	r1, r1, ip
 80005de:	e795      	b.n	800050c <__aeabi_fdiv+0x18>
 80005e0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005e4:	ea92 0f0c 	teq	r2, ip
 80005e8:	d108      	bne.n	80005fc <__aeabi_fdiv+0x108>
 80005ea:	0242      	lsls	r2, r0, #9
 80005ec:	f47f af7d 	bne.w	80004ea <__aeabi_fmul+0x15e>
 80005f0:	ea93 0f0c 	teq	r3, ip
 80005f4:	f47f af70 	bne.w	80004d8 <__aeabi_fmul+0x14c>
 80005f8:	4608      	mov	r0, r1
 80005fa:	e776      	b.n	80004ea <__aeabi_fmul+0x15e>
 80005fc:	ea93 0f0c 	teq	r3, ip
 8000600:	d104      	bne.n	800060c <__aeabi_fdiv+0x118>
 8000602:	024b      	lsls	r3, r1, #9
 8000604:	f43f af4c 	beq.w	80004a0 <__aeabi_fmul+0x114>
 8000608:	4608      	mov	r0, r1
 800060a:	e76e      	b.n	80004ea <__aeabi_fmul+0x15e>
 800060c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000610:	bf18      	it	ne
 8000612:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000616:	d1ca      	bne.n	80005ae <__aeabi_fdiv+0xba>
 8000618:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800061c:	f47f af5c 	bne.w	80004d8 <__aeabi_fmul+0x14c>
 8000620:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000624:	f47f af3c 	bne.w	80004a0 <__aeabi_fmul+0x114>
 8000628:	e75f      	b.n	80004ea <__aeabi_fmul+0x15e>
 800062a:	bf00      	nop

0800062c <__gesf2>:
 800062c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000630:	e006      	b.n	8000640 <__cmpsf2+0x4>
 8000632:	bf00      	nop

08000634 <__lesf2>:
 8000634:	f04f 0c01 	mov.w	ip, #1
 8000638:	e002      	b.n	8000640 <__cmpsf2+0x4>
 800063a:	bf00      	nop

0800063c <__cmpsf2>:
 800063c:	f04f 0c01 	mov.w	ip, #1
 8000640:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000644:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000648:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800064c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000650:	bf18      	it	ne
 8000652:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000656:	d011      	beq.n	800067c <__cmpsf2+0x40>
 8000658:	b001      	add	sp, #4
 800065a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800065e:	bf18      	it	ne
 8000660:	ea90 0f01 	teqne	r0, r1
 8000664:	bf58      	it	pl
 8000666:	ebb2 0003 	subspl.w	r0, r2, r3
 800066a:	bf88      	it	hi
 800066c:	17c8      	asrhi	r0, r1, #31
 800066e:	bf38      	it	cc
 8000670:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000674:	bf18      	it	ne
 8000676:	f040 0001 	orrne.w	r0, r0, #1
 800067a:	4770      	bx	lr
 800067c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000680:	d102      	bne.n	8000688 <__cmpsf2+0x4c>
 8000682:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000686:	d105      	bne.n	8000694 <__cmpsf2+0x58>
 8000688:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800068c:	d1e4      	bne.n	8000658 <__cmpsf2+0x1c>
 800068e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000692:	d0e1      	beq.n	8000658 <__cmpsf2+0x1c>
 8000694:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop

0800069c <__aeabi_cfrcmple>:
 800069c:	4684      	mov	ip, r0
 800069e:	4608      	mov	r0, r1
 80006a0:	4661      	mov	r1, ip
 80006a2:	e7ff      	b.n	80006a4 <__aeabi_cfcmpeq>

080006a4 <__aeabi_cfcmpeq>:
 80006a4:	b50f      	push	{r0, r1, r2, r3, lr}
 80006a6:	f7ff ffc9 	bl	800063c <__cmpsf2>
 80006aa:	2800      	cmp	r0, #0
 80006ac:	bf48      	it	mi
 80006ae:	f110 0f00 	cmnmi.w	r0, #0
 80006b2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006b4 <__aeabi_fcmpeq>:
 80006b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006b8:	f7ff fff4 	bl	80006a4 <__aeabi_cfcmpeq>
 80006bc:	bf0c      	ite	eq
 80006be:	2001      	moveq	r0, #1
 80006c0:	2000      	movne	r0, #0
 80006c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006c6:	bf00      	nop

080006c8 <__aeabi_fcmplt>:
 80006c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006cc:	f7ff ffea 	bl	80006a4 <__aeabi_cfcmpeq>
 80006d0:	bf34      	ite	cc
 80006d2:	2001      	movcc	r0, #1
 80006d4:	2000      	movcs	r0, #0
 80006d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006da:	bf00      	nop

080006dc <__aeabi_fcmple>:
 80006dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e0:	f7ff ffe0 	bl	80006a4 <__aeabi_cfcmpeq>
 80006e4:	bf94      	ite	ls
 80006e6:	2001      	movls	r0, #1
 80006e8:	2000      	movhi	r0, #0
 80006ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ee:	bf00      	nop

080006f0 <__aeabi_fcmpge>:
 80006f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f4:	f7ff ffd2 	bl	800069c <__aeabi_cfrcmple>
 80006f8:	bf94      	ite	ls
 80006fa:	2001      	movls	r0, #1
 80006fc:	2000      	movhi	r0, #0
 80006fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000702:	bf00      	nop

08000704 <__aeabi_fcmpgt>:
 8000704:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000708:	f7ff ffc8 	bl	800069c <__aeabi_cfrcmple>
 800070c:	bf34      	ite	cc
 800070e:	2001      	movcc	r0, #1
 8000710:	2000      	movcs	r0, #0
 8000712:	f85d fb08 	ldr.w	pc, [sp], #8
 8000716:	bf00      	nop

08000718 <__aeabi_f2iz>:
 8000718:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800071c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000720:	d30f      	bcc.n	8000742 <__aeabi_f2iz+0x2a>
 8000722:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000726:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800072a:	d90d      	bls.n	8000748 <__aeabi_f2iz+0x30>
 800072c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000730:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000734:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000738:	fa23 f002 	lsr.w	r0, r3, r2
 800073c:	bf18      	it	ne
 800073e:	4240      	negne	r0, r0
 8000740:	4770      	bx	lr
 8000742:	f04f 0000 	mov.w	r0, #0
 8000746:	4770      	bx	lr
 8000748:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800074c:	d101      	bne.n	8000752 <__aeabi_f2iz+0x3a>
 800074e:	0242      	lsls	r2, r0, #9
 8000750:	d105      	bne.n	800075e <__aeabi_f2iz+0x46>
 8000752:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000756:	bf08      	it	eq
 8000758:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800075c:	4770      	bx	lr
 800075e:	f04f 0000 	mov.w	r0, #0
 8000762:	4770      	bx	lr

08000764 <GRAY_Init>:
 * @brief  初始化灰度传感器GPIO
 * @param  None
 * @retval None
 */
void GRAY_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b086      	sub	sp, #24
 8000768:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800076a:	f107 0308 	add.w	r3, r7, #8
 800076e:	2200      	movs	r2, #0
 8000770:	601a      	str	r2, [r3, #0]
 8000772:	605a      	str	r2, [r3, #4]
 8000774:	609a      	str	r2, [r3, #8]
 8000776:	60da      	str	r2, [r3, #12]
    
    // 使能GPIOA和GPIOC时钟
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000778:	4b1c      	ldr	r3, [pc, #112]	@ (80007ec <GRAY_Init+0x88>)
 800077a:	699b      	ldr	r3, [r3, #24]
 800077c:	4a1b      	ldr	r2, [pc, #108]	@ (80007ec <GRAY_Init+0x88>)
 800077e:	f043 0304 	orr.w	r3, r3, #4
 8000782:	6193      	str	r3, [r2, #24]
 8000784:	4b19      	ldr	r3, [pc, #100]	@ (80007ec <GRAY_Init+0x88>)
 8000786:	699b      	ldr	r3, [r3, #24]
 8000788:	f003 0304 	and.w	r3, r3, #4
 800078c:	607b      	str	r3, [r7, #4]
 800078e:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000790:	4b16      	ldr	r3, [pc, #88]	@ (80007ec <GRAY_Init+0x88>)
 8000792:	699b      	ldr	r3, [r3, #24]
 8000794:	4a15      	ldr	r2, [pc, #84]	@ (80007ec <GRAY_Init+0x88>)
 8000796:	f043 0310 	orr.w	r3, r3, #16
 800079a:	6193      	str	r3, [r2, #24]
 800079c:	4b13      	ldr	r3, [pc, #76]	@ (80007ec <GRAY_Init+0x88>)
 800079e:	699b      	ldr	r3, [r3, #24]
 80007a0:	f003 0310 	and.w	r3, r3, #16
 80007a4:	603b      	str	r3, [r7, #0]
 80007a6:	683b      	ldr	r3, [r7, #0]
    
    // 配置GRAY1-6 GPIO引脚 (PA5-PA0)
    GPIO_InitStruct.Pin = GRAY1_GPIO_PIN | GRAY2_GPIO_PIN | GRAY3_GPIO_PIN | 
 80007a8:	233f      	movs	r3, #63	@ 0x3f
 80007aa:	60bb      	str	r3, [r7, #8]
                          GRAY4_GPIO_PIN | GRAY5_GPIO_PIN | GRAY6_GPIO_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;        // 输入模式
 80007ac:	2300      	movs	r3, #0
 80007ae:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;            // 无上下拉（根据硬件调整）
 80007b0:	2300      	movs	r3, #0
 80007b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;  // 高速
 80007b4:	2303      	movs	r3, #3
 80007b6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b8:	f107 0308 	add.w	r3, r7, #8
 80007bc:	4619      	mov	r1, r3
 80007be:	480c      	ldr	r0, [pc, #48]	@ (80007f0 <GRAY_Init+0x8c>)
 80007c0:	f002 f9d8 	bl	8002b74 <HAL_GPIO_Init>
    
    // 配置GRAY7-8 GPIO引脚 (PC15, PC14)
    GPIO_InitStruct.Pin = GRAY7_GPIO_PIN | GRAY8_GPIO_PIN;
 80007c4:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80007c8:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;        // 输入模式
 80007ca:	2300      	movs	r3, #0
 80007cc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;            // 无上下拉（根据硬件调整）
 80007ce:	2300      	movs	r3, #0
 80007d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;  // 高速
 80007d2:	2303      	movs	r3, #3
 80007d4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007d6:	f107 0308 	add.w	r3, r7, #8
 80007da:	4619      	mov	r1, r3
 80007dc:	4805      	ldr	r0, [pc, #20]	@ (80007f4 <GRAY_Init+0x90>)
 80007de:	f002 f9c9 	bl	8002b74 <HAL_GPIO_Init>
}
 80007e2:	bf00      	nop
 80007e4:	3718      	adds	r7, #24
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	40021000 	.word	0x40021000
 80007f0:	40010800 	.word	0x40010800
 80007f4:	40011000 	.word	0x40011000

080007f8 <GRAY_Read>:
 * @brief  读取单个灰度传感器值
 * @param  sensor: 传感器编号 (GRAY1~GRAY8)
 * @retval 传感器值: 0或1 (0-检测到黑色, 1-检测到白色，具体取决于硬件)
 */
uint8_t GRAY_Read(GRAY_TypeDef sensor)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState pin_state;
    
    switch(sensor)
 8000802:	79fb      	ldrb	r3, [r7, #7]
 8000804:	2b07      	cmp	r3, #7
 8000806:	d84d      	bhi.n	80008a4 <GRAY_Read+0xac>
 8000808:	a201      	add	r2, pc, #4	@ (adr r2, 8000810 <GRAY_Read+0x18>)
 800080a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800080e:	bf00      	nop
 8000810:	08000831 	.word	0x08000831
 8000814:	0800083f 	.word	0x0800083f
 8000818:	0800084d 	.word	0x0800084d
 800081c:	0800085b 	.word	0x0800085b
 8000820:	08000869 	.word	0x08000869
 8000824:	08000877 	.word	0x08000877
 8000828:	08000885 	.word	0x08000885
 800082c:	08000895 	.word	0x08000895
    {
        case GRAY1:
            pin_state = HAL_GPIO_ReadPin(GRAY1_GPIO_PORT, GRAY1_GPIO_PIN);
 8000830:	2120      	movs	r1, #32
 8000832:	4820      	ldr	r0, [pc, #128]	@ (80008b4 <GRAY_Read+0xbc>)
 8000834:	f002 fb22 	bl	8002e7c <HAL_GPIO_ReadPin>
 8000838:	4603      	mov	r3, r0
 800083a:	73fb      	strb	r3, [r7, #15]
            break;
 800083c:	e034      	b.n	80008a8 <GRAY_Read+0xb0>
        case GRAY2:
            pin_state = HAL_GPIO_ReadPin(GRAY2_GPIO_PORT, GRAY2_GPIO_PIN);
 800083e:	2110      	movs	r1, #16
 8000840:	481c      	ldr	r0, [pc, #112]	@ (80008b4 <GRAY_Read+0xbc>)
 8000842:	f002 fb1b 	bl	8002e7c <HAL_GPIO_ReadPin>
 8000846:	4603      	mov	r3, r0
 8000848:	73fb      	strb	r3, [r7, #15]
            break;
 800084a:	e02d      	b.n	80008a8 <GRAY_Read+0xb0>
        case GRAY3:
            pin_state = HAL_GPIO_ReadPin(GRAY3_GPIO_PORT, GRAY3_GPIO_PIN);
 800084c:	2108      	movs	r1, #8
 800084e:	4819      	ldr	r0, [pc, #100]	@ (80008b4 <GRAY_Read+0xbc>)
 8000850:	f002 fb14 	bl	8002e7c <HAL_GPIO_ReadPin>
 8000854:	4603      	mov	r3, r0
 8000856:	73fb      	strb	r3, [r7, #15]
            break;
 8000858:	e026      	b.n	80008a8 <GRAY_Read+0xb0>
        case GRAY4:
            pin_state = HAL_GPIO_ReadPin(GRAY4_GPIO_PORT, GRAY4_GPIO_PIN);
 800085a:	2104      	movs	r1, #4
 800085c:	4815      	ldr	r0, [pc, #84]	@ (80008b4 <GRAY_Read+0xbc>)
 800085e:	f002 fb0d 	bl	8002e7c <HAL_GPIO_ReadPin>
 8000862:	4603      	mov	r3, r0
 8000864:	73fb      	strb	r3, [r7, #15]
            break;
 8000866:	e01f      	b.n	80008a8 <GRAY_Read+0xb0>
        case GRAY5:
            pin_state = HAL_GPIO_ReadPin(GRAY5_GPIO_PORT, GRAY5_GPIO_PIN);
 8000868:	2102      	movs	r1, #2
 800086a:	4812      	ldr	r0, [pc, #72]	@ (80008b4 <GRAY_Read+0xbc>)
 800086c:	f002 fb06 	bl	8002e7c <HAL_GPIO_ReadPin>
 8000870:	4603      	mov	r3, r0
 8000872:	73fb      	strb	r3, [r7, #15]
            break;
 8000874:	e018      	b.n	80008a8 <GRAY_Read+0xb0>
        case GRAY6:
            pin_state = HAL_GPIO_ReadPin(GRAY6_GPIO_PORT, GRAY6_GPIO_PIN);
 8000876:	2101      	movs	r1, #1
 8000878:	480e      	ldr	r0, [pc, #56]	@ (80008b4 <GRAY_Read+0xbc>)
 800087a:	f002 faff 	bl	8002e7c <HAL_GPIO_ReadPin>
 800087e:	4603      	mov	r3, r0
 8000880:	73fb      	strb	r3, [r7, #15]
            break;
 8000882:	e011      	b.n	80008a8 <GRAY_Read+0xb0>
        case GRAY7:
            pin_state = HAL_GPIO_ReadPin(GRAY7_GPIO_PORT, GRAY7_GPIO_PIN);
 8000884:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000888:	480b      	ldr	r0, [pc, #44]	@ (80008b8 <GRAY_Read+0xc0>)
 800088a:	f002 faf7 	bl	8002e7c <HAL_GPIO_ReadPin>
 800088e:	4603      	mov	r3, r0
 8000890:	73fb      	strb	r3, [r7, #15]
            break;
 8000892:	e009      	b.n	80008a8 <GRAY_Read+0xb0>
        case GRAY8:
            pin_state = HAL_GPIO_ReadPin(GRAY8_GPIO_PORT, GRAY8_GPIO_PIN);
 8000894:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000898:	4807      	ldr	r0, [pc, #28]	@ (80008b8 <GRAY_Read+0xc0>)
 800089a:	f002 faef 	bl	8002e7c <HAL_GPIO_ReadPin>
 800089e:	4603      	mov	r3, r0
 80008a0:	73fb      	strb	r3, [r7, #15]
            break;
 80008a2:	e001      	b.n	80008a8 <GRAY_Read+0xb0>
        default:
            return 0;
 80008a4:	2300      	movs	r3, #0
 80008a6:	e000      	b.n	80008aa <GRAY_Read+0xb2>
    }
    
    return (uint8_t)pin_state;
 80008a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3710      	adds	r7, #16
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	40010800 	.word	0x40010800
 80008b8:	40011000 	.word	0x40011000

080008bc <GRAY_ReadByte>:
 * @param  None
 * @retval 8个传感器值组合的字节 (bit0=GRAY1, bit7=GRAY8)
 * @note   返回值范围: 0x00-0xFF
 */
uint8_t GRAY_ReadByte(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
    uint8_t result = 0;
 80008c2:	2300      	movs	r3, #0
 80008c4:	71fb      	strb	r3, [r7, #7]
    
    result |= (GRAY_Read(GRAY1) << 0);
 80008c6:	2000      	movs	r0, #0
 80008c8:	f7ff ff96 	bl	80007f8 <GRAY_Read>
 80008cc:	4603      	mov	r3, r0
 80008ce:	b25a      	sxtb	r2, r3
 80008d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d4:	4313      	orrs	r3, r2
 80008d6:	b25b      	sxtb	r3, r3
 80008d8:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY2) << 1);
 80008da:	2001      	movs	r0, #1
 80008dc:	f7ff ff8c 	bl	80007f8 <GRAY_Read>
 80008e0:	4603      	mov	r3, r0
 80008e2:	005b      	lsls	r3, r3, #1
 80008e4:	b25a      	sxtb	r2, r3
 80008e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ea:	4313      	orrs	r3, r2
 80008ec:	b25b      	sxtb	r3, r3
 80008ee:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY3) << 2);
 80008f0:	2002      	movs	r0, #2
 80008f2:	f7ff ff81 	bl	80007f8 <GRAY_Read>
 80008f6:	4603      	mov	r3, r0
 80008f8:	009b      	lsls	r3, r3, #2
 80008fa:	b25a      	sxtb	r2, r3
 80008fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000900:	4313      	orrs	r3, r2
 8000902:	b25b      	sxtb	r3, r3
 8000904:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY4) << 3);
 8000906:	2003      	movs	r0, #3
 8000908:	f7ff ff76 	bl	80007f8 <GRAY_Read>
 800090c:	4603      	mov	r3, r0
 800090e:	00db      	lsls	r3, r3, #3
 8000910:	b25a      	sxtb	r2, r3
 8000912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000916:	4313      	orrs	r3, r2
 8000918:	b25b      	sxtb	r3, r3
 800091a:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY5) << 4);
 800091c:	2004      	movs	r0, #4
 800091e:	f7ff ff6b 	bl	80007f8 <GRAY_Read>
 8000922:	4603      	mov	r3, r0
 8000924:	011b      	lsls	r3, r3, #4
 8000926:	b25a      	sxtb	r2, r3
 8000928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800092c:	4313      	orrs	r3, r2
 800092e:	b25b      	sxtb	r3, r3
 8000930:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY6) << 5);
 8000932:	2005      	movs	r0, #5
 8000934:	f7ff ff60 	bl	80007f8 <GRAY_Read>
 8000938:	4603      	mov	r3, r0
 800093a:	015b      	lsls	r3, r3, #5
 800093c:	b25a      	sxtb	r2, r3
 800093e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000942:	4313      	orrs	r3, r2
 8000944:	b25b      	sxtb	r3, r3
 8000946:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY7) << 6);
 8000948:	2006      	movs	r0, #6
 800094a:	f7ff ff55 	bl	80007f8 <GRAY_Read>
 800094e:	4603      	mov	r3, r0
 8000950:	019b      	lsls	r3, r3, #6
 8000952:	b25a      	sxtb	r2, r3
 8000954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000958:	4313      	orrs	r3, r2
 800095a:	b25b      	sxtb	r3, r3
 800095c:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY8) << 7);
 800095e:	2007      	movs	r0, #7
 8000960:	f7ff ff4a 	bl	80007f8 <GRAY_Read>
 8000964:	4603      	mov	r3, r0
 8000966:	01db      	lsls	r3, r3, #7
 8000968:	b25a      	sxtb	r2, r3
 800096a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800096e:	4313      	orrs	r3, r2
 8000970:	b25b      	sxtb	r3, r3
 8000972:	71fb      	strb	r3, [r7, #7]
    
    return result;
 8000974:	79fb      	ldrb	r3, [r7, #7]
}
 8000976:	4618      	mov	r0, r3
 8000978:	3708      	adds	r7, #8
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
	...

08000980 <KEY_Init>:
 * @brief  按键初始化
 * @param  无
 * @retval 无
 */
void KEY_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b088      	sub	sp, #32
 8000984:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000986:	f107 030c 	add.w	r3, r7, #12
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
 800098e:	605a      	str	r2, [r3, #4]
 8000990:	609a      	str	r2, [r3, #8]
 8000992:	60da      	str	r2, [r3, #12]

    /* 使能 GPIOB 和 AFIO 时钟 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000994:	4b20      	ldr	r3, [pc, #128]	@ (8000a18 <KEY_Init+0x98>)
 8000996:	699b      	ldr	r3, [r3, #24]
 8000998:	4a1f      	ldr	r2, [pc, #124]	@ (8000a18 <KEY_Init+0x98>)
 800099a:	f043 0308 	orr.w	r3, r3, #8
 800099e:	6193      	str	r3, [r2, #24]
 80009a0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a18 <KEY_Init+0x98>)
 80009a2:	699b      	ldr	r3, [r3, #24]
 80009a4:	f003 0308 	and.w	r3, r3, #8
 80009a8:	60bb      	str	r3, [r7, #8]
 80009aa:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_AFIO_CLK_ENABLE();
 80009ac:	4b1a      	ldr	r3, [pc, #104]	@ (8000a18 <KEY_Init+0x98>)
 80009ae:	699b      	ldr	r3, [r3, #24]
 80009b0:	4a19      	ldr	r2, [pc, #100]	@ (8000a18 <KEY_Init+0x98>)
 80009b2:	f043 0301 	orr.w	r3, r3, #1
 80009b6:	6193      	str	r3, [r2, #24]
 80009b8:	4b17      	ldr	r3, [pc, #92]	@ (8000a18 <KEY_Init+0x98>)
 80009ba:	699b      	ldr	r3, [r3, #24]
 80009bc:	f003 0301 	and.w	r3, r3, #1
 80009c0:	607b      	str	r3, [r7, #4]
 80009c2:	687b      	ldr	r3, [r7, #4]
    
    /* 禁用 JTAG，保留 SWD（释放 PB3/PB4，但不影响 PB12/PB13）*/
    __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80009c4:	4b15      	ldr	r3, [pc, #84]	@ (8000a1c <KEY_Init+0x9c>)
 80009c6:	685b      	ldr	r3, [r3, #4]
 80009c8:	61fb      	str	r3, [r7, #28]
 80009ca:	69fb      	ldr	r3, [r7, #28]
 80009cc:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80009d0:	61fb      	str	r3, [r7, #28]
 80009d2:	69fb      	ldr	r3, [r7, #28]
 80009d4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80009d8:	61fb      	str	r3, [r7, #28]
 80009da:	4a10      	ldr	r2, [pc, #64]	@ (8000a1c <KEY_Init+0x9c>)
 80009dc:	69fb      	ldr	r3, [r7, #28]
 80009de:	6053      	str	r3, [r2, #4]

    /* 配置 KEY1 (PB12) */
    GPIO_InitStruct.Pin = KEY1_GPIO_PIN;
 80009e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009e6:	2300      	movs	r3, #0
 80009e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;  // 内部下拉
 80009ea:	2302      	movs	r3, #2
 80009ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ee:	2302      	movs	r3, #2
 80009f0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(KEY1_GPIO_PORT, &GPIO_InitStruct);
 80009f2:	f107 030c 	add.w	r3, r7, #12
 80009f6:	4619      	mov	r1, r3
 80009f8:	4809      	ldr	r0, [pc, #36]	@ (8000a20 <KEY_Init+0xa0>)
 80009fa:	f002 f8bb 	bl	8002b74 <HAL_GPIO_Init>

    /* 配置 KEY2 (PB13) */
    GPIO_InitStruct.Pin = KEY2_GPIO_PIN;
 80009fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a02:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(KEY2_GPIO_PORT, &GPIO_InitStruct);
 8000a04:	f107 030c 	add.w	r3, r7, #12
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4805      	ldr	r0, [pc, #20]	@ (8000a20 <KEY_Init+0xa0>)
 8000a0c:	f002 f8b2 	bl	8002b74 <HAL_GPIO_Init>
}
 8000a10:	bf00      	nop
 8000a12:	3720      	adds	r7, #32
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	40021000 	.word	0x40021000
 8000a1c:	40010000 	.word	0x40010000
 8000a20:	40010c00 	.word	0x40010c00

08000a24 <KEY1_Read>:
 * @brief  读取 KEY1 状态
 * @param  无
 * @retval KEY_PRESSED(1) 或 KEY_RELEASED(0)
 */
uint8_t KEY1_Read(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(KEY1_GPIO_PORT, KEY1_GPIO_PIN);
 8000a28:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a2c:	4802      	ldr	r0, [pc, #8]	@ (8000a38 <KEY1_Read+0x14>)
 8000a2e:	f002 fa25 	bl	8002e7c <HAL_GPIO_ReadPin>
 8000a32:	4603      	mov	r3, r0
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	40010c00 	.word	0x40010c00

08000a3c <KEY2_Read>:
 * @brief  读取 KEY2 状态
 * @param  无
 * @retval KEY_PRESSED(1) 或 KEY_RELEASED(0)
 */
uint8_t KEY2_Read(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(KEY2_GPIO_PORT, KEY2_GPIO_PIN);
 8000a40:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a44:	4802      	ldr	r0, [pc, #8]	@ (8000a50 <KEY2_Read+0x14>)
 8000a46:	f002 fa19 	bl	8002e7c <HAL_GPIO_ReadPin>
 8000a4a:	4603      	mov	r3, r0
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	40010c00 	.word	0x40010c00

08000a54 <Motor_Init>:

/**
 * @brief 电机驱动初始化
 */
void Motor_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
    // PWM已经由CubeMX初始化，只需要启动所有PWM通道
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);  // PA6 - 电机A的AIN1
 8000a58:	2100      	movs	r1, #0
 8000a5a:	4810      	ldr	r0, [pc, #64]	@ (8000a9c <Motor_Init+0x48>)
 8000a5c:	f002 fe9e 	bl	800379c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);  // PA7 - 电机A的AIN2  
 8000a60:	2104      	movs	r1, #4
 8000a62:	480e      	ldr	r0, [pc, #56]	@ (8000a9c <Motor_Init+0x48>)
 8000a64:	f002 fe9a 	bl	800379c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);  // PB0 - 电机B的BIN1
 8000a68:	2108      	movs	r1, #8
 8000a6a:	480c      	ldr	r0, [pc, #48]	@ (8000a9c <Motor_Init+0x48>)
 8000a6c:	f002 fe96 	bl	800379c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);  // PB1 - 电机B的BIN2
 8000a70:	210c      	movs	r1, #12
 8000a72:	480a      	ldr	r0, [pc, #40]	@ (8000a9c <Motor_Init+0x48>)
 8000a74:	f002 fe92 	bl	800379c <HAL_TIM_PWM_Start>
    
    // 初始状态：所有PWM输出为0（电机停止）
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8000a78:	4b08      	ldr	r3, [pc, #32]	@ (8000a9c <Motor_Init+0x48>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8000a80:	4b06      	ldr	r3, [pc, #24]	@ (8000a9c <Motor_Init+0x48>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	2200      	movs	r2, #0
 8000a86:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8000a88:	4b04      	ldr	r3, [pc, #16]	@ (8000a9c <Motor_Init+0x48>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8000a90:	4b02      	ldr	r3, [pc, #8]	@ (8000a9c <Motor_Init+0x48>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	2200      	movs	r2, #0
 8000a96:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000a98:	bf00      	nop
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	2000015c 	.word	0x2000015c

08000aa0 <Motor_A_SetSpeed>:
/**
 * @brief 设置电机A速度和方向
 * @param speed: -1000到1000，正值前进，负值后退，0停止
 */
void Motor_A_SetSpeed(int16_t speed)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b085      	sub	sp, #20
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	80fb      	strh	r3, [r7, #6]
    if (speed > 1000) speed = 1000;
 8000aaa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000aae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ab2:	dd02      	ble.n	8000aba <Motor_A_SetSpeed+0x1a>
 8000ab4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ab8:	80fb      	strh	r3, [r7, #6]
    if (speed < -1000) speed = -1000;
 8000aba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000abe:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8000ac2:	da02      	bge.n	8000aca <Motor_A_SetSpeed+0x2a>
 8000ac4:	f64f 4318 	movw	r3, #64536	@ 0xfc18
 8000ac8:	80fb      	strh	r3, [r7, #6]
    
    // 将0-1000映射到0-65535 (TIM3的ARR值)
    uint16_t pwm_value = (uint16_t)((abs(speed) * 65535) / 1000);
 8000aca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	b29b      	uxth	r3, r3
 8000ad6:	461a      	mov	r2, r3
 8000ad8:	4613      	mov	r3, r2
 8000ada:	041b      	lsls	r3, r3, #16
 8000adc:	1a9b      	subs	r3, r3, r2
 8000ade:	4a17      	ldr	r2, [pc, #92]	@ (8000b3c <Motor_A_SetSpeed+0x9c>)
 8000ae0:	fb82 1203 	smull	r1, r2, r2, r3
 8000ae4:	1192      	asrs	r2, r2, #6
 8000ae6:	17db      	asrs	r3, r3, #31
 8000ae8:	1ad3      	subs	r3, r2, r3
 8000aea:	81fb      	strh	r3, [r7, #14]
    
    // 反转方向：原来前进变后退，后退变前进
    if (speed > 0) {
 8000aec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	dd08      	ble.n	8000b06 <Motor_A_SetSpeed+0x66>
        // 前进方向: AIN1=0, AIN2=PWM (反转)
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM1_CHANNEL, 0);          // AIN1输出0（接地）
 8000af4:	4b12      	ldr	r3, [pc, #72]	@ (8000b40 <Motor_A_SetSpeed+0xa0>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2200      	movs	r2, #0
 8000afa:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM2_CHANNEL, pwm_value);  // AIN2输出PWM
 8000afc:	4b10      	ldr	r3, [pc, #64]	@ (8000b40 <Motor_A_SetSpeed+0xa0>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	89fa      	ldrh	r2, [r7, #14]
 8000b02:	639a      	str	r2, [r3, #56]	@ 0x38
    } else {
        // 停止: AIN1=0, AIN2=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM1_CHANNEL, 0);      // AIN1=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM2_CHANNEL, 0);      // AIN2=0
    }
}
 8000b04:	e014      	b.n	8000b30 <Motor_A_SetSpeed+0x90>
    } else if (speed < 0) {
 8000b06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	da08      	bge.n	8000b20 <Motor_A_SetSpeed+0x80>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM1_CHANNEL, pwm_value);  // AIN1输出PWM
 8000b0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b40 <Motor_A_SetSpeed+0xa0>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	89fa      	ldrh	r2, [r7, #14]
 8000b14:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM2_CHANNEL, 0);          // AIN2输出0（接地）
 8000b16:	4b0a      	ldr	r3, [pc, #40]	@ (8000b40 <Motor_A_SetSpeed+0xa0>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000b1e:	e007      	b.n	8000b30 <Motor_A_SetSpeed+0x90>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM1_CHANNEL, 0);      // AIN1=0
 8000b20:	4b07      	ldr	r3, [pc, #28]	@ (8000b40 <Motor_A_SetSpeed+0xa0>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	2200      	movs	r2, #0
 8000b26:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM2_CHANNEL, 0);      // AIN2=0
 8000b28:	4b05      	ldr	r3, [pc, #20]	@ (8000b40 <Motor_A_SetSpeed+0xa0>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000b30:	bf00      	nop
 8000b32:	3714      	adds	r7, #20
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bc80      	pop	{r7}
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	10624dd3 	.word	0x10624dd3
 8000b40:	2000015c 	.word	0x2000015c

08000b44 <Motor_B_SetSpeed>:
/**
 * @brief 设置电机B速度和方向
 * @param speed: -1000到1000，正值前进，负值后退，0停止
 */
void Motor_B_SetSpeed(int16_t speed)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b085      	sub	sp, #20
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	80fb      	strh	r3, [r7, #6]
    if (speed > 1000) speed = 1000;
 8000b4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b52:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000b56:	dd02      	ble.n	8000b5e <Motor_B_SetSpeed+0x1a>
 8000b58:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b5c:	80fb      	strh	r3, [r7, #6]
    if (speed < -1000) speed = -1000;
 8000b5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b62:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8000b66:	da02      	bge.n	8000b6e <Motor_B_SetSpeed+0x2a>
 8000b68:	f64f 4318 	movw	r3, #64536	@ 0xfc18
 8000b6c:	80fb      	strh	r3, [r7, #6]
    
    // 将0-1000映射到0-65535 (TIM3的ARR值)
    uint16_t pwm_value = (uint16_t)((abs(speed) * 65535) / 1000);
 8000b6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	bfb8      	it	lt
 8000b76:	425b      	neglt	r3, r3
 8000b78:	b29b      	uxth	r3, r3
 8000b7a:	461a      	mov	r2, r3
 8000b7c:	4613      	mov	r3, r2
 8000b7e:	041b      	lsls	r3, r3, #16
 8000b80:	1a9b      	subs	r3, r3, r2
 8000b82:	4a17      	ldr	r2, [pc, #92]	@ (8000be0 <Motor_B_SetSpeed+0x9c>)
 8000b84:	fb82 1203 	smull	r1, r2, r2, r3
 8000b88:	1192      	asrs	r2, r2, #6
 8000b8a:	17db      	asrs	r3, r3, #31
 8000b8c:	1ad3      	subs	r3, r2, r3
 8000b8e:	81fb      	strh	r3, [r7, #14]
    
    // 反转方向：原来前进变后退，后退变前进
    if (speed > 0) {
 8000b90:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	dd08      	ble.n	8000baa <Motor_B_SetSpeed+0x66>
        // 前进方向: BIN1=0, BIN2=PWM (反转)
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM1_CHANNEL, 0);          // BIN1输出0（接地）
 8000b98:	4b12      	ldr	r3, [pc, #72]	@ (8000be4 <Motor_B_SetSpeed+0xa0>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM2_CHANNEL, pwm_value);  // BIN2输出PWM
 8000ba0:	4b10      	ldr	r3, [pc, #64]	@ (8000be4 <Motor_B_SetSpeed+0xa0>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	89fa      	ldrh	r2, [r7, #14]
 8000ba6:	641a      	str	r2, [r3, #64]	@ 0x40
    } else {
        // 停止: BIN1=0, BIN2=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM1_CHANNEL, 0);      // BIN1=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM2_CHANNEL, 0);      // BIN2=0
    }
}
 8000ba8:	e014      	b.n	8000bd4 <Motor_B_SetSpeed+0x90>
    } else if (speed < 0) {
 8000baa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	da08      	bge.n	8000bc4 <Motor_B_SetSpeed+0x80>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM1_CHANNEL, pwm_value);  // BIN1输出PWM
 8000bb2:	4b0c      	ldr	r3, [pc, #48]	@ (8000be4 <Motor_B_SetSpeed+0xa0>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	89fa      	ldrh	r2, [r7, #14]
 8000bb8:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM2_CHANNEL, 0);          // BIN2输出0（接地）
 8000bba:	4b0a      	ldr	r3, [pc, #40]	@ (8000be4 <Motor_B_SetSpeed+0xa0>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000bc2:	e007      	b.n	8000bd4 <Motor_B_SetSpeed+0x90>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM1_CHANNEL, 0);      // BIN1=0
 8000bc4:	4b07      	ldr	r3, [pc, #28]	@ (8000be4 <Motor_B_SetSpeed+0xa0>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	2200      	movs	r2, #0
 8000bca:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM2_CHANNEL, 0);      // BIN2=0
 8000bcc:	4b05      	ldr	r3, [pc, #20]	@ (8000be4 <Motor_B_SetSpeed+0xa0>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000bd4:	bf00      	nop
 8000bd6:	3714      	adds	r7, #20
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bc80      	pop	{r7}
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	10624dd3 	.word	0x10624dd3
 8000be4:	2000015c 	.word	0x2000015c

08000be8 <Car_Move>:
 * @brief 直接控制左右轮速度
 * @param left_speed: 左轮速度 (-1000到1000)
 * @param right_speed: 右轮速度 (-1000到1000)
 */
void Car_Move(int16_t left_speed, int16_t right_speed)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	460a      	mov	r2, r1
 8000bf2:	80fb      	strh	r3, [r7, #6]
 8000bf4:	4613      	mov	r3, r2
 8000bf6:	80bb      	strh	r3, [r7, #4]
    Motor_A_SetSpeed(left_speed);
 8000bf8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f7ff ff4f 	bl	8000aa0 <Motor_A_SetSpeed>
    Motor_B_SetSpeed(right_speed);
 8000c02:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000c06:	4618      	mov	r0, r3
 8000c08:	f7ff ff9c 	bl	8000b44 <Motor_B_SetSpeed>
}
 8000c0c:	bf00      	nop
 8000c0e:	3708      	adds	r7, #8
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}

08000c14 <MPU6050_WriteReg>:
#include <math.h>

#define MPU6050_ADDRESS		0xD0

void MPU6050_WriteReg(uint8_t RegAddress, uint8_t Data)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	460a      	mov	r2, r1
 8000c1e:	71fb      	strb	r3, [r7, #7]
 8000c20:	4613      	mov	r3, r2
 8000c22:	71bb      	strb	r3, [r7, #6]
	MyI2C_Start();
 8000c24:	f000 f912 	bl	8000e4c <MyI2C_Start>
	MyI2C_SendByte(MPU6050_ADDRESS);
 8000c28:	20d0      	movs	r0, #208	@ 0xd0
 8000c2a:	f000 f92c 	bl	8000e86 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 8000c2e:	f000 f98e 	bl	8000f4e <MyI2C_ReceiveAck>
	MyI2C_SendByte(RegAddress);
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	4618      	mov	r0, r3
 8000c36:	f000 f926 	bl	8000e86 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 8000c3a:	f000 f988 	bl	8000f4e <MyI2C_ReceiveAck>
	MyI2C_SendByte(Data);
 8000c3e:	79bb      	ldrb	r3, [r7, #6]
 8000c40:	4618      	mov	r0, r3
 8000c42:	f000 f920 	bl	8000e86 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 8000c46:	f000 f982 	bl	8000f4e <MyI2C_ReceiveAck>
	MyI2C_Stop();
 8000c4a:	f000 f90f 	bl	8000e6c <MyI2C_Stop>
}
 8000c4e:	bf00      	nop
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <MPU6050_ReadMultiReg>:
	return Data;
}

// 连续读取多个寄存器（利用MPU6050自动地址递增特性）
void MPU6050_ReadMultiReg(uint8_t RegAddress, uint8_t *Data, uint8_t Length)
{
 8000c56:	b590      	push	{r4, r7, lr}
 8000c58:	b085      	sub	sp, #20
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	6039      	str	r1, [r7, #0]
 8000c60:	71fb      	strb	r3, [r7, #7]
 8000c62:	4613      	mov	r3, r2
 8000c64:	71bb      	strb	r3, [r7, #6]
	MyI2C_Start();
 8000c66:	f000 f8f1 	bl	8000e4c <MyI2C_Start>
	MyI2C_SendByte(MPU6050_ADDRESS);
 8000c6a:	20d0      	movs	r0, #208	@ 0xd0
 8000c6c:	f000 f90b 	bl	8000e86 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 8000c70:	f000 f96d 	bl	8000f4e <MyI2C_ReceiveAck>
	MyI2C_SendByte(RegAddress);
 8000c74:	79fb      	ldrb	r3, [r7, #7]
 8000c76:	4618      	mov	r0, r3
 8000c78:	f000 f905 	bl	8000e86 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 8000c7c:	f000 f967 	bl	8000f4e <MyI2C_ReceiveAck>
	
	MyI2C_Start();
 8000c80:	f000 f8e4 	bl	8000e4c <MyI2C_Start>
	MyI2C_SendByte(MPU6050_ADDRESS | 0x01);
 8000c84:	20d1      	movs	r0, #209	@ 0xd1
 8000c86:	f000 f8fe 	bl	8000e86 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 8000c8a:	f000 f960 	bl	8000f4e <MyI2C_ReceiveAck>
	
	for (uint8_t i = 0; i < Length; i++)
 8000c8e:	2300      	movs	r3, #0
 8000c90:	73fb      	strb	r3, [r7, #15]
 8000c92:	e015      	b.n	8000cc0 <MPU6050_ReadMultiReg+0x6a>
	{
		Data[i] = MyI2C_ReceiveByte();
 8000c94:	7bfb      	ldrb	r3, [r7, #15]
 8000c96:	683a      	ldr	r2, [r7, #0]
 8000c98:	18d4      	adds	r4, r2, r3
 8000c9a:	f000 f91a 	bl	8000ed2 <MyI2C_ReceiveByte>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	7023      	strb	r3, [r4, #0]
		if (i == Length - 1)
 8000ca2:	7bfa      	ldrb	r2, [r7, #15]
 8000ca4:	79bb      	ldrb	r3, [r7, #6]
 8000ca6:	3b01      	subs	r3, #1
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d103      	bne.n	8000cb4 <MPU6050_ReadMultiReg+0x5e>
		{
			MyI2C_SendAck(1);  // 最后一个字节发送NACK
 8000cac:	2001      	movs	r0, #1
 8000cae:	f000 f93b 	bl	8000f28 <MyI2C_SendAck>
 8000cb2:	e002      	b.n	8000cba <MPU6050_ReadMultiReg+0x64>
		}
		else
		{
			MyI2C_SendAck(0);  // 其他字节发送ACK
 8000cb4:	2000      	movs	r0, #0
 8000cb6:	f000 f937 	bl	8000f28 <MyI2C_SendAck>
	for (uint8_t i = 0; i < Length; i++)
 8000cba:	7bfb      	ldrb	r3, [r7, #15]
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	73fb      	strb	r3, [r7, #15]
 8000cc0:	7bfa      	ldrb	r2, [r7, #15]
 8000cc2:	79bb      	ldrb	r3, [r7, #6]
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	d3e5      	bcc.n	8000c94 <MPU6050_ReadMultiReg+0x3e>
		}
	}
	
	MyI2C_Stop();
 8000cc8:	f000 f8d0 	bl	8000e6c <MyI2C_Stop>
}
 8000ccc:	bf00      	nop
 8000cce:	3714      	adds	r7, #20
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd90      	pop	{r4, r7, pc}

08000cd4 <MPU6050_Init>:

void MPU6050_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
	MyI2C_Init();
 8000cd8:	f000 f894 	bl	8000e04 <MyI2C_Init>
	MPU6050_WriteReg(MPU6050_PWR_MGMT_1, 0x01);
 8000cdc:	2101      	movs	r1, #1
 8000cde:	206b      	movs	r0, #107	@ 0x6b
 8000ce0:	f7ff ff98 	bl	8000c14 <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_PWR_MGMT_2, 0x00);
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	206c      	movs	r0, #108	@ 0x6c
 8000ce8:	f7ff ff94 	bl	8000c14 <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_SMPLRT_DIV, 0x09);
 8000cec:	2109      	movs	r1, #9
 8000cee:	2019      	movs	r0, #25
 8000cf0:	f7ff ff90 	bl	8000c14 <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_CONFIG, 0x06);
 8000cf4:	2106      	movs	r1, #6
 8000cf6:	201a      	movs	r0, #26
 8000cf8:	f7ff ff8c 	bl	8000c14 <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_GYRO_CONFIG, 0x18);
 8000cfc:	2118      	movs	r1, #24
 8000cfe:	201b      	movs	r0, #27
 8000d00:	f7ff ff88 	bl	8000c14 <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_ACCEL_CONFIG, 0x18);
 8000d04:	2118      	movs	r1, #24
 8000d06:	201c      	movs	r0, #28
 8000d08:	f7ff ff84 	bl	8000c14 <MPU6050_WriteReg>
}
 8000d0c:	bf00      	nop
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <MPU6050_GetYawRate>:
	*GyroZ = Gyro_Origin[2] * 2000 / 32768.0;
}

// 获取Z轴角速度（用于寻迹小车直线保持）- 优化版，只读GyroZ
float MPU6050_GetYawRate(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
	uint8_t Data[2];
	int16_t GyroZ_Raw;
	
	// 只读取GyroZ的2个寄存器（0x47-0x48）
	MPU6050_ReadMultiReg(MPU6050_GYRO_ZOUT_H, Data, 2);
 8000d16:	1d3b      	adds	r3, r7, #4
 8000d18:	2202      	movs	r2, #2
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	2047      	movs	r0, #71	@ 0x47
 8000d1e:	f7ff ff9a 	bl	8000c56 <MPU6050_ReadMultiReg>
	GyroZ_Raw = (Data[0] << 8) | Data[1];
 8000d22:	793b      	ldrb	r3, [r7, #4]
 8000d24:	b21b      	sxth	r3, r3
 8000d26:	021b      	lsls	r3, r3, #8
 8000d28:	b21a      	sxth	r2, r3
 8000d2a:	797b      	ldrb	r3, [r7, #5]
 8000d2c:	b21b      	sxth	r3, r3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	80fb      	strh	r3, [r7, #6]
	
	// 转换为角速度(°/s)，量程±2000°/s
	return GyroZ_Raw * 2000.0f / 32768.0f;
 8000d32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d36:	4618      	mov	r0, r3
 8000d38:	f7ff fad4 	bl	80002e4 <__aeabi_i2f>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	4907      	ldr	r1, [pc, #28]	@ (8000d5c <MPU6050_GetYawRate+0x4c>)
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff fb23 	bl	800038c <__aeabi_fmul>
 8000d46:	4603      	mov	r3, r0
 8000d48:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f7ff fbd1 	bl	80004f4 <__aeabi_fdiv>
 8000d52:	4603      	mov	r3, r0
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	44fa0000 	.word	0x44fa0000

08000d60 <MyI2C_W_SCL>:
#include "main.h"
#include "MPU6050.h"

void MyI2C_W_SCL(uint8_t BitValue)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	4603      	mov	r3, r0
 8000d68:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(IMU_GPIO_Port, IMU_SCL_Pin, (GPIO_PinState)BitValue);
 8000d6a:	79fb      	ldrb	r3, [r7, #7]
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d72:	4808      	ldr	r0, [pc, #32]	@ (8000d94 <MyI2C_W_SCL+0x34>)
 8000d74:	f002 f899 	bl	8002eaa <HAL_GPIO_WritePin>
	for(uint16_t i = 0; i < 10; i++);  
 8000d78:	2300      	movs	r3, #0
 8000d7a:	81fb      	strh	r3, [r7, #14]
 8000d7c:	e002      	b.n	8000d84 <MyI2C_W_SCL+0x24>
 8000d7e:	89fb      	ldrh	r3, [r7, #14]
 8000d80:	3301      	adds	r3, #1
 8000d82:	81fb      	strh	r3, [r7, #14]
 8000d84:	89fb      	ldrh	r3, [r7, #14]
 8000d86:	2b09      	cmp	r3, #9
 8000d88:	d9f9      	bls.n	8000d7e <MyI2C_W_SCL+0x1e>
}
 8000d8a:	bf00      	nop
 8000d8c:	bf00      	nop
 8000d8e:	3710      	adds	r7, #16
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	40010c00 	.word	0x40010c00

08000d98 <MyI2C_W_SDA>:

void MyI2C_W_SDA(uint8_t BitValue)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	4603      	mov	r3, r0
 8000da0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(IMU_GPIO_Port, IMU_SDA_Pin, (GPIO_PinState)BitValue);
 8000da2:	79fb      	ldrb	r3, [r7, #7]
 8000da4:	461a      	mov	r2, r3
 8000da6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000daa:	4808      	ldr	r0, [pc, #32]	@ (8000dcc <MyI2C_W_SDA+0x34>)
 8000dac:	f002 f87d 	bl	8002eaa <HAL_GPIO_WritePin>
	for(uint16_t i = 0; i < 10; i++);  
 8000db0:	2300      	movs	r3, #0
 8000db2:	81fb      	strh	r3, [r7, #14]
 8000db4:	e002      	b.n	8000dbc <MyI2C_W_SDA+0x24>
 8000db6:	89fb      	ldrh	r3, [r7, #14]
 8000db8:	3301      	adds	r3, #1
 8000dba:	81fb      	strh	r3, [r7, #14]
 8000dbc:	89fb      	ldrh	r3, [r7, #14]
 8000dbe:	2b09      	cmp	r3, #9
 8000dc0:	d9f9      	bls.n	8000db6 <MyI2C_W_SDA+0x1e>
}
 8000dc2:	bf00      	nop
 8000dc4:	bf00      	nop
 8000dc6:	3710      	adds	r7, #16
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	40010c00 	.word	0x40010c00

08000dd0 <MyI2C_R_SDA>:

uint8_t MyI2C_R_SDA(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
	uint8_t BitValue;
	BitValue = HAL_GPIO_ReadPin(IMU_GPIO_Port, IMU_SDA_Pin);
 8000dd6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000dda:	4809      	ldr	r0, [pc, #36]	@ (8000e00 <MyI2C_R_SDA+0x30>)
 8000ddc:	f002 f84e 	bl	8002e7c <HAL_GPIO_ReadPin>
 8000de0:	4603      	mov	r3, r0
 8000de2:	717b      	strb	r3, [r7, #5]
	for(uint16_t i = 0; i < 10; i++);  
 8000de4:	2300      	movs	r3, #0
 8000de6:	80fb      	strh	r3, [r7, #6]
 8000de8:	e002      	b.n	8000df0 <MyI2C_R_SDA+0x20>
 8000dea:	88fb      	ldrh	r3, [r7, #6]
 8000dec:	3301      	adds	r3, #1
 8000dee:	80fb      	strh	r3, [r7, #6]
 8000df0:	88fb      	ldrh	r3, [r7, #6]
 8000df2:	2b09      	cmp	r3, #9
 8000df4:	d9f9      	bls.n	8000dea <MyI2C_R_SDA+0x1a>
	return BitValue;
 8000df6:	797b      	ldrb	r3, [r7, #5]
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3708      	adds	r7, #8
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40010c00 	.word	0x40010c00

08000e04 <MyI2C_Init>:

void MyI2C_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure = {0};
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	601a      	str	r2, [r3, #0]
 8000e10:	605a      	str	r2, [r3, #4]
 8000e12:	609a      	str	r2, [r3, #8]
 8000e14:	60da      	str	r2, [r3, #12]
	
	// HAL库中时钟在MX_GPIO_Init()中已使能，这里只配置GPIO
	GPIO_InitStructure.Pin = IMU_SCL_Pin | IMU_SDA_Pin;
 8000e16:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000e1a:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;  // 开漏输出
 8000e1c:	2311      	movs	r3, #17
 8000e1e:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000e20:	2300      	movs	r3, #0
 8000e22:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e24:	2303      	movs	r3, #3
 8000e26:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(IMU_GPIO_Port, &GPIO_InitStructure);
 8000e28:	463b      	mov	r3, r7
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4806      	ldr	r0, [pc, #24]	@ (8000e48 <MyI2C_Init+0x44>)
 8000e2e:	f001 fea1 	bl	8002b74 <HAL_GPIO_Init>
	
	// SCL和SDA初始化为高电平
	HAL_GPIO_WritePin(IMU_GPIO_Port, IMU_SCL_Pin | IMU_SDA_Pin, GPIO_PIN_SET);
 8000e32:	2201      	movs	r2, #1
 8000e34:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8000e38:	4803      	ldr	r0, [pc, #12]	@ (8000e48 <MyI2C_Init+0x44>)
 8000e3a:	f002 f836 	bl	8002eaa <HAL_GPIO_WritePin>
}
 8000e3e:	bf00      	nop
 8000e40:	3710      	adds	r7, #16
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	40010c00 	.word	0x40010c00

08000e4c <MyI2C_Start>:

void MyI2C_Start(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
	MyI2C_W_SDA(1);
 8000e50:	2001      	movs	r0, #1
 8000e52:	f7ff ffa1 	bl	8000d98 <MyI2C_W_SDA>
	MyI2C_W_SCL(1);
 8000e56:	2001      	movs	r0, #1
 8000e58:	f7ff ff82 	bl	8000d60 <MyI2C_W_SCL>
	MyI2C_W_SDA(0);
 8000e5c:	2000      	movs	r0, #0
 8000e5e:	f7ff ff9b 	bl	8000d98 <MyI2C_W_SDA>
	MyI2C_W_SCL(0);
 8000e62:	2000      	movs	r0, #0
 8000e64:	f7ff ff7c 	bl	8000d60 <MyI2C_W_SCL>
}
 8000e68:	bf00      	nop
 8000e6a:	bd80      	pop	{r7, pc}

08000e6c <MyI2C_Stop>:

void MyI2C_Stop(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
	MyI2C_W_SDA(0);
 8000e70:	2000      	movs	r0, #0
 8000e72:	f7ff ff91 	bl	8000d98 <MyI2C_W_SDA>
	MyI2C_W_SCL(1);
 8000e76:	2001      	movs	r0, #1
 8000e78:	f7ff ff72 	bl	8000d60 <MyI2C_W_SCL>
	MyI2C_W_SDA(1);
 8000e7c:	2001      	movs	r0, #1
 8000e7e:	f7ff ff8b 	bl	8000d98 <MyI2C_W_SDA>
}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <MyI2C_SendByte>:

void MyI2C_SendByte(uint8_t Byte)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b084      	sub	sp, #16
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < 8; i ++)
 8000e90:	2300      	movs	r3, #0
 8000e92:	73fb      	strb	r3, [r7, #15]
 8000e94:	e015      	b.n	8000ec2 <MyI2C_SendByte+0x3c>
	{
		MyI2C_W_SDA(Byte & (0x80 >> i));
 8000e96:	7bfb      	ldrb	r3, [r7, #15]
 8000e98:	2280      	movs	r2, #128	@ 0x80
 8000e9a:	fa42 f303 	asr.w	r3, r2, r3
 8000e9e:	b25a      	sxtb	r2, r3
 8000ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	b25b      	sxtb	r3, r3
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f7ff ff74 	bl	8000d98 <MyI2C_W_SDA>
		MyI2C_W_SCL(1);
 8000eb0:	2001      	movs	r0, #1
 8000eb2:	f7ff ff55 	bl	8000d60 <MyI2C_W_SCL>
		MyI2C_W_SCL(0);
 8000eb6:	2000      	movs	r0, #0
 8000eb8:	f7ff ff52 	bl	8000d60 <MyI2C_W_SCL>
	for (i = 0; i < 8; i ++)
 8000ebc:	7bfb      	ldrb	r3, [r7, #15]
 8000ebe:	3301      	adds	r3, #1
 8000ec0:	73fb      	strb	r3, [r7, #15]
 8000ec2:	7bfb      	ldrb	r3, [r7, #15]
 8000ec4:	2b07      	cmp	r3, #7
 8000ec6:	d9e6      	bls.n	8000e96 <MyI2C_SendByte+0x10>
	}
}
 8000ec8:	bf00      	nop
 8000eca:	bf00      	nop
 8000ecc:	3710      	adds	r7, #16
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}

08000ed2 <MyI2C_ReceiveByte>:

uint8_t MyI2C_ReceiveByte(void)
{
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b082      	sub	sp, #8
 8000ed6:	af00      	add	r7, sp, #0
	uint8_t i, Byte = 0x00;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	71bb      	strb	r3, [r7, #6]
	MyI2C_W_SDA(1);
 8000edc:	2001      	movs	r0, #1
 8000ede:	f7ff ff5b 	bl	8000d98 <MyI2C_W_SDA>
	for (i = 0; i < 8; i ++)
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	71fb      	strb	r3, [r7, #7]
 8000ee6:	e017      	b.n	8000f18 <MyI2C_ReceiveByte+0x46>
	{
		MyI2C_W_SCL(1);
 8000ee8:	2001      	movs	r0, #1
 8000eea:	f7ff ff39 	bl	8000d60 <MyI2C_W_SCL>
		if (MyI2C_R_SDA() == 1){Byte |= (0x80 >> i);}
 8000eee:	f7ff ff6f 	bl	8000dd0 <MyI2C_R_SDA>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d109      	bne.n	8000f0c <MyI2C_ReceiveByte+0x3a>
 8000ef8:	79fb      	ldrb	r3, [r7, #7]
 8000efa:	2280      	movs	r2, #128	@ 0x80
 8000efc:	fa42 f303 	asr.w	r3, r2, r3
 8000f00:	b25a      	sxtb	r2, r3
 8000f02:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000f06:	4313      	orrs	r3, r2
 8000f08:	b25b      	sxtb	r3, r3
 8000f0a:	71bb      	strb	r3, [r7, #6]
		MyI2C_W_SCL(0);
 8000f0c:	2000      	movs	r0, #0
 8000f0e:	f7ff ff27 	bl	8000d60 <MyI2C_W_SCL>
	for (i = 0; i < 8; i ++)
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	3301      	adds	r3, #1
 8000f16:	71fb      	strb	r3, [r7, #7]
 8000f18:	79fb      	ldrb	r3, [r7, #7]
 8000f1a:	2b07      	cmp	r3, #7
 8000f1c:	d9e4      	bls.n	8000ee8 <MyI2C_ReceiveByte+0x16>
	}
	return Byte;
 8000f1e:	79bb      	ldrb	r3, [r7, #6]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <MyI2C_SendAck>:

void MyI2C_SendAck(uint8_t AckBit)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	71fb      	strb	r3, [r7, #7]
	MyI2C_W_SDA(AckBit);
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff ff2f 	bl	8000d98 <MyI2C_W_SDA>
	MyI2C_W_SCL(1);
 8000f3a:	2001      	movs	r0, #1
 8000f3c:	f7ff ff10 	bl	8000d60 <MyI2C_W_SCL>
	MyI2C_W_SCL(0);
 8000f40:	2000      	movs	r0, #0
 8000f42:	f7ff ff0d 	bl	8000d60 <MyI2C_W_SCL>
}
 8000f46:	bf00      	nop
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <MyI2C_ReceiveAck>:

uint8_t MyI2C_ReceiveAck(void)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b082      	sub	sp, #8
 8000f52:	af00      	add	r7, sp, #0
	uint8_t AckBit;
	MyI2C_W_SDA(1);
 8000f54:	2001      	movs	r0, #1
 8000f56:	f7ff ff1f 	bl	8000d98 <MyI2C_W_SDA>
	MyI2C_W_SCL(1);
 8000f5a:	2001      	movs	r0, #1
 8000f5c:	f7ff ff00 	bl	8000d60 <MyI2C_W_SCL>
	AckBit = MyI2C_R_SDA();
 8000f60:	f7ff ff36 	bl	8000dd0 <MyI2C_R_SDA>
 8000f64:	4603      	mov	r3, r0
 8000f66:	71fb      	strb	r3, [r7, #7]
	MyI2C_W_SCL(0);
 8000f68:	2000      	movs	r0, #0
 8000f6a:	f7ff fef9 	bl	8000d60 <MyI2C_W_SCL>
	return AckBit;
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <OLED_I2C_Delay>:
#define OLED_W_SCL(x)		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, (GPIO_PinState)(x))
#define OLED_W_SDA(x)		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, (GPIO_PinState)(x))

/*I2C延时函数，调整延时时间可改变I2C速度*/
static void OLED_I2C_Delay(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
	uint8_t i = 10;  // 调整这个值可以改变I2C速度，值越大速度越慢但越稳定
 8000f7e:	230a      	movs	r3, #10
 8000f80:	71fb      	strb	r3, [r7, #7]
	while(i--);
 8000f82:	bf00      	nop
 8000f84:	79fb      	ldrb	r3, [r7, #7]
 8000f86:	1e5a      	subs	r2, r3, #1
 8000f88:	71fa      	strb	r2, [r7, #7]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d1fa      	bne.n	8000f84 <OLED_I2C_Delay+0xc>
}
 8000f8e:	bf00      	nop
 8000f90:	bf00      	nop
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bc80      	pop	{r7}
 8000f98:	4770      	bx	lr
	...

08000f9c <OLED_I2C_Init>:

/*引脚初始化*/
void OLED_I2C_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa2:	4b1b      	ldr	r3, [pc, #108]	@ (8001010 <OLED_I2C_Init+0x74>)
 8000fa4:	699b      	ldr	r3, [r3, #24]
 8000fa6:	4a1a      	ldr	r2, [pc, #104]	@ (8001010 <OLED_I2C_Init+0x74>)
 8000fa8:	f043 0308 	orr.w	r3, r3, #8
 8000fac:	6193      	str	r3, [r2, #24]
 8000fae:	4b18      	ldr	r3, [pc, #96]	@ (8001010 <OLED_I2C_Init+0x74>)
 8000fb0:	699b      	ldr	r3, [r3, #24]
 8000fb2:	f003 0308 	and.w	r3, r3, #8
 8000fb6:	607b      	str	r3, [r7, #4]
 8000fb8:	687b      	ldr	r3, [r7, #4]
	
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fba:	f107 0308 	add.w	r3, r7, #8
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	605a      	str	r2, [r3, #4]
 8000fc4:	609a      	str	r2, [r3, #8]
 8000fc6:	60da      	str	r2, [r3, #12]
 	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000fc8:	2311      	movs	r3, #17
 8000fca:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000fd4:	2340      	movs	r3, #64	@ 0x40
 8000fd6:	60bb      	str	r3, [r7, #8]
 	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd8:	f107 0308 	add.w	r3, r7, #8
 8000fdc:	4619      	mov	r1, r3
 8000fde:	480d      	ldr	r0, [pc, #52]	@ (8001014 <OLED_I2C_Init+0x78>)
 8000fe0:	f001 fdc8 	bl	8002b74 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000fe4:	2380      	movs	r3, #128	@ 0x80
 8000fe6:	60bb      	str	r3, [r7, #8]
 	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe8:	f107 0308 	add.w	r3, r7, #8
 8000fec:	4619      	mov	r1, r3
 8000fee:	4809      	ldr	r0, [pc, #36]	@ (8001014 <OLED_I2C_Init+0x78>)
 8000ff0:	f001 fdc0 	bl	8002b74 <HAL_GPIO_Init>
	
	OLED_W_SCL(1);
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	2140      	movs	r1, #64	@ 0x40
 8000ff8:	4806      	ldr	r0, [pc, #24]	@ (8001014 <OLED_I2C_Init+0x78>)
 8000ffa:	f001 ff56 	bl	8002eaa <HAL_GPIO_WritePin>
	OLED_W_SDA(1);
 8000ffe:	2201      	movs	r2, #1
 8001000:	2180      	movs	r1, #128	@ 0x80
 8001002:	4804      	ldr	r0, [pc, #16]	@ (8001014 <OLED_I2C_Init+0x78>)
 8001004:	f001 ff51 	bl	8002eaa <HAL_GPIO_WritePin>
}
 8001008:	bf00      	nop
 800100a:	3718      	adds	r7, #24
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	40021000 	.word	0x40021000
 8001014:	40010c00 	.word	0x40010c00

08001018 <OLED_I2C_Start>:
  * @brief  I2C开始
  * @param  无
  * @retval 无
  */
void OLED_I2C_Start(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	OLED_W_SDA(1);
 800101c:	2201      	movs	r2, #1
 800101e:	2180      	movs	r1, #128	@ 0x80
 8001020:	480d      	ldr	r0, [pc, #52]	@ (8001058 <OLED_I2C_Start+0x40>)
 8001022:	f001 ff42 	bl	8002eaa <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001026:	f7ff ffa7 	bl	8000f78 <OLED_I2C_Delay>
	OLED_W_SCL(1);
 800102a:	2201      	movs	r2, #1
 800102c:	2140      	movs	r1, #64	@ 0x40
 800102e:	480a      	ldr	r0, [pc, #40]	@ (8001058 <OLED_I2C_Start+0x40>)
 8001030:	f001 ff3b 	bl	8002eaa <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001034:	f7ff ffa0 	bl	8000f78 <OLED_I2C_Delay>
	OLED_W_SDA(0);
 8001038:	2200      	movs	r2, #0
 800103a:	2180      	movs	r1, #128	@ 0x80
 800103c:	4806      	ldr	r0, [pc, #24]	@ (8001058 <OLED_I2C_Start+0x40>)
 800103e:	f001 ff34 	bl	8002eaa <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001042:	f7ff ff99 	bl	8000f78 <OLED_I2C_Delay>
	OLED_W_SCL(0);
 8001046:	2200      	movs	r2, #0
 8001048:	2140      	movs	r1, #64	@ 0x40
 800104a:	4803      	ldr	r0, [pc, #12]	@ (8001058 <OLED_I2C_Start+0x40>)
 800104c:	f001 ff2d 	bl	8002eaa <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001050:	f7ff ff92 	bl	8000f78 <OLED_I2C_Delay>
}
 8001054:	bf00      	nop
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40010c00 	.word	0x40010c00

0800105c <OLED_I2C_Stop>:
  * @brief  I2C停止
  * @param  无
  * @retval 无
  */
void OLED_I2C_Stop(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
	OLED_W_SDA(0);
 8001060:	2200      	movs	r2, #0
 8001062:	2180      	movs	r1, #128	@ 0x80
 8001064:	480a      	ldr	r0, [pc, #40]	@ (8001090 <OLED_I2C_Stop+0x34>)
 8001066:	f001 ff20 	bl	8002eaa <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 800106a:	f7ff ff85 	bl	8000f78 <OLED_I2C_Delay>
	OLED_W_SCL(1);
 800106e:	2201      	movs	r2, #1
 8001070:	2140      	movs	r1, #64	@ 0x40
 8001072:	4807      	ldr	r0, [pc, #28]	@ (8001090 <OLED_I2C_Stop+0x34>)
 8001074:	f001 ff19 	bl	8002eaa <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001078:	f7ff ff7e 	bl	8000f78 <OLED_I2C_Delay>
	OLED_W_SDA(1);
 800107c:	2201      	movs	r2, #1
 800107e:	2180      	movs	r1, #128	@ 0x80
 8001080:	4803      	ldr	r0, [pc, #12]	@ (8001090 <OLED_I2C_Stop+0x34>)
 8001082:	f001 ff12 	bl	8002eaa <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001086:	f7ff ff77 	bl	8000f78 <OLED_I2C_Delay>
}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40010c00 	.word	0x40010c00

08001094 <OLED_I2C_SendByte>:
  * @brief  I2C发送一个字节
  * @param  Byte 要发送的一个字节
  * @retval 无
  */
void OLED_I2C_SendByte(uint8_t Byte)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < 8; i++)
 800109e:	2300      	movs	r3, #0
 80010a0:	73fb      	strb	r3, [r7, #15]
 80010a2:	e021      	b.n	80010e8 <OLED_I2C_SendByte+0x54>
	{
		OLED_W_SDA(Byte & (0x80 >> i));
 80010a4:	7bfb      	ldrb	r3, [r7, #15]
 80010a6:	2280      	movs	r2, #128	@ 0x80
 80010a8:	fa42 f303 	asr.w	r3, r2, r3
 80010ac:	b25a      	sxtb	r2, r3
 80010ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b2:	4013      	ands	r3, r2
 80010b4:	b25b      	sxtb	r3, r3
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	461a      	mov	r2, r3
 80010ba:	2180      	movs	r1, #128	@ 0x80
 80010bc:	4815      	ldr	r0, [pc, #84]	@ (8001114 <OLED_I2C_SendByte+0x80>)
 80010be:	f001 fef4 	bl	8002eaa <HAL_GPIO_WritePin>
		OLED_I2C_Delay();
 80010c2:	f7ff ff59 	bl	8000f78 <OLED_I2C_Delay>
		OLED_W_SCL(1);
 80010c6:	2201      	movs	r2, #1
 80010c8:	2140      	movs	r1, #64	@ 0x40
 80010ca:	4812      	ldr	r0, [pc, #72]	@ (8001114 <OLED_I2C_SendByte+0x80>)
 80010cc:	f001 feed 	bl	8002eaa <HAL_GPIO_WritePin>
		OLED_I2C_Delay();
 80010d0:	f7ff ff52 	bl	8000f78 <OLED_I2C_Delay>
		OLED_W_SCL(0);
 80010d4:	2200      	movs	r2, #0
 80010d6:	2140      	movs	r1, #64	@ 0x40
 80010d8:	480e      	ldr	r0, [pc, #56]	@ (8001114 <OLED_I2C_SendByte+0x80>)
 80010da:	f001 fee6 	bl	8002eaa <HAL_GPIO_WritePin>
		OLED_I2C_Delay();
 80010de:	f7ff ff4b 	bl	8000f78 <OLED_I2C_Delay>
	for (i = 0; i < 8; i++)
 80010e2:	7bfb      	ldrb	r3, [r7, #15]
 80010e4:	3301      	adds	r3, #1
 80010e6:	73fb      	strb	r3, [r7, #15]
 80010e8:	7bfb      	ldrb	r3, [r7, #15]
 80010ea:	2b07      	cmp	r3, #7
 80010ec:	d9da      	bls.n	80010a4 <OLED_I2C_SendByte+0x10>
	}
	OLED_W_SCL(1);	//额外的一个时钟，不处理应答信号
 80010ee:	2201      	movs	r2, #1
 80010f0:	2140      	movs	r1, #64	@ 0x40
 80010f2:	4808      	ldr	r0, [pc, #32]	@ (8001114 <OLED_I2C_SendByte+0x80>)
 80010f4:	f001 fed9 	bl	8002eaa <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 80010f8:	f7ff ff3e 	bl	8000f78 <OLED_I2C_Delay>
	OLED_W_SCL(0);
 80010fc:	2200      	movs	r2, #0
 80010fe:	2140      	movs	r1, #64	@ 0x40
 8001100:	4804      	ldr	r0, [pc, #16]	@ (8001114 <OLED_I2C_SendByte+0x80>)
 8001102:	f001 fed2 	bl	8002eaa <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001106:	f7ff ff37 	bl	8000f78 <OLED_I2C_Delay>
}
 800110a:	bf00      	nop
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	40010c00 	.word	0x40010c00

08001118 <OLED_WriteCommand>:
  * @brief  OLED写命令
  * @param  Command 要写入的命令
  * @retval 无
  */
void OLED_WriteCommand(uint8_t Command)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	71fb      	strb	r3, [r7, #7]
	OLED_I2C_Start();
 8001122:	f7ff ff79 	bl	8001018 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78);		//从机地址
 8001126:	2078      	movs	r0, #120	@ 0x78
 8001128:	f7ff ffb4 	bl	8001094 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x00);		//写命令
 800112c:	2000      	movs	r0, #0
 800112e:	f7ff ffb1 	bl	8001094 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Command); 
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff ffad 	bl	8001094 <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 800113a:	f7ff ff8f 	bl	800105c <OLED_I2C_Stop>
}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <OLED_WriteData>:
  * @brief  OLED写数据
  * @param  Data 要写入的数据
  * @retval 无
  */
void OLED_WriteData(uint8_t Data)
{
 8001146:	b580      	push	{r7, lr}
 8001148:	b082      	sub	sp, #8
 800114a:	af00      	add	r7, sp, #0
 800114c:	4603      	mov	r3, r0
 800114e:	71fb      	strb	r3, [r7, #7]
	OLED_I2C_Start();
 8001150:	f7ff ff62 	bl	8001018 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78);		//从机地址
 8001154:	2078      	movs	r0, #120	@ 0x78
 8001156:	f7ff ff9d 	bl	8001094 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x40);		//写数据
 800115a:	2040      	movs	r0, #64	@ 0x40
 800115c:	f7ff ff9a 	bl	8001094 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Data);
 8001160:	79fb      	ldrb	r3, [r7, #7]
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff ff96 	bl	8001094 <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 8001168:	f7ff ff78 	bl	800105c <OLED_I2C_Stop>
}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <OLED_SetCursor>:
  * @param  Y 以左上角为原点，向下方向的坐标，范围：0~7
  * @param  X 以左上角为原点，向右方向的坐标，范围：0~127
  * @retval 无
  */
void OLED_SetCursor(uint8_t Y, uint8_t X)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	460a      	mov	r2, r1
 800117e:	71fb      	strb	r3, [r7, #7]
 8001180:	4613      	mov	r3, r2
 8001182:	71bb      	strb	r3, [r7, #6]
	OLED_WriteCommand(0xB0 | Y);					//设置Y位置
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 800118a:	b2db      	uxtb	r3, r3
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff ffc3 	bl	8001118 <OLED_WriteCommand>
	OLED_WriteCommand(0x10 | ((X & 0xF0) >> 4));	//设置X位置高4位
 8001192:	79bb      	ldrb	r3, [r7, #6]
 8001194:	091b      	lsrs	r3, r3, #4
 8001196:	b2db      	uxtb	r3, r3
 8001198:	f043 0310 	orr.w	r3, r3, #16
 800119c:	b2db      	uxtb	r3, r3
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff ffba 	bl	8001118 <OLED_WriteCommand>
	OLED_WriteCommand(0x00 | (X & 0x0F));			//设置X位置低4位
 80011a4:	79bb      	ldrb	r3, [r7, #6]
 80011a6:	f003 030f 	and.w	r3, r3, #15
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff ffb3 	bl	8001118 <OLED_WriteCommand>
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <OLED_Clear>:
  * @brief  OLED清屏
  * @param  无
  * @retval 无
  */
void OLED_Clear(void)
{  
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b082      	sub	sp, #8
 80011be:	af00      	add	r7, sp, #0
	uint8_t i, j;
	for (j = 0; j < 8; j++)
 80011c0:	2300      	movs	r3, #0
 80011c2:	71bb      	strb	r3, [r7, #6]
 80011c4:	e014      	b.n	80011f0 <OLED_Clear+0x36>
	{
		OLED_SetCursor(j, 0);
 80011c6:	79bb      	ldrb	r3, [r7, #6]
 80011c8:	2100      	movs	r1, #0
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff ffd2 	bl	8001174 <OLED_SetCursor>
		for(i = 0; i < 128; i++)
 80011d0:	2300      	movs	r3, #0
 80011d2:	71fb      	strb	r3, [r7, #7]
 80011d4:	e005      	b.n	80011e2 <OLED_Clear+0x28>
		{
			OLED_WriteData(0x00);
 80011d6:	2000      	movs	r0, #0
 80011d8:	f7ff ffb5 	bl	8001146 <OLED_WriteData>
		for(i = 0; i < 128; i++)
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	3301      	adds	r3, #1
 80011e0:	71fb      	strb	r3, [r7, #7]
 80011e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	daf5      	bge.n	80011d6 <OLED_Clear+0x1c>
	for (j = 0; j < 8; j++)
 80011ea:	79bb      	ldrb	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	71bb      	strb	r3, [r7, #6]
 80011f0:	79bb      	ldrb	r3, [r7, #6]
 80011f2:	2b07      	cmp	r3, #7
 80011f4:	d9e7      	bls.n	80011c6 <OLED_Clear+0xc>
		}
	}
}
 80011f6:	bf00      	nop
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <OLED_ShowChar>:
  * @param  Column 列位置，范围：1~16
  * @param  Char 要显示的一个字符，范围：ASCII可见字符
  * @retval 无
  */
void OLED_ShowChar(uint8_t Line, uint8_t Column, char Char)
{      	
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
 800120a:	460b      	mov	r3, r1
 800120c:	71bb      	strb	r3, [r7, #6]
 800120e:	4613      	mov	r3, r2
 8001210:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	OLED_SetCursor((Line - 1) * 2, (Column - 1) * 8);		//设置光标位置在上半部分
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	3b01      	subs	r3, #1
 8001216:	b2db      	uxtb	r3, r3
 8001218:	005b      	lsls	r3, r3, #1
 800121a:	b2da      	uxtb	r2, r3
 800121c:	79bb      	ldrb	r3, [r7, #6]
 800121e:	3b01      	subs	r3, #1
 8001220:	b2db      	uxtb	r3, r3
 8001222:	00db      	lsls	r3, r3, #3
 8001224:	b2db      	uxtb	r3, r3
 8001226:	4619      	mov	r1, r3
 8001228:	4610      	mov	r0, r2
 800122a:	f7ff ffa3 	bl	8001174 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 800122e:	2300      	movs	r3, #0
 8001230:	73fb      	strb	r3, [r7, #15]
 8001232:	e00e      	b.n	8001252 <OLED_ShowChar+0x52>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i]);			//显示上半部分内容
 8001234:	797b      	ldrb	r3, [r7, #5]
 8001236:	f1a3 0220 	sub.w	r2, r3, #32
 800123a:	7bfb      	ldrb	r3, [r7, #15]
 800123c:	491b      	ldr	r1, [pc, #108]	@ (80012ac <OLED_ShowChar+0xac>)
 800123e:	0112      	lsls	r2, r2, #4
 8001240:	440a      	add	r2, r1
 8001242:	4413      	add	r3, r2
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff ff7d 	bl	8001146 <OLED_WriteData>
	for (i = 0; i < 8; i++)
 800124c:	7bfb      	ldrb	r3, [r7, #15]
 800124e:	3301      	adds	r3, #1
 8001250:	73fb      	strb	r3, [r7, #15]
 8001252:	7bfb      	ldrb	r3, [r7, #15]
 8001254:	2b07      	cmp	r3, #7
 8001256:	d9ed      	bls.n	8001234 <OLED_ShowChar+0x34>
	}
	OLED_SetCursor((Line - 1) * 2 + 1, (Column - 1) * 8);	//设置光标位置在下半部分
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	b2db      	uxtb	r3, r3
 800125e:	3b01      	subs	r3, #1
 8001260:	b2da      	uxtb	r2, r3
 8001262:	79bb      	ldrb	r3, [r7, #6]
 8001264:	3b01      	subs	r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	00db      	lsls	r3, r3, #3
 800126a:	b2db      	uxtb	r3, r3
 800126c:	4619      	mov	r1, r3
 800126e:	4610      	mov	r0, r2
 8001270:	f7ff ff80 	bl	8001174 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 8001274:	2300      	movs	r3, #0
 8001276:	73fb      	strb	r3, [r7, #15]
 8001278:	e00f      	b.n	800129a <OLED_ShowChar+0x9a>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i + 8]);		//显示下半部分内容
 800127a:	797b      	ldrb	r3, [r7, #5]
 800127c:	f1a3 0220 	sub.w	r2, r3, #32
 8001280:	7bfb      	ldrb	r3, [r7, #15]
 8001282:	3308      	adds	r3, #8
 8001284:	4909      	ldr	r1, [pc, #36]	@ (80012ac <OLED_ShowChar+0xac>)
 8001286:	0112      	lsls	r2, r2, #4
 8001288:	440a      	add	r2, r1
 800128a:	4413      	add	r3, r2
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff ff59 	bl	8001146 <OLED_WriteData>
	for (i = 0; i < 8; i++)
 8001294:	7bfb      	ldrb	r3, [r7, #15]
 8001296:	3301      	adds	r3, #1
 8001298:	73fb      	strb	r3, [r7, #15]
 800129a:	7bfb      	ldrb	r3, [r7, #15]
 800129c:	2b07      	cmp	r3, #7
 800129e:	d9ec      	bls.n	800127a <OLED_ShowChar+0x7a>
	}
}
 80012a0:	bf00      	nop
 80012a2:	bf00      	nop
 80012a4:	3710      	adds	r7, #16
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	080058d0 	.word	0x080058d0

080012b0 <OLED_ShowString>:
  * @param  Column 起始列位置，范围：1~16
  * @param  String 要显示的字符串，范围：ASCII可见字符
  * @retval 无
  */
void OLED_ShowString(uint8_t Line, uint8_t Column, char *String)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	603a      	str	r2, [r7, #0]
 80012ba:	71fb      	strb	r3, [r7, #7]
 80012bc:	460b      	mov	r3, r1
 80012be:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	for (i = 0; String[i] != '\0'; i++)
 80012c0:	2300      	movs	r3, #0
 80012c2:	73fb      	strb	r3, [r7, #15]
 80012c4:	e00e      	b.n	80012e4 <OLED_ShowString+0x34>
	{
		OLED_ShowChar(Line, Column + i, String[i]);
 80012c6:	79ba      	ldrb	r2, [r7, #6]
 80012c8:	7bfb      	ldrb	r3, [r7, #15]
 80012ca:	4413      	add	r3, r2
 80012cc:	b2d9      	uxtb	r1, r3
 80012ce:	7bfb      	ldrb	r3, [r7, #15]
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	4413      	add	r3, r2
 80012d4:	781a      	ldrb	r2, [r3, #0]
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff ff91 	bl	8001200 <OLED_ShowChar>
	for (i = 0; String[i] != '\0'; i++)
 80012de:	7bfb      	ldrb	r3, [r7, #15]
 80012e0:	3301      	adds	r3, #1
 80012e2:	73fb      	strb	r3, [r7, #15]
 80012e4:	7bfb      	ldrb	r3, [r7, #15]
 80012e6:	683a      	ldr	r2, [r7, #0]
 80012e8:	4413      	add	r3, r2
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d1ea      	bne.n	80012c6 <OLED_ShowString+0x16>
	}
}
 80012f0:	bf00      	nop
 80012f2:	bf00      	nop
 80012f4:	3710      	adds	r7, #16
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}

080012fa <OLED_Init>:
  * @brief  OLED初始化
  * @param  无
  * @retval 无
  */
void OLED_Init(void)
{
 80012fa:	b580      	push	{r7, lr}
 80012fc:	af00      	add	r7, sp, #0
	HAL_Delay(100);				//上电延时
 80012fe:	2064      	movs	r0, #100	@ 0x64
 8001300:	f001 fa54 	bl	80027ac <HAL_Delay>
	
	OLED_I2C_Init();			//端口初始化
 8001304:	f7ff fe4a 	bl	8000f9c <OLED_I2C_Init>
	
	OLED_WriteCommand(0xAE);	//关闭显示
 8001308:	20ae      	movs	r0, #174	@ 0xae
 800130a:	f7ff ff05 	bl	8001118 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xD5);	//设置显示时钟分频比/振荡器频率
 800130e:	20d5      	movs	r0, #213	@ 0xd5
 8001310:	f7ff ff02 	bl	8001118 <OLED_WriteCommand>
	OLED_WriteCommand(0x80);
 8001314:	2080      	movs	r0, #128	@ 0x80
 8001316:	f7ff feff 	bl	8001118 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xA8);	//设置多路复用率
 800131a:	20a8      	movs	r0, #168	@ 0xa8
 800131c:	f7ff fefc 	bl	8001118 <OLED_WriteCommand>
	OLED_WriteCommand(0x3F);
 8001320:	203f      	movs	r0, #63	@ 0x3f
 8001322:	f7ff fef9 	bl	8001118 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xD3);	//设置显示偏移
 8001326:	20d3      	movs	r0, #211	@ 0xd3
 8001328:	f7ff fef6 	bl	8001118 <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 800132c:	2000      	movs	r0, #0
 800132e:	f7ff fef3 	bl	8001118 <OLED_WriteCommand>
	
	OLED_WriteCommand(0x40);	//设置显示开始行
 8001332:	2040      	movs	r0, #64	@ 0x40
 8001334:	f7ff fef0 	bl	8001118 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xA1);	//设置左右方向，0xA1正常 0xA0左右反置
 8001338:	20a1      	movs	r0, #161	@ 0xa1
 800133a:	f7ff feed 	bl	8001118 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xC8);	//设置上下方向，0xC8正常 0xC0上下反置
 800133e:	20c8      	movs	r0, #200	@ 0xc8
 8001340:	f7ff feea 	bl	8001118 <OLED_WriteCommand>

	OLED_WriteCommand(0xDA);	//设置COM引脚硬件配置
 8001344:	20da      	movs	r0, #218	@ 0xda
 8001346:	f7ff fee7 	bl	8001118 <OLED_WriteCommand>
	OLED_WriteCommand(0x12);
 800134a:	2012      	movs	r0, #18
 800134c:	f7ff fee4 	bl	8001118 <OLED_WriteCommand>
	
	OLED_WriteCommand(0x81);	//设置对比度控制
 8001350:	2081      	movs	r0, #129	@ 0x81
 8001352:	f7ff fee1 	bl	8001118 <OLED_WriteCommand>
	OLED_WriteCommand(0xCF);
 8001356:	20cf      	movs	r0, #207	@ 0xcf
 8001358:	f7ff fede 	bl	8001118 <OLED_WriteCommand>

	OLED_WriteCommand(0xD9);	//设置预充电周期
 800135c:	20d9      	movs	r0, #217	@ 0xd9
 800135e:	f7ff fedb 	bl	8001118 <OLED_WriteCommand>
	OLED_WriteCommand(0xF1);
 8001362:	20f1      	movs	r0, #241	@ 0xf1
 8001364:	f7ff fed8 	bl	8001118 <OLED_WriteCommand>

	OLED_WriteCommand(0xDB);	//设置VCOMH取消选择级别
 8001368:	20db      	movs	r0, #219	@ 0xdb
 800136a:	f7ff fed5 	bl	8001118 <OLED_WriteCommand>
	OLED_WriteCommand(0x30);
 800136e:	2030      	movs	r0, #48	@ 0x30
 8001370:	f7ff fed2 	bl	8001118 <OLED_WriteCommand>

	OLED_WriteCommand(0xA4);	//设置整个显示打开/关闭
 8001374:	20a4      	movs	r0, #164	@ 0xa4
 8001376:	f7ff fecf 	bl	8001118 <OLED_WriteCommand>

	OLED_WriteCommand(0xA6);	//设置正常/倒转显示
 800137a:	20a6      	movs	r0, #166	@ 0xa6
 800137c:	f7ff fecc 	bl	8001118 <OLED_WriteCommand>

	OLED_WriteCommand(0x8D);	//设置充电泵
 8001380:	208d      	movs	r0, #141	@ 0x8d
 8001382:	f7ff fec9 	bl	8001118 <OLED_WriteCommand>
	OLED_WriteCommand(0x14);
 8001386:	2014      	movs	r0, #20
 8001388:	f7ff fec6 	bl	8001118 <OLED_WriteCommand>

	OLED_WriteCommand(0xAF);	//开启显示
 800138c:	20af      	movs	r0, #175	@ 0xaf
 800138e:	f7ff fec3 	bl	8001118 <OLED_WriteCommand>
		
	OLED_Clear();				//OLED清屏
 8001392:	f7ff ff12 	bl	80011ba <OLED_Clear>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
	...

0800139c <usart_init>:
 * @brief  ʼUARTHAL⣩
 * @param  huart: UARTָ
 * @retval None
 */
void usart_init(UART_HandleTypeDef *huart)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
    g_huart = huart;
 80013a4:	4a0b      	ldr	r2, [pc, #44]	@ (80013d4 <usart_init+0x38>)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6013      	str	r3, [r2, #0]
    USART_RX_STA = 0;
 80013aa:	4b0b      	ldr	r3, [pc, #44]	@ (80013d8 <usart_init+0x3c>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	801a      	strh	r2, [r3, #0]
    usart_rx_count = 0;
 80013b0:	4b0a      	ldr	r3, [pc, #40]	@ (80013dc <usart_init+0x40>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	801a      	strh	r2, [r3, #0]
    memset((void*)USART_RX_BUF, 0, USART_REC_LEN);
 80013b6:	22c8      	movs	r2, #200	@ 0xc8
 80013b8:	2100      	movs	r1, #0
 80013ba:	4809      	ldr	r0, [pc, #36]	@ (80013e0 <usart_init+0x44>)
 80013bc:	f003 fc56 	bl	8004c6c <memset>
    
    // жϽ
    HAL_UART_Receive_IT(huart, &rx_byte, 1);
 80013c0:	2201      	movs	r2, #1
 80013c2:	4908      	ldr	r1, [pc, #32]	@ (80013e4 <usart_init+0x48>)
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f002 fea0 	bl	800410a <HAL_UART_Receive_IT>
}
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20000158 	.word	0x20000158
 80013d8:	20000150 	.word	0x20000150
 80013dc:	20000152 	.word	0x20000152
 80013e0:	20000088 	.word	0x20000088
 80013e4:	20000154 	.word	0x20000154

080013e8 <usart_send_string>:
 * @brief  ַ
 * @param  str: ַָ
 * @retval None
 */
void usart_send_string(const char *str)
{
 80013e8:	b590      	push	{r4, r7, lr}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
    if(g_huart != NULL) {
 80013f0:	4b0a      	ldr	r3, [pc, #40]	@ (800141c <usart_send_string+0x34>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d00c      	beq.n	8001412 <usart_send_string+0x2a>
        HAL_UART_Transmit(g_huart, (uint8_t*)str, strlen(str), 1000);
 80013f8:	4b08      	ldr	r3, [pc, #32]	@ (800141c <usart_send_string+0x34>)
 80013fa:	681c      	ldr	r4, [r3, #0]
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f7fe feaf 	bl	8000160 <strlen>
 8001402:	4603      	mov	r3, r0
 8001404:	b29a      	uxth	r2, r3
 8001406:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800140a:	6879      	ldr	r1, [r7, #4]
 800140c:	4620      	mov	r0, r4
 800140e:	f002 fdf1 	bl	8003ff4 <HAL_UART_Transmit>
    }
}
 8001412:	bf00      	nop
 8001414:	370c      	adds	r7, #12
 8001416:	46bd      	mov	sp, r7
 8001418:	bd90      	pop	{r4, r7, pc}
 800141a:	bf00      	nop
 800141c:	20000158 	.word	0x20000158

08001420 <usart_get_rx_length>:
/**
 * @brief  ȡյݳ
 * @retval յֽ
 */
uint16_t usart_get_rx_length(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
    return (USART_RX_STA & 0x3FFF);  // 14λΪݳ
 8001424:	4b04      	ldr	r3, [pc, #16]	@ (8001438 <usart_get_rx_length+0x18>)
 8001426:	881b      	ldrh	r3, [r3, #0]
 8001428:	b29b      	uxth	r3, r3
 800142a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800142e:	b29b      	uxth	r3, r3
}
 8001430:	4618      	mov	r0, r3
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr
 8001438:	20000150 	.word	0x20000150

0800143c <usart_rx_complete>:
/**
 * @brief  Ƿ
 * @retval 1-, 0-δ
 */
uint8_t usart_rx_complete(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
    return (USART_RX_STA & 0x8000) ? 1 : 0;  // bit15Ϊɱ־
 8001440:	4b05      	ldr	r3, [pc, #20]	@ (8001458 <usart_rx_complete+0x1c>)
 8001442:	881b      	ldrh	r3, [r3, #0]
 8001444:	b29b      	uxth	r3, r3
 8001446:	b21b      	sxth	r3, r3
 8001448:	b29b      	uxth	r3, r3
 800144a:	0bdb      	lsrs	r3, r3, #15
 800144c:	b2db      	uxtb	r3, r3
}
 800144e:	4618      	mov	r0, r3
 8001450:	46bd      	mov	sp, r7
 8001452:	bc80      	pop	{r7}
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	20000150 	.word	0x20000150

0800145c <usart_clear_rx_buffer>:
/**
 * @brief  սջ
 * @retval None
 */
void usart_clear_rx_buffer(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
    USART_RX_STA = 0;
 8001460:	4b06      	ldr	r3, [pc, #24]	@ (800147c <usart_clear_rx_buffer+0x20>)
 8001462:	2200      	movs	r2, #0
 8001464:	801a      	strh	r2, [r3, #0]
    usart_rx_count = 0;
 8001466:	4b06      	ldr	r3, [pc, #24]	@ (8001480 <usart_clear_rx_buffer+0x24>)
 8001468:	2200      	movs	r2, #0
 800146a:	801a      	strh	r2, [r3, #0]
    memset((void*)USART_RX_BUF, 0, USART_REC_LEN);
 800146c:	22c8      	movs	r2, #200	@ 0xc8
 800146e:	2100      	movs	r1, #0
 8001470:	4804      	ldr	r0, [pc, #16]	@ (8001484 <usart_clear_rx_buffer+0x28>)
 8001472:	f003 fbfb 	bl	8004c6c <memset>
}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	20000150 	.word	0x20000150
 8001480:	20000152 	.word	0x20000152
 8001484:	20000088 	.word	0x20000088

08001488 <HAL_UART_RxCpltCallback>:
 * @brief  UARTɻصHAL_UART_IRQHandlerã
 * @param  huart: UARTָ
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
    if(huart == g_huart) {
 8001490:	4b31      	ldr	r3, [pc, #196]	@ (8001558 <HAL_UART_RxCpltCallback+0xd0>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	687a      	ldr	r2, [r7, #4]
 8001496:	429a      	cmp	r2, r3
 8001498:	d15a      	bne.n	8001550 <HAL_UART_RxCpltCallback+0xc8>
        usart_rx_count++;
 800149a:	4b30      	ldr	r3, [pc, #192]	@ (800155c <HAL_UART_RxCpltCallback+0xd4>)
 800149c:	881b      	ldrh	r3, [r3, #0]
 800149e:	b29b      	uxth	r3, r3
 80014a0:	3301      	adds	r3, #1
 80014a2:	b29a      	uxth	r2, r3
 80014a4:	4b2d      	ldr	r3, [pc, #180]	@ (800155c <HAL_UART_RxCpltCallback+0xd4>)
 80014a6:	801a      	strh	r2, [r3, #0]
        
        // Խյַã
        // HAL_UART_Transmit(huart, &rx_byte, 1, 10);
        
        // û
        if((USART_RX_STA & 0x8000) == 0) {
 80014a8:	4b2d      	ldr	r3, [pc, #180]	@ (8001560 <HAL_UART_RxCpltCallback+0xd8>)
 80014aa:	881b      	ldrh	r3, [r3, #0]
 80014ac:	b29b      	uxth	r3, r3
 80014ae:	b21b      	sxth	r3, r3
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	db48      	blt.n	8001546 <HAL_UART_RxCpltCallback+0xbe>
            // յ0x0dس 0x0aУ
            if(rx_byte == 0x0d || rx_byte == 0x0a) {
 80014b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001564 <HAL_UART_RxCpltCallback+0xdc>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	2b0d      	cmp	r3, #13
 80014ba:	d003      	beq.n	80014c4 <HAL_UART_RxCpltCallback+0x3c>
 80014bc:	4b29      	ldr	r3, [pc, #164]	@ (8001564 <HAL_UART_RxCpltCallback+0xdc>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b0a      	cmp	r3, #10
 80014c2:	d113      	bne.n	80014ec <HAL_UART_RxCpltCallback+0x64>
                // Ѿݣǽ
                uint16_t len = USART_RX_STA & 0x3FFF;
 80014c4:	4b26      	ldr	r3, [pc, #152]	@ (8001560 <HAL_UART_RxCpltCallback+0xd8>)
 80014c6:	881b      	ldrh	r3, [r3, #0]
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80014ce:	81bb      	strh	r3, [r7, #12]
                if(len > 0) {
 80014d0:	89bb      	ldrh	r3, [r7, #12]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d036      	beq.n	8001544 <HAL_UART_RxCpltCallback+0xbc>
                    USART_RX_STA |= 0x8000;  // ǽ
 80014d6:	4b22      	ldr	r3, [pc, #136]	@ (8001560 <HAL_UART_RxCpltCallback+0xd8>)
 80014d8:	881b      	ldrh	r3, [r3, #0]
 80014da:	b29b      	uxth	r3, r3
 80014dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80014e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80014e4:	b29a      	uxth	r2, r3
 80014e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001560 <HAL_UART_RxCpltCallback+0xd8>)
 80014e8:	801a      	strh	r2, [r3, #0]
            if(rx_byte == 0x0d || rx_byte == 0x0a) {
 80014ea:	e02b      	b.n	8001544 <HAL_UART_RxCpltCallback+0xbc>
                }
                // ԿյĻس
            }
            // ͨ
            else {
                uint16_t len = USART_RX_STA & 0x3FFF;
 80014ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001560 <HAL_UART_RxCpltCallback+0xd8>)
 80014ee:	881b      	ldrh	r3, [r3, #0]
 80014f0:	b29b      	uxth	r3, r3
 80014f2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80014f6:	81fb      	strh	r3, [r7, #14]
                if(len < USART_REC_LEN) {
 80014f8:	89fb      	ldrh	r3, [r7, #14]
 80014fa:	2bc7      	cmp	r3, #199	@ 0xc7
 80014fc:	d817      	bhi.n	800152e <HAL_UART_RxCpltCallback+0xa6>
                    USART_RX_BUF[len] = rx_byte;
 80014fe:	89fb      	ldrh	r3, [r7, #14]
 8001500:	4a18      	ldr	r2, [pc, #96]	@ (8001564 <HAL_UART_RxCpltCallback+0xdc>)
 8001502:	7811      	ldrb	r1, [r2, #0]
 8001504:	4a18      	ldr	r2, [pc, #96]	@ (8001568 <HAL_UART_RxCpltCallback+0xe0>)
 8001506:	54d1      	strb	r1, [r2, r3]
                    USART_RX_STA = (USART_RX_STA & 0xC000) | (len + 1);
 8001508:	4b15      	ldr	r3, [pc, #84]	@ (8001560 <HAL_UART_RxCpltCallback+0xd8>)
 800150a:	881b      	ldrh	r3, [r3, #0]
 800150c:	b29b      	uxth	r3, r3
 800150e:	b21b      	sxth	r3, r3
 8001510:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001514:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001518:	b21a      	sxth	r2, r3
 800151a:	89fb      	ldrh	r3, [r7, #14]
 800151c:	3301      	adds	r3, #1
 800151e:	b29b      	uxth	r3, r3
 8001520:	b21b      	sxth	r3, r3
 8001522:	4313      	orrs	r3, r2
 8001524:	b21b      	sxth	r3, r3
 8001526:	b29a      	uxth	r2, r3
 8001528:	4b0d      	ldr	r3, [pc, #52]	@ (8001560 <HAL_UART_RxCpltCallback+0xd8>)
 800152a:	801a      	strh	r2, [r3, #0]
 800152c:	e00b      	b.n	8001546 <HAL_UART_RxCpltCallback+0xbe>
                }
                else {
                    USART_RX_STA |= 0x8000;  // 
 800152e:	4b0c      	ldr	r3, [pc, #48]	@ (8001560 <HAL_UART_RxCpltCallback+0xd8>)
 8001530:	881b      	ldrh	r3, [r3, #0]
 8001532:	b29b      	uxth	r3, r3
 8001534:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001538:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800153c:	b29a      	uxth	r2, r3
 800153e:	4b08      	ldr	r3, [pc, #32]	@ (8001560 <HAL_UART_RxCpltCallback+0xd8>)
 8001540:	801a      	strh	r2, [r3, #0]
 8001542:	e000      	b.n	8001546 <HAL_UART_RxCpltCallback+0xbe>
            if(rx_byte == 0x0d || rx_byte == 0x0a) {
 8001544:	bf00      	nop
                }
            }
        }
        
        // һֽ
        HAL_UART_Receive_IT(huart, &rx_byte, 1);
 8001546:	2201      	movs	r2, #1
 8001548:	4906      	ldr	r1, [pc, #24]	@ (8001564 <HAL_UART_RxCpltCallback+0xdc>)
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f002 fddd 	bl	800410a <HAL_UART_Receive_IT>
    }
}
 8001550:	bf00      	nop
 8001552:	3710      	adds	r7, #16
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	20000158 	.word	0x20000158
 800155c:	20000152 	.word	0x20000152
 8001560:	20000150 	.word	0x20000150
 8001564:	20000154 	.word	0x20000154
 8001568:	20000088 	.word	0x20000088

0800156c <Float_Parse>:

/**
 * @brief 将字符串解析为浮点数
 */
float Float_Parse(const char* str)
{
 800156c:	b590      	push	{r4, r7, lr}
 800156e:	b089      	sub	sp, #36	@ 0x24
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
    float result = 0.0f;
 8001574:	f04f 0300 	mov.w	r3, #0
 8001578:	61fb      	str	r3, [r7, #28]
    float fraction = 0.0f;
 800157a:	f04f 0300 	mov.w	r3, #0
 800157e:	61bb      	str	r3, [r7, #24]
    float divisor = 1.0f;
 8001580:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001584:	617b      	str	r3, [r7, #20]
    int sign = 1;
 8001586:	2301      	movs	r3, #1
 8001588:	613b      	str	r3, [r7, #16]
    int in_fraction = 0;
 800158a:	2300      	movs	r3, #0
 800158c:	60fb      	str	r3, [r7, #12]
    
    // 跳过前导空格
    while (*str == ' ' || *str == '\t') {
 800158e:	e002      	b.n	8001596 <Float_Parse+0x2a>
        str++;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3301      	adds	r3, #1
 8001594:	607b      	str	r3, [r7, #4]
    while (*str == ' ' || *str == '\t') {
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	2b20      	cmp	r3, #32
 800159c:	d0f8      	beq.n	8001590 <Float_Parse+0x24>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	2b09      	cmp	r3, #9
 80015a4:	d0f4      	beq.n	8001590 <Float_Parse+0x24>
    }
    
    // 处理符号
    if (*str == '-') {
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	2b2d      	cmp	r3, #45	@ 0x2d
 80015ac:	d106      	bne.n	80015bc <Float_Parse+0x50>
        sign = -1;
 80015ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80015b2:	613b      	str	r3, [r7, #16]
        str++;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	3301      	adds	r3, #1
 80015b8:	607b      	str	r3, [r7, #4]
 80015ba:	e059      	b.n	8001670 <Float_Parse+0x104>
    } else if (*str == '+') {
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2b2b      	cmp	r3, #43	@ 0x2b
 80015c2:	d155      	bne.n	8001670 <Float_Parse+0x104>
        str++;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	3301      	adds	r3, #1
 80015c8:	607b      	str	r3, [r7, #4]
    }
    
    // 解析数字
    while (*str) {
 80015ca:	e051      	b.n	8001670 <Float_Parse+0x104>
        if (*str >= '0' && *str <= '9') {
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	2b2f      	cmp	r3, #47	@ 0x2f
 80015d2:	d934      	bls.n	800163e <Float_Parse+0xd2>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	2b39      	cmp	r3, #57	@ 0x39
 80015da:	d830      	bhi.n	800163e <Float_Parse+0xd2>
            if (in_fraction) {
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d019      	beq.n	8001616 <Float_Parse+0xaa>
                fraction = fraction * 10.0f + (float)(*str - '0');
 80015e2:	4931      	ldr	r1, [pc, #196]	@ (80016a8 <Float_Parse+0x13c>)
 80015e4:	69b8      	ldr	r0, [r7, #24]
 80015e6:	f7fe fed1 	bl	800038c <__aeabi_fmul>
 80015ea:	4603      	mov	r3, r0
 80015ec:	461c      	mov	r4, r3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	3b30      	subs	r3, #48	@ 0x30
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7fe fe75 	bl	80002e4 <__aeabi_i2f>
 80015fa:	4603      	mov	r3, r0
 80015fc:	4619      	mov	r1, r3
 80015fe:	4620      	mov	r0, r4
 8001600:	f7fe fdbc 	bl	800017c <__addsf3>
 8001604:	4603      	mov	r3, r0
 8001606:	61bb      	str	r3, [r7, #24]
                divisor *= 10.0f;
 8001608:	4927      	ldr	r1, [pc, #156]	@ (80016a8 <Float_Parse+0x13c>)
 800160a:	6978      	ldr	r0, [r7, #20]
 800160c:	f7fe febe 	bl	800038c <__aeabi_fmul>
 8001610:	4603      	mov	r3, r0
 8001612:	617b      	str	r3, [r7, #20]
            if (in_fraction) {
 8001614:	e029      	b.n	800166a <Float_Parse+0xfe>
            } else {
                result = result * 10.0f + (float)(*str - '0');
 8001616:	4924      	ldr	r1, [pc, #144]	@ (80016a8 <Float_Parse+0x13c>)
 8001618:	69f8      	ldr	r0, [r7, #28]
 800161a:	f7fe feb7 	bl	800038c <__aeabi_fmul>
 800161e:	4603      	mov	r3, r0
 8001620:	461c      	mov	r4, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	3b30      	subs	r3, #48	@ 0x30
 8001628:	4618      	mov	r0, r3
 800162a:	f7fe fe5b 	bl	80002e4 <__aeabi_i2f>
 800162e:	4603      	mov	r3, r0
 8001630:	4619      	mov	r1, r3
 8001632:	4620      	mov	r0, r4
 8001634:	f7fe fda2 	bl	800017c <__addsf3>
 8001638:	4603      	mov	r3, r0
 800163a:	61fb      	str	r3, [r7, #28]
            if (in_fraction) {
 800163c:	e015      	b.n	800166a <Float_Parse+0xfe>
            }
        } else if (*str == '.' && !in_fraction) {
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	2b2e      	cmp	r3, #46	@ 0x2e
 8001644:	d105      	bne.n	8001652 <Float_Parse+0xe6>
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d102      	bne.n	8001652 <Float_Parse+0xe6>
            in_fraction = 1;
 800164c:	2301      	movs	r3, #1
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	e00b      	b.n	800166a <Float_Parse+0xfe>
        } else if (*str == ' ' || *str == '\t' || *str == '\r' || *str == '\n') {
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	2b20      	cmp	r3, #32
 8001658:	d00e      	beq.n	8001678 <Float_Parse+0x10c>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b09      	cmp	r3, #9
 8001660:	d00a      	beq.n	8001678 <Float_Parse+0x10c>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	2b0d      	cmp	r3, #13
 8001668:	e006      	b.n	8001678 <Float_Parse+0x10c>
            break;  // 遇到空白字符停止
        } else {
            break;  // 遇到其他非数字字符停止
        }
        str++;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	3301      	adds	r3, #1
 800166e:	607b      	str	r3, [r7, #4]
    while (*str) {
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d1a9      	bne.n	80015cc <Float_Parse+0x60>
    }
    
    return (float)sign * (result + fraction / divisor);
 8001678:	6938      	ldr	r0, [r7, #16]
 800167a:	f7fe fe33 	bl	80002e4 <__aeabi_i2f>
 800167e:	4604      	mov	r4, r0
 8001680:	6979      	ldr	r1, [r7, #20]
 8001682:	69b8      	ldr	r0, [r7, #24]
 8001684:	f7fe ff36 	bl	80004f4 <__aeabi_fdiv>
 8001688:	4603      	mov	r3, r0
 800168a:	69f9      	ldr	r1, [r7, #28]
 800168c:	4618      	mov	r0, r3
 800168e:	f7fe fd75 	bl	800017c <__addsf3>
 8001692:	4603      	mov	r3, r0
 8001694:	4619      	mov	r1, r3
 8001696:	4620      	mov	r0, r4
 8001698:	f7fe fe78 	bl	800038c <__aeabi_fmul>
 800169c:	4603      	mov	r3, r0
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3724      	adds	r7, #36	@ 0x24
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd90      	pop	{r4, r7, pc}
 80016a6:	bf00      	nop
 80016a8:	41200000 	.word	0x41200000

080016ac <Float_ToString>:

/**
 * @brief 将浮点数格式化为字符串
 */
void Float_ToString(float value, uint8_t decimal_places, char* buffer)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08a      	sub	sp, #40	@ 0x28
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	60f8      	str	r0, [r7, #12]
 80016b4:	460b      	mov	r3, r1
 80016b6:	607a      	str	r2, [r7, #4]
 80016b8:	72fb      	strb	r3, [r7, #11]
    // 处理负数
    if (value < 0) {
 80016ba:	f04f 0100 	mov.w	r1, #0
 80016be:	68f8      	ldr	r0, [r7, #12]
 80016c0:	f7ff f802 	bl	80006c8 <__aeabi_fcmplt>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d008      	beq.n	80016dc <Float_ToString+0x30>
        *buffer++ = '-';
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	1c5a      	adds	r2, r3, #1
 80016ce:	607a      	str	r2, [r7, #4]
 80016d0:	222d      	movs	r2, #45	@ 0x2d
 80016d2:	701a      	strb	r2, [r3, #0]
        value = -value;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80016da:	60fb      	str	r3, [r7, #12]
    }
    
    // 四舍五入
    float rounding = 0.5f;
 80016dc:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 80016e0:	627b      	str	r3, [r7, #36]	@ 0x24
    for (uint8_t i = 0; i < decimal_places; i++) {
 80016e2:	2300      	movs	r3, #0
 80016e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80016e8:	e00a      	b.n	8001700 <Float_ToString+0x54>
        rounding /= 10.0f;
 80016ea:	4934      	ldr	r1, [pc, #208]	@ (80017bc <Float_ToString+0x110>)
 80016ec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80016ee:	f7fe ff01 	bl	80004f4 <__aeabi_fdiv>
 80016f2:	4603      	mov	r3, r0
 80016f4:	627b      	str	r3, [r7, #36]	@ 0x24
    for (uint8_t i = 0; i < decimal_places; i++) {
 80016f6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80016fa:	3301      	adds	r3, #1
 80016fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001700:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001704:	7afb      	ldrb	r3, [r7, #11]
 8001706:	429a      	cmp	r2, r3
 8001708:	d3ef      	bcc.n	80016ea <Float_ToString+0x3e>
    }
    value += rounding;
 800170a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800170c:	68f8      	ldr	r0, [r7, #12]
 800170e:	f7fe fd35 	bl	800017c <__addsf3>
 8001712:	4603      	mov	r3, r0
 8001714:	60fb      	str	r3, [r7, #12]
    
    // 提取整数部分
    int32_t int_part = (int32_t)value;
 8001716:	68f8      	ldr	r0, [r7, #12]
 8001718:	f7fe fffe 	bl	8000718 <__aeabi_f2iz>
 800171c:	4603      	mov	r3, r0
 800171e:	617b      	str	r3, [r7, #20]
    float frac_part = value - (float)int_part;
 8001720:	6978      	ldr	r0, [r7, #20]
 8001722:	f7fe fddf 	bl	80002e4 <__aeabi_i2f>
 8001726:	4603      	mov	r3, r0
 8001728:	4619      	mov	r1, r3
 800172a:	68f8      	ldr	r0, [r7, #12]
 800172c:	f7fe fd24 	bl	8000178 <__aeabi_fsub>
 8001730:	4603      	mov	r3, r0
 8001732:	61fb      	str	r3, [r7, #28]
    
    // 格式化整数部分
    sprintf(buffer, "%d", (int)int_part);
 8001734:	697a      	ldr	r2, [r7, #20]
 8001736:	4922      	ldr	r1, [pc, #136]	@ (80017c0 <Float_ToString+0x114>)
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f003 fa75 	bl	8004c28 <siprintf>
    
    // 移动到字符串末尾
    while (*buffer) buffer++;
 800173e:	e002      	b.n	8001746 <Float_ToString+0x9a>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	3301      	adds	r3, #1
 8001744:	607b      	str	r3, [r7, #4]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d1f8      	bne.n	8001740 <Float_ToString+0x94>
    
    // 格式化小数部分
    if (decimal_places > 0) {
 800174e:	7afb      	ldrb	r3, [r7, #11]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d02e      	beq.n	80017b2 <Float_ToString+0x106>
        *buffer++ = '.';
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	1c5a      	adds	r2, r3, #1
 8001758:	607a      	str	r2, [r7, #4]
 800175a:	222e      	movs	r2, #46	@ 0x2e
 800175c:	701a      	strb	r2, [r3, #0]
        
        for (uint8_t i = 0; i < decimal_places; i++) {
 800175e:	2300      	movs	r3, #0
 8001760:	76fb      	strb	r3, [r7, #27]
 8001762:	e01f      	b.n	80017a4 <Float_ToString+0xf8>
            frac_part *= 10.0f;
 8001764:	4915      	ldr	r1, [pc, #84]	@ (80017bc <Float_ToString+0x110>)
 8001766:	69f8      	ldr	r0, [r7, #28]
 8001768:	f7fe fe10 	bl	800038c <__aeabi_fmul>
 800176c:	4603      	mov	r3, r0
 800176e:	61fb      	str	r3, [r7, #28]
            int digit = (int)frac_part;
 8001770:	69f8      	ldr	r0, [r7, #28]
 8001772:	f7fe ffd1 	bl	8000718 <__aeabi_f2iz>
 8001776:	4603      	mov	r3, r0
 8001778:	613b      	str	r3, [r7, #16]
            *buffer++ = '0' + digit;
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	b2da      	uxtb	r2, r3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	1c59      	adds	r1, r3, #1
 8001782:	6079      	str	r1, [r7, #4]
 8001784:	3230      	adds	r2, #48	@ 0x30
 8001786:	b2d2      	uxtb	r2, r2
 8001788:	701a      	strb	r2, [r3, #0]
            frac_part -= (float)digit;
 800178a:	6938      	ldr	r0, [r7, #16]
 800178c:	f7fe fdaa 	bl	80002e4 <__aeabi_i2f>
 8001790:	4603      	mov	r3, r0
 8001792:	4619      	mov	r1, r3
 8001794:	69f8      	ldr	r0, [r7, #28]
 8001796:	f7fe fcef 	bl	8000178 <__aeabi_fsub>
 800179a:	4603      	mov	r3, r0
 800179c:	61fb      	str	r3, [r7, #28]
        for (uint8_t i = 0; i < decimal_places; i++) {
 800179e:	7efb      	ldrb	r3, [r7, #27]
 80017a0:	3301      	adds	r3, #1
 80017a2:	76fb      	strb	r3, [r7, #27]
 80017a4:	7efa      	ldrb	r2, [r7, #27]
 80017a6:	7afb      	ldrb	r3, [r7, #11]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d3db      	bcc.n	8001764 <Float_ToString+0xb8>
        }
        
        *buffer = '\0';
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2200      	movs	r2, #0
 80017b0:	701a      	strb	r2, [r3, #0]
    }
}
 80017b2:	bf00      	nop
 80017b4:	3728      	adds	r7, #40	@ 0x28
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	41200000 	.word	0x41200000
 80017c0:	08005604 	.word	0x08005604

080017c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b0ba      	sub	sp, #232	@ 0xe8
 80017c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017ca:	f000 ff8d 	bl	80026e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017ce:	f000 f8fd 	bl	80019cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017d2:	f000 f9e5 	bl	8001ba0 <MX_GPIO_Init>
  MX_TIM3_Init();
 80017d6:	f000 f93f 	bl	8001a58 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80017da:	f000 f9b7 	bl	8001b4c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
 
  // 初始化OLED显示
  OLED_Init();
 80017de:	f7ff fd8c 	bl	80012fa <OLED_Init>
  OLED_Clear();
 80017e2:	f7ff fcea 	bl	80011ba <OLED_Clear>
  OLED_ShowString(1, 1, "High Speed Run");
 80017e6:	4a69      	ldr	r2, [pc, #420]	@ (800198c <main+0x1c8>)
 80017e8:	2101      	movs	r1, #1
 80017ea:	2001      	movs	r0, #1
 80017ec:	f7ff fd60 	bl	80012b0 <OLED_ShowString>
  OLED_ShowString(2, 1, "Initializing...");
 80017f0:	4a67      	ldr	r2, [pc, #412]	@ (8001990 <main+0x1cc>)
 80017f2:	2101      	movs	r1, #1
 80017f4:	2002      	movs	r0, #2
 80017f6:	f7ff fd5b 	bl	80012b0 <OLED_ShowString>
  HAL_Delay(500);
 80017fa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017fe:	f000 ffd5 	bl	80027ac <HAL_Delay>
  
  // 初始化UART接收
  usart_init(&huart1);
 8001802:	4864      	ldr	r0, [pc, #400]	@ (8001994 <main+0x1d0>)
 8001804:	f7ff fdca 	bl	800139c <usart_init>
  
  // 初始化按键
  KEY_Init();
 8001808:	f7ff f8ba 	bl	8000980 <KEY_Init>
  
  // 初始化高速寻迹系统
  HRun_Init();
 800180c:	f000 fba0 	bl	8001f50 <HRun_Init>
  
  // 发送启动消息
  usart_send_string("\r\n=== High Speed Line Tracking ===\r\n");
 8001810:	4861      	ldr	r0, [pc, #388]	@ (8001998 <main+0x1d4>)
 8001812:	f7ff fde9 	bl	80013e8 <usart_send_string>
  usart_send_string("K1: Start/Stop\r\n");
 8001816:	4861      	ldr	r0, [pc, #388]	@ (800199c <main+0x1d8>)
 8001818:	f7ff fde6 	bl	80013e8 <usart_send_string>
  usart_send_string("K2: Toggle BLACK/WHITE\r\n");
 800181c:	4860      	ldr	r0, [pc, #384]	@ (80019a0 <main+0x1dc>)
 800181e:	f7ff fde3 	bl	80013e8 <usart_send_string>
  usart_send_string("Type HELP for commands\r\n\r\n");
 8001822:	4860      	ldr	r0, [pc, #384]	@ (80019a4 <main+0x1e0>)
 8001824:	f7ff fde0 	bl	80013e8 <usart_send_string>
  
  OLED_Clear();
 8001828:	f7ff fcc7 	bl	80011ba <OLED_Clear>
  OLED_ShowString(1, 1, "K1:Run K2:Mode");
 800182c:	4a5e      	ldr	r2, [pc, #376]	@ (80019a8 <main+0x1e4>)
 800182e:	2101      	movs	r1, #1
 8001830:	2001      	movs	r0, #1
 8001832:	f7ff fd3d 	bl	80012b0 <OLED_ShowString>
  OLED_ShowString(2, 1, "Mode: BLACK");
 8001836:	4a5d      	ldr	r2, [pc, #372]	@ (80019ac <main+0x1e8>)
 8001838:	2101      	movs	r1, #1
 800183a:	2002      	movs	r0, #2
 800183c:	f7ff fd38 	bl	80012b0 <OLED_ShowString>
  HAL_Delay(500);
 8001840:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001844:	f000 ffb2 	bl	80027ac <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  
  uint8_t hrun_started = 0;  
 8001848:	2300      	movs	r3, #0
 800184a:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    
    // 检查K1按键启动/停止
    if (KEY1_Read() == KEY_PRESSED) {
 800184e:	f7ff f8e9 	bl	8000a24 <KEY1_Read>
 8001852:	4603      	mov	r3, r0
 8001854:	2b01      	cmp	r3, #1
 8001856:	d132      	bne.n	80018be <main+0xfa>
        HAL_Delay(20);  // 消抖
 8001858:	2014      	movs	r0, #20
 800185a:	f000 ffa7 	bl	80027ac <HAL_Delay>
        if (KEY1_Read() == KEY_PRESSED) {
 800185e:	f7ff f8e1 	bl	8000a24 <KEY1_Read>
 8001862:	4603      	mov	r3, r0
 8001864:	2b01      	cmp	r3, #1
 8001866:	d12a      	bne.n	80018be <main+0xfa>
            while(KEY1_Read() == KEY_PRESSED);  // 等待释放
 8001868:	bf00      	nop
 800186a:	f7ff f8db 	bl	8000a24 <KEY1_Read>
 800186e:	4603      	mov	r3, r0
 8001870:	2b01      	cmp	r3, #1
 8001872:	d0fa      	beq.n	800186a <main+0xa6>
            
            hrun_started = !hrun_started;
 8001874:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8001878:	2b00      	cmp	r3, #0
 800187a:	bf0c      	ite	eq
 800187c:	2301      	moveq	r3, #1
 800187e:	2300      	movne	r3, #0
 8001880:	b2db      	uxtb	r3, r3
 8001882:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
            
            if (hrun_started) {
 8001886:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 800188a:	2b00      	cmp	r3, #0
 800188c:	d008      	beq.n	80018a0 <main+0xdc>
                usart_send_string("STARTED\r\n");
 800188e:	4848      	ldr	r0, [pc, #288]	@ (80019b0 <main+0x1ec>)
 8001890:	f7ff fdaa 	bl	80013e8 <usart_send_string>
                OLED_ShowString(3, 1, "Status: RUN   ");
 8001894:	4a47      	ldr	r2, [pc, #284]	@ (80019b4 <main+0x1f0>)
 8001896:	2101      	movs	r1, #1
 8001898:	2003      	movs	r0, #3
 800189a:	f7ff fd09 	bl	80012b0 <OLED_ShowString>
 800189e:	e00b      	b.n	80018b8 <main+0xf4>
            } else {
                Car_Move(0, 0);
 80018a0:	2100      	movs	r1, #0
 80018a2:	2000      	movs	r0, #0
 80018a4:	f7ff f9a0 	bl	8000be8 <Car_Move>
                usart_send_string("STOPPED\r\n");
 80018a8:	4843      	ldr	r0, [pc, #268]	@ (80019b8 <main+0x1f4>)
 80018aa:	f7ff fd9d 	bl	80013e8 <usart_send_string>
                OLED_ShowString(3, 1, "Status: STOP  ");
 80018ae:	4a43      	ldr	r2, [pc, #268]	@ (80019bc <main+0x1f8>)
 80018b0:	2101      	movs	r1, #1
 80018b2:	2003      	movs	r0, #3
 80018b4:	f7ff fcfc 	bl	80012b0 <OLED_ShowString>
            }
            HAL_Delay(200);
 80018b8:	20c8      	movs	r0, #200	@ 0xc8
 80018ba:	f000 ff77 	bl	80027ac <HAL_Delay>
        }
    }
    
    // 检查K2按键切换黑白线模式
    if (KEY2_Read() == KEY_PRESSED) {
 80018be:	f7ff f8bd 	bl	8000a3c <KEY2_Read>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d130      	bne.n	800192a <main+0x166>
        HAL_Delay(20);  // 消抖
 80018c8:	2014      	movs	r0, #20
 80018ca:	f000 ff6f 	bl	80027ac <HAL_Delay>
        if (KEY2_Read() == KEY_PRESSED) {
 80018ce:	f7ff f8b5 	bl	8000a3c <KEY2_Read>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d128      	bne.n	800192a <main+0x166>
            while(KEY2_Read() == KEY_PRESSED);  // 等待释放
 80018d8:	bf00      	nop
 80018da:	f7ff f8af 	bl	8000a3c <KEY2_Read>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d0fa      	beq.n	80018da <main+0x116>
            
            // 切换寻迹模式
            HRun_ToggleLineMode();
 80018e4:	f000 fb42 	bl	8001f6c <HRun_ToggleLineMode>
            
            // 更新显示和串口输出
            const char* mode_name = HRun_GetLineModeName();
 80018e8:	f000 fb64 	bl	8001fb4 <HRun_GetLineModeName>
 80018ec:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
            char oled_str[16];
            char uart_str[32];
            
            sprintf(oled_str, "Mode: %-6s", mode_name);
 80018f0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80018f4:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80018f8:	4931      	ldr	r1, [pc, #196]	@ (80019c0 <main+0x1fc>)
 80018fa:	4618      	mov	r0, r3
 80018fc:	f003 f994 	bl	8004c28 <siprintf>
            sprintf(uart_str, "Line Mode: %s\r\n", mode_name);
 8001900:	1d3b      	adds	r3, r7, #4
 8001902:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8001906:	492f      	ldr	r1, [pc, #188]	@ (80019c4 <main+0x200>)
 8001908:	4618      	mov	r0, r3
 800190a:	f003 f98d 	bl	8004c28 <siprintf>
            
            OLED_ShowString(2, 1, oled_str);
 800190e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001912:	461a      	mov	r2, r3
 8001914:	2101      	movs	r1, #1
 8001916:	2002      	movs	r0, #2
 8001918:	f7ff fcca 	bl	80012b0 <OLED_ShowString>
            usart_send_string(uart_str);
 800191c:	1d3b      	adds	r3, r7, #4
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff fd62 	bl	80013e8 <usart_send_string>
            
            HAL_Delay(200);
 8001924:	20c8      	movs	r0, #200	@ 0xc8
 8001926:	f000 ff41 	bl	80027ac <HAL_Delay>
        }
    }
    
    // 高速寻迹主循环
    if (hrun_started) {
 800192a:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <main+0x172>
        HRun_LineFollowStep();
 8001932:	f000 fb53 	bl	8001fdc <HRun_LineFollowStep>
    }
    
    // 处理串口调参命令
    if (usart_rx_complete()) {
 8001936:	f7ff fd81 	bl	800143c <usart_rx_complete>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d020      	beq.n	8001982 <main+0x1be>
        char cmd[USART_REC_LEN];
        uint16_t len = usart_get_rx_length();
 8001940:	f7ff fd6e 	bl	8001420 <usart_get_rx_length>
 8001944:	4603      	mov	r3, r0
 8001946:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
        
        if (len > 0 && len < USART_REC_LEN) {
 800194a:	f8b7 30de 	ldrh.w	r3, [r7, #222]	@ 0xde
 800194e:	2b00      	cmp	r3, #0
 8001950:	d015      	beq.n	800197e <main+0x1ba>
 8001952:	f8b7 30de 	ldrh.w	r3, [r7, #222]	@ 0xde
 8001956:	2bc7      	cmp	r3, #199	@ 0xc7
 8001958:	d811      	bhi.n	800197e <main+0x1ba>
            memcpy(cmd, (char*)USART_RX_BUF, len);
 800195a:	f8b7 20de 	ldrh.w	r2, [r7, #222]	@ 0xde
 800195e:	1d3b      	adds	r3, r7, #4
 8001960:	4919      	ldr	r1, [pc, #100]	@ (80019c8 <main+0x204>)
 8001962:	4618      	mov	r0, r3
 8001964:	f003 f9e8 	bl	8004d38 <memcpy>
            cmd[len] = '\0';
 8001968:	f8b7 30de 	ldrh.w	r3, [r7, #222]	@ 0xde
 800196c:	33e8      	adds	r3, #232	@ 0xe8
 800196e:	443b      	add	r3, r7
 8001970:	2200      	movs	r2, #0
 8001972:	f803 2ce4 	strb.w	r2, [r3, #-228]
            
            // 处理调参命令
            Set_ProcessCommand(cmd);
 8001976:	1d3b      	adds	r3, r7, #4
 8001978:	4618      	mov	r0, r3
 800197a:	f000 fc9f 	bl	80022bc <Set_ProcessCommand>
        }
        
        usart_clear_rx_buffer();
 800197e:	f7ff fd6d 	bl	800145c <usart_clear_rx_buffer>
    }
    
    HAL_Delay(1);  // 1ms延迟
 8001982:	2001      	movs	r0, #1
 8001984:	f000 ff12 	bl	80027ac <HAL_Delay>
    if (KEY1_Read() == KEY_PRESSED) {
 8001988:	e761      	b.n	800184e <main+0x8a>
 800198a:	bf00      	nop
 800198c:	08005608 	.word	0x08005608
 8001990:	08005618 	.word	0x08005618
 8001994:	200001a4 	.word	0x200001a4
 8001998:	08005628 	.word	0x08005628
 800199c:	08005650 	.word	0x08005650
 80019a0:	08005664 	.word	0x08005664
 80019a4:	08005680 	.word	0x08005680
 80019a8:	0800569c 	.word	0x0800569c
 80019ac:	080056ac 	.word	0x080056ac
 80019b0:	080056b8 	.word	0x080056b8
 80019b4:	080056c4 	.word	0x080056c4
 80019b8:	080056d4 	.word	0x080056d4
 80019bc:	080056e0 	.word	0x080056e0
 80019c0:	080056f0 	.word	0x080056f0
 80019c4:	080056fc 	.word	0x080056fc
 80019c8:	20000088 	.word	0x20000088

080019cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b090      	sub	sp, #64	@ 0x40
 80019d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019d2:	f107 0318 	add.w	r3, r7, #24
 80019d6:	2228      	movs	r2, #40	@ 0x28
 80019d8:	2100      	movs	r1, #0
 80019da:	4618      	mov	r0, r3
 80019dc:	f003 f946 	bl	8004c6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019e0:	1d3b      	adds	r3, r7, #4
 80019e2:	2200      	movs	r2, #0
 80019e4:	601a      	str	r2, [r3, #0]
 80019e6:	605a      	str	r2, [r3, #4]
 80019e8:	609a      	str	r2, [r3, #8]
 80019ea:	60da      	str	r2, [r3, #12]
 80019ec:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019ee:	2301      	movs	r3, #1
 80019f0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019f2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80019f8:	2300      	movs	r3, #0
 80019fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019fc:	2301      	movs	r3, #1
 80019fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a00:	2302      	movs	r3, #2
 8001a02:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a04:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a08:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a0a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a10:	f107 0318 	add.w	r3, r7, #24
 8001a14:	4618      	mov	r0, r3
 8001a16:	f001 fa61 	bl	8002edc <HAL_RCC_OscConfig>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001a20:	f000 f8ec 	bl	8001bfc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a24:	230f      	movs	r3, #15
 8001a26:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a28:	2302      	movs	r3, #2
 8001a2a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a34:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a36:	2300      	movs	r3, #0
 8001a38:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a3a:	1d3b      	adds	r3, r7, #4
 8001a3c:	2102      	movs	r1, #2
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f001 fcce 	bl	80033e0 <HAL_RCC_ClockConfig>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001a4a:	f000 f8d7 	bl	8001bfc <Error_Handler>
  }
}
 8001a4e:	bf00      	nop
 8001a50:	3740      	adds	r7, #64	@ 0x40
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
	...

08001a58 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b08a      	sub	sp, #40	@ 0x28
 8001a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a5e:	f107 0320 	add.w	r3, r7, #32
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a68:	1d3b      	adds	r3, r7, #4
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	605a      	str	r2, [r3, #4]
 8001a70:	609a      	str	r2, [r3, #8]
 8001a72:	60da      	str	r2, [r3, #12]
 8001a74:	611a      	str	r2, [r3, #16]
 8001a76:	615a      	str	r2, [r3, #20]
 8001a78:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a7a:	4b32      	ldr	r3, [pc, #200]	@ (8001b44 <MX_TIM3_Init+0xec>)
 8001a7c:	4a32      	ldr	r2, [pc, #200]	@ (8001b48 <MX_TIM3_Init+0xf0>)
 8001a7e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a80:	4b30      	ldr	r3, [pc, #192]	@ (8001b44 <MX_TIM3_Init+0xec>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a86:	4b2f      	ldr	r3, [pc, #188]	@ (8001b44 <MX_TIM3_Init+0xec>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a8c:	4b2d      	ldr	r3, [pc, #180]	@ (8001b44 <MX_TIM3_Init+0xec>)
 8001a8e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a92:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a94:	4b2b      	ldr	r3, [pc, #172]	@ (8001b44 <MX_TIM3_Init+0xec>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a9a:	4b2a      	ldr	r3, [pc, #168]	@ (8001b44 <MX_TIM3_Init+0xec>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001aa0:	4828      	ldr	r0, [pc, #160]	@ (8001b44 <MX_TIM3_Init+0xec>)
 8001aa2:	f001 fe2b 	bl	80036fc <HAL_TIM_PWM_Init>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001aac:	f000 f8a6 	bl	8001bfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ab8:	f107 0320 	add.w	r3, r7, #32
 8001abc:	4619      	mov	r1, r3
 8001abe:	4821      	ldr	r0, [pc, #132]	@ (8001b44 <MX_TIM3_Init+0xec>)
 8001ac0:	f002 f9ea 	bl	8003e98 <HAL_TIMEx_MasterConfigSynchronization>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001aca:	f000 f897 	bl	8001bfc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ace:	2360      	movs	r3, #96	@ 0x60
 8001ad0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ada:	2300      	movs	r3, #0
 8001adc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ade:	1d3b      	adds	r3, r7, #4
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4817      	ldr	r0, [pc, #92]	@ (8001b44 <MX_TIM3_Init+0xec>)
 8001ae6:	f001 fefb 	bl	80038e0 <HAL_TIM_PWM_ConfigChannel>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001af0:	f000 f884 	bl	8001bfc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001af4:	1d3b      	adds	r3, r7, #4
 8001af6:	2204      	movs	r2, #4
 8001af8:	4619      	mov	r1, r3
 8001afa:	4812      	ldr	r0, [pc, #72]	@ (8001b44 <MX_TIM3_Init+0xec>)
 8001afc:	f001 fef0 	bl	80038e0 <HAL_TIM_PWM_ConfigChannel>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001b06:	f000 f879 	bl	8001bfc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b0a:	1d3b      	adds	r3, r7, #4
 8001b0c:	2208      	movs	r2, #8
 8001b0e:	4619      	mov	r1, r3
 8001b10:	480c      	ldr	r0, [pc, #48]	@ (8001b44 <MX_TIM3_Init+0xec>)
 8001b12:	f001 fee5 	bl	80038e0 <HAL_TIM_PWM_ConfigChannel>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8001b1c:	f000 f86e 	bl	8001bfc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001b20:	1d3b      	adds	r3, r7, #4
 8001b22:	220c      	movs	r2, #12
 8001b24:	4619      	mov	r1, r3
 8001b26:	4807      	ldr	r0, [pc, #28]	@ (8001b44 <MX_TIM3_Init+0xec>)
 8001b28:	f001 feda 	bl	80038e0 <HAL_TIM_PWM_ConfigChannel>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8001b32:	f000 f863 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b36:	4803      	ldr	r0, [pc, #12]	@ (8001b44 <MX_TIM3_Init+0xec>)
 8001b38:	f000 f8b6 	bl	8001ca8 <HAL_TIM_MspPostInit>

}
 8001b3c:	bf00      	nop
 8001b3e:	3728      	adds	r7, #40	@ 0x28
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	2000015c 	.word	0x2000015c
 8001b48:	40000400 	.word	0x40000400

08001b4c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b50:	4b11      	ldr	r3, [pc, #68]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b52:	4a12      	ldr	r2, [pc, #72]	@ (8001b9c <MX_USART1_UART_Init+0x50>)
 8001b54:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001b56:	4b10      	ldr	r3, [pc, #64]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b58:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001b5c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b64:	4b0c      	ldr	r3, [pc, #48]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b70:	4b09      	ldr	r3, [pc, #36]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b72:	220c      	movs	r2, #12
 8001b74:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b76:	4b08      	ldr	r3, [pc, #32]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b7c:	4b06      	ldr	r3, [pc, #24]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b82:	4805      	ldr	r0, [pc, #20]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b84:	f002 f9e6 	bl	8003f54 <HAL_UART_Init>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b8e:	f000 f835 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b92:	bf00      	nop
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	200001a4 	.word	0x200001a4
 8001b9c:	40013800 	.word	0x40013800

08001ba0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ba6:	4b14      	ldr	r3, [pc, #80]	@ (8001bf8 <MX_GPIO_Init+0x58>)
 8001ba8:	699b      	ldr	r3, [r3, #24]
 8001baa:	4a13      	ldr	r2, [pc, #76]	@ (8001bf8 <MX_GPIO_Init+0x58>)
 8001bac:	f043 0320 	orr.w	r3, r3, #32
 8001bb0:	6193      	str	r3, [r2, #24]
 8001bb2:	4b11      	ldr	r3, [pc, #68]	@ (8001bf8 <MX_GPIO_Init+0x58>)
 8001bb4:	699b      	ldr	r3, [r3, #24]
 8001bb6:	f003 0320 	and.w	r3, r3, #32
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bbe:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf8 <MX_GPIO_Init+0x58>)
 8001bc0:	699b      	ldr	r3, [r3, #24]
 8001bc2:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf8 <MX_GPIO_Init+0x58>)
 8001bc4:	f043 0304 	orr.w	r3, r3, #4
 8001bc8:	6193      	str	r3, [r2, #24]
 8001bca:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf8 <MX_GPIO_Init+0x58>)
 8001bcc:	699b      	ldr	r3, [r3, #24]
 8001bce:	f003 0304 	and.w	r3, r3, #4
 8001bd2:	60bb      	str	r3, [r7, #8]
 8001bd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd6:	4b08      	ldr	r3, [pc, #32]	@ (8001bf8 <MX_GPIO_Init+0x58>)
 8001bd8:	699b      	ldr	r3, [r3, #24]
 8001bda:	4a07      	ldr	r2, [pc, #28]	@ (8001bf8 <MX_GPIO_Init+0x58>)
 8001bdc:	f043 0308 	orr.w	r3, r3, #8
 8001be0:	6193      	str	r3, [r2, #24]
 8001be2:	4b05      	ldr	r3, [pc, #20]	@ (8001bf8 <MX_GPIO_Init+0x58>)
 8001be4:	699b      	ldr	r3, [r3, #24]
 8001be6:	f003 0308 	and.w	r3, r3, #8
 8001bea:	607b      	str	r3, [r7, #4]
 8001bec:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001bee:	bf00      	nop
 8001bf0:	3714      	adds	r7, #20
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr
 8001bf8:	40021000 	.word	0x40021000

08001bfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c00:	b672      	cpsid	i
}
 8001c02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c04:	bf00      	nop
 8001c06:	e7fd      	b.n	8001c04 <Error_Handler+0x8>

08001c08 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b085      	sub	sp, #20
 8001c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c0e:	4b15      	ldr	r3, [pc, #84]	@ (8001c64 <HAL_MspInit+0x5c>)
 8001c10:	699b      	ldr	r3, [r3, #24]
 8001c12:	4a14      	ldr	r2, [pc, #80]	@ (8001c64 <HAL_MspInit+0x5c>)
 8001c14:	f043 0301 	orr.w	r3, r3, #1
 8001c18:	6193      	str	r3, [r2, #24]
 8001c1a:	4b12      	ldr	r3, [pc, #72]	@ (8001c64 <HAL_MspInit+0x5c>)
 8001c1c:	699b      	ldr	r3, [r3, #24]
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	60bb      	str	r3, [r7, #8]
 8001c24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c26:	4b0f      	ldr	r3, [pc, #60]	@ (8001c64 <HAL_MspInit+0x5c>)
 8001c28:	69db      	ldr	r3, [r3, #28]
 8001c2a:	4a0e      	ldr	r2, [pc, #56]	@ (8001c64 <HAL_MspInit+0x5c>)
 8001c2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c30:	61d3      	str	r3, [r2, #28]
 8001c32:	4b0c      	ldr	r3, [pc, #48]	@ (8001c64 <HAL_MspInit+0x5c>)
 8001c34:	69db      	ldr	r3, [r3, #28]
 8001c36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c3a:	607b      	str	r3, [r7, #4]
 8001c3c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c68 <HAL_MspInit+0x60>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	60fb      	str	r3, [r7, #12]
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	4a04      	ldr	r2, [pc, #16]	@ (8001c68 <HAL_MspInit+0x60>)
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	3714      	adds	r7, #20
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bc80      	pop	{r7}
 8001c62:	4770      	bx	lr
 8001c64:	40021000 	.word	0x40021000
 8001c68:	40010000 	.word	0x40010000

08001c6c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a09      	ldr	r2, [pc, #36]	@ (8001ca0 <HAL_TIM_PWM_MspInit+0x34>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d10b      	bne.n	8001c96 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c7e:	4b09      	ldr	r3, [pc, #36]	@ (8001ca4 <HAL_TIM_PWM_MspInit+0x38>)
 8001c80:	69db      	ldr	r3, [r3, #28]
 8001c82:	4a08      	ldr	r2, [pc, #32]	@ (8001ca4 <HAL_TIM_PWM_MspInit+0x38>)
 8001c84:	f043 0302 	orr.w	r3, r3, #2
 8001c88:	61d3      	str	r3, [r2, #28]
 8001c8a:	4b06      	ldr	r3, [pc, #24]	@ (8001ca4 <HAL_TIM_PWM_MspInit+0x38>)
 8001c8c:	69db      	ldr	r3, [r3, #28]
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	60fb      	str	r3, [r7, #12]
 8001c94:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001c96:	bf00      	nop
 8001c98:	3714      	adds	r7, #20
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bc80      	pop	{r7}
 8001c9e:	4770      	bx	lr
 8001ca0:	40000400 	.word	0x40000400
 8001ca4:	40021000 	.word	0x40021000

08001ca8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b088      	sub	sp, #32
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb0:	f107 0310 	add.w	r3, r7, #16
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a1b      	ldr	r2, [pc, #108]	@ (8001d30 <HAL_TIM_MspPostInit+0x88>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d12f      	bne.n	8001d28 <HAL_TIM_MspPostInit+0x80>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cc8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d34 <HAL_TIM_MspPostInit+0x8c>)
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	4a19      	ldr	r2, [pc, #100]	@ (8001d34 <HAL_TIM_MspPostInit+0x8c>)
 8001cce:	f043 0304 	orr.w	r3, r3, #4
 8001cd2:	6193      	str	r3, [r2, #24]
 8001cd4:	4b17      	ldr	r3, [pc, #92]	@ (8001d34 <HAL_TIM_MspPostInit+0x8c>)
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	f003 0304 	and.w	r3, r3, #4
 8001cdc:	60fb      	str	r3, [r7, #12]
 8001cde:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ce0:	4b14      	ldr	r3, [pc, #80]	@ (8001d34 <HAL_TIM_MspPostInit+0x8c>)
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	4a13      	ldr	r2, [pc, #76]	@ (8001d34 <HAL_TIM_MspPostInit+0x8c>)
 8001ce6:	f043 0308 	orr.w	r3, r3, #8
 8001cea:	6193      	str	r3, [r2, #24]
 8001cec:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <HAL_TIM_MspPostInit+0x8c>)
 8001cee:	699b      	ldr	r3, [r3, #24]
 8001cf0:	f003 0308 	and.w	r3, r3, #8
 8001cf4:	60bb      	str	r3, [r7, #8]
 8001cf6:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cf8:	23c0      	movs	r3, #192	@ 0xc0
 8001cfa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d00:	2302      	movs	r3, #2
 8001d02:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d04:	f107 0310 	add.w	r3, r7, #16
 8001d08:	4619      	mov	r1, r3
 8001d0a:	480b      	ldr	r0, [pc, #44]	@ (8001d38 <HAL_TIM_MspPostInit+0x90>)
 8001d0c:	f000 ff32 	bl	8002b74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d10:	2303      	movs	r3, #3
 8001d12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d14:	2302      	movs	r3, #2
 8001d16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d18:	2302      	movs	r3, #2
 8001d1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d1c:	f107 0310 	add.w	r3, r7, #16
 8001d20:	4619      	mov	r1, r3
 8001d22:	4806      	ldr	r0, [pc, #24]	@ (8001d3c <HAL_TIM_MspPostInit+0x94>)
 8001d24:	f000 ff26 	bl	8002b74 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001d28:	bf00      	nop
 8001d2a:	3720      	adds	r7, #32
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40000400 	.word	0x40000400
 8001d34:	40021000 	.word	0x40021000
 8001d38:	40010800 	.word	0x40010800
 8001d3c:	40010c00 	.word	0x40010c00

08001d40 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b088      	sub	sp, #32
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d48:	f107 0310 	add.w	r3, r7, #16
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	605a      	str	r2, [r3, #4]
 8001d52:	609a      	str	r2, [r3, #8]
 8001d54:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a20      	ldr	r2, [pc, #128]	@ (8001ddc <HAL_UART_MspInit+0x9c>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d139      	bne.n	8001dd4 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d60:	4b1f      	ldr	r3, [pc, #124]	@ (8001de0 <HAL_UART_MspInit+0xa0>)
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	4a1e      	ldr	r2, [pc, #120]	@ (8001de0 <HAL_UART_MspInit+0xa0>)
 8001d66:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d6a:	6193      	str	r3, [r2, #24]
 8001d6c:	4b1c      	ldr	r3, [pc, #112]	@ (8001de0 <HAL_UART_MspInit+0xa0>)
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d74:	60fb      	str	r3, [r7, #12]
 8001d76:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d78:	4b19      	ldr	r3, [pc, #100]	@ (8001de0 <HAL_UART_MspInit+0xa0>)
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	4a18      	ldr	r2, [pc, #96]	@ (8001de0 <HAL_UART_MspInit+0xa0>)
 8001d7e:	f043 0304 	orr.w	r3, r3, #4
 8001d82:	6193      	str	r3, [r2, #24]
 8001d84:	4b16      	ldr	r3, [pc, #88]	@ (8001de0 <HAL_UART_MspInit+0xa0>)
 8001d86:	699b      	ldr	r3, [r3, #24]
 8001d88:	f003 0304 	and.w	r3, r3, #4
 8001d8c:	60bb      	str	r3, [r7, #8]
 8001d8e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d94:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d96:	2302      	movs	r3, #2
 8001d98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9e:	f107 0310 	add.w	r3, r7, #16
 8001da2:	4619      	mov	r1, r3
 8001da4:	480f      	ldr	r0, [pc, #60]	@ (8001de4 <HAL_UART_MspInit+0xa4>)
 8001da6:	f000 fee5 	bl	8002b74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001daa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001dae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_INPUT;  // 修改为复用输入模式
 8001db0:	2300      	movs	r3, #0
 8001db2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db8:	f107 0310 	add.w	r3, r7, #16
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	4809      	ldr	r0, [pc, #36]	@ (8001de4 <HAL_UART_MspInit+0xa4>)
 8001dc0:	f000 fed8 	bl	8002b74 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	2025      	movs	r0, #37	@ 0x25
 8001dca:	f000 fdea 	bl	80029a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001dce:	2025      	movs	r0, #37	@ 0x25
 8001dd0:	f000 fe03 	bl	80029da <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001dd4:	bf00      	nop
 8001dd6:	3720      	adds	r7, #32
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40013800 	.word	0x40013800
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40010800 	.word	0x40010800

08001de8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001dec:	bf00      	nop
 8001dee:	e7fd      	b.n	8001dec <NMI_Handler+0x4>

08001df0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001df4:	bf00      	nop
 8001df6:	e7fd      	b.n	8001df4 <HardFault_Handler+0x4>

08001df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dfc:	bf00      	nop
 8001dfe:	e7fd      	b.n	8001dfc <MemManage_Handler+0x4>

08001e00 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e04:	bf00      	nop
 8001e06:	e7fd      	b.n	8001e04 <BusFault_Handler+0x4>

08001e08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e0c:	bf00      	nop
 8001e0e:	e7fd      	b.n	8001e0c <UsageFault_Handler+0x4>

08001e10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e14:	bf00      	nop
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bc80      	pop	{r7}
 8001e1a:	4770      	bx	lr

08001e1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bc80      	pop	{r7}
 8001e26:	4770      	bx	lr

08001e28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e2c:	bf00      	nop
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bc80      	pop	{r7}
 8001e32:	4770      	bx	lr

08001e34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e38:	f000 fc9c 	bl	8002774 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e3c:	bf00      	nop
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001e44:	4802      	ldr	r0, [pc, #8]	@ (8001e50 <USART1_IRQHandler+0x10>)
 8001e46:	f002 f985 	bl	8004154 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001e4a:	bf00      	nop
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	200001a4 	.word	0x200001a4

08001e54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b086      	sub	sp, #24
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e5c:	4a14      	ldr	r2, [pc, #80]	@ (8001eb0 <_sbrk+0x5c>)
 8001e5e:	4b15      	ldr	r3, [pc, #84]	@ (8001eb4 <_sbrk+0x60>)
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e68:	4b13      	ldr	r3, [pc, #76]	@ (8001eb8 <_sbrk+0x64>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d102      	bne.n	8001e76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e70:	4b11      	ldr	r3, [pc, #68]	@ (8001eb8 <_sbrk+0x64>)
 8001e72:	4a12      	ldr	r2, [pc, #72]	@ (8001ebc <_sbrk+0x68>)
 8001e74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e76:	4b10      	ldr	r3, [pc, #64]	@ (8001eb8 <_sbrk+0x64>)
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	693a      	ldr	r2, [r7, #16]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d207      	bcs.n	8001e94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e84:	f002 ff2c 	bl	8004ce0 <__errno>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	220c      	movs	r2, #12
 8001e8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e8e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e92:	e009      	b.n	8001ea8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e94:	4b08      	ldr	r3, [pc, #32]	@ (8001eb8 <_sbrk+0x64>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e9a:	4b07      	ldr	r3, [pc, #28]	@ (8001eb8 <_sbrk+0x64>)
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4413      	add	r3, r2
 8001ea2:	4a05      	ldr	r2, [pc, #20]	@ (8001eb8 <_sbrk+0x64>)
 8001ea4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3718      	adds	r7, #24
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	20005000 	.word	0x20005000
 8001eb4:	00000400 	.word	0x00000400
 8001eb8:	200001ec 	.word	0x200001ec
 8001ebc:	20000350 	.word	0x20000350

08001ec0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ec4:	bf00      	nop
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bc80      	pop	{r7}
 8001eca:	4770      	bx	lr

08001ecc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ecc:	f7ff fff8 	bl	8001ec0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ed0:	480b      	ldr	r0, [pc, #44]	@ (8001f00 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001ed2:	490c      	ldr	r1, [pc, #48]	@ (8001f04 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ed4:	4a0c      	ldr	r2, [pc, #48]	@ (8001f08 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001ed6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ed8:	e002      	b.n	8001ee0 <LoopCopyDataInit>

08001eda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001edc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ede:	3304      	adds	r3, #4

08001ee0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ee0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ee2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ee4:	d3f9      	bcc.n	8001eda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ee6:	4a09      	ldr	r2, [pc, #36]	@ (8001f0c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ee8:	4c09      	ldr	r4, [pc, #36]	@ (8001f10 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001eea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eec:	e001      	b.n	8001ef2 <LoopFillZerobss>

08001eee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ef0:	3204      	adds	r2, #4

08001ef2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ef2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ef4:	d3fb      	bcc.n	8001eee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ef6:	f002 fef9 	bl	8004cec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001efa:	f7ff fc63 	bl	80017c4 <main>
  bx lr
 8001efe:	4770      	bx	lr
  ldr r0, =_sdata
 8001f00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f04:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001f08:	08005f30 	.word	0x08005f30
  ldr r2, =_sbss
 8001f0c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001f10:	20000350 	.word	0x20000350

08001f14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f14:	e7fe      	b.n	8001f14 <ADC1_2_IRQHandler>

08001f16 <hrun_clamp_speed>:
static float hrun_last_error = 0.0f;
static float hrun_integral = 0.0f;
static uint8_t hrun_lost_line_count = 0;

static int16_t hrun_clamp_speed(int16_t speed)
{
 8001f16:	b480      	push	{r7}
 8001f18:	b083      	sub	sp, #12
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	80fb      	strh	r3, [r7, #6]
    if (speed > 1000)
 8001f20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f28:	dd03      	ble.n	8001f32 <hrun_clamp_speed+0x1c>
    {
        speed = 1000;
 8001f2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f2e:	80fb      	strh	r3, [r7, #6]
 8001f30:	e007      	b.n	8001f42 <hrun_clamp_speed+0x2c>
    }
    else if (speed < -1000)
 8001f32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f36:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8001f3a:	da02      	bge.n	8001f42 <hrun_clamp_speed+0x2c>
    {
        speed = -1000;
 8001f3c:	f64f 4318 	movw	r3, #64536	@ 0xfc18
 8001f40:	80fb      	strh	r3, [r7, #6]
    }
    return speed;
 8001f42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	370c      	adds	r7, #12
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bc80      	pop	{r7}
 8001f4e:	4770      	bx	lr

08001f50 <HRun_Init>:

void HRun_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
    GRAY_Init();
 8001f54:	f7fe fc06 	bl	8000764 <GRAY_Init>
    MPU6050_Init();
 8001f58:	f7fe febc 	bl	8000cd4 <MPU6050_Init>
    Motor_Init();
 8001f5c:	f7fe fd7a 	bl	8000a54 <Motor_Init>
    Car_Move(0, 0);
 8001f60:	2100      	movs	r1, #0
 8001f62:	2000      	movs	r0, #0
 8001f64:	f7fe fe40 	bl	8000be8 <Car_Move>
}
 8001f68:	bf00      	nop
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <HRun_ToggleLineMode>:
{
    hrun_base_speed = speed;
}

void HRun_ToggleLineMode(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
    if (hrun_line_mode == LINE_MODE_BLACK) {
 8001f70:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa4 <HRun_ToggleLineMode+0x38>)
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d103      	bne.n	8001f80 <HRun_ToggleLineMode+0x14>
        hrun_line_mode = LINE_MODE_WHITE;
 8001f78:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa4 <HRun_ToggleLineMode+0x38>)
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	701a      	strb	r2, [r3, #0]
 8001f7e:	e002      	b.n	8001f86 <HRun_ToggleLineMode+0x1a>
    } else {
        hrun_line_mode = LINE_MODE_BLACK;
 8001f80:	4b08      	ldr	r3, [pc, #32]	@ (8001fa4 <HRun_ToggleLineMode+0x38>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	701a      	strb	r2, [r3, #0]
    }
    // 切换模式时重置所有状态
    hrun_last_error = 0.0f;
 8001f86:	4b08      	ldr	r3, [pc, #32]	@ (8001fa8 <HRun_ToggleLineMode+0x3c>)
 8001f88:	f04f 0200 	mov.w	r2, #0
 8001f8c:	601a      	str	r2, [r3, #0]
    hrun_integral = 0.0f;
 8001f8e:	4b07      	ldr	r3, [pc, #28]	@ (8001fac <HRun_ToggleLineMode+0x40>)
 8001f90:	f04f 0200 	mov.w	r2, #0
 8001f94:	601a      	str	r2, [r3, #0]
    hrun_lost_line_count = 0;
 8001f96:	4b06      	ldr	r3, [pc, #24]	@ (8001fb0 <HRun_ToggleLineMode+0x44>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	701a      	strb	r2, [r3, #0]
}
 8001f9c:	bf00      	nop
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr
 8001fa4:	200001f4 	.word	0x200001f4
 8001fa8:	200001f8 	.word	0x200001f8
 8001fac:	200001fc 	.word	0x200001fc
 8001fb0:	20000200 	.word	0x20000200

08001fb4 <HRun_GetLineModeName>:

const char* HRun_GetLineModeName(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
    return (hrun_line_mode == LINE_MODE_BLACK) ? "BLACK" : "WHITE";
 8001fb8:	4b05      	ldr	r3, [pc, #20]	@ (8001fd0 <HRun_GetLineModeName+0x1c>)
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d101      	bne.n	8001fc4 <HRun_GetLineModeName+0x10>
 8001fc0:	4b04      	ldr	r3, [pc, #16]	@ (8001fd4 <HRun_GetLineModeName+0x20>)
 8001fc2:	e000      	b.n	8001fc6 <HRun_GetLineModeName+0x12>
 8001fc4:	4b04      	ldr	r3, [pc, #16]	@ (8001fd8 <HRun_GetLineModeName+0x24>)
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bc80      	pop	{r7}
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	200001f4 	.word	0x200001f4
 8001fd4:	0800570c 	.word	0x0800570c
 8001fd8:	08005714 	.word	0x08005714

08001fdc <HRun_LineFollowStep>:

void HRun_LineFollowStep(void)
{
 8001fdc:	b590      	push	{r4, r7, lr}
 8001fde:	b08d      	sub	sp, #52	@ 0x34
 8001fe0:	af00      	add	r7, sp, #0
    uint8_t sensors = GRAY_ReadByte();
 8001fe2:	f7fe fc6b 	bl	80008bc <GRAY_ReadByte>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	77fb      	strb	r3, [r7, #31]
    // 动态权重，基于倍数参数
    int8_t weights[8] = {
 8001fea:	4b5d      	ldr	r3, [pc, #372]	@ (8002160 <HRun_LineFollowStep+0x184>)
 8001fec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	0152      	lsls	r2, r2, #5
 8001ff6:	1ad2      	subs	r2, r2, r3
 8001ff8:	0092      	lsls	r2, r2, #2
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	b25b      	sxtb	r3, r3
 8002002:	703b      	strb	r3, [r7, #0]
 8002004:	4b56      	ldr	r3, [pc, #344]	@ (8002160 <HRun_LineFollowStep+0x184>)
 8002006:	f9b3 3000 	ldrsh.w	r3, [r3]
 800200a:	b2db      	uxtb	r3, r3
 800200c:	461a      	mov	r2, r3
 800200e:	0192      	lsls	r2, r2, #6
 8002010:	1ad2      	subs	r2, r2, r3
 8002012:	0092      	lsls	r2, r2, #2
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	b2db      	uxtb	r3, r3
 8002018:	b25b      	sxtb	r3, r3
 800201a:	707b      	strb	r3, [r7, #1]
 800201c:	4b50      	ldr	r3, [pc, #320]	@ (8002160 <HRun_LineFollowStep+0x184>)
 800201e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002022:	b2db      	uxtb	r3, r3
 8002024:	461a      	mov	r2, r3
 8002026:	01d2      	lsls	r2, r2, #7
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	005b      	lsls	r3, r3, #1
 800202c:	b2db      	uxtb	r3, r3
 800202e:	b25b      	sxtb	r3, r3
 8002030:	70bb      	strb	r3, [r7, #2]
 8002032:	4b4b      	ldr	r3, [pc, #300]	@ (8002160 <HRun_LineFollowStep+0x184>)
 8002034:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002038:	b2db      	uxtb	r3, r3
 800203a:	425b      	negs	r3, r3
 800203c:	b2db      	uxtb	r3, r3
 800203e:	b25b      	sxtb	r3, r3
 8002040:	70fb      	strb	r3, [r7, #3]
 8002042:	4b47      	ldr	r3, [pc, #284]	@ (8002160 <HRun_LineFollowStep+0x184>)
 8002044:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002048:	b25b      	sxtb	r3, r3
 800204a:	713b      	strb	r3, [r7, #4]
 800204c:	4b44      	ldr	r3, [pc, #272]	@ (8002160 <HRun_LineFollowStep+0x184>)
 800204e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002052:	b2db      	uxtb	r3, r3
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	b2db      	uxtb	r3, r3
 8002058:	b25b      	sxtb	r3, r3
 800205a:	717b      	strb	r3, [r7, #5]
 800205c:	4b40      	ldr	r3, [pc, #256]	@ (8002160 <HRun_LineFollowStep+0x184>)
 800205e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002062:	b2db      	uxtb	r3, r3
 8002064:	461a      	mov	r2, r3
 8002066:	0092      	lsls	r2, r2, #2
 8002068:	4413      	add	r3, r2
 800206a:	b2db      	uxtb	r3, r3
 800206c:	b25b      	sxtb	r3, r3
 800206e:	71bb      	strb	r3, [r7, #6]
 8002070:	4b3b      	ldr	r3, [pc, #236]	@ (8002160 <HRun_LineFollowStep+0x184>)
 8002072:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002076:	b2db      	uxtb	r3, r3
 8002078:	461a      	mov	r2, r3
 800207a:	0092      	lsls	r2, r2, #2
 800207c:	4413      	add	r3, r2
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	b2db      	uxtb	r3, r3
 8002082:	b25b      	sxtb	r3, r3
 8002084:	71fb      	strb	r3, [r7, #7]
        -10 * hrun_weight_multiplier, -5 * hrun_weight_multiplier,
        -2 * hrun_weight_multiplier, -1 * hrun_weight_multiplier,
         1 * hrun_weight_multiplier,  2 * hrun_weight_multiplier,
         5 * hrun_weight_multiplier,  10 * hrun_weight_multiplier
    };
    int16_t sum = 0;
 8002086:	2300      	movs	r3, #0
 8002088:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    int16_t count = 0;
 800208a:	2300      	movs	r3, #0
 800208c:	85bb      	strh	r3, [r7, #44]	@ 0x2c

    for (int i = 0; i < 8; i++)
 800208e:	2300      	movs	r3, #0
 8002090:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002092:	e036      	b.n	8002102 <HRun_LineFollowStep+0x126>
    {
        uint8_t sensor_value = (sensors >> i) & 0x01U;
 8002094:	7ffa      	ldrb	r2, [r7, #31]
 8002096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002098:	fa42 f303 	asr.w	r3, r2, r3
 800209c:	b2db      	uxtb	r3, r3
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	727b      	strb	r3, [r7, #9]
        
        // 根据模式判断是否检测到线
        uint8_t line_detected = 0;
 80020a4:	2300      	movs	r3, #0
 80020a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (hrun_line_mode == LINE_MODE_BLACK) {
 80020aa:	4b2e      	ldr	r3, [pc, #184]	@ (8002164 <HRun_LineFollowStep+0x188>)
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d108      	bne.n	80020c4 <HRun_LineFollowStep+0xe8>
            line_detected = (sensor_value == 0U);  // 黑线：传感器为0表示检测到
 80020b2:	7a7b      	ldrb	r3, [r7, #9]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	bf0c      	ite	eq
 80020b8:	2301      	moveq	r3, #1
 80020ba:	2300      	movne	r3, #0
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80020c2:	e007      	b.n	80020d4 <HRun_LineFollowStep+0xf8>
        } else {
            line_detected = (sensor_value == 1U);  // 白线：传感器为1表示检测到
 80020c4:	7a7b      	ldrb	r3, [r7, #9]
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	bf0c      	ite	eq
 80020ca:	2301      	moveq	r3, #1
 80020cc:	2300      	movne	r3, #0
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }
        
        if (line_detected)
 80020d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d00f      	beq.n	80020fc <HRun_LineFollowStep+0x120>
        {
            sum += weights[i];
 80020dc:	463a      	mov	r2, r7
 80020de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020e0:	4413      	add	r3, r2
 80020e2:	f993 3000 	ldrsb.w	r3, [r3]
 80020e6:	b29a      	uxth	r2, r3
 80020e8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80020ea:	4413      	add	r3, r2
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            count++;
 80020f0:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	3301      	adds	r3, #1
 80020f8:	b29b      	uxth	r3, r3
 80020fa:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    for (int i = 0; i < 8; i++)
 80020fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020fe:	3301      	adds	r3, #1
 8002100:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002104:	2b07      	cmp	r3, #7
 8002106:	ddc5      	ble.n	8002094 <HRun_LineFollowStep+0xb8>
        }
    }

    float error = 0.0f;
 8002108:	f04f 0300 	mov.w	r3, #0
 800210c:	623b      	str	r3, [r7, #32]
    
    if (count > 0)
 800210e:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8002112:	2b00      	cmp	r3, #0
 8002114:	dd15      	ble.n	8002142 <HRun_LineFollowStep+0x166>
    {
        // 检测到线，正常计算误差
        error = (float)sum / (float)count;
 8002116:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 800211a:	4618      	mov	r0, r3
 800211c:	f7fe f8e2 	bl	80002e4 <__aeabi_i2f>
 8002120:	4604      	mov	r4, r0
 8002122:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8002126:	4618      	mov	r0, r3
 8002128:	f7fe f8dc 	bl	80002e4 <__aeabi_i2f>
 800212c:	4603      	mov	r3, r0
 800212e:	4619      	mov	r1, r3
 8002130:	4620      	mov	r0, r4
 8002132:	f7fe f9df 	bl	80004f4 <__aeabi_fdiv>
 8002136:	4603      	mov	r3, r0
 8002138:	623b      	str	r3, [r7, #32]
        hrun_lost_line_count = 0;  // 重置丢线计数
 800213a:	4b0b      	ldr	r3, [pc, #44]	@ (8002168 <HRun_LineFollowStep+0x18c>)
 800213c:	2200      	movs	r2, #0
 800213e:	701a      	strb	r2, [r3, #0]
 8002140:	e01e      	b.n	8002180 <HRun_LineFollowStep+0x1a4>
    }
    else
    {
        // 丢线处理：根据历史误差和陀螺仪预测
        hrun_lost_line_count++;
 8002142:	4b09      	ldr	r3, [pc, #36]	@ (8002168 <HRun_LineFollowStep+0x18c>)
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	3301      	adds	r3, #1
 8002148:	b2da      	uxtb	r2, r3
 800214a:	4b07      	ldr	r3, [pc, #28]	@ (8002168 <HRun_LineFollowStep+0x18c>)
 800214c:	701a      	strb	r2, [r3, #0]
        
        if (hrun_lost_line_count < 200)  // 短时间丢线，保持上次误差不变
 800214e:	4b06      	ldr	r3, [pc, #24]	@ (8002168 <HRun_LineFollowStep+0x18c>)
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	2bc7      	cmp	r3, #199	@ 0xc7
 8002154:	d80c      	bhi.n	8002170 <HRun_LineFollowStep+0x194>
        {
            error = hrun_last_error;
 8002156:	4b05      	ldr	r3, [pc, #20]	@ (800216c <HRun_LineFollowStep+0x190>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	623b      	str	r3, [r7, #32]
 800215c:	e010      	b.n	8002180 <HRun_LineFollowStep+0x1a4>
 800215e:	bf00      	nop
 8002160:	20000010 	.word	0x20000010
 8002164:	200001f4 	.word	0x200001f4
 8002168:	20000200 	.word	0x20000200
 800216c:	200001f8 	.word	0x200001f8
        }
        else
        {
            // 长时间丢线，误差逐渐衰减到0
            error = hrun_last_error * 0.9f;
 8002170:	4b49      	ldr	r3, [pc, #292]	@ (8002298 <HRun_LineFollowStep+0x2bc>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4949      	ldr	r1, [pc, #292]	@ (800229c <HRun_LineFollowStep+0x2c0>)
 8002176:	4618      	mov	r0, r3
 8002178:	f7fe f908 	bl	800038c <__aeabi_fmul>
 800217c:	4603      	mov	r3, r0
 800217e:	623b      	str	r3, [r7, #32]
        }
    }

    // PID控制计算
    float derivative = error - hrun_last_error;
 8002180:	4b45      	ldr	r3, [pc, #276]	@ (8002298 <HRun_LineFollowStep+0x2bc>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4619      	mov	r1, r3
 8002186:	6a38      	ldr	r0, [r7, #32]
 8002188:	f7fd fff6 	bl	8000178 <__aeabi_fsub>
 800218c:	4603      	mov	r3, r0
 800218e:	61bb      	str	r3, [r7, #24]
    hrun_integral += error;
 8002190:	4b43      	ldr	r3, [pc, #268]	@ (80022a0 <HRun_LineFollowStep+0x2c4>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	6a39      	ldr	r1, [r7, #32]
 8002196:	4618      	mov	r0, r3
 8002198:	f7fd fff0 	bl	800017c <__addsf3>
 800219c:	4603      	mov	r3, r0
 800219e:	461a      	mov	r2, r3
 80021a0:	4b3f      	ldr	r3, [pc, #252]	@ (80022a0 <HRun_LineFollowStep+0x2c4>)
 80021a2:	601a      	str	r2, [r3, #0]
    
    // 积分限幅，防止积分饱和
    if (hrun_integral > 100.0f) hrun_integral = 100.0f;
 80021a4:	4b3e      	ldr	r3, [pc, #248]	@ (80022a0 <HRun_LineFollowStep+0x2c4>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	493e      	ldr	r1, [pc, #248]	@ (80022a4 <HRun_LineFollowStep+0x2c8>)
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fe faaa 	bl	8000704 <__aeabi_fcmpgt>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d002      	beq.n	80021bc <HRun_LineFollowStep+0x1e0>
 80021b6:	4b3a      	ldr	r3, [pc, #232]	@ (80022a0 <HRun_LineFollowStep+0x2c4>)
 80021b8:	4a3a      	ldr	r2, [pc, #232]	@ (80022a4 <HRun_LineFollowStep+0x2c8>)
 80021ba:	601a      	str	r2, [r3, #0]
    if (hrun_integral < -100.0f) hrun_integral = -100.0f;
 80021bc:	4b38      	ldr	r3, [pc, #224]	@ (80022a0 <HRun_LineFollowStep+0x2c4>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4939      	ldr	r1, [pc, #228]	@ (80022a8 <HRun_LineFollowStep+0x2cc>)
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7fe fa80 	bl	80006c8 <__aeabi_fcmplt>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d002      	beq.n	80021d4 <HRun_LineFollowStep+0x1f8>
 80021ce:	4b34      	ldr	r3, [pc, #208]	@ (80022a0 <HRun_LineFollowStep+0x2c4>)
 80021d0:	4a35      	ldr	r2, [pc, #212]	@ (80022a8 <HRun_LineFollowStep+0x2cc>)
 80021d2:	601a      	str	r2, [r3, #0]
    
    hrun_last_error = error;
 80021d4:	4a30      	ldr	r2, [pc, #192]	@ (8002298 <HRun_LineFollowStep+0x2bc>)
 80021d6:	6a3b      	ldr	r3, [r7, #32]
 80021d8:	6013      	str	r3, [r2, #0]

    // 读取陀螺仪Z轴角速度
    float gyro_z = MPU6050_GetYawRate();
 80021da:	f7fe fd99 	bl	8000d10 <MPU6050_GetYawRate>
 80021de:	6178      	str	r0, [r7, #20]
    
    // PID控制 + 陀螺仪阻尼（暂时I项系数设为0，保持原有特性）
    float control = hrun_kp * error + 0.0f * hrun_integral + hrun_kd * derivative - hrun_kg * gyro_z;
 80021e0:	4b32      	ldr	r3, [pc, #200]	@ (80022ac <HRun_LineFollowStep+0x2d0>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6a39      	ldr	r1, [r7, #32]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7fe f8d0 	bl	800038c <__aeabi_fmul>
 80021ec:	4603      	mov	r3, r0
 80021ee:	461c      	mov	r4, r3
 80021f0:	4b2b      	ldr	r3, [pc, #172]	@ (80022a0 <HRun_LineFollowStep+0x2c4>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f04f 0100 	mov.w	r1, #0
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7fe f8c7 	bl	800038c <__aeabi_fmul>
 80021fe:	4603      	mov	r3, r0
 8002200:	4619      	mov	r1, r3
 8002202:	4620      	mov	r0, r4
 8002204:	f7fd ffba 	bl	800017c <__addsf3>
 8002208:	4603      	mov	r3, r0
 800220a:	461c      	mov	r4, r3
 800220c:	4b28      	ldr	r3, [pc, #160]	@ (80022b0 <HRun_LineFollowStep+0x2d4>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	69b9      	ldr	r1, [r7, #24]
 8002212:	4618      	mov	r0, r3
 8002214:	f7fe f8ba 	bl	800038c <__aeabi_fmul>
 8002218:	4603      	mov	r3, r0
 800221a:	4619      	mov	r1, r3
 800221c:	4620      	mov	r0, r4
 800221e:	f7fd ffad 	bl	800017c <__addsf3>
 8002222:	4603      	mov	r3, r0
 8002224:	461c      	mov	r4, r3
 8002226:	4b23      	ldr	r3, [pc, #140]	@ (80022b4 <HRun_LineFollowStep+0x2d8>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	6979      	ldr	r1, [r7, #20]
 800222c:	4618      	mov	r0, r3
 800222e:	f7fe f8ad 	bl	800038c <__aeabi_fmul>
 8002232:	4603      	mov	r3, r0
 8002234:	4619      	mov	r1, r3
 8002236:	4620      	mov	r0, r4
 8002238:	f7fd ff9e 	bl	8000178 <__aeabi_fsub>
 800223c:	4603      	mov	r3, r0
 800223e:	613b      	str	r3, [r7, #16]
    int16_t turn = (int16_t)control;
 8002240:	6938      	ldr	r0, [r7, #16]
 8002242:	f7fe fa69 	bl	8000718 <__aeabi_f2iz>
 8002246:	4603      	mov	r3, r0
 8002248:	81fb      	strh	r3, [r7, #14]

    int16_t left_speed = hrun_clamp_speed(hrun_base_speed - turn);
 800224a:	4b1b      	ldr	r3, [pc, #108]	@ (80022b8 <HRun_LineFollowStep+0x2dc>)
 800224c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002250:	b29a      	uxth	r2, r3
 8002252:	89fb      	ldrh	r3, [r7, #14]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	b29b      	uxth	r3, r3
 8002258:	b21b      	sxth	r3, r3
 800225a:	4618      	mov	r0, r3
 800225c:	f7ff fe5b 	bl	8001f16 <hrun_clamp_speed>
 8002260:	4603      	mov	r3, r0
 8002262:	81bb      	strh	r3, [r7, #12]
    int16_t right_speed = hrun_clamp_speed(hrun_base_speed + turn);
 8002264:	4b14      	ldr	r3, [pc, #80]	@ (80022b8 <HRun_LineFollowStep+0x2dc>)
 8002266:	f9b3 3000 	ldrsh.w	r3, [r3]
 800226a:	b29a      	uxth	r2, r3
 800226c:	89fb      	ldrh	r3, [r7, #14]
 800226e:	4413      	add	r3, r2
 8002270:	b29b      	uxth	r3, r3
 8002272:	b21b      	sxth	r3, r3
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff fe4e 	bl	8001f16 <hrun_clamp_speed>
 800227a:	4603      	mov	r3, r0
 800227c:	817b      	strh	r3, [r7, #10]

    Car_Move(left_speed, right_speed);
 800227e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002282:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002286:	4611      	mov	r1, r2
 8002288:	4618      	mov	r0, r3
 800228a:	f7fe fcad 	bl	8000be8 <Car_Move>
}
 800228e:	bf00      	nop
 8002290:	3734      	adds	r7, #52	@ 0x34
 8002292:	46bd      	mov	sp, r7
 8002294:	bd90      	pop	{r4, r7, pc}
 8002296:	bf00      	nop
 8002298:	200001f8 	.word	0x200001f8
 800229c:	3f666666 	.word	0x3f666666
 80022a0:	200001fc 	.word	0x200001fc
 80022a4:	42c80000 	.word	0x42c80000
 80022a8:	c2c80000 	.word	0xc2c80000
 80022ac:	20000008 	.word	0x20000008
 80022b0:	200001f0 	.word	0x200001f0
 80022b4:	2000000c 	.word	0x2000000c
 80022b8:	20000004 	.word	0x20000004

080022bc <Set_ProcessCommand>:
/**
 * @brief 处理串口调参命令
 * @param cmd 命令字符串
 */
void Set_ProcessCommand(char* cmd)
{
 80022bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022be:	b0c1      	sub	sp, #260	@ 0x104
 80022c0:	af08      	add	r7, sp, #32
 80022c2:	6078      	str	r0, [r7, #4]
    char value_str_buf[20];
    char* space_pos;
    float value;
    
    // 调试：显示接收到的原始命令
    sprintf(response, "RX: '%s'\r\n", cmd);
 80022c4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	49b3      	ldr	r1, [pc, #716]	@ (8002598 <Set_ProcessCommand+0x2dc>)
 80022cc:	4618      	mov	r0, r3
 80022ce:	f002 fcab 	bl	8004c28 <siprintf>
    usart_send_string(response);
 80022d2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7ff f886 	bl	80013e8 <usart_send_string>
    
    // 去除字符串末尾的回车换行符
    int len = strlen(cmd);
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f7fd ff3f 	bl	8000160 <strlen>
 80022e2:	4603      	mov	r3, r0
 80022e4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    while (len > 0 && (cmd[len-1] == '\r' || cmd[len-1] == '\n' || cmd[len-1] == ' ')) {
 80022e8:	e00b      	b.n	8002302 <Set_ProcessCommand+0x46>
        cmd[len-1] = '\0';
 80022ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80022ee:	3b01      	subs	r3, #1
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	4413      	add	r3, r2
 80022f4:	2200      	movs	r2, #0
 80022f6:	701a      	strb	r2, [r3, #0]
        len--;
 80022f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80022fc:	3b01      	subs	r3, #1
 80022fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    while (len > 0 && (cmd[len-1] == '\r' || cmd[len-1] == '\n' || cmd[len-1] == ' ')) {
 8002302:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002306:	2b00      	cmp	r3, #0
 8002308:	dd17      	ble.n	800233a <Set_ProcessCommand+0x7e>
 800230a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800230e:	3b01      	subs	r3, #1
 8002310:	687a      	ldr	r2, [r7, #4]
 8002312:	4413      	add	r3, r2
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	2b0d      	cmp	r3, #13
 8002318:	d0e7      	beq.n	80022ea <Set_ProcessCommand+0x2e>
 800231a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800231e:	3b01      	subs	r3, #1
 8002320:	687a      	ldr	r2, [r7, #4]
 8002322:	4413      	add	r3, r2
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	2b0a      	cmp	r3, #10
 8002328:	d0df      	beq.n	80022ea <Set_ProcessCommand+0x2e>
 800232a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800232e:	3b01      	subs	r3, #1
 8002330:	687a      	ldr	r2, [r7, #4]
 8002332:	4413      	add	r3, r2
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	2b20      	cmp	r3, #32
 8002338:	d0d7      	beq.n	80022ea <Set_ProcessCommand+0x2e>
    }
    
    // 查找空格分隔符
    space_pos = strchr(cmd, ' ');
 800233a:	2120      	movs	r1, #32
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f002 fc9d 	bl	8004c7c <strchr>
 8002342:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    
    if (space_pos != NULL) {
 8002346:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800234a:	2b00      	cmp	r3, #0
 800234c:	f000 8146 	beq.w	80025dc <Set_ProcessCommand+0x320>
        // 提取参数名
        int param_len = space_pos - cmd;
 8002350:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
        if (param_len >= sizeof(param)) param_len = sizeof(param) - 1;
 800235c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002360:	2b09      	cmp	r3, #9
 8002362:	d902      	bls.n	800236a <Set_ProcessCommand+0xae>
 8002364:	2309      	movs	r3, #9
 8002366:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
        strncpy(param, cmd, param_len);
 800236a:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800236e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002372:	6879      	ldr	r1, [r7, #4]
 8002374:	4618      	mov	r0, r3
 8002376:	f002 fca0 	bl	8004cba <strncpy>
        param[param_len] = '\0';
 800237a:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 800237e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002382:	4413      	add	r3, r2
 8002384:	2200      	movs	r2, #0
 8002386:	701a      	strb	r2, [r3, #0]
        
        // 跳过多个空格，找到数值部分
        char* value_str = space_pos + 1;
 8002388:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800238c:	3301      	adds	r3, #1
 800238e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        while (*value_str == ' ') value_str++;
 8002392:	e004      	b.n	800239e <Set_ProcessCommand+0xe2>
 8002394:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002398:	3301      	adds	r3, #1
 800239a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800239e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	2b20      	cmp	r3, #32
 80023a6:	d0f5      	beq.n	8002394 <Set_ProcessCommand+0xd8>
        
        // 解析数值
        value = Float_Parse(value_str);
 80023a8:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 80023ac:	f7ff f8de 	bl	800156c <Float_Parse>
 80023b0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
        
        // 设置Kp
        if (strcmp(param, "KP") == 0) {
 80023b4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80023b8:	4978      	ldr	r1, [pc, #480]	@ (800259c <Set_ProcessCommand+0x2e0>)
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7fd fec6 	bl	800014c <strcmp>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d119      	bne.n	80023fa <Set_ProcessCommand+0x13e>
            hrun_kp = value;
 80023c6:	4a76      	ldr	r2, [pc, #472]	@ (80025a0 <Set_ProcessCommand+0x2e4>)
 80023c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80023cc:	6013      	str	r3, [r2, #0]
            Float_ToString(hrun_kp, 1, value_str_buf);
 80023ce:	4b74      	ldr	r3, [pc, #464]	@ (80025a0 <Set_ProcessCommand+0x2e4>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 80023d6:	2101      	movs	r1, #1
 80023d8:	4618      	mov	r0, r3
 80023da:	f7ff f967 	bl	80016ac <Float_ToString>
            sprintf(response, "OK: Kp=%s\r\n", value_str_buf);
 80023de:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 80023e2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80023e6:	496f      	ldr	r1, [pc, #444]	@ (80025a4 <Set_ProcessCommand+0x2e8>)
 80023e8:	4618      	mov	r0, r3
 80023ea:	f002 fc1d 	bl	8004c28 <siprintf>
            usart_send_string(response);
 80023ee:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7fe fff8 	bl	80013e8 <usart_send_string>
        usart_send_string("HELP      - Show this\r\n");
    }
    else {
        usart_send_string("ERROR: Invalid cmd\r\n");
    }
}
 80023f8:	e150      	b.n	800269c <Set_ProcessCommand+0x3e0>
        else if (strcmp(param, "KD") == 0) {
 80023fa:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80023fe:	496a      	ldr	r1, [pc, #424]	@ (80025a8 <Set_ProcessCommand+0x2ec>)
 8002400:	4618      	mov	r0, r3
 8002402:	f7fd fea3 	bl	800014c <strcmp>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d119      	bne.n	8002440 <Set_ProcessCommand+0x184>
            hrun_kd = value;
 800240c:	4a67      	ldr	r2, [pc, #412]	@ (80025ac <Set_ProcessCommand+0x2f0>)
 800240e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002412:	6013      	str	r3, [r2, #0]
            Float_ToString(hrun_kd, 1, value_str_buf);
 8002414:	4b65      	ldr	r3, [pc, #404]	@ (80025ac <Set_ProcessCommand+0x2f0>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 800241c:	2101      	movs	r1, #1
 800241e:	4618      	mov	r0, r3
 8002420:	f7ff f944 	bl	80016ac <Float_ToString>
            sprintf(response, "OK: Kd=%s\r\n", value_str_buf);
 8002424:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8002428:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800242c:	4960      	ldr	r1, [pc, #384]	@ (80025b0 <Set_ProcessCommand+0x2f4>)
 800242e:	4618      	mov	r0, r3
 8002430:	f002 fbfa 	bl	8004c28 <siprintf>
            usart_send_string(response);
 8002434:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002438:	4618      	mov	r0, r3
 800243a:	f7fe ffd5 	bl	80013e8 <usart_send_string>
}
 800243e:	e12d      	b.n	800269c <Set_ProcessCommand+0x3e0>
        else if (strcmp(param, "KG") == 0) {
 8002440:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002444:	495b      	ldr	r1, [pc, #364]	@ (80025b4 <Set_ProcessCommand+0x2f8>)
 8002446:	4618      	mov	r0, r3
 8002448:	f7fd fe80 	bl	800014c <strcmp>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d119      	bne.n	8002486 <Set_ProcessCommand+0x1ca>
            hrun_kg = value;
 8002452:	4a59      	ldr	r2, [pc, #356]	@ (80025b8 <Set_ProcessCommand+0x2fc>)
 8002454:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002458:	6013      	str	r3, [r2, #0]
            Float_ToString(hrun_kg, 2, value_str_buf);
 800245a:	4b57      	ldr	r3, [pc, #348]	@ (80025b8 <Set_ProcessCommand+0x2fc>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8002462:	2102      	movs	r1, #2
 8002464:	4618      	mov	r0, r3
 8002466:	f7ff f921 	bl	80016ac <Float_ToString>
            sprintf(response, "OK: Kg=%s\r\n", value_str_buf);
 800246a:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 800246e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002472:	4952      	ldr	r1, [pc, #328]	@ (80025bc <Set_ProcessCommand+0x300>)
 8002474:	4618      	mov	r0, r3
 8002476:	f002 fbd7 	bl	8004c28 <siprintf>
            usart_send_string(response);
 800247a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800247e:	4618      	mov	r0, r3
 8002480:	f7fe ffb2 	bl	80013e8 <usart_send_string>
}
 8002484:	e10a      	b.n	800269c <Set_ProcessCommand+0x3e0>
        else if (strcmp(param, "SPD") == 0) {
 8002486:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800248a:	494d      	ldr	r1, [pc, #308]	@ (80025c0 <Set_ProcessCommand+0x304>)
 800248c:	4618      	mov	r0, r3
 800248e:	f7fd fe5d 	bl	800014c <strcmp>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d117      	bne.n	80024c8 <Set_ProcessCommand+0x20c>
            hrun_base_speed = (int16_t)value;
 8002498:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 800249c:	f7fe f93c 	bl	8000718 <__aeabi_f2iz>
 80024a0:	4603      	mov	r3, r0
 80024a2:	b21a      	sxth	r2, r3
 80024a4:	4b47      	ldr	r3, [pc, #284]	@ (80025c4 <Set_ProcessCommand+0x308>)
 80024a6:	801a      	strh	r2, [r3, #0]
            sprintf(response, "OK: Spd=%d\r\n", hrun_base_speed);
 80024a8:	4b46      	ldr	r3, [pc, #280]	@ (80025c4 <Set_ProcessCommand+0x308>)
 80024aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024ae:	461a      	mov	r2, r3
 80024b0:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80024b4:	4944      	ldr	r1, [pc, #272]	@ (80025c8 <Set_ProcessCommand+0x30c>)
 80024b6:	4618      	mov	r0, r3
 80024b8:	f002 fbb6 	bl	8004c28 <siprintf>
            usart_send_string(response);
 80024bc:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7fe ff91 	bl	80013e8 <usart_send_string>
}
 80024c6:	e0e9      	b.n	800269c <Set_ProcessCommand+0x3e0>
        else if (strcmp(param, "PM") == 0) {
 80024c8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80024cc:	493f      	ldr	r1, [pc, #252]	@ (80025cc <Set_ProcessCommand+0x310>)
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7fd fe3c 	bl	800014c <strcmp>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d150      	bne.n	800257c <Set_ProcessCommand+0x2c0>
            hrun_weight_multiplier = (int16_t)value;
 80024da:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 80024de:	f7fe f91b 	bl	8000718 <__aeabi_f2iz>
 80024e2:	4603      	mov	r3, r0
 80024e4:	b21a      	sxth	r2, r3
 80024e6:	4b3a      	ldr	r3, [pc, #232]	@ (80025d0 <Set_ProcessCommand+0x314>)
 80024e8:	801a      	strh	r2, [r3, #0]
            sprintf(response, "OK: PM=%d (weights: %d,%d,%d,%d,%d,%d,%d,%d)\r\n", 
 80024ea:	4b39      	ldr	r3, [pc, #228]	@ (80025d0 <Set_ProcessCommand+0x314>)
 80024ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024f0:	469c      	mov	ip, r3
 80024f2:	4b37      	ldr	r3, [pc, #220]	@ (80025d0 <Set_ProcessCommand+0x314>)
 80024f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024f8:	461a      	mov	r2, r3
 80024fa:	4613      	mov	r3, r2
 80024fc:	079b      	lsls	r3, r3, #30
 80024fe:	1a9b      	subs	r3, r3, r2
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	469e      	mov	lr, r3
 8002504:	4b32      	ldr	r3, [pc, #200]	@ (80025d0 <Set_ProcessCommand+0x314>)
 8002506:	f9b3 3000 	ldrsh.w	r3, [r3]
 800250a:	461a      	mov	r2, r3
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	1ad2      	subs	r2, r2, r3
 8002510:	4b2f      	ldr	r3, [pc, #188]	@ (80025d0 <Set_ProcessCommand+0x314>)
 8002512:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002516:	4619      	mov	r1, r3
 8002518:	460b      	mov	r3, r1
 800251a:	07db      	lsls	r3, r3, #31
 800251c:	1a5b      	subs	r3, r3, r1
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	461e      	mov	r6, r3
 8002522:	4b2b      	ldr	r3, [pc, #172]	@ (80025d0 <Set_ProcessCommand+0x314>)
 8002524:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002528:	4259      	negs	r1, r3
 800252a:	4b29      	ldr	r3, [pc, #164]	@ (80025d0 <Set_ProcessCommand+0x314>)
 800252c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002530:	603b      	str	r3, [r7, #0]
 8002532:	4b27      	ldr	r3, [pc, #156]	@ (80025d0 <Set_ProcessCommand+0x314>)
 8002534:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002538:	0058      	lsls	r0, r3, #1
 800253a:	4b25      	ldr	r3, [pc, #148]	@ (80025d0 <Set_ProcessCommand+0x314>)
 800253c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002540:	461c      	mov	r4, r3
 8002542:	4623      	mov	r3, r4
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	4423      	add	r3, r4
 8002548:	4c21      	ldr	r4, [pc, #132]	@ (80025d0 <Set_ProcessCommand+0x314>)
 800254a:	f9b4 4000 	ldrsh.w	r4, [r4]
 800254e:	00a4      	lsls	r4, r4, #2
 8002550:	f107 0568 	add.w	r5, r7, #104	@ 0x68
 8002554:	9406      	str	r4, [sp, #24]
 8002556:	9305      	str	r3, [sp, #20]
 8002558:	9004      	str	r0, [sp, #16]
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	9303      	str	r3, [sp, #12]
 800255e:	9102      	str	r1, [sp, #8]
 8002560:	9601      	str	r6, [sp, #4]
 8002562:	9200      	str	r2, [sp, #0]
 8002564:	4673      	mov	r3, lr
 8002566:	4662      	mov	r2, ip
 8002568:	491a      	ldr	r1, [pc, #104]	@ (80025d4 <Set_ProcessCommand+0x318>)
 800256a:	4628      	mov	r0, r5
 800256c:	f002 fb5c 	bl	8004c28 <siprintf>
            usart_send_string(response);
 8002570:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002574:	4618      	mov	r0, r3
 8002576:	f7fe ff37 	bl	80013e8 <usart_send_string>
}
 800257a:	e08f      	b.n	800269c <Set_ProcessCommand+0x3e0>
            sprintf(response, "ERROR: Unknown param '%s'\r\n", param);
 800257c:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8002580:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002584:	4914      	ldr	r1, [pc, #80]	@ (80025d8 <Set_ProcessCommand+0x31c>)
 8002586:	4618      	mov	r0, r3
 8002588:	f002 fb4e 	bl	8004c28 <siprintf>
            usart_send_string(response);
 800258c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002590:	4618      	mov	r0, r3
 8002592:	f7fe ff29 	bl	80013e8 <usart_send_string>
}
 8002596:	e081      	b.n	800269c <Set_ProcessCommand+0x3e0>
 8002598:	0800571c 	.word	0x0800571c
 800259c:	08005728 	.word	0x08005728
 80025a0:	20000008 	.word	0x20000008
 80025a4:	0800572c 	.word	0x0800572c
 80025a8:	08005738 	.word	0x08005738
 80025ac:	200001f0 	.word	0x200001f0
 80025b0:	0800573c 	.word	0x0800573c
 80025b4:	08005748 	.word	0x08005748
 80025b8:	2000000c 	.word	0x2000000c
 80025bc:	0800574c 	.word	0x0800574c
 80025c0:	08005758 	.word	0x08005758
 80025c4:	20000004 	.word	0x20000004
 80025c8:	0800575c 	.word	0x0800575c
 80025cc:	0800576c 	.word	0x0800576c
 80025d0:	20000010 	.word	0x20000010
 80025d4:	08005770 	.word	0x08005770
 80025d8:	080057a0 	.word	0x080057a0
    else if (strncmp(cmd, "GET", 3) == 0) {
 80025dc:	2203      	movs	r2, #3
 80025de:	4931      	ldr	r1, [pc, #196]	@ (80026a4 <Set_ProcessCommand+0x3e8>)
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f002 fb58 	bl	8004c96 <strncmp>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d133      	bne.n	8002654 <Set_ProcessCommand+0x398>
        Float_ToString(hrun_kp, 1, kp_str);
 80025ec:	4b2e      	ldr	r3, [pc, #184]	@ (80026a8 <Set_ProcessCommand+0x3ec>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80025f4:	2101      	movs	r1, #1
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7ff f858 	bl	80016ac <Float_ToString>
        Float_ToString(hrun_kd, 1, kd_str);
 80025fc:	4b2b      	ldr	r3, [pc, #172]	@ (80026ac <Set_ProcessCommand+0x3f0>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f107 0220 	add.w	r2, r7, #32
 8002604:	2101      	movs	r1, #1
 8002606:	4618      	mov	r0, r3
 8002608:	f7ff f850 	bl	80016ac <Float_ToString>
        Float_ToString(hrun_kg, 2, kg_str);
 800260c:	4b28      	ldr	r3, [pc, #160]	@ (80026b0 <Set_ProcessCommand+0x3f4>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f107 020c 	add.w	r2, r7, #12
 8002614:	2102      	movs	r1, #2
 8002616:	4618      	mov	r0, r3
 8002618:	f7ff f848 	bl	80016ac <Float_ToString>
        sprintf(response, "Kp:%s Kd:%s Kg:%s Spd:%d PM:%d\r\n",
 800261c:	4b25      	ldr	r3, [pc, #148]	@ (80026b4 <Set_ProcessCommand+0x3f8>)
 800261e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002622:	461c      	mov	r4, r3
 8002624:	4b24      	ldr	r3, [pc, #144]	@ (80026b8 <Set_ProcessCommand+0x3fc>)
 8002626:	f9b3 3000 	ldrsh.w	r3, [r3]
 800262a:	f107 0120 	add.w	r1, r7, #32
 800262e:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8002632:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8002636:	9302      	str	r3, [sp, #8]
 8002638:	9401      	str	r4, [sp, #4]
 800263a:	f107 030c 	add.w	r3, r7, #12
 800263e:	9300      	str	r3, [sp, #0]
 8002640:	460b      	mov	r3, r1
 8002642:	491e      	ldr	r1, [pc, #120]	@ (80026bc <Set_ProcessCommand+0x400>)
 8002644:	f002 faf0 	bl	8004c28 <siprintf>
        usart_send_string(response);
 8002648:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800264c:	4618      	mov	r0, r3
 800264e:	f7fe fecb 	bl	80013e8 <usart_send_string>
}
 8002652:	e023      	b.n	800269c <Set_ProcessCommand+0x3e0>
    else if (strncmp(cmd, "HELP", 4) == 0) {
 8002654:	2204      	movs	r2, #4
 8002656:	491a      	ldr	r1, [pc, #104]	@ (80026c0 <Set_ProcessCommand+0x404>)
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f002 fb1c 	bl	8004c96 <strncmp>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d118      	bne.n	8002696 <Set_ProcessCommand+0x3da>
        usart_send_string("=== Commands ===\r\n");
 8002664:	4817      	ldr	r0, [pc, #92]	@ (80026c4 <Set_ProcessCommand+0x408>)
 8002666:	f7fe febf 	bl	80013e8 <usart_send_string>
        usart_send_string("KP <val>  - Set Kp\r\n");
 800266a:	4817      	ldr	r0, [pc, #92]	@ (80026c8 <Set_ProcessCommand+0x40c>)
 800266c:	f7fe febc 	bl	80013e8 <usart_send_string>
        usart_send_string("KD <val>  - Set Kd\r\n");
 8002670:	4816      	ldr	r0, [pc, #88]	@ (80026cc <Set_ProcessCommand+0x410>)
 8002672:	f7fe feb9 	bl	80013e8 <usart_send_string>
        usart_send_string("KG <val>  - Set Kg\r\n");
 8002676:	4816      	ldr	r0, [pc, #88]	@ (80026d0 <Set_ProcessCommand+0x414>)
 8002678:	f7fe feb6 	bl	80013e8 <usart_send_string>
        usart_send_string("SPD <val> - Set Speed\r\n");
 800267c:	4815      	ldr	r0, [pc, #84]	@ (80026d4 <Set_ProcessCommand+0x418>)
 800267e:	f7fe feb3 	bl	80013e8 <usart_send_string>
        usart_send_string("PM <val>  - Set weight multiplier\r\n");
 8002682:	4815      	ldr	r0, [pc, #84]	@ (80026d8 <Set_ProcessCommand+0x41c>)
 8002684:	f7fe feb0 	bl	80013e8 <usart_send_string>
        usart_send_string("GET       - View params\r\n");
 8002688:	4814      	ldr	r0, [pc, #80]	@ (80026dc <Set_ProcessCommand+0x420>)
 800268a:	f7fe fead 	bl	80013e8 <usart_send_string>
        usart_send_string("HELP      - Show this\r\n");
 800268e:	4814      	ldr	r0, [pc, #80]	@ (80026e0 <Set_ProcessCommand+0x424>)
 8002690:	f7fe feaa 	bl	80013e8 <usart_send_string>
}
 8002694:	e002      	b.n	800269c <Set_ProcessCommand+0x3e0>
        usart_send_string("ERROR: Invalid cmd\r\n");
 8002696:	4813      	ldr	r0, [pc, #76]	@ (80026e4 <Set_ProcessCommand+0x428>)
 8002698:	f7fe fea6 	bl	80013e8 <usart_send_string>
}
 800269c:	bf00      	nop
 800269e:	37e4      	adds	r7, #228	@ 0xe4
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026a4:	080057bc 	.word	0x080057bc
 80026a8:	20000008 	.word	0x20000008
 80026ac:	200001f0 	.word	0x200001f0
 80026b0:	2000000c 	.word	0x2000000c
 80026b4:	20000004 	.word	0x20000004
 80026b8:	20000010 	.word	0x20000010
 80026bc:	080057c0 	.word	0x080057c0
 80026c0:	080057e4 	.word	0x080057e4
 80026c4:	080057ec 	.word	0x080057ec
 80026c8:	08005800 	.word	0x08005800
 80026cc:	08005818 	.word	0x08005818
 80026d0:	08005830 	.word	0x08005830
 80026d4:	08005848 	.word	0x08005848
 80026d8:	08005860 	.word	0x08005860
 80026dc:	08005884 	.word	0x08005884
 80026e0:	080058a0 	.word	0x080058a0
 80026e4:	080058b8 	.word	0x080058b8

080026e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026ec:	4b08      	ldr	r3, [pc, #32]	@ (8002710 <HAL_Init+0x28>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a07      	ldr	r2, [pc, #28]	@ (8002710 <HAL_Init+0x28>)
 80026f2:	f043 0310 	orr.w	r3, r3, #16
 80026f6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026f8:	2003      	movs	r0, #3
 80026fa:	f000 f947 	bl	800298c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026fe:	200f      	movs	r0, #15
 8002700:	f000 f808 	bl	8002714 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002704:	f7ff fa80 	bl	8001c08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	40022000 	.word	0x40022000

08002714 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800271c:	4b12      	ldr	r3, [pc, #72]	@ (8002768 <HAL_InitTick+0x54>)
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	4b12      	ldr	r3, [pc, #72]	@ (800276c <HAL_InitTick+0x58>)
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	4619      	mov	r1, r3
 8002726:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800272a:	fbb3 f3f1 	udiv	r3, r3, r1
 800272e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002732:	4618      	mov	r0, r3
 8002734:	f000 f95f 	bl	80029f6 <HAL_SYSTICK_Config>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e00e      	b.n	8002760 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2b0f      	cmp	r3, #15
 8002746:	d80a      	bhi.n	800275e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002748:	2200      	movs	r2, #0
 800274a:	6879      	ldr	r1, [r7, #4]
 800274c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002750:	f000 f927 	bl	80029a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002754:	4a06      	ldr	r2, [pc, #24]	@ (8002770 <HAL_InitTick+0x5c>)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800275a:	2300      	movs	r3, #0
 800275c:	e000      	b.n	8002760 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
}
 8002760:	4618      	mov	r0, r3
 8002762:	3708      	adds	r7, #8
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	20000000 	.word	0x20000000
 800276c:	20000018 	.word	0x20000018
 8002770:	20000014 	.word	0x20000014

08002774 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002778:	4b05      	ldr	r3, [pc, #20]	@ (8002790 <HAL_IncTick+0x1c>)
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	461a      	mov	r2, r3
 800277e:	4b05      	ldr	r3, [pc, #20]	@ (8002794 <HAL_IncTick+0x20>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4413      	add	r3, r2
 8002784:	4a03      	ldr	r2, [pc, #12]	@ (8002794 <HAL_IncTick+0x20>)
 8002786:	6013      	str	r3, [r2, #0]
}
 8002788:	bf00      	nop
 800278a:	46bd      	mov	sp, r7
 800278c:	bc80      	pop	{r7}
 800278e:	4770      	bx	lr
 8002790:	20000018 	.word	0x20000018
 8002794:	20000204 	.word	0x20000204

08002798 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  return uwTick;
 800279c:	4b02      	ldr	r3, [pc, #8]	@ (80027a8 <HAL_GetTick+0x10>)
 800279e:	681b      	ldr	r3, [r3, #0]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr
 80027a8:	20000204 	.word	0x20000204

080027ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027b4:	f7ff fff0 	bl	8002798 <HAL_GetTick>
 80027b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80027c4:	d005      	beq.n	80027d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027c6:	4b0a      	ldr	r3, [pc, #40]	@ (80027f0 <HAL_Delay+0x44>)
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	461a      	mov	r2, r3
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	4413      	add	r3, r2
 80027d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027d2:	bf00      	nop
 80027d4:	f7ff ffe0 	bl	8002798 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	68fa      	ldr	r2, [r7, #12]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d8f7      	bhi.n	80027d4 <HAL_Delay+0x28>
  {
  }
}
 80027e4:	bf00      	nop
 80027e6:	bf00      	nop
 80027e8:	3710      	adds	r7, #16
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	20000018 	.word	0x20000018

080027f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f003 0307 	and.w	r3, r3, #7
 8002802:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002804:	4b0c      	ldr	r3, [pc, #48]	@ (8002838 <__NVIC_SetPriorityGrouping+0x44>)
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800280a:	68ba      	ldr	r2, [r7, #8]
 800280c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002810:	4013      	ands	r3, r2
 8002812:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800281c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002820:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002824:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002826:	4a04      	ldr	r2, [pc, #16]	@ (8002838 <__NVIC_SetPriorityGrouping+0x44>)
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	60d3      	str	r3, [r2, #12]
}
 800282c:	bf00      	nop
 800282e:	3714      	adds	r7, #20
 8002830:	46bd      	mov	sp, r7
 8002832:	bc80      	pop	{r7}
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	e000ed00 	.word	0xe000ed00

0800283c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002840:	4b04      	ldr	r3, [pc, #16]	@ (8002854 <__NVIC_GetPriorityGrouping+0x18>)
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	0a1b      	lsrs	r3, r3, #8
 8002846:	f003 0307 	and.w	r3, r3, #7
}
 800284a:	4618      	mov	r0, r3
 800284c:	46bd      	mov	sp, r7
 800284e:	bc80      	pop	{r7}
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop
 8002854:	e000ed00 	.word	0xe000ed00

08002858 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
 800285e:	4603      	mov	r3, r0
 8002860:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002866:	2b00      	cmp	r3, #0
 8002868:	db0b      	blt.n	8002882 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800286a:	79fb      	ldrb	r3, [r7, #7]
 800286c:	f003 021f 	and.w	r2, r3, #31
 8002870:	4906      	ldr	r1, [pc, #24]	@ (800288c <__NVIC_EnableIRQ+0x34>)
 8002872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002876:	095b      	lsrs	r3, r3, #5
 8002878:	2001      	movs	r0, #1
 800287a:	fa00 f202 	lsl.w	r2, r0, r2
 800287e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002882:	bf00      	nop
 8002884:	370c      	adds	r7, #12
 8002886:	46bd      	mov	sp, r7
 8002888:	bc80      	pop	{r7}
 800288a:	4770      	bx	lr
 800288c:	e000e100 	.word	0xe000e100

08002890 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	4603      	mov	r3, r0
 8002898:	6039      	str	r1, [r7, #0]
 800289a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800289c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	db0a      	blt.n	80028ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	b2da      	uxtb	r2, r3
 80028a8:	490c      	ldr	r1, [pc, #48]	@ (80028dc <__NVIC_SetPriority+0x4c>)
 80028aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ae:	0112      	lsls	r2, r2, #4
 80028b0:	b2d2      	uxtb	r2, r2
 80028b2:	440b      	add	r3, r1
 80028b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028b8:	e00a      	b.n	80028d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	b2da      	uxtb	r2, r3
 80028be:	4908      	ldr	r1, [pc, #32]	@ (80028e0 <__NVIC_SetPriority+0x50>)
 80028c0:	79fb      	ldrb	r3, [r7, #7]
 80028c2:	f003 030f 	and.w	r3, r3, #15
 80028c6:	3b04      	subs	r3, #4
 80028c8:	0112      	lsls	r2, r2, #4
 80028ca:	b2d2      	uxtb	r2, r2
 80028cc:	440b      	add	r3, r1
 80028ce:	761a      	strb	r2, [r3, #24]
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bc80      	pop	{r7}
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	e000e100 	.word	0xe000e100
 80028e0:	e000ed00 	.word	0xe000ed00

080028e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b089      	sub	sp, #36	@ 0x24
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	60b9      	str	r1, [r7, #8]
 80028ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f003 0307 	and.w	r3, r3, #7
 80028f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028f8:	69fb      	ldr	r3, [r7, #28]
 80028fa:	f1c3 0307 	rsb	r3, r3, #7
 80028fe:	2b04      	cmp	r3, #4
 8002900:	bf28      	it	cs
 8002902:	2304      	movcs	r3, #4
 8002904:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	3304      	adds	r3, #4
 800290a:	2b06      	cmp	r3, #6
 800290c:	d902      	bls.n	8002914 <NVIC_EncodePriority+0x30>
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	3b03      	subs	r3, #3
 8002912:	e000      	b.n	8002916 <NVIC_EncodePriority+0x32>
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002918:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	43da      	mvns	r2, r3
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	401a      	ands	r2, r3
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800292c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	fa01 f303 	lsl.w	r3, r1, r3
 8002936:	43d9      	mvns	r1, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800293c:	4313      	orrs	r3, r2
         );
}
 800293e:	4618      	mov	r0, r3
 8002940:	3724      	adds	r7, #36	@ 0x24
 8002942:	46bd      	mov	sp, r7
 8002944:	bc80      	pop	{r7}
 8002946:	4770      	bx	lr

08002948 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	3b01      	subs	r3, #1
 8002954:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002958:	d301      	bcc.n	800295e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800295a:	2301      	movs	r3, #1
 800295c:	e00f      	b.n	800297e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800295e:	4a0a      	ldr	r2, [pc, #40]	@ (8002988 <SysTick_Config+0x40>)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	3b01      	subs	r3, #1
 8002964:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002966:	210f      	movs	r1, #15
 8002968:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800296c:	f7ff ff90 	bl	8002890 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002970:	4b05      	ldr	r3, [pc, #20]	@ (8002988 <SysTick_Config+0x40>)
 8002972:	2200      	movs	r2, #0
 8002974:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002976:	4b04      	ldr	r3, [pc, #16]	@ (8002988 <SysTick_Config+0x40>)
 8002978:	2207      	movs	r2, #7
 800297a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	e000e010 	.word	0xe000e010

0800298c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f7ff ff2d 	bl	80027f4 <__NVIC_SetPriorityGrouping>
}
 800299a:	bf00      	nop
 800299c:	3708      	adds	r7, #8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b086      	sub	sp, #24
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	4603      	mov	r3, r0
 80029aa:	60b9      	str	r1, [r7, #8]
 80029ac:	607a      	str	r2, [r7, #4]
 80029ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029b0:	2300      	movs	r3, #0
 80029b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029b4:	f7ff ff42 	bl	800283c <__NVIC_GetPriorityGrouping>
 80029b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	68b9      	ldr	r1, [r7, #8]
 80029be:	6978      	ldr	r0, [r7, #20]
 80029c0:	f7ff ff90 	bl	80028e4 <NVIC_EncodePriority>
 80029c4:	4602      	mov	r2, r0
 80029c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029ca:	4611      	mov	r1, r2
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff ff5f 	bl	8002890 <__NVIC_SetPriority>
}
 80029d2:	bf00      	nop
 80029d4:	3718      	adds	r7, #24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}

080029da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b082      	sub	sp, #8
 80029de:	af00      	add	r7, sp, #0
 80029e0:	4603      	mov	r3, r0
 80029e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029e8:	4618      	mov	r0, r3
 80029ea:	f7ff ff35 	bl	8002858 <__NVIC_EnableIRQ>
}
 80029ee:	bf00      	nop
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}

080029f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029f6:	b580      	push	{r7, lr}
 80029f8:	b082      	sub	sp, #8
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f7ff ffa2 	bl	8002948 <SysTick_Config>
 8002a04:	4603      	mov	r3, r0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	b085      	sub	sp, #20
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a16:	2300      	movs	r3, #0
 8002a18:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d008      	beq.n	8002a38 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2204      	movs	r2, #4
 8002a2a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e020      	b.n	8002a7a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f022 020e 	bic.w	r2, r2, #14
 8002a46:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f022 0201 	bic.w	r2, r2, #1
 8002a56:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a60:	2101      	movs	r1, #1
 8002a62:	fa01 f202 	lsl.w	r2, r1, r2
 8002a66:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3714      	adds	r7, #20
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bc80      	pop	{r7}
 8002a82:	4770      	bx	lr

08002a84 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b084      	sub	sp, #16
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d005      	beq.n	8002aa8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2204      	movs	r2, #4
 8002aa0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	73fb      	strb	r3, [r7, #15]
 8002aa6:	e051      	b.n	8002b4c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f022 020e 	bic.w	r2, r2, #14
 8002ab6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f022 0201 	bic.w	r2, r2, #1
 8002ac6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a22      	ldr	r2, [pc, #136]	@ (8002b58 <HAL_DMA_Abort_IT+0xd4>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d029      	beq.n	8002b26 <HAL_DMA_Abort_IT+0xa2>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a21      	ldr	r2, [pc, #132]	@ (8002b5c <HAL_DMA_Abort_IT+0xd8>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d022      	beq.n	8002b22 <HAL_DMA_Abort_IT+0x9e>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a1f      	ldr	r2, [pc, #124]	@ (8002b60 <HAL_DMA_Abort_IT+0xdc>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d01a      	beq.n	8002b1c <HAL_DMA_Abort_IT+0x98>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a1e      	ldr	r2, [pc, #120]	@ (8002b64 <HAL_DMA_Abort_IT+0xe0>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d012      	beq.n	8002b16 <HAL_DMA_Abort_IT+0x92>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a1c      	ldr	r2, [pc, #112]	@ (8002b68 <HAL_DMA_Abort_IT+0xe4>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d00a      	beq.n	8002b10 <HAL_DMA_Abort_IT+0x8c>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a1b      	ldr	r2, [pc, #108]	@ (8002b6c <HAL_DMA_Abort_IT+0xe8>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d102      	bne.n	8002b0a <HAL_DMA_Abort_IT+0x86>
 8002b04:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002b08:	e00e      	b.n	8002b28 <HAL_DMA_Abort_IT+0xa4>
 8002b0a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b0e:	e00b      	b.n	8002b28 <HAL_DMA_Abort_IT+0xa4>
 8002b10:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b14:	e008      	b.n	8002b28 <HAL_DMA_Abort_IT+0xa4>
 8002b16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b1a:	e005      	b.n	8002b28 <HAL_DMA_Abort_IT+0xa4>
 8002b1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b20:	e002      	b.n	8002b28 <HAL_DMA_Abort_IT+0xa4>
 8002b22:	2310      	movs	r3, #16
 8002b24:	e000      	b.n	8002b28 <HAL_DMA_Abort_IT+0xa4>
 8002b26:	2301      	movs	r3, #1
 8002b28:	4a11      	ldr	r2, [pc, #68]	@ (8002b70 <HAL_DMA_Abort_IT+0xec>)
 8002b2a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d003      	beq.n	8002b4c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	4798      	blx	r3
    } 
  }
  return status;
 8002b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3710      	adds	r7, #16
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	40020008 	.word	0x40020008
 8002b5c:	4002001c 	.word	0x4002001c
 8002b60:	40020030 	.word	0x40020030
 8002b64:	40020044 	.word	0x40020044
 8002b68:	40020058 	.word	0x40020058
 8002b6c:	4002006c 	.word	0x4002006c
 8002b70:	40020000 	.word	0x40020000

08002b74 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b08b      	sub	sp, #44	@ 0x2c
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b82:	2300      	movs	r3, #0
 8002b84:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b86:	e169      	b.n	8002e5c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b88:	2201      	movs	r2, #1
 8002b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b90:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	69fa      	ldr	r2, [r7, #28]
 8002b98:	4013      	ands	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	f040 8158 	bne.w	8002e56 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	4a9a      	ldr	r2, [pc, #616]	@ (8002e14 <HAL_GPIO_Init+0x2a0>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d05e      	beq.n	8002c6e <HAL_GPIO_Init+0xfa>
 8002bb0:	4a98      	ldr	r2, [pc, #608]	@ (8002e14 <HAL_GPIO_Init+0x2a0>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d875      	bhi.n	8002ca2 <HAL_GPIO_Init+0x12e>
 8002bb6:	4a98      	ldr	r2, [pc, #608]	@ (8002e18 <HAL_GPIO_Init+0x2a4>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d058      	beq.n	8002c6e <HAL_GPIO_Init+0xfa>
 8002bbc:	4a96      	ldr	r2, [pc, #600]	@ (8002e18 <HAL_GPIO_Init+0x2a4>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d86f      	bhi.n	8002ca2 <HAL_GPIO_Init+0x12e>
 8002bc2:	4a96      	ldr	r2, [pc, #600]	@ (8002e1c <HAL_GPIO_Init+0x2a8>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d052      	beq.n	8002c6e <HAL_GPIO_Init+0xfa>
 8002bc8:	4a94      	ldr	r2, [pc, #592]	@ (8002e1c <HAL_GPIO_Init+0x2a8>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d869      	bhi.n	8002ca2 <HAL_GPIO_Init+0x12e>
 8002bce:	4a94      	ldr	r2, [pc, #592]	@ (8002e20 <HAL_GPIO_Init+0x2ac>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d04c      	beq.n	8002c6e <HAL_GPIO_Init+0xfa>
 8002bd4:	4a92      	ldr	r2, [pc, #584]	@ (8002e20 <HAL_GPIO_Init+0x2ac>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d863      	bhi.n	8002ca2 <HAL_GPIO_Init+0x12e>
 8002bda:	4a92      	ldr	r2, [pc, #584]	@ (8002e24 <HAL_GPIO_Init+0x2b0>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d046      	beq.n	8002c6e <HAL_GPIO_Init+0xfa>
 8002be0:	4a90      	ldr	r2, [pc, #576]	@ (8002e24 <HAL_GPIO_Init+0x2b0>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d85d      	bhi.n	8002ca2 <HAL_GPIO_Init+0x12e>
 8002be6:	2b12      	cmp	r3, #18
 8002be8:	d82a      	bhi.n	8002c40 <HAL_GPIO_Init+0xcc>
 8002bea:	2b12      	cmp	r3, #18
 8002bec:	d859      	bhi.n	8002ca2 <HAL_GPIO_Init+0x12e>
 8002bee:	a201      	add	r2, pc, #4	@ (adr r2, 8002bf4 <HAL_GPIO_Init+0x80>)
 8002bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bf4:	08002c6f 	.word	0x08002c6f
 8002bf8:	08002c49 	.word	0x08002c49
 8002bfc:	08002c5b 	.word	0x08002c5b
 8002c00:	08002c9d 	.word	0x08002c9d
 8002c04:	08002ca3 	.word	0x08002ca3
 8002c08:	08002ca3 	.word	0x08002ca3
 8002c0c:	08002ca3 	.word	0x08002ca3
 8002c10:	08002ca3 	.word	0x08002ca3
 8002c14:	08002ca3 	.word	0x08002ca3
 8002c18:	08002ca3 	.word	0x08002ca3
 8002c1c:	08002ca3 	.word	0x08002ca3
 8002c20:	08002ca3 	.word	0x08002ca3
 8002c24:	08002ca3 	.word	0x08002ca3
 8002c28:	08002ca3 	.word	0x08002ca3
 8002c2c:	08002ca3 	.word	0x08002ca3
 8002c30:	08002ca3 	.word	0x08002ca3
 8002c34:	08002ca3 	.word	0x08002ca3
 8002c38:	08002c51 	.word	0x08002c51
 8002c3c:	08002c65 	.word	0x08002c65
 8002c40:	4a79      	ldr	r2, [pc, #484]	@ (8002e28 <HAL_GPIO_Init+0x2b4>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d013      	beq.n	8002c6e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c46:	e02c      	b.n	8002ca2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	623b      	str	r3, [r7, #32]
          break;
 8002c4e:	e029      	b.n	8002ca4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	3304      	adds	r3, #4
 8002c56:	623b      	str	r3, [r7, #32]
          break;
 8002c58:	e024      	b.n	8002ca4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	3308      	adds	r3, #8
 8002c60:	623b      	str	r3, [r7, #32]
          break;
 8002c62:	e01f      	b.n	8002ca4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	330c      	adds	r3, #12
 8002c6a:	623b      	str	r3, [r7, #32]
          break;
 8002c6c:	e01a      	b.n	8002ca4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d102      	bne.n	8002c7c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c76:	2304      	movs	r3, #4
 8002c78:	623b      	str	r3, [r7, #32]
          break;
 8002c7a:	e013      	b.n	8002ca4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d105      	bne.n	8002c90 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c84:	2308      	movs	r3, #8
 8002c86:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	69fa      	ldr	r2, [r7, #28]
 8002c8c:	611a      	str	r2, [r3, #16]
          break;
 8002c8e:	e009      	b.n	8002ca4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c90:	2308      	movs	r3, #8
 8002c92:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	69fa      	ldr	r2, [r7, #28]
 8002c98:	615a      	str	r2, [r3, #20]
          break;
 8002c9a:	e003      	b.n	8002ca4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	623b      	str	r3, [r7, #32]
          break;
 8002ca0:	e000      	b.n	8002ca4 <HAL_GPIO_Init+0x130>
          break;
 8002ca2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ca4:	69bb      	ldr	r3, [r7, #24]
 8002ca6:	2bff      	cmp	r3, #255	@ 0xff
 8002ca8:	d801      	bhi.n	8002cae <HAL_GPIO_Init+0x13a>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	e001      	b.n	8002cb2 <HAL_GPIO_Init+0x13e>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	3304      	adds	r3, #4
 8002cb2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	2bff      	cmp	r3, #255	@ 0xff
 8002cb8:	d802      	bhi.n	8002cc0 <HAL_GPIO_Init+0x14c>
 8002cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	e002      	b.n	8002cc6 <HAL_GPIO_Init+0x152>
 8002cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc2:	3b08      	subs	r3, #8
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	210f      	movs	r1, #15
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd4:	43db      	mvns	r3, r3
 8002cd6:	401a      	ands	r2, r3
 8002cd8:	6a39      	ldr	r1, [r7, #32]
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce0:	431a      	orrs	r2, r3
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f000 80b1 	beq.w	8002e56 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002cf4:	4b4d      	ldr	r3, [pc, #308]	@ (8002e2c <HAL_GPIO_Init+0x2b8>)
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	4a4c      	ldr	r2, [pc, #304]	@ (8002e2c <HAL_GPIO_Init+0x2b8>)
 8002cfa:	f043 0301 	orr.w	r3, r3, #1
 8002cfe:	6193      	str	r3, [r2, #24]
 8002d00:	4b4a      	ldr	r3, [pc, #296]	@ (8002e2c <HAL_GPIO_Init+0x2b8>)
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	f003 0301 	and.w	r3, r3, #1
 8002d08:	60bb      	str	r3, [r7, #8]
 8002d0a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d0c:	4a48      	ldr	r2, [pc, #288]	@ (8002e30 <HAL_GPIO_Init+0x2bc>)
 8002d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d10:	089b      	lsrs	r3, r3, #2
 8002d12:	3302      	adds	r3, #2
 8002d14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d18:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d1c:	f003 0303 	and.w	r3, r3, #3
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	220f      	movs	r2, #15
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	43db      	mvns	r3, r3
 8002d2a:	68fa      	ldr	r2, [r7, #12]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	4a40      	ldr	r2, [pc, #256]	@ (8002e34 <HAL_GPIO_Init+0x2c0>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d013      	beq.n	8002d60 <HAL_GPIO_Init+0x1ec>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a3f      	ldr	r2, [pc, #252]	@ (8002e38 <HAL_GPIO_Init+0x2c4>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d00d      	beq.n	8002d5c <HAL_GPIO_Init+0x1e8>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4a3e      	ldr	r2, [pc, #248]	@ (8002e3c <HAL_GPIO_Init+0x2c8>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d007      	beq.n	8002d58 <HAL_GPIO_Init+0x1e4>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	4a3d      	ldr	r2, [pc, #244]	@ (8002e40 <HAL_GPIO_Init+0x2cc>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d101      	bne.n	8002d54 <HAL_GPIO_Init+0x1e0>
 8002d50:	2303      	movs	r3, #3
 8002d52:	e006      	b.n	8002d62 <HAL_GPIO_Init+0x1ee>
 8002d54:	2304      	movs	r3, #4
 8002d56:	e004      	b.n	8002d62 <HAL_GPIO_Init+0x1ee>
 8002d58:	2302      	movs	r3, #2
 8002d5a:	e002      	b.n	8002d62 <HAL_GPIO_Init+0x1ee>
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	e000      	b.n	8002d62 <HAL_GPIO_Init+0x1ee>
 8002d60:	2300      	movs	r3, #0
 8002d62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d64:	f002 0203 	and.w	r2, r2, #3
 8002d68:	0092      	lsls	r2, r2, #2
 8002d6a:	4093      	lsls	r3, r2
 8002d6c:	68fa      	ldr	r2, [r7, #12]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d72:	492f      	ldr	r1, [pc, #188]	@ (8002e30 <HAL_GPIO_Init+0x2bc>)
 8002d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d76:	089b      	lsrs	r3, r3, #2
 8002d78:	3302      	adds	r3, #2
 8002d7a:	68fa      	ldr	r2, [r7, #12]
 8002d7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d006      	beq.n	8002d9a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d8c:	4b2d      	ldr	r3, [pc, #180]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002d8e:	689a      	ldr	r2, [r3, #8]
 8002d90:	492c      	ldr	r1, [pc, #176]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	608b      	str	r3, [r1, #8]
 8002d98:	e006      	b.n	8002da8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d9a:	4b2a      	ldr	r3, [pc, #168]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002d9c:	689a      	ldr	r2, [r3, #8]
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	43db      	mvns	r3, r3
 8002da2:	4928      	ldr	r1, [pc, #160]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002da4:	4013      	ands	r3, r2
 8002da6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d006      	beq.n	8002dc2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002db4:	4b23      	ldr	r3, [pc, #140]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002db6:	68da      	ldr	r2, [r3, #12]
 8002db8:	4922      	ldr	r1, [pc, #136]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	60cb      	str	r3, [r1, #12]
 8002dc0:	e006      	b.n	8002dd0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002dc2:	4b20      	ldr	r3, [pc, #128]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002dc4:	68da      	ldr	r2, [r3, #12]
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	43db      	mvns	r3, r3
 8002dca:	491e      	ldr	r1, [pc, #120]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002dcc:	4013      	ands	r3, r2
 8002dce:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d006      	beq.n	8002dea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ddc:	4b19      	ldr	r3, [pc, #100]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002dde:	685a      	ldr	r2, [r3, #4]
 8002de0:	4918      	ldr	r1, [pc, #96]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	604b      	str	r3, [r1, #4]
 8002de8:	e006      	b.n	8002df8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002dea:	4b16      	ldr	r3, [pc, #88]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002dec:	685a      	ldr	r2, [r3, #4]
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	43db      	mvns	r3, r3
 8002df2:	4914      	ldr	r1, [pc, #80]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002df4:	4013      	ands	r3, r2
 8002df6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d021      	beq.n	8002e48 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e04:	4b0f      	ldr	r3, [pc, #60]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	490e      	ldr	r1, [pc, #56]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	600b      	str	r3, [r1, #0]
 8002e10:	e021      	b.n	8002e56 <HAL_GPIO_Init+0x2e2>
 8002e12:	bf00      	nop
 8002e14:	10320000 	.word	0x10320000
 8002e18:	10310000 	.word	0x10310000
 8002e1c:	10220000 	.word	0x10220000
 8002e20:	10210000 	.word	0x10210000
 8002e24:	10120000 	.word	0x10120000
 8002e28:	10110000 	.word	0x10110000
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	40010000 	.word	0x40010000
 8002e34:	40010800 	.word	0x40010800
 8002e38:	40010c00 	.word	0x40010c00
 8002e3c:	40011000 	.word	0x40011000
 8002e40:	40011400 	.word	0x40011400
 8002e44:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e48:	4b0b      	ldr	r3, [pc, #44]	@ (8002e78 <HAL_GPIO_Init+0x304>)
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	4909      	ldr	r1, [pc, #36]	@ (8002e78 <HAL_GPIO_Init+0x304>)
 8002e52:	4013      	ands	r3, r2
 8002e54:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e58:	3301      	adds	r3, #1
 8002e5a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e62:	fa22 f303 	lsr.w	r3, r2, r3
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	f47f ae8e 	bne.w	8002b88 <HAL_GPIO_Init+0x14>
  }
}
 8002e6c:	bf00      	nop
 8002e6e:	bf00      	nop
 8002e70:	372c      	adds	r7, #44	@ 0x2c
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bc80      	pop	{r7}
 8002e76:	4770      	bx	lr
 8002e78:	40010400 	.word	0x40010400

08002e7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b085      	sub	sp, #20
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	460b      	mov	r3, r1
 8002e86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689a      	ldr	r2, [r3, #8]
 8002e8c:	887b      	ldrh	r3, [r7, #2]
 8002e8e:	4013      	ands	r3, r2
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d002      	beq.n	8002e9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e94:	2301      	movs	r3, #1
 8002e96:	73fb      	strb	r3, [r7, #15]
 8002e98:	e001      	b.n	8002e9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3714      	adds	r7, #20
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bc80      	pop	{r7}
 8002ea8:	4770      	bx	lr

08002eaa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002eaa:	b480      	push	{r7}
 8002eac:	b083      	sub	sp, #12
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]
 8002eb2:	460b      	mov	r3, r1
 8002eb4:	807b      	strh	r3, [r7, #2]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002eba:	787b      	ldrb	r3, [r7, #1]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d003      	beq.n	8002ec8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ec0:	887a      	ldrh	r2, [r7, #2]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ec6:	e003      	b.n	8002ed0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ec8:	887b      	ldrh	r3, [r7, #2]
 8002eca:	041a      	lsls	r2, r3, #16
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	611a      	str	r2, [r3, #16]
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bc80      	pop	{r7}
 8002ed8:	4770      	bx	lr
	...

08002edc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b086      	sub	sp, #24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d101      	bne.n	8002eee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e272      	b.n	80033d4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	f000 8087 	beq.w	800300a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002efc:	4b92      	ldr	r3, [pc, #584]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f003 030c 	and.w	r3, r3, #12
 8002f04:	2b04      	cmp	r3, #4
 8002f06:	d00c      	beq.n	8002f22 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f08:	4b8f      	ldr	r3, [pc, #572]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f003 030c 	and.w	r3, r3, #12
 8002f10:	2b08      	cmp	r3, #8
 8002f12:	d112      	bne.n	8002f3a <HAL_RCC_OscConfig+0x5e>
 8002f14:	4b8c      	ldr	r3, [pc, #560]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f20:	d10b      	bne.n	8002f3a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f22:	4b89      	ldr	r3, [pc, #548]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d06c      	beq.n	8003008 <HAL_RCC_OscConfig+0x12c>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d168      	bne.n	8003008 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e24c      	b.n	80033d4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f42:	d106      	bne.n	8002f52 <HAL_RCC_OscConfig+0x76>
 8002f44:	4b80      	ldr	r3, [pc, #512]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a7f      	ldr	r2, [pc, #508]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002f4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f4e:	6013      	str	r3, [r2, #0]
 8002f50:	e02e      	b.n	8002fb0 <HAL_RCC_OscConfig+0xd4>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d10c      	bne.n	8002f74 <HAL_RCC_OscConfig+0x98>
 8002f5a:	4b7b      	ldr	r3, [pc, #492]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a7a      	ldr	r2, [pc, #488]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002f60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f64:	6013      	str	r3, [r2, #0]
 8002f66:	4b78      	ldr	r3, [pc, #480]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a77      	ldr	r2, [pc, #476]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002f6c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f70:	6013      	str	r3, [r2, #0]
 8002f72:	e01d      	b.n	8002fb0 <HAL_RCC_OscConfig+0xd4>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f7c:	d10c      	bne.n	8002f98 <HAL_RCC_OscConfig+0xbc>
 8002f7e:	4b72      	ldr	r3, [pc, #456]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a71      	ldr	r2, [pc, #452]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002f84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f88:	6013      	str	r3, [r2, #0]
 8002f8a:	4b6f      	ldr	r3, [pc, #444]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a6e      	ldr	r2, [pc, #440]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002f90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f94:	6013      	str	r3, [r2, #0]
 8002f96:	e00b      	b.n	8002fb0 <HAL_RCC_OscConfig+0xd4>
 8002f98:	4b6b      	ldr	r3, [pc, #428]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a6a      	ldr	r2, [pc, #424]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002f9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fa2:	6013      	str	r3, [r2, #0]
 8002fa4:	4b68      	ldr	r3, [pc, #416]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a67      	ldr	r2, [pc, #412]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002faa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d013      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fb8:	f7ff fbee 	bl	8002798 <HAL_GetTick>
 8002fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fbe:	e008      	b.n	8002fd2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fc0:	f7ff fbea 	bl	8002798 <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	2b64      	cmp	r3, #100	@ 0x64
 8002fcc:	d901      	bls.n	8002fd2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	e200      	b.n	80033d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fd2:	4b5d      	ldr	r3, [pc, #372]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d0f0      	beq.n	8002fc0 <HAL_RCC_OscConfig+0xe4>
 8002fde:	e014      	b.n	800300a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe0:	f7ff fbda 	bl	8002798 <HAL_GetTick>
 8002fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fe6:	e008      	b.n	8002ffa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fe8:	f7ff fbd6 	bl	8002798 <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b64      	cmp	r3, #100	@ 0x64
 8002ff4:	d901      	bls.n	8002ffa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e1ec      	b.n	80033d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ffa:	4b53      	ldr	r3, [pc, #332]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1f0      	bne.n	8002fe8 <HAL_RCC_OscConfig+0x10c>
 8003006:	e000      	b.n	800300a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003008:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0302 	and.w	r3, r3, #2
 8003012:	2b00      	cmp	r3, #0
 8003014:	d063      	beq.n	80030de <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003016:	4b4c      	ldr	r3, [pc, #304]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f003 030c 	and.w	r3, r3, #12
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00b      	beq.n	800303a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003022:	4b49      	ldr	r3, [pc, #292]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f003 030c 	and.w	r3, r3, #12
 800302a:	2b08      	cmp	r3, #8
 800302c:	d11c      	bne.n	8003068 <HAL_RCC_OscConfig+0x18c>
 800302e:	4b46      	ldr	r3, [pc, #280]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d116      	bne.n	8003068 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800303a:	4b43      	ldr	r3, [pc, #268]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d005      	beq.n	8003052 <HAL_RCC_OscConfig+0x176>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	691b      	ldr	r3, [r3, #16]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d001      	beq.n	8003052 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e1c0      	b.n	80033d4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003052:	4b3d      	ldr	r3, [pc, #244]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	695b      	ldr	r3, [r3, #20]
 800305e:	00db      	lsls	r3, r3, #3
 8003060:	4939      	ldr	r1, [pc, #228]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8003062:	4313      	orrs	r3, r2
 8003064:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003066:	e03a      	b.n	80030de <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	691b      	ldr	r3, [r3, #16]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d020      	beq.n	80030b2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003070:	4b36      	ldr	r3, [pc, #216]	@ (800314c <HAL_RCC_OscConfig+0x270>)
 8003072:	2201      	movs	r2, #1
 8003074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003076:	f7ff fb8f 	bl	8002798 <HAL_GetTick>
 800307a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800307c:	e008      	b.n	8003090 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800307e:	f7ff fb8b 	bl	8002798 <HAL_GetTick>
 8003082:	4602      	mov	r2, r0
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	1ad3      	subs	r3, r2, r3
 8003088:	2b02      	cmp	r3, #2
 800308a:	d901      	bls.n	8003090 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800308c:	2303      	movs	r3, #3
 800308e:	e1a1      	b.n	80033d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003090:	4b2d      	ldr	r3, [pc, #180]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0302 	and.w	r3, r3, #2
 8003098:	2b00      	cmp	r3, #0
 800309a:	d0f0      	beq.n	800307e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800309c:	4b2a      	ldr	r3, [pc, #168]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	695b      	ldr	r3, [r3, #20]
 80030a8:	00db      	lsls	r3, r3, #3
 80030aa:	4927      	ldr	r1, [pc, #156]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	600b      	str	r3, [r1, #0]
 80030b0:	e015      	b.n	80030de <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030b2:	4b26      	ldr	r3, [pc, #152]	@ (800314c <HAL_RCC_OscConfig+0x270>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030b8:	f7ff fb6e 	bl	8002798 <HAL_GetTick>
 80030bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030be:	e008      	b.n	80030d2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030c0:	f7ff fb6a 	bl	8002798 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e180      	b.n	80033d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030d2:	4b1d      	ldr	r3, [pc, #116]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1f0      	bne.n	80030c0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0308 	and.w	r3, r3, #8
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d03a      	beq.n	8003160 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d019      	beq.n	8003126 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030f2:	4b17      	ldr	r3, [pc, #92]	@ (8003150 <HAL_RCC_OscConfig+0x274>)
 80030f4:	2201      	movs	r2, #1
 80030f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030f8:	f7ff fb4e 	bl	8002798 <HAL_GetTick>
 80030fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030fe:	e008      	b.n	8003112 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003100:	f7ff fb4a 	bl	8002798 <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	2b02      	cmp	r3, #2
 800310c:	d901      	bls.n	8003112 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e160      	b.n	80033d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003112:	4b0d      	ldr	r3, [pc, #52]	@ (8003148 <HAL_RCC_OscConfig+0x26c>)
 8003114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d0f0      	beq.n	8003100 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800311e:	2001      	movs	r0, #1
 8003120:	f000 face 	bl	80036c0 <RCC_Delay>
 8003124:	e01c      	b.n	8003160 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003126:	4b0a      	ldr	r3, [pc, #40]	@ (8003150 <HAL_RCC_OscConfig+0x274>)
 8003128:	2200      	movs	r2, #0
 800312a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800312c:	f7ff fb34 	bl	8002798 <HAL_GetTick>
 8003130:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003132:	e00f      	b.n	8003154 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003134:	f7ff fb30 	bl	8002798 <HAL_GetTick>
 8003138:	4602      	mov	r2, r0
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	2b02      	cmp	r3, #2
 8003140:	d908      	bls.n	8003154 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003142:	2303      	movs	r3, #3
 8003144:	e146      	b.n	80033d4 <HAL_RCC_OscConfig+0x4f8>
 8003146:	bf00      	nop
 8003148:	40021000 	.word	0x40021000
 800314c:	42420000 	.word	0x42420000
 8003150:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003154:	4b92      	ldr	r3, [pc, #584]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 8003156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003158:	f003 0302 	and.w	r3, r3, #2
 800315c:	2b00      	cmp	r3, #0
 800315e:	d1e9      	bne.n	8003134 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 0304 	and.w	r3, r3, #4
 8003168:	2b00      	cmp	r3, #0
 800316a:	f000 80a6 	beq.w	80032ba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800316e:	2300      	movs	r3, #0
 8003170:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003172:	4b8b      	ldr	r3, [pc, #556]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 8003174:	69db      	ldr	r3, [r3, #28]
 8003176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d10d      	bne.n	800319a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800317e:	4b88      	ldr	r3, [pc, #544]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 8003180:	69db      	ldr	r3, [r3, #28]
 8003182:	4a87      	ldr	r2, [pc, #540]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 8003184:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003188:	61d3      	str	r3, [r2, #28]
 800318a:	4b85      	ldr	r3, [pc, #532]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003192:	60bb      	str	r3, [r7, #8]
 8003194:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003196:	2301      	movs	r3, #1
 8003198:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800319a:	4b82      	ldr	r3, [pc, #520]	@ (80033a4 <HAL_RCC_OscConfig+0x4c8>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d118      	bne.n	80031d8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031a6:	4b7f      	ldr	r3, [pc, #508]	@ (80033a4 <HAL_RCC_OscConfig+0x4c8>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a7e      	ldr	r2, [pc, #504]	@ (80033a4 <HAL_RCC_OscConfig+0x4c8>)
 80031ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031b2:	f7ff faf1 	bl	8002798 <HAL_GetTick>
 80031b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b8:	e008      	b.n	80031cc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031ba:	f7ff faed 	bl	8002798 <HAL_GetTick>
 80031be:	4602      	mov	r2, r0
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	2b64      	cmp	r3, #100	@ 0x64
 80031c6:	d901      	bls.n	80031cc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031c8:	2303      	movs	r3, #3
 80031ca:	e103      	b.n	80033d4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031cc:	4b75      	ldr	r3, [pc, #468]	@ (80033a4 <HAL_RCC_OscConfig+0x4c8>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d0f0      	beq.n	80031ba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d106      	bne.n	80031ee <HAL_RCC_OscConfig+0x312>
 80031e0:	4b6f      	ldr	r3, [pc, #444]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 80031e2:	6a1b      	ldr	r3, [r3, #32]
 80031e4:	4a6e      	ldr	r2, [pc, #440]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 80031e6:	f043 0301 	orr.w	r3, r3, #1
 80031ea:	6213      	str	r3, [r2, #32]
 80031ec:	e02d      	b.n	800324a <HAL_RCC_OscConfig+0x36e>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d10c      	bne.n	8003210 <HAL_RCC_OscConfig+0x334>
 80031f6:	4b6a      	ldr	r3, [pc, #424]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 80031f8:	6a1b      	ldr	r3, [r3, #32]
 80031fa:	4a69      	ldr	r2, [pc, #420]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 80031fc:	f023 0301 	bic.w	r3, r3, #1
 8003200:	6213      	str	r3, [r2, #32]
 8003202:	4b67      	ldr	r3, [pc, #412]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 8003204:	6a1b      	ldr	r3, [r3, #32]
 8003206:	4a66      	ldr	r2, [pc, #408]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 8003208:	f023 0304 	bic.w	r3, r3, #4
 800320c:	6213      	str	r3, [r2, #32]
 800320e:	e01c      	b.n	800324a <HAL_RCC_OscConfig+0x36e>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	2b05      	cmp	r3, #5
 8003216:	d10c      	bne.n	8003232 <HAL_RCC_OscConfig+0x356>
 8003218:	4b61      	ldr	r3, [pc, #388]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 800321a:	6a1b      	ldr	r3, [r3, #32]
 800321c:	4a60      	ldr	r2, [pc, #384]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 800321e:	f043 0304 	orr.w	r3, r3, #4
 8003222:	6213      	str	r3, [r2, #32]
 8003224:	4b5e      	ldr	r3, [pc, #376]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 8003226:	6a1b      	ldr	r3, [r3, #32]
 8003228:	4a5d      	ldr	r2, [pc, #372]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 800322a:	f043 0301 	orr.w	r3, r3, #1
 800322e:	6213      	str	r3, [r2, #32]
 8003230:	e00b      	b.n	800324a <HAL_RCC_OscConfig+0x36e>
 8003232:	4b5b      	ldr	r3, [pc, #364]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 8003234:	6a1b      	ldr	r3, [r3, #32]
 8003236:	4a5a      	ldr	r2, [pc, #360]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 8003238:	f023 0301 	bic.w	r3, r3, #1
 800323c:	6213      	str	r3, [r2, #32]
 800323e:	4b58      	ldr	r3, [pc, #352]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 8003240:	6a1b      	ldr	r3, [r3, #32]
 8003242:	4a57      	ldr	r2, [pc, #348]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 8003244:	f023 0304 	bic.w	r3, r3, #4
 8003248:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d015      	beq.n	800327e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003252:	f7ff faa1 	bl	8002798 <HAL_GetTick>
 8003256:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003258:	e00a      	b.n	8003270 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800325a:	f7ff fa9d 	bl	8002798 <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003268:	4293      	cmp	r3, r2
 800326a:	d901      	bls.n	8003270 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e0b1      	b.n	80033d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003270:	4b4b      	ldr	r3, [pc, #300]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 8003272:	6a1b      	ldr	r3, [r3, #32]
 8003274:	f003 0302 	and.w	r3, r3, #2
 8003278:	2b00      	cmp	r3, #0
 800327a:	d0ee      	beq.n	800325a <HAL_RCC_OscConfig+0x37e>
 800327c:	e014      	b.n	80032a8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800327e:	f7ff fa8b 	bl	8002798 <HAL_GetTick>
 8003282:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003284:	e00a      	b.n	800329c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003286:	f7ff fa87 	bl	8002798 <HAL_GetTick>
 800328a:	4602      	mov	r2, r0
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003294:	4293      	cmp	r3, r2
 8003296:	d901      	bls.n	800329c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	e09b      	b.n	80033d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800329c:	4b40      	ldr	r3, [pc, #256]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 800329e:	6a1b      	ldr	r3, [r3, #32]
 80032a0:	f003 0302 	and.w	r3, r3, #2
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d1ee      	bne.n	8003286 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032a8:	7dfb      	ldrb	r3, [r7, #23]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d105      	bne.n	80032ba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032ae:	4b3c      	ldr	r3, [pc, #240]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	4a3b      	ldr	r2, [pc, #236]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 80032b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032b8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	69db      	ldr	r3, [r3, #28]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	f000 8087 	beq.w	80033d2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032c4:	4b36      	ldr	r3, [pc, #216]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f003 030c 	and.w	r3, r3, #12
 80032cc:	2b08      	cmp	r3, #8
 80032ce:	d061      	beq.n	8003394 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	69db      	ldr	r3, [r3, #28]
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d146      	bne.n	8003366 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032d8:	4b33      	ldr	r3, [pc, #204]	@ (80033a8 <HAL_RCC_OscConfig+0x4cc>)
 80032da:	2200      	movs	r2, #0
 80032dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032de:	f7ff fa5b 	bl	8002798 <HAL_GetTick>
 80032e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032e4:	e008      	b.n	80032f8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032e6:	f7ff fa57 	bl	8002798 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d901      	bls.n	80032f8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	e06d      	b.n	80033d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032f8:	4b29      	ldr	r3, [pc, #164]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003300:	2b00      	cmp	r3, #0
 8003302:	d1f0      	bne.n	80032e6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6a1b      	ldr	r3, [r3, #32]
 8003308:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800330c:	d108      	bne.n	8003320 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800330e:	4b24      	ldr	r3, [pc, #144]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	4921      	ldr	r1, [pc, #132]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 800331c:	4313      	orrs	r3, r2
 800331e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003320:	4b1f      	ldr	r3, [pc, #124]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a19      	ldr	r1, [r3, #32]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003330:	430b      	orrs	r3, r1
 8003332:	491b      	ldr	r1, [pc, #108]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 8003334:	4313      	orrs	r3, r2
 8003336:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003338:	4b1b      	ldr	r3, [pc, #108]	@ (80033a8 <HAL_RCC_OscConfig+0x4cc>)
 800333a:	2201      	movs	r2, #1
 800333c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800333e:	f7ff fa2b 	bl	8002798 <HAL_GetTick>
 8003342:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003344:	e008      	b.n	8003358 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003346:	f7ff fa27 	bl	8002798 <HAL_GetTick>
 800334a:	4602      	mov	r2, r0
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	1ad3      	subs	r3, r2, r3
 8003350:	2b02      	cmp	r3, #2
 8003352:	d901      	bls.n	8003358 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003354:	2303      	movs	r3, #3
 8003356:	e03d      	b.n	80033d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003358:	4b11      	ldr	r3, [pc, #68]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d0f0      	beq.n	8003346 <HAL_RCC_OscConfig+0x46a>
 8003364:	e035      	b.n	80033d2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003366:	4b10      	ldr	r3, [pc, #64]	@ (80033a8 <HAL_RCC_OscConfig+0x4cc>)
 8003368:	2200      	movs	r2, #0
 800336a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800336c:	f7ff fa14 	bl	8002798 <HAL_GetTick>
 8003370:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003372:	e008      	b.n	8003386 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003374:	f7ff fa10 	bl	8002798 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	2b02      	cmp	r3, #2
 8003380:	d901      	bls.n	8003386 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e026      	b.n	80033d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003386:	4b06      	ldr	r3, [pc, #24]	@ (80033a0 <HAL_RCC_OscConfig+0x4c4>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1f0      	bne.n	8003374 <HAL_RCC_OscConfig+0x498>
 8003392:	e01e      	b.n	80033d2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	69db      	ldr	r3, [r3, #28]
 8003398:	2b01      	cmp	r3, #1
 800339a:	d107      	bne.n	80033ac <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e019      	b.n	80033d4 <HAL_RCC_OscConfig+0x4f8>
 80033a0:	40021000 	.word	0x40021000
 80033a4:	40007000 	.word	0x40007000
 80033a8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033ac:	4b0b      	ldr	r3, [pc, #44]	@ (80033dc <HAL_RCC_OscConfig+0x500>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a1b      	ldr	r3, [r3, #32]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d106      	bne.n	80033ce <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d001      	beq.n	80033d2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e000      	b.n	80033d4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3718      	adds	r7, #24
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	40021000 	.word	0x40021000

080033e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d101      	bne.n	80033f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e0d0      	b.n	8003596 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033f4:	4b6a      	ldr	r3, [pc, #424]	@ (80035a0 <HAL_RCC_ClockConfig+0x1c0>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0307 	and.w	r3, r3, #7
 80033fc:	683a      	ldr	r2, [r7, #0]
 80033fe:	429a      	cmp	r2, r3
 8003400:	d910      	bls.n	8003424 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003402:	4b67      	ldr	r3, [pc, #412]	@ (80035a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f023 0207 	bic.w	r2, r3, #7
 800340a:	4965      	ldr	r1, [pc, #404]	@ (80035a0 <HAL_RCC_ClockConfig+0x1c0>)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	4313      	orrs	r3, r2
 8003410:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003412:	4b63      	ldr	r3, [pc, #396]	@ (80035a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0307 	and.w	r3, r3, #7
 800341a:	683a      	ldr	r2, [r7, #0]
 800341c:	429a      	cmp	r2, r3
 800341e:	d001      	beq.n	8003424 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e0b8      	b.n	8003596 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0302 	and.w	r3, r3, #2
 800342c:	2b00      	cmp	r3, #0
 800342e:	d020      	beq.n	8003472 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0304 	and.w	r3, r3, #4
 8003438:	2b00      	cmp	r3, #0
 800343a:	d005      	beq.n	8003448 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800343c:	4b59      	ldr	r3, [pc, #356]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	4a58      	ldr	r2, [pc, #352]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003442:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003446:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0308 	and.w	r3, r3, #8
 8003450:	2b00      	cmp	r3, #0
 8003452:	d005      	beq.n	8003460 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003454:	4b53      	ldr	r3, [pc, #332]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	4a52      	ldr	r2, [pc, #328]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 800345a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800345e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003460:	4b50      	ldr	r3, [pc, #320]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	494d      	ldr	r1, [pc, #308]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 800346e:	4313      	orrs	r3, r2
 8003470:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0301 	and.w	r3, r3, #1
 800347a:	2b00      	cmp	r3, #0
 800347c:	d040      	beq.n	8003500 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	2b01      	cmp	r3, #1
 8003484:	d107      	bne.n	8003496 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003486:	4b47      	ldr	r3, [pc, #284]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d115      	bne.n	80034be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e07f      	b.n	8003596 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	2b02      	cmp	r3, #2
 800349c:	d107      	bne.n	80034ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800349e:	4b41      	ldr	r3, [pc, #260]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d109      	bne.n	80034be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e073      	b.n	8003596 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ae:	4b3d      	ldr	r3, [pc, #244]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0302 	and.w	r3, r3, #2
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d101      	bne.n	80034be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e06b      	b.n	8003596 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034be:	4b39      	ldr	r3, [pc, #228]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f023 0203 	bic.w	r2, r3, #3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	4936      	ldr	r1, [pc, #216]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034d0:	f7ff f962 	bl	8002798 <HAL_GetTick>
 80034d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034d6:	e00a      	b.n	80034ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034d8:	f7ff f95e 	bl	8002798 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d901      	bls.n	80034ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e053      	b.n	8003596 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ee:	4b2d      	ldr	r3, [pc, #180]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f003 020c 	and.w	r2, r3, #12
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d1eb      	bne.n	80034d8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003500:	4b27      	ldr	r3, [pc, #156]	@ (80035a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0307 	and.w	r3, r3, #7
 8003508:	683a      	ldr	r2, [r7, #0]
 800350a:	429a      	cmp	r2, r3
 800350c:	d210      	bcs.n	8003530 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800350e:	4b24      	ldr	r3, [pc, #144]	@ (80035a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f023 0207 	bic.w	r2, r3, #7
 8003516:	4922      	ldr	r1, [pc, #136]	@ (80035a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	4313      	orrs	r3, r2
 800351c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800351e:	4b20      	ldr	r3, [pc, #128]	@ (80035a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0307 	and.w	r3, r3, #7
 8003526:	683a      	ldr	r2, [r7, #0]
 8003528:	429a      	cmp	r2, r3
 800352a:	d001      	beq.n	8003530 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e032      	b.n	8003596 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0304 	and.w	r3, r3, #4
 8003538:	2b00      	cmp	r3, #0
 800353a:	d008      	beq.n	800354e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800353c:	4b19      	ldr	r3, [pc, #100]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	4916      	ldr	r1, [pc, #88]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 800354a:	4313      	orrs	r3, r2
 800354c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0308 	and.w	r3, r3, #8
 8003556:	2b00      	cmp	r3, #0
 8003558:	d009      	beq.n	800356e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800355a:	4b12      	ldr	r3, [pc, #72]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	691b      	ldr	r3, [r3, #16]
 8003566:	00db      	lsls	r3, r3, #3
 8003568:	490e      	ldr	r1, [pc, #56]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 800356a:	4313      	orrs	r3, r2
 800356c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800356e:	f000 f821 	bl	80035b4 <HAL_RCC_GetSysClockFreq>
 8003572:	4602      	mov	r2, r0
 8003574:	4b0b      	ldr	r3, [pc, #44]	@ (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	091b      	lsrs	r3, r3, #4
 800357a:	f003 030f 	and.w	r3, r3, #15
 800357e:	490a      	ldr	r1, [pc, #40]	@ (80035a8 <HAL_RCC_ClockConfig+0x1c8>)
 8003580:	5ccb      	ldrb	r3, [r1, r3]
 8003582:	fa22 f303 	lsr.w	r3, r2, r3
 8003586:	4a09      	ldr	r2, [pc, #36]	@ (80035ac <HAL_RCC_ClockConfig+0x1cc>)
 8003588:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800358a:	4b09      	ldr	r3, [pc, #36]	@ (80035b0 <HAL_RCC_ClockConfig+0x1d0>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4618      	mov	r0, r3
 8003590:	f7ff f8c0 	bl	8002714 <HAL_InitTick>

  return HAL_OK;
 8003594:	2300      	movs	r3, #0
}
 8003596:	4618      	mov	r0, r3
 8003598:	3710      	adds	r7, #16
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	40022000 	.word	0x40022000
 80035a4:	40021000 	.word	0x40021000
 80035a8:	08005ec0 	.word	0x08005ec0
 80035ac:	20000000 	.word	0x20000000
 80035b0:	20000014 	.word	0x20000014

080035b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b087      	sub	sp, #28
 80035b8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035ba:	2300      	movs	r3, #0
 80035bc:	60fb      	str	r3, [r7, #12]
 80035be:	2300      	movs	r3, #0
 80035c0:	60bb      	str	r3, [r7, #8]
 80035c2:	2300      	movs	r3, #0
 80035c4:	617b      	str	r3, [r7, #20]
 80035c6:	2300      	movs	r3, #0
 80035c8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80035ca:	2300      	movs	r3, #0
 80035cc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035ce:	4b1e      	ldr	r3, [pc, #120]	@ (8003648 <HAL_RCC_GetSysClockFreq+0x94>)
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f003 030c 	and.w	r3, r3, #12
 80035da:	2b04      	cmp	r3, #4
 80035dc:	d002      	beq.n	80035e4 <HAL_RCC_GetSysClockFreq+0x30>
 80035de:	2b08      	cmp	r3, #8
 80035e0:	d003      	beq.n	80035ea <HAL_RCC_GetSysClockFreq+0x36>
 80035e2:	e027      	b.n	8003634 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035e4:	4b19      	ldr	r3, [pc, #100]	@ (800364c <HAL_RCC_GetSysClockFreq+0x98>)
 80035e6:	613b      	str	r3, [r7, #16]
      break;
 80035e8:	e027      	b.n	800363a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	0c9b      	lsrs	r3, r3, #18
 80035ee:	f003 030f 	and.w	r3, r3, #15
 80035f2:	4a17      	ldr	r2, [pc, #92]	@ (8003650 <HAL_RCC_GetSysClockFreq+0x9c>)
 80035f4:	5cd3      	ldrb	r3, [r2, r3]
 80035f6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d010      	beq.n	8003624 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003602:	4b11      	ldr	r3, [pc, #68]	@ (8003648 <HAL_RCC_GetSysClockFreq+0x94>)
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	0c5b      	lsrs	r3, r3, #17
 8003608:	f003 0301 	and.w	r3, r3, #1
 800360c:	4a11      	ldr	r2, [pc, #68]	@ (8003654 <HAL_RCC_GetSysClockFreq+0xa0>)
 800360e:	5cd3      	ldrb	r3, [r2, r3]
 8003610:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a0d      	ldr	r2, [pc, #52]	@ (800364c <HAL_RCC_GetSysClockFreq+0x98>)
 8003616:	fb03 f202 	mul.w	r2, r3, r2
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003620:	617b      	str	r3, [r7, #20]
 8003622:	e004      	b.n	800362e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a0c      	ldr	r2, [pc, #48]	@ (8003658 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003628:	fb02 f303 	mul.w	r3, r2, r3
 800362c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	613b      	str	r3, [r7, #16]
      break;
 8003632:	e002      	b.n	800363a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003634:	4b05      	ldr	r3, [pc, #20]	@ (800364c <HAL_RCC_GetSysClockFreq+0x98>)
 8003636:	613b      	str	r3, [r7, #16]
      break;
 8003638:	bf00      	nop
    }
  }
  return sysclockfreq;
 800363a:	693b      	ldr	r3, [r7, #16]
}
 800363c:	4618      	mov	r0, r3
 800363e:	371c      	adds	r7, #28
 8003640:	46bd      	mov	sp, r7
 8003642:	bc80      	pop	{r7}
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	40021000 	.word	0x40021000
 800364c:	007a1200 	.word	0x007a1200
 8003650:	08005ed8 	.word	0x08005ed8
 8003654:	08005ee8 	.word	0x08005ee8
 8003658:	003d0900 	.word	0x003d0900

0800365c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800365c:	b480      	push	{r7}
 800365e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003660:	4b02      	ldr	r3, [pc, #8]	@ (800366c <HAL_RCC_GetHCLKFreq+0x10>)
 8003662:	681b      	ldr	r3, [r3, #0]
}
 8003664:	4618      	mov	r0, r3
 8003666:	46bd      	mov	sp, r7
 8003668:	bc80      	pop	{r7}
 800366a:	4770      	bx	lr
 800366c:	20000000 	.word	0x20000000

08003670 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003674:	f7ff fff2 	bl	800365c <HAL_RCC_GetHCLKFreq>
 8003678:	4602      	mov	r2, r0
 800367a:	4b05      	ldr	r3, [pc, #20]	@ (8003690 <HAL_RCC_GetPCLK1Freq+0x20>)
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	0a1b      	lsrs	r3, r3, #8
 8003680:	f003 0307 	and.w	r3, r3, #7
 8003684:	4903      	ldr	r1, [pc, #12]	@ (8003694 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003686:	5ccb      	ldrb	r3, [r1, r3]
 8003688:	fa22 f303 	lsr.w	r3, r2, r3
}
 800368c:	4618      	mov	r0, r3
 800368e:	bd80      	pop	{r7, pc}
 8003690:	40021000 	.word	0x40021000
 8003694:	08005ed0 	.word	0x08005ed0

08003698 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800369c:	f7ff ffde 	bl	800365c <HAL_RCC_GetHCLKFreq>
 80036a0:	4602      	mov	r2, r0
 80036a2:	4b05      	ldr	r3, [pc, #20]	@ (80036b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	0adb      	lsrs	r3, r3, #11
 80036a8:	f003 0307 	and.w	r3, r3, #7
 80036ac:	4903      	ldr	r1, [pc, #12]	@ (80036bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80036ae:	5ccb      	ldrb	r3, [r1, r3]
 80036b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	40021000 	.word	0x40021000
 80036bc:	08005ed0 	.word	0x08005ed0

080036c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b085      	sub	sp, #20
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80036c8:	4b0a      	ldr	r3, [pc, #40]	@ (80036f4 <RCC_Delay+0x34>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a0a      	ldr	r2, [pc, #40]	@ (80036f8 <RCC_Delay+0x38>)
 80036ce:	fba2 2303 	umull	r2, r3, r2, r3
 80036d2:	0a5b      	lsrs	r3, r3, #9
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	fb02 f303 	mul.w	r3, r2, r3
 80036da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80036dc:	bf00      	nop
  }
  while (Delay --);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	1e5a      	subs	r2, r3, #1
 80036e2:	60fa      	str	r2, [r7, #12]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d1f9      	bne.n	80036dc <RCC_Delay+0x1c>
}
 80036e8:	bf00      	nop
 80036ea:	bf00      	nop
 80036ec:	3714      	adds	r7, #20
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bc80      	pop	{r7}
 80036f2:	4770      	bx	lr
 80036f4:	20000000 	.word	0x20000000
 80036f8:	10624dd3 	.word	0x10624dd3

080036fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d101      	bne.n	800370e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e041      	b.n	8003792 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003714:	b2db      	uxtb	r3, r3
 8003716:	2b00      	cmp	r3, #0
 8003718:	d106      	bne.n	8003728 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f7fe faa2 	bl	8001c6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2202      	movs	r2, #2
 800372c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	3304      	adds	r3, #4
 8003738:	4619      	mov	r1, r3
 800373a:	4610      	mov	r0, r2
 800373c:	f000 f992 	bl	8003a64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2201      	movs	r2, #1
 800378c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003790:	2300      	movs	r3, #0
}
 8003792:	4618      	mov	r0, r3
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
	...

0800379c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
 80037a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d109      	bne.n	80037c0 <HAL_TIM_PWM_Start+0x24>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	bf14      	ite	ne
 80037b8:	2301      	movne	r3, #1
 80037ba:	2300      	moveq	r3, #0
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	e022      	b.n	8003806 <HAL_TIM_PWM_Start+0x6a>
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	2b04      	cmp	r3, #4
 80037c4:	d109      	bne.n	80037da <HAL_TIM_PWM_Start+0x3e>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	bf14      	ite	ne
 80037d2:	2301      	movne	r3, #1
 80037d4:	2300      	moveq	r3, #0
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	e015      	b.n	8003806 <HAL_TIM_PWM_Start+0x6a>
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	2b08      	cmp	r3, #8
 80037de:	d109      	bne.n	80037f4 <HAL_TIM_PWM_Start+0x58>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	bf14      	ite	ne
 80037ec:	2301      	movne	r3, #1
 80037ee:	2300      	moveq	r3, #0
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	e008      	b.n	8003806 <HAL_TIM_PWM_Start+0x6a>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	bf14      	ite	ne
 8003800:	2301      	movne	r3, #1
 8003802:	2300      	moveq	r3, #0
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b00      	cmp	r3, #0
 8003808:	d001      	beq.n	800380e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e05e      	b.n	80038cc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d104      	bne.n	800381e <HAL_TIM_PWM_Start+0x82>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2202      	movs	r2, #2
 8003818:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800381c:	e013      	b.n	8003846 <HAL_TIM_PWM_Start+0xaa>
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	2b04      	cmp	r3, #4
 8003822:	d104      	bne.n	800382e <HAL_TIM_PWM_Start+0x92>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2202      	movs	r2, #2
 8003828:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800382c:	e00b      	b.n	8003846 <HAL_TIM_PWM_Start+0xaa>
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	2b08      	cmp	r3, #8
 8003832:	d104      	bne.n	800383e <HAL_TIM_PWM_Start+0xa2>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2202      	movs	r2, #2
 8003838:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800383c:	e003      	b.n	8003846 <HAL_TIM_PWM_Start+0xaa>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2202      	movs	r2, #2
 8003842:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2201      	movs	r2, #1
 800384c:	6839      	ldr	r1, [r7, #0]
 800384e:	4618      	mov	r0, r3
 8003850:	f000 fafe 	bl	8003e50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a1e      	ldr	r2, [pc, #120]	@ (80038d4 <HAL_TIM_PWM_Start+0x138>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d107      	bne.n	800386e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800386c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a18      	ldr	r2, [pc, #96]	@ (80038d4 <HAL_TIM_PWM_Start+0x138>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d00e      	beq.n	8003896 <HAL_TIM_PWM_Start+0xfa>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003880:	d009      	beq.n	8003896 <HAL_TIM_PWM_Start+0xfa>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a14      	ldr	r2, [pc, #80]	@ (80038d8 <HAL_TIM_PWM_Start+0x13c>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d004      	beq.n	8003896 <HAL_TIM_PWM_Start+0xfa>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a12      	ldr	r2, [pc, #72]	@ (80038dc <HAL_TIM_PWM_Start+0x140>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d111      	bne.n	80038ba <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	f003 0307 	and.w	r3, r3, #7
 80038a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2b06      	cmp	r3, #6
 80038a6:	d010      	beq.n	80038ca <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f042 0201 	orr.w	r2, r2, #1
 80038b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038b8:	e007      	b.n	80038ca <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f042 0201 	orr.w	r2, r2, #1
 80038c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3710      	adds	r7, #16
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	40012c00 	.word	0x40012c00
 80038d8:	40000400 	.word	0x40000400
 80038dc:	40000800 	.word	0x40000800

080038e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b086      	sub	sp, #24
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	60b9      	str	r1, [r7, #8]
 80038ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038ec:	2300      	movs	r3, #0
 80038ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d101      	bne.n	80038fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80038fa:	2302      	movs	r3, #2
 80038fc:	e0ae      	b.n	8003a5c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2b0c      	cmp	r3, #12
 800390a:	f200 809f 	bhi.w	8003a4c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800390e:	a201      	add	r2, pc, #4	@ (adr r2, 8003914 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003914:	08003949 	.word	0x08003949
 8003918:	08003a4d 	.word	0x08003a4d
 800391c:	08003a4d 	.word	0x08003a4d
 8003920:	08003a4d 	.word	0x08003a4d
 8003924:	08003989 	.word	0x08003989
 8003928:	08003a4d 	.word	0x08003a4d
 800392c:	08003a4d 	.word	0x08003a4d
 8003930:	08003a4d 	.word	0x08003a4d
 8003934:	080039cb 	.word	0x080039cb
 8003938:	08003a4d 	.word	0x08003a4d
 800393c:	08003a4d 	.word	0x08003a4d
 8003940:	08003a4d 	.word	0x08003a4d
 8003944:	08003a0b 	.word	0x08003a0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68b9      	ldr	r1, [r7, #8]
 800394e:	4618      	mov	r0, r3
 8003950:	f000 f8f6 	bl	8003b40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	699a      	ldr	r2, [r3, #24]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f042 0208 	orr.w	r2, r2, #8
 8003962:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	699a      	ldr	r2, [r3, #24]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f022 0204 	bic.w	r2, r2, #4
 8003972:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	6999      	ldr	r1, [r3, #24]
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	691a      	ldr	r2, [r3, #16]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	430a      	orrs	r2, r1
 8003984:	619a      	str	r2, [r3, #24]
      break;
 8003986:	e064      	b.n	8003a52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	68b9      	ldr	r1, [r7, #8]
 800398e:	4618      	mov	r0, r3
 8003990:	f000 f93c 	bl	8003c0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	699a      	ldr	r2, [r3, #24]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	699a      	ldr	r2, [r3, #24]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	6999      	ldr	r1, [r3, #24]
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	021a      	lsls	r2, r3, #8
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	430a      	orrs	r2, r1
 80039c6:	619a      	str	r2, [r3, #24]
      break;
 80039c8:	e043      	b.n	8003a52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	68b9      	ldr	r1, [r7, #8]
 80039d0:	4618      	mov	r0, r3
 80039d2:	f000 f985 	bl	8003ce0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	69da      	ldr	r2, [r3, #28]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f042 0208 	orr.w	r2, r2, #8
 80039e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	69da      	ldr	r2, [r3, #28]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f022 0204 	bic.w	r2, r2, #4
 80039f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	69d9      	ldr	r1, [r3, #28]
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	691a      	ldr	r2, [r3, #16]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	430a      	orrs	r2, r1
 8003a06:	61da      	str	r2, [r3, #28]
      break;
 8003a08:	e023      	b.n	8003a52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	68b9      	ldr	r1, [r7, #8]
 8003a10:	4618      	mov	r0, r3
 8003a12:	f000 f9cf 	bl	8003db4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	69da      	ldr	r2, [r3, #28]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	69da      	ldr	r2, [r3, #28]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	69d9      	ldr	r1, [r3, #28]
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	691b      	ldr	r3, [r3, #16]
 8003a40:	021a      	lsls	r2, r3, #8
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	430a      	orrs	r2, r1
 8003a48:	61da      	str	r2, [r3, #28]
      break;
 8003a4a:	e002      	b.n	8003a52 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	75fb      	strb	r3, [r7, #23]
      break;
 8003a50:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003a5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3718      	adds	r7, #24
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b085      	sub	sp, #20
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a2f      	ldr	r2, [pc, #188]	@ (8003b34 <TIM_Base_SetConfig+0xd0>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d00b      	beq.n	8003a94 <TIM_Base_SetConfig+0x30>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a82:	d007      	beq.n	8003a94 <TIM_Base_SetConfig+0x30>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	4a2c      	ldr	r2, [pc, #176]	@ (8003b38 <TIM_Base_SetConfig+0xd4>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d003      	beq.n	8003a94 <TIM_Base_SetConfig+0x30>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	4a2b      	ldr	r2, [pc, #172]	@ (8003b3c <TIM_Base_SetConfig+0xd8>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d108      	bne.n	8003aa6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	68fa      	ldr	r2, [r7, #12]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a22      	ldr	r2, [pc, #136]	@ (8003b34 <TIM_Base_SetConfig+0xd0>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d00b      	beq.n	8003ac6 <TIM_Base_SetConfig+0x62>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ab4:	d007      	beq.n	8003ac6 <TIM_Base_SetConfig+0x62>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a1f      	ldr	r2, [pc, #124]	@ (8003b38 <TIM_Base_SetConfig+0xd4>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d003      	beq.n	8003ac6 <TIM_Base_SetConfig+0x62>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a1e      	ldr	r2, [pc, #120]	@ (8003b3c <TIM_Base_SetConfig+0xd8>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d108      	bne.n	8003ad8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003acc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	689a      	ldr	r2, [r3, #8]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	4a0d      	ldr	r2, [pc, #52]	@ (8003b34 <TIM_Base_SetConfig+0xd0>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d103      	bne.n	8003b0c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	691a      	ldr	r2, [r3, #16]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	691b      	ldr	r3, [r3, #16]
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d005      	beq.n	8003b2a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	f023 0201 	bic.w	r2, r3, #1
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	611a      	str	r2, [r3, #16]
  }
}
 8003b2a:	bf00      	nop
 8003b2c:	3714      	adds	r7, #20
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bc80      	pop	{r7}
 8003b32:	4770      	bx	lr
 8003b34:	40012c00 	.word	0x40012c00
 8003b38:	40000400 	.word	0x40000400
 8003b3c:	40000800 	.word	0x40000800

08003b40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b087      	sub	sp, #28
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a1b      	ldr	r3, [r3, #32]
 8003b4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a1b      	ldr	r3, [r3, #32]
 8003b54:	f023 0201 	bic.w	r2, r3, #1
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f023 0303 	bic.w	r3, r3, #3
 8003b76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	68fa      	ldr	r2, [r7, #12]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	f023 0302 	bic.w	r3, r3, #2
 8003b88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	697a      	ldr	r2, [r7, #20]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4a1c      	ldr	r2, [pc, #112]	@ (8003c08 <TIM_OC1_SetConfig+0xc8>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d10c      	bne.n	8003bb6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	f023 0308 	bic.w	r3, r3, #8
 8003ba2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	697a      	ldr	r2, [r7, #20]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	f023 0304 	bic.w	r3, r3, #4
 8003bb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a13      	ldr	r2, [pc, #76]	@ (8003c08 <TIM_OC1_SetConfig+0xc8>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d111      	bne.n	8003be2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003bcc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	693a      	ldr	r2, [r7, #16]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	693a      	ldr	r2, [r7, #16]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	693a      	ldr	r2, [r7, #16]
 8003be6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	68fa      	ldr	r2, [r7, #12]
 8003bec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	685a      	ldr	r2, [r3, #4]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	697a      	ldr	r2, [r7, #20]
 8003bfa:	621a      	str	r2, [r3, #32]
}
 8003bfc:	bf00      	nop
 8003bfe:	371c      	adds	r7, #28
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bc80      	pop	{r7}
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop
 8003c08:	40012c00 	.word	0x40012c00

08003c0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b087      	sub	sp, #28
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6a1b      	ldr	r3, [r3, #32]
 8003c1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a1b      	ldr	r3, [r3, #32]
 8003c20:	f023 0210 	bic.w	r2, r3, #16
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	699b      	ldr	r3, [r3, #24]
 8003c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	021b      	lsls	r3, r3, #8
 8003c4a:	68fa      	ldr	r2, [r7, #12]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	f023 0320 	bic.w	r3, r3, #32
 8003c56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	011b      	lsls	r3, r3, #4
 8003c5e:	697a      	ldr	r2, [r7, #20]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	4a1d      	ldr	r2, [pc, #116]	@ (8003cdc <TIM_OC2_SetConfig+0xd0>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d10d      	bne.n	8003c88 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	011b      	lsls	r3, r3, #4
 8003c7a:	697a      	ldr	r2, [r7, #20]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c86:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	4a14      	ldr	r2, [pc, #80]	@ (8003cdc <TIM_OC2_SetConfig+0xd0>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d113      	bne.n	8003cb8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003c9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	693a      	ldr	r2, [r7, #16]
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	699b      	ldr	r3, [r3, #24]
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	693a      	ldr	r2, [r7, #16]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	693a      	ldr	r2, [r7, #16]
 8003cbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	68fa      	ldr	r2, [r7, #12]
 8003cc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	685a      	ldr	r2, [r3, #4]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	697a      	ldr	r2, [r7, #20]
 8003cd0:	621a      	str	r2, [r3, #32]
}
 8003cd2:	bf00      	nop
 8003cd4:	371c      	adds	r7, #28
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bc80      	pop	{r7}
 8003cda:	4770      	bx	lr
 8003cdc:	40012c00 	.word	0x40012c00

08003ce0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b087      	sub	sp, #28
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a1b      	ldr	r3, [r3, #32]
 8003cee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6a1b      	ldr	r3, [r3, #32]
 8003cf4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	69db      	ldr	r3, [r3, #28]
 8003d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f023 0303 	bic.w	r3, r3, #3
 8003d16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	68fa      	ldr	r2, [r7, #12]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003d28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	021b      	lsls	r3, r3, #8
 8003d30:	697a      	ldr	r2, [r7, #20]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a1d      	ldr	r2, [pc, #116]	@ (8003db0 <TIM_OC3_SetConfig+0xd0>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d10d      	bne.n	8003d5a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003d44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	021b      	lsls	r3, r3, #8
 8003d4c:	697a      	ldr	r2, [r7, #20]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003d58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a14      	ldr	r2, [pc, #80]	@ (8003db0 <TIM_OC3_SetConfig+0xd0>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d113      	bne.n	8003d8a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003d68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	695b      	ldr	r3, [r3, #20]
 8003d76:	011b      	lsls	r3, r3, #4
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	699b      	ldr	r3, [r3, #24]
 8003d82:	011b      	lsls	r3, r3, #4
 8003d84:	693a      	ldr	r2, [r7, #16]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	693a      	ldr	r2, [r7, #16]
 8003d8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	685a      	ldr	r2, [r3, #4]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	697a      	ldr	r2, [r7, #20]
 8003da2:	621a      	str	r2, [r3, #32]
}
 8003da4:	bf00      	nop
 8003da6:	371c      	adds	r7, #28
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bc80      	pop	{r7}
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	40012c00 	.word	0x40012c00

08003db4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b087      	sub	sp, #28
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a1b      	ldr	r3, [r3, #32]
 8003dc2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6a1b      	ldr	r3, [r3, #32]
 8003dc8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	69db      	ldr	r3, [r3, #28]
 8003dda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003de2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	021b      	lsls	r3, r3, #8
 8003df2:	68fa      	ldr	r2, [r7, #12]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003dfe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	031b      	lsls	r3, r3, #12
 8003e06:	693a      	ldr	r2, [r7, #16]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	4a0f      	ldr	r2, [pc, #60]	@ (8003e4c <TIM_OC4_SetConfig+0x98>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d109      	bne.n	8003e28 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	695b      	ldr	r3, [r3, #20]
 8003e20:	019b      	lsls	r3, r3, #6
 8003e22:	697a      	ldr	r2, [r7, #20]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	697a      	ldr	r2, [r7, #20]
 8003e2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	68fa      	ldr	r2, [r7, #12]
 8003e32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	685a      	ldr	r2, [r3, #4]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	693a      	ldr	r2, [r7, #16]
 8003e40:	621a      	str	r2, [r3, #32]
}
 8003e42:	bf00      	nop
 8003e44:	371c      	adds	r7, #28
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bc80      	pop	{r7}
 8003e4a:	4770      	bx	lr
 8003e4c:	40012c00 	.word	0x40012c00

08003e50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b087      	sub	sp, #28
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	f003 031f 	and.w	r3, r3, #31
 8003e62:	2201      	movs	r2, #1
 8003e64:	fa02 f303 	lsl.w	r3, r2, r3
 8003e68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6a1a      	ldr	r2, [r3, #32]
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	43db      	mvns	r3, r3
 8003e72:	401a      	ands	r2, r3
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6a1a      	ldr	r2, [r3, #32]
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	f003 031f 	and.w	r3, r3, #31
 8003e82:	6879      	ldr	r1, [r7, #4]
 8003e84:	fa01 f303 	lsl.w	r3, r1, r3
 8003e88:	431a      	orrs	r2, r3
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	621a      	str	r2, [r3, #32]
}
 8003e8e:	bf00      	nop
 8003e90:	371c      	adds	r7, #28
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bc80      	pop	{r7}
 8003e96:	4770      	bx	lr

08003e98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b085      	sub	sp, #20
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d101      	bne.n	8003eb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003eac:	2302      	movs	r3, #2
 8003eae:	e046      	b.n	8003f3e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2202      	movs	r2, #2
 8003ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ed6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	68fa      	ldr	r2, [r7, #12]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	68fa      	ldr	r2, [r7, #12]
 8003ee8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a16      	ldr	r2, [pc, #88]	@ (8003f48 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d00e      	beq.n	8003f12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003efc:	d009      	beq.n	8003f12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a12      	ldr	r2, [pc, #72]	@ (8003f4c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d004      	beq.n	8003f12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a10      	ldr	r2, [pc, #64]	@ (8003f50 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d10c      	bne.n	8003f2c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	68ba      	ldr	r2, [r7, #8]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	68ba      	ldr	r2, [r7, #8]
 8003f2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3714      	adds	r7, #20
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bc80      	pop	{r7}
 8003f46:	4770      	bx	lr
 8003f48:	40012c00 	.word	0x40012c00
 8003f4c:	40000400 	.word	0x40000400
 8003f50:	40000800 	.word	0x40000800

08003f54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d101      	bne.n	8003f66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e042      	b.n	8003fec <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d106      	bne.n	8003f80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f7fd fee0 	bl	8001d40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2224      	movs	r2, #36	@ 0x24
 8003f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68da      	ldr	r2, [r3, #12]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f000 fdb7 	bl	8004b0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	691a      	ldr	r2, [r3, #16]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003fac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	695a      	ldr	r2, [r3, #20]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003fbc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	68da      	ldr	r2, [r3, #12]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003fcc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2220      	movs	r2, #32
 8003fd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2220      	movs	r2, #32
 8003fe0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003fea:	2300      	movs	r3, #0
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3708      	adds	r7, #8
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}

08003ff4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b08a      	sub	sp, #40	@ 0x28
 8003ff8:	af02      	add	r7, sp, #8
 8003ffa:	60f8      	str	r0, [r7, #12]
 8003ffc:	60b9      	str	r1, [r7, #8]
 8003ffe:	603b      	str	r3, [r7, #0]
 8004000:	4613      	mov	r3, r2
 8004002:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004004:	2300      	movs	r3, #0
 8004006:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800400e:	b2db      	uxtb	r3, r3
 8004010:	2b20      	cmp	r3, #32
 8004012:	d175      	bne.n	8004100 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d002      	beq.n	8004020 <HAL_UART_Transmit+0x2c>
 800401a:	88fb      	ldrh	r3, [r7, #6]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d101      	bne.n	8004024 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e06e      	b.n	8004102 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2200      	movs	r2, #0
 8004028:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2221      	movs	r2, #33	@ 0x21
 800402e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004032:	f7fe fbb1 	bl	8002798 <HAL_GetTick>
 8004036:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	88fa      	ldrh	r2, [r7, #6]
 800403c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	88fa      	ldrh	r2, [r7, #6]
 8004042:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800404c:	d108      	bne.n	8004060 <HAL_UART_Transmit+0x6c>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d104      	bne.n	8004060 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004056:	2300      	movs	r3, #0
 8004058:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	61bb      	str	r3, [r7, #24]
 800405e:	e003      	b.n	8004068 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004064:	2300      	movs	r3, #0
 8004066:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004068:	e02e      	b.n	80040c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	9300      	str	r3, [sp, #0]
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	2200      	movs	r2, #0
 8004072:	2180      	movs	r1, #128	@ 0x80
 8004074:	68f8      	ldr	r0, [r7, #12]
 8004076:	f000 fb1c 	bl	80046b2 <UART_WaitOnFlagUntilTimeout>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d005      	beq.n	800408c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2220      	movs	r2, #32
 8004084:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	e03a      	b.n	8004102 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d10b      	bne.n	80040aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	881b      	ldrh	r3, [r3, #0]
 8004096:	461a      	mov	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	3302      	adds	r3, #2
 80040a6:	61bb      	str	r3, [r7, #24]
 80040a8:	e007      	b.n	80040ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	781a      	ldrb	r2, [r3, #0]
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	3301      	adds	r3, #1
 80040b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040be:	b29b      	uxth	r3, r3
 80040c0:	3b01      	subs	r3, #1
 80040c2:	b29a      	uxth	r2, r3
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d1cb      	bne.n	800406a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	9300      	str	r3, [sp, #0]
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	2200      	movs	r2, #0
 80040da:	2140      	movs	r1, #64	@ 0x40
 80040dc:	68f8      	ldr	r0, [r7, #12]
 80040de:	f000 fae8 	bl	80046b2 <UART_WaitOnFlagUntilTimeout>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d005      	beq.n	80040f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2220      	movs	r2, #32
 80040ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80040f0:	2303      	movs	r3, #3
 80040f2:	e006      	b.n	8004102 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2220      	movs	r2, #32
 80040f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80040fc:	2300      	movs	r3, #0
 80040fe:	e000      	b.n	8004102 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004100:	2302      	movs	r3, #2
  }
}
 8004102:	4618      	mov	r0, r3
 8004104:	3720      	adds	r7, #32
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}

0800410a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800410a:	b580      	push	{r7, lr}
 800410c:	b084      	sub	sp, #16
 800410e:	af00      	add	r7, sp, #0
 8004110:	60f8      	str	r0, [r7, #12]
 8004112:	60b9      	str	r1, [r7, #8]
 8004114:	4613      	mov	r3, r2
 8004116:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800411e:	b2db      	uxtb	r3, r3
 8004120:	2b20      	cmp	r3, #32
 8004122:	d112      	bne.n	800414a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d002      	beq.n	8004130 <HAL_UART_Receive_IT+0x26>
 800412a:	88fb      	ldrh	r3, [r7, #6]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d101      	bne.n	8004134 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e00b      	b.n	800414c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2200      	movs	r2, #0
 8004138:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800413a:	88fb      	ldrh	r3, [r7, #6]
 800413c:	461a      	mov	r2, r3
 800413e:	68b9      	ldr	r1, [r7, #8]
 8004140:	68f8      	ldr	r0, [r7, #12]
 8004142:	f000 fb0f 	bl	8004764 <UART_Start_Receive_IT>
 8004146:	4603      	mov	r3, r0
 8004148:	e000      	b.n	800414c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800414a:	2302      	movs	r3, #2
  }
}
 800414c:	4618      	mov	r0, r3
 800414e:	3710      	adds	r7, #16
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}

08004154 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b0ba      	sub	sp, #232	@ 0xe8
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	695b      	ldr	r3, [r3, #20]
 8004176:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800417a:	2300      	movs	r3, #0
 800417c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004180:	2300      	movs	r3, #0
 8004182:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800418a:	f003 030f 	and.w	r3, r3, #15
 800418e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004192:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004196:	2b00      	cmp	r3, #0
 8004198:	d10f      	bne.n	80041ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800419a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800419e:	f003 0320 	and.w	r3, r3, #32
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d009      	beq.n	80041ba <HAL_UART_IRQHandler+0x66>
 80041a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041aa:	f003 0320 	and.w	r3, r3, #32
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d003      	beq.n	80041ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 fbec 	bl	8004990 <UART_Receive_IT>
      return;
 80041b8:	e25b      	b.n	8004672 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80041ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80041be:	2b00      	cmp	r3, #0
 80041c0:	f000 80de 	beq.w	8004380 <HAL_UART_IRQHandler+0x22c>
 80041c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041c8:	f003 0301 	and.w	r3, r3, #1
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d106      	bne.n	80041de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80041d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041d4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80041d8:	2b00      	cmp	r3, #0
 80041da:	f000 80d1 	beq.w	8004380 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80041de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041e2:	f003 0301 	and.w	r3, r3, #1
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00b      	beq.n	8004202 <HAL_UART_IRQHandler+0xae>
 80041ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d005      	beq.n	8004202 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041fa:	f043 0201 	orr.w	r2, r3, #1
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004206:	f003 0304 	and.w	r3, r3, #4
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00b      	beq.n	8004226 <HAL_UART_IRQHandler+0xd2>
 800420e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004212:	f003 0301 	and.w	r3, r3, #1
 8004216:	2b00      	cmp	r3, #0
 8004218:	d005      	beq.n	8004226 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800421e:	f043 0202 	orr.w	r2, r3, #2
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800422a:	f003 0302 	and.w	r3, r3, #2
 800422e:	2b00      	cmp	r3, #0
 8004230:	d00b      	beq.n	800424a <HAL_UART_IRQHandler+0xf6>
 8004232:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004236:	f003 0301 	and.w	r3, r3, #1
 800423a:	2b00      	cmp	r3, #0
 800423c:	d005      	beq.n	800424a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004242:	f043 0204 	orr.w	r2, r3, #4
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800424a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800424e:	f003 0308 	and.w	r3, r3, #8
 8004252:	2b00      	cmp	r3, #0
 8004254:	d011      	beq.n	800427a <HAL_UART_IRQHandler+0x126>
 8004256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800425a:	f003 0320 	and.w	r3, r3, #32
 800425e:	2b00      	cmp	r3, #0
 8004260:	d105      	bne.n	800426e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004262:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004266:	f003 0301 	and.w	r3, r3, #1
 800426a:	2b00      	cmp	r3, #0
 800426c:	d005      	beq.n	800427a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004272:	f043 0208 	orr.w	r2, r3, #8
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800427e:	2b00      	cmp	r3, #0
 8004280:	f000 81f2 	beq.w	8004668 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004288:	f003 0320 	and.w	r3, r3, #32
 800428c:	2b00      	cmp	r3, #0
 800428e:	d008      	beq.n	80042a2 <HAL_UART_IRQHandler+0x14e>
 8004290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004294:	f003 0320 	and.w	r3, r3, #32
 8004298:	2b00      	cmp	r3, #0
 800429a:	d002      	beq.n	80042a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 fb77 	bl	8004990 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	695b      	ldr	r3, [r3, #20]
 80042a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	bf14      	ite	ne
 80042b0:	2301      	movne	r3, #1
 80042b2:	2300      	moveq	r3, #0
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042be:	f003 0308 	and.w	r3, r3, #8
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d103      	bne.n	80042ce <HAL_UART_IRQHandler+0x17a>
 80042c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d04f      	beq.n	800436e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f000 fa81 	bl	80047d6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	695b      	ldr	r3, [r3, #20]
 80042da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d041      	beq.n	8004366 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	3314      	adds	r3, #20
 80042e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042f0:	e853 3f00 	ldrex	r3, [r3]
 80042f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80042f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004300:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	3314      	adds	r3, #20
 800430a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800430e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004312:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004316:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800431a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800431e:	e841 2300 	strex	r3, r2, [r1]
 8004322:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004326:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1d9      	bne.n	80042e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004332:	2b00      	cmp	r3, #0
 8004334:	d013      	beq.n	800435e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800433a:	4a7e      	ldr	r2, [pc, #504]	@ (8004534 <HAL_UART_IRQHandler+0x3e0>)
 800433c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004342:	4618      	mov	r0, r3
 8004344:	f7fe fb9e 	bl	8002a84 <HAL_DMA_Abort_IT>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d016      	beq.n	800437c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004352:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004358:	4610      	mov	r0, r2
 800435a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800435c:	e00e      	b.n	800437c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f000 f993 	bl	800468a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004364:	e00a      	b.n	800437c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f98f 	bl	800468a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800436c:	e006      	b.n	800437c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f000 f98b 	bl	800468a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800437a:	e175      	b.n	8004668 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800437c:	bf00      	nop
    return;
 800437e:	e173      	b.n	8004668 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004384:	2b01      	cmp	r3, #1
 8004386:	f040 814f 	bne.w	8004628 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800438a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800438e:	f003 0310 	and.w	r3, r3, #16
 8004392:	2b00      	cmp	r3, #0
 8004394:	f000 8148 	beq.w	8004628 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004398:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800439c:	f003 0310 	and.w	r3, r3, #16
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 8141 	beq.w	8004628 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80043a6:	2300      	movs	r3, #0
 80043a8:	60bb      	str	r3, [r7, #8]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	60bb      	str	r3, [r7, #8]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	60bb      	str	r3, [r7, #8]
 80043ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	695b      	ldr	r3, [r3, #20]
 80043c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	f000 80b6 	beq.w	8004538 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80043d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f000 8145 	beq.w	800466c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80043e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043ea:	429a      	cmp	r2, r3
 80043ec:	f080 813e 	bcs.w	800466c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	2b20      	cmp	r3, #32
 8004400:	f000 8088 	beq.w	8004514 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	330c      	adds	r3, #12
 800440a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800440e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004412:	e853 3f00 	ldrex	r3, [r3]
 8004416:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800441a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800441e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004422:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	330c      	adds	r3, #12
 800442c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004430:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004434:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004438:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800443c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004440:	e841 2300 	strex	r3, r2, [r1]
 8004444:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004448:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1d9      	bne.n	8004404 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	3314      	adds	r3, #20
 8004456:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004458:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800445a:	e853 3f00 	ldrex	r3, [r3]
 800445e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004460:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004462:	f023 0301 	bic.w	r3, r3, #1
 8004466:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	3314      	adds	r3, #20
 8004470:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004474:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004478:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800447a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800447c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004480:	e841 2300 	strex	r3, r2, [r1]
 8004484:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004486:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004488:	2b00      	cmp	r3, #0
 800448a:	d1e1      	bne.n	8004450 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	3314      	adds	r3, #20
 8004492:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004494:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004496:	e853 3f00 	ldrex	r3, [r3]
 800449a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800449c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800449e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	3314      	adds	r3, #20
 80044ac:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80044b0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80044b2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80044b6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80044b8:	e841 2300 	strex	r3, r2, [r1]
 80044bc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80044be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d1e3      	bne.n	800448c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2220      	movs	r2, #32
 80044c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	330c      	adds	r3, #12
 80044d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044dc:	e853 3f00 	ldrex	r3, [r3]
 80044e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044e4:	f023 0310 	bic.w	r3, r3, #16
 80044e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	330c      	adds	r3, #12
 80044f2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80044f6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80044f8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80044fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044fe:	e841 2300 	strex	r3, r2, [r1]
 8004502:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004504:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004506:	2b00      	cmp	r3, #0
 8004508:	d1e3      	bne.n	80044d2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800450e:	4618      	mov	r0, r3
 8004510:	f7fe fa7d 	bl	8002a0e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2202      	movs	r2, #2
 8004518:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004522:	b29b      	uxth	r3, r3
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	b29b      	uxth	r3, r3
 8004528:	4619      	mov	r1, r3
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 f8b6 	bl	800469c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004530:	e09c      	b.n	800466c <HAL_UART_IRQHandler+0x518>
 8004532:	bf00      	nop
 8004534:	0800489b 	.word	0x0800489b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004540:	b29b      	uxth	r3, r3
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800454c:	b29b      	uxth	r3, r3
 800454e:	2b00      	cmp	r3, #0
 8004550:	f000 808e 	beq.w	8004670 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004554:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004558:	2b00      	cmp	r3, #0
 800455a:	f000 8089 	beq.w	8004670 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	330c      	adds	r3, #12
 8004564:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004568:	e853 3f00 	ldrex	r3, [r3]
 800456c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800456e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004570:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004574:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	330c      	adds	r3, #12
 800457e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004582:	647a      	str	r2, [r7, #68]	@ 0x44
 8004584:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004586:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004588:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800458a:	e841 2300 	strex	r3, r2, [r1]
 800458e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004590:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004592:	2b00      	cmp	r3, #0
 8004594:	d1e3      	bne.n	800455e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	3314      	adds	r3, #20
 800459c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800459e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a0:	e853 3f00 	ldrex	r3, [r3]
 80045a4:	623b      	str	r3, [r7, #32]
   return(result);
 80045a6:	6a3b      	ldr	r3, [r7, #32]
 80045a8:	f023 0301 	bic.w	r3, r3, #1
 80045ac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	3314      	adds	r3, #20
 80045b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80045ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80045bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80045c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045c2:	e841 2300 	strex	r3, r2, [r1]
 80045c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80045c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d1e3      	bne.n	8004596 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2220      	movs	r2, #32
 80045d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	330c      	adds	r3, #12
 80045e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	e853 3f00 	ldrex	r3, [r3]
 80045ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f023 0310 	bic.w	r3, r3, #16
 80045f2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	330c      	adds	r3, #12
 80045fc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004600:	61fa      	str	r2, [r7, #28]
 8004602:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004604:	69b9      	ldr	r1, [r7, #24]
 8004606:	69fa      	ldr	r2, [r7, #28]
 8004608:	e841 2300 	strex	r3, r2, [r1]
 800460c:	617b      	str	r3, [r7, #20]
   return(result);
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d1e3      	bne.n	80045dc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2202      	movs	r2, #2
 8004618:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800461a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800461e:	4619      	mov	r1, r3
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f000 f83b 	bl	800469c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004626:	e023      	b.n	8004670 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800462c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004630:	2b00      	cmp	r3, #0
 8004632:	d009      	beq.n	8004648 <HAL_UART_IRQHandler+0x4f4>
 8004634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004638:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800463c:	2b00      	cmp	r3, #0
 800463e:	d003      	beq.n	8004648 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f000 f93e 	bl	80048c2 <UART_Transmit_IT>
    return;
 8004646:	e014      	b.n	8004672 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800464c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004650:	2b00      	cmp	r3, #0
 8004652:	d00e      	beq.n	8004672 <HAL_UART_IRQHandler+0x51e>
 8004654:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800465c:	2b00      	cmp	r3, #0
 800465e:	d008      	beq.n	8004672 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f000 f97d 	bl	8004960 <UART_EndTransmit_IT>
    return;
 8004666:	e004      	b.n	8004672 <HAL_UART_IRQHandler+0x51e>
    return;
 8004668:	bf00      	nop
 800466a:	e002      	b.n	8004672 <HAL_UART_IRQHandler+0x51e>
      return;
 800466c:	bf00      	nop
 800466e:	e000      	b.n	8004672 <HAL_UART_IRQHandler+0x51e>
      return;
 8004670:	bf00      	nop
  }
}
 8004672:	37e8      	adds	r7, #232	@ 0xe8
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	bc80      	pop	{r7}
 8004688:	4770      	bx	lr

0800468a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800468a:	b480      	push	{r7}
 800468c:	b083      	sub	sp, #12
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004692:	bf00      	nop
 8004694:	370c      	adds	r7, #12
 8004696:	46bd      	mov	sp, r7
 8004698:	bc80      	pop	{r7}
 800469a:	4770      	bx	lr

0800469c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	460b      	mov	r3, r1
 80046a6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80046a8:	bf00      	nop
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bc80      	pop	{r7}
 80046b0:	4770      	bx	lr

080046b2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80046b2:	b580      	push	{r7, lr}
 80046b4:	b086      	sub	sp, #24
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	60f8      	str	r0, [r7, #12]
 80046ba:	60b9      	str	r1, [r7, #8]
 80046bc:	603b      	str	r3, [r7, #0]
 80046be:	4613      	mov	r3, r2
 80046c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046c2:	e03b      	b.n	800473c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046c4:	6a3b      	ldr	r3, [r7, #32]
 80046c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046ca:	d037      	beq.n	800473c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046cc:	f7fe f864 	bl	8002798 <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	6a3a      	ldr	r2, [r7, #32]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d302      	bcc.n	80046e2 <UART_WaitOnFlagUntilTimeout+0x30>
 80046dc:	6a3b      	ldr	r3, [r7, #32]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d101      	bne.n	80046e6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e03a      	b.n	800475c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	f003 0304 	and.w	r3, r3, #4
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d023      	beq.n	800473c <UART_WaitOnFlagUntilTimeout+0x8a>
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	2b80      	cmp	r3, #128	@ 0x80
 80046f8:	d020      	beq.n	800473c <UART_WaitOnFlagUntilTimeout+0x8a>
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	2b40      	cmp	r3, #64	@ 0x40
 80046fe:	d01d      	beq.n	800473c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f003 0308 	and.w	r3, r3, #8
 800470a:	2b08      	cmp	r3, #8
 800470c:	d116      	bne.n	800473c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800470e:	2300      	movs	r3, #0
 8004710:	617b      	str	r3, [r7, #20]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	617b      	str	r3, [r7, #20]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	617b      	str	r3, [r7, #20]
 8004722:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004724:	68f8      	ldr	r0, [r7, #12]
 8004726:	f000 f856 	bl	80047d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2208      	movs	r2, #8
 800472e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e00f      	b.n	800475c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	4013      	ands	r3, r2
 8004746:	68ba      	ldr	r2, [r7, #8]
 8004748:	429a      	cmp	r2, r3
 800474a:	bf0c      	ite	eq
 800474c:	2301      	moveq	r3, #1
 800474e:	2300      	movne	r3, #0
 8004750:	b2db      	uxtb	r3, r3
 8004752:	461a      	mov	r2, r3
 8004754:	79fb      	ldrb	r3, [r7, #7]
 8004756:	429a      	cmp	r2, r3
 8004758:	d0b4      	beq.n	80046c4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800475a:	2300      	movs	r3, #0
}
 800475c:	4618      	mov	r0, r3
 800475e:	3718      	adds	r7, #24
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}

08004764 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004764:	b480      	push	{r7}
 8004766:	b085      	sub	sp, #20
 8004768:	af00      	add	r7, sp, #0
 800476a:	60f8      	str	r0, [r7, #12]
 800476c:	60b9      	str	r1, [r7, #8]
 800476e:	4613      	mov	r3, r2
 8004770:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	88fa      	ldrh	r2, [r7, #6]
 800477c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	88fa      	ldrh	r2, [r7, #6]
 8004782:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2200      	movs	r2, #0
 8004788:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2222      	movs	r2, #34	@ 0x22
 800478e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	691b      	ldr	r3, [r3, #16]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d007      	beq.n	80047aa <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	68da      	ldr	r2, [r3, #12]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047a8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	695a      	ldr	r2, [r3, #20]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f042 0201 	orr.w	r2, r2, #1
 80047b8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	68da      	ldr	r2, [r3, #12]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f042 0220 	orr.w	r2, r2, #32
 80047c8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80047ca:	2300      	movs	r3, #0
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3714      	adds	r7, #20
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bc80      	pop	{r7}
 80047d4:	4770      	bx	lr

080047d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80047d6:	b480      	push	{r7}
 80047d8:	b095      	sub	sp, #84	@ 0x54
 80047da:	af00      	add	r7, sp, #0
 80047dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	330c      	adds	r3, #12
 80047e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047e8:	e853 3f00 	ldrex	r3, [r3]
 80047ec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80047ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80047f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	330c      	adds	r3, #12
 80047fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047fe:	643a      	str	r2, [r7, #64]	@ 0x40
 8004800:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004802:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004804:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004806:	e841 2300 	strex	r3, r2, [r1]
 800480a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800480c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800480e:	2b00      	cmp	r3, #0
 8004810:	d1e5      	bne.n	80047de <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	3314      	adds	r3, #20
 8004818:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800481a:	6a3b      	ldr	r3, [r7, #32]
 800481c:	e853 3f00 	ldrex	r3, [r3]
 8004820:	61fb      	str	r3, [r7, #28]
   return(result);
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	f023 0301 	bic.w	r3, r3, #1
 8004828:	64bb      	str	r3, [r7, #72]	@ 0x48
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	3314      	adds	r3, #20
 8004830:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004832:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004834:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004836:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004838:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800483a:	e841 2300 	strex	r3, r2, [r1]
 800483e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1e5      	bne.n	8004812 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800484a:	2b01      	cmp	r3, #1
 800484c:	d119      	bne.n	8004882 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	330c      	adds	r3, #12
 8004854:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	e853 3f00 	ldrex	r3, [r3]
 800485c:	60bb      	str	r3, [r7, #8]
   return(result);
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	f023 0310 	bic.w	r3, r3, #16
 8004864:	647b      	str	r3, [r7, #68]	@ 0x44
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	330c      	adds	r3, #12
 800486c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800486e:	61ba      	str	r2, [r7, #24]
 8004870:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004872:	6979      	ldr	r1, [r7, #20]
 8004874:	69ba      	ldr	r2, [r7, #24]
 8004876:	e841 2300 	strex	r3, r2, [r1]
 800487a:	613b      	str	r3, [r7, #16]
   return(result);
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d1e5      	bne.n	800484e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2220      	movs	r2, #32
 8004886:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004890:	bf00      	nop
 8004892:	3754      	adds	r7, #84	@ 0x54
 8004894:	46bd      	mov	sp, r7
 8004896:	bc80      	pop	{r7}
 8004898:	4770      	bx	lr

0800489a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800489a:	b580      	push	{r7, lr}
 800489c:	b084      	sub	sp, #16
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2200      	movs	r2, #0
 80048ac:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2200      	movs	r2, #0
 80048b2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f7ff fee8 	bl	800468a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048ba:	bf00      	nop
 80048bc:	3710      	adds	r7, #16
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}

080048c2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80048c2:	b480      	push	{r7}
 80048c4:	b085      	sub	sp, #20
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	2b21      	cmp	r3, #33	@ 0x21
 80048d4:	d13e      	bne.n	8004954 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048de:	d114      	bne.n	800490a <UART_Transmit_IT+0x48>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	691b      	ldr	r3, [r3, #16]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d110      	bne.n	800490a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a1b      	ldr	r3, [r3, #32]
 80048ec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	881b      	ldrh	r3, [r3, #0]
 80048f2:	461a      	mov	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048fc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a1b      	ldr	r3, [r3, #32]
 8004902:	1c9a      	adds	r2, r3, #2
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	621a      	str	r2, [r3, #32]
 8004908:	e008      	b.n	800491c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a1b      	ldr	r3, [r3, #32]
 800490e:	1c59      	adds	r1, r3, #1
 8004910:	687a      	ldr	r2, [r7, #4]
 8004912:	6211      	str	r1, [r2, #32]
 8004914:	781a      	ldrb	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004920:	b29b      	uxth	r3, r3
 8004922:	3b01      	subs	r3, #1
 8004924:	b29b      	uxth	r3, r3
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	4619      	mov	r1, r3
 800492a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800492c:	2b00      	cmp	r3, #0
 800492e:	d10f      	bne.n	8004950 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	68da      	ldr	r2, [r3, #12]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800493e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68da      	ldr	r2, [r3, #12]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800494e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004950:	2300      	movs	r3, #0
 8004952:	e000      	b.n	8004956 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004954:	2302      	movs	r3, #2
  }
}
 8004956:	4618      	mov	r0, r3
 8004958:	3714      	adds	r7, #20
 800495a:	46bd      	mov	sp, r7
 800495c:	bc80      	pop	{r7}
 800495e:	4770      	bx	lr

08004960 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b082      	sub	sp, #8
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68da      	ldr	r2, [r3, #12]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004976:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2220      	movs	r2, #32
 800497c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f7ff fe79 	bl	8004678 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004986:	2300      	movs	r3, #0
}
 8004988:	4618      	mov	r0, r3
 800498a:	3708      	adds	r7, #8
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b08c      	sub	sp, #48	@ 0x30
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	2b22      	cmp	r3, #34	@ 0x22
 80049a2:	f040 80ae 	bne.w	8004b02 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049ae:	d117      	bne.n	80049e0 <UART_Receive_IT+0x50>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	691b      	ldr	r3, [r3, #16]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d113      	bne.n	80049e0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80049b8:	2300      	movs	r3, #0
 80049ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049c0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049ce:	b29a      	uxth	r2, r3
 80049d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049d2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049d8:	1c9a      	adds	r2, r3, #2
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	629a      	str	r2, [r3, #40]	@ 0x28
 80049de:	e026      	b.n	8004a2e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80049e6:	2300      	movs	r3, #0
 80049e8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049f2:	d007      	beq.n	8004a04 <UART_Receive_IT+0x74>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d10a      	bne.n	8004a12 <UART_Receive_IT+0x82>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	691b      	ldr	r3, [r3, #16]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d106      	bne.n	8004a12 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	b2da      	uxtb	r2, r3
 8004a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a0e:	701a      	strb	r2, [r3, #0]
 8004a10:	e008      	b.n	8004a24 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a1e:	b2da      	uxtb	r2, r3
 8004a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a22:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a28:	1c5a      	adds	r2, r3, #1
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	3b01      	subs	r3, #1
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d15d      	bne.n	8004afe <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68da      	ldr	r2, [r3, #12]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f022 0220 	bic.w	r2, r2, #32
 8004a50:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	68da      	ldr	r2, [r3, #12]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a60:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	695a      	ldr	r2, [r3, #20]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f022 0201 	bic.w	r2, r2, #1
 8004a70:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2220      	movs	r2, #32
 8004a76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d135      	bne.n	8004af4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	330c      	adds	r3, #12
 8004a94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	e853 3f00 	ldrex	r3, [r3]
 8004a9c:	613b      	str	r3, [r7, #16]
   return(result);
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	f023 0310 	bic.w	r3, r3, #16
 8004aa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	330c      	adds	r3, #12
 8004aac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aae:	623a      	str	r2, [r7, #32]
 8004ab0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab2:	69f9      	ldr	r1, [r7, #28]
 8004ab4:	6a3a      	ldr	r2, [r7, #32]
 8004ab6:	e841 2300 	strex	r3, r2, [r1]
 8004aba:	61bb      	str	r3, [r7, #24]
   return(result);
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d1e5      	bne.n	8004a8e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0310 	and.w	r3, r3, #16
 8004acc:	2b10      	cmp	r3, #16
 8004ace:	d10a      	bne.n	8004ae6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	60fb      	str	r3, [r7, #12]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	60fb      	str	r3, [r7, #12]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	60fb      	str	r3, [r7, #12]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004aea:	4619      	mov	r1, r3
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	f7ff fdd5 	bl	800469c <HAL_UARTEx_RxEventCallback>
 8004af2:	e002      	b.n	8004afa <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004af4:	6878      	ldr	r0, [r7, #4]
 8004af6:	f7fc fcc7 	bl	8001488 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004afa:	2300      	movs	r3, #0
 8004afc:	e002      	b.n	8004b04 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004afe:	2300      	movs	r3, #0
 8004b00:	e000      	b.n	8004b04 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004b02:	2302      	movs	r3, #2
  }
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3730      	adds	r7, #48	@ 0x30
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	691b      	ldr	r3, [r3, #16]
 8004b1a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	68da      	ldr	r2, [r3, #12]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	430a      	orrs	r2, r1
 8004b28:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	689a      	ldr	r2, [r3, #8]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	431a      	orrs	r2, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	695b      	ldr	r3, [r3, #20]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004b46:	f023 030c 	bic.w	r3, r3, #12
 8004b4a:	687a      	ldr	r2, [r7, #4]
 8004b4c:	6812      	ldr	r2, [r2, #0]
 8004b4e:	68b9      	ldr	r1, [r7, #8]
 8004b50:	430b      	orrs	r3, r1
 8004b52:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	695b      	ldr	r3, [r3, #20]
 8004b5a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	699a      	ldr	r2, [r3, #24]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	430a      	orrs	r2, r1
 8004b68:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a2c      	ldr	r2, [pc, #176]	@ (8004c20 <UART_SetConfig+0x114>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d103      	bne.n	8004b7c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004b74:	f7fe fd90 	bl	8003698 <HAL_RCC_GetPCLK2Freq>
 8004b78:	60f8      	str	r0, [r7, #12]
 8004b7a:	e002      	b.n	8004b82 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004b7c:	f7fe fd78 	bl	8003670 <HAL_RCC_GetPCLK1Freq>
 8004b80:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b82:	68fa      	ldr	r2, [r7, #12]
 8004b84:	4613      	mov	r3, r2
 8004b86:	009b      	lsls	r3, r3, #2
 8004b88:	4413      	add	r3, r2
 8004b8a:	009a      	lsls	r2, r3, #2
 8004b8c:	441a      	add	r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	009b      	lsls	r3, r3, #2
 8004b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b98:	4a22      	ldr	r2, [pc, #136]	@ (8004c24 <UART_SetConfig+0x118>)
 8004b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b9e:	095b      	lsrs	r3, r3, #5
 8004ba0:	0119      	lsls	r1, r3, #4
 8004ba2:	68fa      	ldr	r2, [r7, #12]
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	4413      	add	r3, r2
 8004baa:	009a      	lsls	r2, r3, #2
 8004bac:	441a      	add	r2, r3
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8004c24 <UART_SetConfig+0x118>)
 8004bba:	fba3 0302 	umull	r0, r3, r3, r2
 8004bbe:	095b      	lsrs	r3, r3, #5
 8004bc0:	2064      	movs	r0, #100	@ 0x64
 8004bc2:	fb00 f303 	mul.w	r3, r0, r3
 8004bc6:	1ad3      	subs	r3, r2, r3
 8004bc8:	011b      	lsls	r3, r3, #4
 8004bca:	3332      	adds	r3, #50	@ 0x32
 8004bcc:	4a15      	ldr	r2, [pc, #84]	@ (8004c24 <UART_SetConfig+0x118>)
 8004bce:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd2:	095b      	lsrs	r3, r3, #5
 8004bd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004bd8:	4419      	add	r1, r3
 8004bda:	68fa      	ldr	r2, [r7, #12]
 8004bdc:	4613      	mov	r3, r2
 8004bde:	009b      	lsls	r3, r3, #2
 8004be0:	4413      	add	r3, r2
 8004be2:	009a      	lsls	r2, r3, #2
 8004be4:	441a      	add	r2, r3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	fbb2 f2f3 	udiv	r2, r2, r3
 8004bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8004c24 <UART_SetConfig+0x118>)
 8004bf2:	fba3 0302 	umull	r0, r3, r3, r2
 8004bf6:	095b      	lsrs	r3, r3, #5
 8004bf8:	2064      	movs	r0, #100	@ 0x64
 8004bfa:	fb00 f303 	mul.w	r3, r0, r3
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	011b      	lsls	r3, r3, #4
 8004c02:	3332      	adds	r3, #50	@ 0x32
 8004c04:	4a07      	ldr	r2, [pc, #28]	@ (8004c24 <UART_SetConfig+0x118>)
 8004c06:	fba2 2303 	umull	r2, r3, r2, r3
 8004c0a:	095b      	lsrs	r3, r3, #5
 8004c0c:	f003 020f 	and.w	r2, r3, #15
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	440a      	add	r2, r1
 8004c16:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004c18:	bf00      	nop
 8004c1a:	3710      	adds	r7, #16
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	40013800 	.word	0x40013800
 8004c24:	51eb851f 	.word	0x51eb851f

08004c28 <siprintf>:
 8004c28:	b40e      	push	{r1, r2, r3}
 8004c2a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004c2e:	b510      	push	{r4, lr}
 8004c30:	2400      	movs	r4, #0
 8004c32:	b09d      	sub	sp, #116	@ 0x74
 8004c34:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004c36:	9002      	str	r0, [sp, #8]
 8004c38:	9006      	str	r0, [sp, #24]
 8004c3a:	9107      	str	r1, [sp, #28]
 8004c3c:	9104      	str	r1, [sp, #16]
 8004c3e:	4809      	ldr	r0, [pc, #36]	@ (8004c64 <siprintf+0x3c>)
 8004c40:	4909      	ldr	r1, [pc, #36]	@ (8004c68 <siprintf+0x40>)
 8004c42:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c46:	9105      	str	r1, [sp, #20]
 8004c48:	6800      	ldr	r0, [r0, #0]
 8004c4a:	a902      	add	r1, sp, #8
 8004c4c:	9301      	str	r3, [sp, #4]
 8004c4e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004c50:	f000 f9d2 	bl	8004ff8 <_svfiprintf_r>
 8004c54:	9b02      	ldr	r3, [sp, #8]
 8004c56:	701c      	strb	r4, [r3, #0]
 8004c58:	b01d      	add	sp, #116	@ 0x74
 8004c5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c5e:	b003      	add	sp, #12
 8004c60:	4770      	bx	lr
 8004c62:	bf00      	nop
 8004c64:	2000001c 	.word	0x2000001c
 8004c68:	ffff0208 	.word	0xffff0208

08004c6c <memset>:
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	4402      	add	r2, r0
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d100      	bne.n	8004c76 <memset+0xa>
 8004c74:	4770      	bx	lr
 8004c76:	f803 1b01 	strb.w	r1, [r3], #1
 8004c7a:	e7f9      	b.n	8004c70 <memset+0x4>

08004c7c <strchr>:
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	b2c9      	uxtb	r1, r1
 8004c80:	4618      	mov	r0, r3
 8004c82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c86:	b112      	cbz	r2, 8004c8e <strchr+0x12>
 8004c88:	428a      	cmp	r2, r1
 8004c8a:	d1f9      	bne.n	8004c80 <strchr+0x4>
 8004c8c:	4770      	bx	lr
 8004c8e:	2900      	cmp	r1, #0
 8004c90:	bf18      	it	ne
 8004c92:	2000      	movne	r0, #0
 8004c94:	4770      	bx	lr

08004c96 <strncmp>:
 8004c96:	b510      	push	{r4, lr}
 8004c98:	b16a      	cbz	r2, 8004cb6 <strncmp+0x20>
 8004c9a:	3901      	subs	r1, #1
 8004c9c:	1884      	adds	r4, r0, r2
 8004c9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ca2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d103      	bne.n	8004cb2 <strncmp+0x1c>
 8004caa:	42a0      	cmp	r0, r4
 8004cac:	d001      	beq.n	8004cb2 <strncmp+0x1c>
 8004cae:	2a00      	cmp	r2, #0
 8004cb0:	d1f5      	bne.n	8004c9e <strncmp+0x8>
 8004cb2:	1ad0      	subs	r0, r2, r3
 8004cb4:	bd10      	pop	{r4, pc}
 8004cb6:	4610      	mov	r0, r2
 8004cb8:	e7fc      	b.n	8004cb4 <strncmp+0x1e>

08004cba <strncpy>:
 8004cba:	4603      	mov	r3, r0
 8004cbc:	b510      	push	{r4, lr}
 8004cbe:	3901      	subs	r1, #1
 8004cc0:	b132      	cbz	r2, 8004cd0 <strncpy+0x16>
 8004cc2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004cc6:	3a01      	subs	r2, #1
 8004cc8:	f803 4b01 	strb.w	r4, [r3], #1
 8004ccc:	2c00      	cmp	r4, #0
 8004cce:	d1f7      	bne.n	8004cc0 <strncpy+0x6>
 8004cd0:	2100      	movs	r1, #0
 8004cd2:	441a      	add	r2, r3
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d100      	bne.n	8004cda <strncpy+0x20>
 8004cd8:	bd10      	pop	{r4, pc}
 8004cda:	f803 1b01 	strb.w	r1, [r3], #1
 8004cde:	e7f9      	b.n	8004cd4 <strncpy+0x1a>

08004ce0 <__errno>:
 8004ce0:	4b01      	ldr	r3, [pc, #4]	@ (8004ce8 <__errno+0x8>)
 8004ce2:	6818      	ldr	r0, [r3, #0]
 8004ce4:	4770      	bx	lr
 8004ce6:	bf00      	nop
 8004ce8:	2000001c 	.word	0x2000001c

08004cec <__libc_init_array>:
 8004cec:	b570      	push	{r4, r5, r6, lr}
 8004cee:	2600      	movs	r6, #0
 8004cf0:	4d0c      	ldr	r5, [pc, #48]	@ (8004d24 <__libc_init_array+0x38>)
 8004cf2:	4c0d      	ldr	r4, [pc, #52]	@ (8004d28 <__libc_init_array+0x3c>)
 8004cf4:	1b64      	subs	r4, r4, r5
 8004cf6:	10a4      	asrs	r4, r4, #2
 8004cf8:	42a6      	cmp	r6, r4
 8004cfa:	d109      	bne.n	8004d10 <__libc_init_array+0x24>
 8004cfc:	f000 fc76 	bl	80055ec <_init>
 8004d00:	2600      	movs	r6, #0
 8004d02:	4d0a      	ldr	r5, [pc, #40]	@ (8004d2c <__libc_init_array+0x40>)
 8004d04:	4c0a      	ldr	r4, [pc, #40]	@ (8004d30 <__libc_init_array+0x44>)
 8004d06:	1b64      	subs	r4, r4, r5
 8004d08:	10a4      	asrs	r4, r4, #2
 8004d0a:	42a6      	cmp	r6, r4
 8004d0c:	d105      	bne.n	8004d1a <__libc_init_array+0x2e>
 8004d0e:	bd70      	pop	{r4, r5, r6, pc}
 8004d10:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d14:	4798      	blx	r3
 8004d16:	3601      	adds	r6, #1
 8004d18:	e7ee      	b.n	8004cf8 <__libc_init_array+0xc>
 8004d1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d1e:	4798      	blx	r3
 8004d20:	3601      	adds	r6, #1
 8004d22:	e7f2      	b.n	8004d0a <__libc_init_array+0x1e>
 8004d24:	08005f28 	.word	0x08005f28
 8004d28:	08005f28 	.word	0x08005f28
 8004d2c:	08005f28 	.word	0x08005f28
 8004d30:	08005f2c 	.word	0x08005f2c

08004d34 <__retarget_lock_acquire_recursive>:
 8004d34:	4770      	bx	lr

08004d36 <__retarget_lock_release_recursive>:
 8004d36:	4770      	bx	lr

08004d38 <memcpy>:
 8004d38:	440a      	add	r2, r1
 8004d3a:	4291      	cmp	r1, r2
 8004d3c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004d40:	d100      	bne.n	8004d44 <memcpy+0xc>
 8004d42:	4770      	bx	lr
 8004d44:	b510      	push	{r4, lr}
 8004d46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d4a:	4291      	cmp	r1, r2
 8004d4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d50:	d1f9      	bne.n	8004d46 <memcpy+0xe>
 8004d52:	bd10      	pop	{r4, pc}

08004d54 <_free_r>:
 8004d54:	b538      	push	{r3, r4, r5, lr}
 8004d56:	4605      	mov	r5, r0
 8004d58:	2900      	cmp	r1, #0
 8004d5a:	d040      	beq.n	8004dde <_free_r+0x8a>
 8004d5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d60:	1f0c      	subs	r4, r1, #4
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	bfb8      	it	lt
 8004d66:	18e4      	addlt	r4, r4, r3
 8004d68:	f000 f8de 	bl	8004f28 <__malloc_lock>
 8004d6c:	4a1c      	ldr	r2, [pc, #112]	@ (8004de0 <_free_r+0x8c>)
 8004d6e:	6813      	ldr	r3, [r2, #0]
 8004d70:	b933      	cbnz	r3, 8004d80 <_free_r+0x2c>
 8004d72:	6063      	str	r3, [r4, #4]
 8004d74:	6014      	str	r4, [r2, #0]
 8004d76:	4628      	mov	r0, r5
 8004d78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004d7c:	f000 b8da 	b.w	8004f34 <__malloc_unlock>
 8004d80:	42a3      	cmp	r3, r4
 8004d82:	d908      	bls.n	8004d96 <_free_r+0x42>
 8004d84:	6820      	ldr	r0, [r4, #0]
 8004d86:	1821      	adds	r1, r4, r0
 8004d88:	428b      	cmp	r3, r1
 8004d8a:	bf01      	itttt	eq
 8004d8c:	6819      	ldreq	r1, [r3, #0]
 8004d8e:	685b      	ldreq	r3, [r3, #4]
 8004d90:	1809      	addeq	r1, r1, r0
 8004d92:	6021      	streq	r1, [r4, #0]
 8004d94:	e7ed      	b.n	8004d72 <_free_r+0x1e>
 8004d96:	461a      	mov	r2, r3
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	b10b      	cbz	r3, 8004da0 <_free_r+0x4c>
 8004d9c:	42a3      	cmp	r3, r4
 8004d9e:	d9fa      	bls.n	8004d96 <_free_r+0x42>
 8004da0:	6811      	ldr	r1, [r2, #0]
 8004da2:	1850      	adds	r0, r2, r1
 8004da4:	42a0      	cmp	r0, r4
 8004da6:	d10b      	bne.n	8004dc0 <_free_r+0x6c>
 8004da8:	6820      	ldr	r0, [r4, #0]
 8004daa:	4401      	add	r1, r0
 8004dac:	1850      	adds	r0, r2, r1
 8004dae:	4283      	cmp	r3, r0
 8004db0:	6011      	str	r1, [r2, #0]
 8004db2:	d1e0      	bne.n	8004d76 <_free_r+0x22>
 8004db4:	6818      	ldr	r0, [r3, #0]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	4408      	add	r0, r1
 8004dba:	6010      	str	r0, [r2, #0]
 8004dbc:	6053      	str	r3, [r2, #4]
 8004dbe:	e7da      	b.n	8004d76 <_free_r+0x22>
 8004dc0:	d902      	bls.n	8004dc8 <_free_r+0x74>
 8004dc2:	230c      	movs	r3, #12
 8004dc4:	602b      	str	r3, [r5, #0]
 8004dc6:	e7d6      	b.n	8004d76 <_free_r+0x22>
 8004dc8:	6820      	ldr	r0, [r4, #0]
 8004dca:	1821      	adds	r1, r4, r0
 8004dcc:	428b      	cmp	r3, r1
 8004dce:	bf01      	itttt	eq
 8004dd0:	6819      	ldreq	r1, [r3, #0]
 8004dd2:	685b      	ldreq	r3, [r3, #4]
 8004dd4:	1809      	addeq	r1, r1, r0
 8004dd6:	6021      	streq	r1, [r4, #0]
 8004dd8:	6063      	str	r3, [r4, #4]
 8004dda:	6054      	str	r4, [r2, #4]
 8004ddc:	e7cb      	b.n	8004d76 <_free_r+0x22>
 8004dde:	bd38      	pop	{r3, r4, r5, pc}
 8004de0:	2000034c 	.word	0x2000034c

08004de4 <sbrk_aligned>:
 8004de4:	b570      	push	{r4, r5, r6, lr}
 8004de6:	4e0f      	ldr	r6, [pc, #60]	@ (8004e24 <sbrk_aligned+0x40>)
 8004de8:	460c      	mov	r4, r1
 8004dea:	6831      	ldr	r1, [r6, #0]
 8004dec:	4605      	mov	r5, r0
 8004dee:	b911      	cbnz	r1, 8004df6 <sbrk_aligned+0x12>
 8004df0:	f000 fba8 	bl	8005544 <_sbrk_r>
 8004df4:	6030      	str	r0, [r6, #0]
 8004df6:	4621      	mov	r1, r4
 8004df8:	4628      	mov	r0, r5
 8004dfa:	f000 fba3 	bl	8005544 <_sbrk_r>
 8004dfe:	1c43      	adds	r3, r0, #1
 8004e00:	d103      	bne.n	8004e0a <sbrk_aligned+0x26>
 8004e02:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004e06:	4620      	mov	r0, r4
 8004e08:	bd70      	pop	{r4, r5, r6, pc}
 8004e0a:	1cc4      	adds	r4, r0, #3
 8004e0c:	f024 0403 	bic.w	r4, r4, #3
 8004e10:	42a0      	cmp	r0, r4
 8004e12:	d0f8      	beq.n	8004e06 <sbrk_aligned+0x22>
 8004e14:	1a21      	subs	r1, r4, r0
 8004e16:	4628      	mov	r0, r5
 8004e18:	f000 fb94 	bl	8005544 <_sbrk_r>
 8004e1c:	3001      	adds	r0, #1
 8004e1e:	d1f2      	bne.n	8004e06 <sbrk_aligned+0x22>
 8004e20:	e7ef      	b.n	8004e02 <sbrk_aligned+0x1e>
 8004e22:	bf00      	nop
 8004e24:	20000348 	.word	0x20000348

08004e28 <_malloc_r>:
 8004e28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e2c:	1ccd      	adds	r5, r1, #3
 8004e2e:	f025 0503 	bic.w	r5, r5, #3
 8004e32:	3508      	adds	r5, #8
 8004e34:	2d0c      	cmp	r5, #12
 8004e36:	bf38      	it	cc
 8004e38:	250c      	movcc	r5, #12
 8004e3a:	2d00      	cmp	r5, #0
 8004e3c:	4606      	mov	r6, r0
 8004e3e:	db01      	blt.n	8004e44 <_malloc_r+0x1c>
 8004e40:	42a9      	cmp	r1, r5
 8004e42:	d904      	bls.n	8004e4e <_malloc_r+0x26>
 8004e44:	230c      	movs	r3, #12
 8004e46:	6033      	str	r3, [r6, #0]
 8004e48:	2000      	movs	r0, #0
 8004e4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004f24 <_malloc_r+0xfc>
 8004e52:	f000 f869 	bl	8004f28 <__malloc_lock>
 8004e56:	f8d8 3000 	ldr.w	r3, [r8]
 8004e5a:	461c      	mov	r4, r3
 8004e5c:	bb44      	cbnz	r4, 8004eb0 <_malloc_r+0x88>
 8004e5e:	4629      	mov	r1, r5
 8004e60:	4630      	mov	r0, r6
 8004e62:	f7ff ffbf 	bl	8004de4 <sbrk_aligned>
 8004e66:	1c43      	adds	r3, r0, #1
 8004e68:	4604      	mov	r4, r0
 8004e6a:	d158      	bne.n	8004f1e <_malloc_r+0xf6>
 8004e6c:	f8d8 4000 	ldr.w	r4, [r8]
 8004e70:	4627      	mov	r7, r4
 8004e72:	2f00      	cmp	r7, #0
 8004e74:	d143      	bne.n	8004efe <_malloc_r+0xd6>
 8004e76:	2c00      	cmp	r4, #0
 8004e78:	d04b      	beq.n	8004f12 <_malloc_r+0xea>
 8004e7a:	6823      	ldr	r3, [r4, #0]
 8004e7c:	4639      	mov	r1, r7
 8004e7e:	4630      	mov	r0, r6
 8004e80:	eb04 0903 	add.w	r9, r4, r3
 8004e84:	f000 fb5e 	bl	8005544 <_sbrk_r>
 8004e88:	4581      	cmp	r9, r0
 8004e8a:	d142      	bne.n	8004f12 <_malloc_r+0xea>
 8004e8c:	6821      	ldr	r1, [r4, #0]
 8004e8e:	4630      	mov	r0, r6
 8004e90:	1a6d      	subs	r5, r5, r1
 8004e92:	4629      	mov	r1, r5
 8004e94:	f7ff ffa6 	bl	8004de4 <sbrk_aligned>
 8004e98:	3001      	adds	r0, #1
 8004e9a:	d03a      	beq.n	8004f12 <_malloc_r+0xea>
 8004e9c:	6823      	ldr	r3, [r4, #0]
 8004e9e:	442b      	add	r3, r5
 8004ea0:	6023      	str	r3, [r4, #0]
 8004ea2:	f8d8 3000 	ldr.w	r3, [r8]
 8004ea6:	685a      	ldr	r2, [r3, #4]
 8004ea8:	bb62      	cbnz	r2, 8004f04 <_malloc_r+0xdc>
 8004eaa:	f8c8 7000 	str.w	r7, [r8]
 8004eae:	e00f      	b.n	8004ed0 <_malloc_r+0xa8>
 8004eb0:	6822      	ldr	r2, [r4, #0]
 8004eb2:	1b52      	subs	r2, r2, r5
 8004eb4:	d420      	bmi.n	8004ef8 <_malloc_r+0xd0>
 8004eb6:	2a0b      	cmp	r2, #11
 8004eb8:	d917      	bls.n	8004eea <_malloc_r+0xc2>
 8004eba:	1961      	adds	r1, r4, r5
 8004ebc:	42a3      	cmp	r3, r4
 8004ebe:	6025      	str	r5, [r4, #0]
 8004ec0:	bf18      	it	ne
 8004ec2:	6059      	strne	r1, [r3, #4]
 8004ec4:	6863      	ldr	r3, [r4, #4]
 8004ec6:	bf08      	it	eq
 8004ec8:	f8c8 1000 	streq.w	r1, [r8]
 8004ecc:	5162      	str	r2, [r4, r5]
 8004ece:	604b      	str	r3, [r1, #4]
 8004ed0:	4630      	mov	r0, r6
 8004ed2:	f000 f82f 	bl	8004f34 <__malloc_unlock>
 8004ed6:	f104 000b 	add.w	r0, r4, #11
 8004eda:	1d23      	adds	r3, r4, #4
 8004edc:	f020 0007 	bic.w	r0, r0, #7
 8004ee0:	1ac2      	subs	r2, r0, r3
 8004ee2:	bf1c      	itt	ne
 8004ee4:	1a1b      	subne	r3, r3, r0
 8004ee6:	50a3      	strne	r3, [r4, r2]
 8004ee8:	e7af      	b.n	8004e4a <_malloc_r+0x22>
 8004eea:	6862      	ldr	r2, [r4, #4]
 8004eec:	42a3      	cmp	r3, r4
 8004eee:	bf0c      	ite	eq
 8004ef0:	f8c8 2000 	streq.w	r2, [r8]
 8004ef4:	605a      	strne	r2, [r3, #4]
 8004ef6:	e7eb      	b.n	8004ed0 <_malloc_r+0xa8>
 8004ef8:	4623      	mov	r3, r4
 8004efa:	6864      	ldr	r4, [r4, #4]
 8004efc:	e7ae      	b.n	8004e5c <_malloc_r+0x34>
 8004efe:	463c      	mov	r4, r7
 8004f00:	687f      	ldr	r7, [r7, #4]
 8004f02:	e7b6      	b.n	8004e72 <_malloc_r+0x4a>
 8004f04:	461a      	mov	r2, r3
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	42a3      	cmp	r3, r4
 8004f0a:	d1fb      	bne.n	8004f04 <_malloc_r+0xdc>
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	6053      	str	r3, [r2, #4]
 8004f10:	e7de      	b.n	8004ed0 <_malloc_r+0xa8>
 8004f12:	230c      	movs	r3, #12
 8004f14:	4630      	mov	r0, r6
 8004f16:	6033      	str	r3, [r6, #0]
 8004f18:	f000 f80c 	bl	8004f34 <__malloc_unlock>
 8004f1c:	e794      	b.n	8004e48 <_malloc_r+0x20>
 8004f1e:	6005      	str	r5, [r0, #0]
 8004f20:	e7d6      	b.n	8004ed0 <_malloc_r+0xa8>
 8004f22:	bf00      	nop
 8004f24:	2000034c 	.word	0x2000034c

08004f28 <__malloc_lock>:
 8004f28:	4801      	ldr	r0, [pc, #4]	@ (8004f30 <__malloc_lock+0x8>)
 8004f2a:	f7ff bf03 	b.w	8004d34 <__retarget_lock_acquire_recursive>
 8004f2e:	bf00      	nop
 8004f30:	20000344 	.word	0x20000344

08004f34 <__malloc_unlock>:
 8004f34:	4801      	ldr	r0, [pc, #4]	@ (8004f3c <__malloc_unlock+0x8>)
 8004f36:	f7ff befe 	b.w	8004d36 <__retarget_lock_release_recursive>
 8004f3a:	bf00      	nop
 8004f3c:	20000344 	.word	0x20000344

08004f40 <__ssputs_r>:
 8004f40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f44:	461f      	mov	r7, r3
 8004f46:	688e      	ldr	r6, [r1, #8]
 8004f48:	4682      	mov	sl, r0
 8004f4a:	42be      	cmp	r6, r7
 8004f4c:	460c      	mov	r4, r1
 8004f4e:	4690      	mov	r8, r2
 8004f50:	680b      	ldr	r3, [r1, #0]
 8004f52:	d82d      	bhi.n	8004fb0 <__ssputs_r+0x70>
 8004f54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004f58:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004f5c:	d026      	beq.n	8004fac <__ssputs_r+0x6c>
 8004f5e:	6965      	ldr	r5, [r4, #20]
 8004f60:	6909      	ldr	r1, [r1, #16]
 8004f62:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004f66:	eba3 0901 	sub.w	r9, r3, r1
 8004f6a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004f6e:	1c7b      	adds	r3, r7, #1
 8004f70:	444b      	add	r3, r9
 8004f72:	106d      	asrs	r5, r5, #1
 8004f74:	429d      	cmp	r5, r3
 8004f76:	bf38      	it	cc
 8004f78:	461d      	movcc	r5, r3
 8004f7a:	0553      	lsls	r3, r2, #21
 8004f7c:	d527      	bpl.n	8004fce <__ssputs_r+0x8e>
 8004f7e:	4629      	mov	r1, r5
 8004f80:	f7ff ff52 	bl	8004e28 <_malloc_r>
 8004f84:	4606      	mov	r6, r0
 8004f86:	b360      	cbz	r0, 8004fe2 <__ssputs_r+0xa2>
 8004f88:	464a      	mov	r2, r9
 8004f8a:	6921      	ldr	r1, [r4, #16]
 8004f8c:	f7ff fed4 	bl	8004d38 <memcpy>
 8004f90:	89a3      	ldrh	r3, [r4, #12]
 8004f92:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004f96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f9a:	81a3      	strh	r3, [r4, #12]
 8004f9c:	6126      	str	r6, [r4, #16]
 8004f9e:	444e      	add	r6, r9
 8004fa0:	6026      	str	r6, [r4, #0]
 8004fa2:	463e      	mov	r6, r7
 8004fa4:	6165      	str	r5, [r4, #20]
 8004fa6:	eba5 0509 	sub.w	r5, r5, r9
 8004faa:	60a5      	str	r5, [r4, #8]
 8004fac:	42be      	cmp	r6, r7
 8004fae:	d900      	bls.n	8004fb2 <__ssputs_r+0x72>
 8004fb0:	463e      	mov	r6, r7
 8004fb2:	4632      	mov	r2, r6
 8004fb4:	4641      	mov	r1, r8
 8004fb6:	6820      	ldr	r0, [r4, #0]
 8004fb8:	f000 faaa 	bl	8005510 <memmove>
 8004fbc:	2000      	movs	r0, #0
 8004fbe:	68a3      	ldr	r3, [r4, #8]
 8004fc0:	1b9b      	subs	r3, r3, r6
 8004fc2:	60a3      	str	r3, [r4, #8]
 8004fc4:	6823      	ldr	r3, [r4, #0]
 8004fc6:	4433      	add	r3, r6
 8004fc8:	6023      	str	r3, [r4, #0]
 8004fca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fce:	462a      	mov	r2, r5
 8004fd0:	f000 fad6 	bl	8005580 <_realloc_r>
 8004fd4:	4606      	mov	r6, r0
 8004fd6:	2800      	cmp	r0, #0
 8004fd8:	d1e0      	bne.n	8004f9c <__ssputs_r+0x5c>
 8004fda:	4650      	mov	r0, sl
 8004fdc:	6921      	ldr	r1, [r4, #16]
 8004fde:	f7ff feb9 	bl	8004d54 <_free_r>
 8004fe2:	230c      	movs	r3, #12
 8004fe4:	f8ca 3000 	str.w	r3, [sl]
 8004fe8:	89a3      	ldrh	r3, [r4, #12]
 8004fea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004fee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ff2:	81a3      	strh	r3, [r4, #12]
 8004ff4:	e7e9      	b.n	8004fca <__ssputs_r+0x8a>
	...

08004ff8 <_svfiprintf_r>:
 8004ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ffc:	4698      	mov	r8, r3
 8004ffe:	898b      	ldrh	r3, [r1, #12]
 8005000:	4607      	mov	r7, r0
 8005002:	061b      	lsls	r3, r3, #24
 8005004:	460d      	mov	r5, r1
 8005006:	4614      	mov	r4, r2
 8005008:	b09d      	sub	sp, #116	@ 0x74
 800500a:	d510      	bpl.n	800502e <_svfiprintf_r+0x36>
 800500c:	690b      	ldr	r3, [r1, #16]
 800500e:	b973      	cbnz	r3, 800502e <_svfiprintf_r+0x36>
 8005010:	2140      	movs	r1, #64	@ 0x40
 8005012:	f7ff ff09 	bl	8004e28 <_malloc_r>
 8005016:	6028      	str	r0, [r5, #0]
 8005018:	6128      	str	r0, [r5, #16]
 800501a:	b930      	cbnz	r0, 800502a <_svfiprintf_r+0x32>
 800501c:	230c      	movs	r3, #12
 800501e:	603b      	str	r3, [r7, #0]
 8005020:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005024:	b01d      	add	sp, #116	@ 0x74
 8005026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800502a:	2340      	movs	r3, #64	@ 0x40
 800502c:	616b      	str	r3, [r5, #20]
 800502e:	2300      	movs	r3, #0
 8005030:	9309      	str	r3, [sp, #36]	@ 0x24
 8005032:	2320      	movs	r3, #32
 8005034:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005038:	2330      	movs	r3, #48	@ 0x30
 800503a:	f04f 0901 	mov.w	r9, #1
 800503e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005042:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80051dc <_svfiprintf_r+0x1e4>
 8005046:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800504a:	4623      	mov	r3, r4
 800504c:	469a      	mov	sl, r3
 800504e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005052:	b10a      	cbz	r2, 8005058 <_svfiprintf_r+0x60>
 8005054:	2a25      	cmp	r2, #37	@ 0x25
 8005056:	d1f9      	bne.n	800504c <_svfiprintf_r+0x54>
 8005058:	ebba 0b04 	subs.w	fp, sl, r4
 800505c:	d00b      	beq.n	8005076 <_svfiprintf_r+0x7e>
 800505e:	465b      	mov	r3, fp
 8005060:	4622      	mov	r2, r4
 8005062:	4629      	mov	r1, r5
 8005064:	4638      	mov	r0, r7
 8005066:	f7ff ff6b 	bl	8004f40 <__ssputs_r>
 800506a:	3001      	adds	r0, #1
 800506c:	f000 80a7 	beq.w	80051be <_svfiprintf_r+0x1c6>
 8005070:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005072:	445a      	add	r2, fp
 8005074:	9209      	str	r2, [sp, #36]	@ 0x24
 8005076:	f89a 3000 	ldrb.w	r3, [sl]
 800507a:	2b00      	cmp	r3, #0
 800507c:	f000 809f 	beq.w	80051be <_svfiprintf_r+0x1c6>
 8005080:	2300      	movs	r3, #0
 8005082:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005086:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800508a:	f10a 0a01 	add.w	sl, sl, #1
 800508e:	9304      	str	r3, [sp, #16]
 8005090:	9307      	str	r3, [sp, #28]
 8005092:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005096:	931a      	str	r3, [sp, #104]	@ 0x68
 8005098:	4654      	mov	r4, sl
 800509a:	2205      	movs	r2, #5
 800509c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050a0:	484e      	ldr	r0, [pc, #312]	@ (80051dc <_svfiprintf_r+0x1e4>)
 80050a2:	f000 fa5f 	bl	8005564 <memchr>
 80050a6:	9a04      	ldr	r2, [sp, #16]
 80050a8:	b9d8      	cbnz	r0, 80050e2 <_svfiprintf_r+0xea>
 80050aa:	06d0      	lsls	r0, r2, #27
 80050ac:	bf44      	itt	mi
 80050ae:	2320      	movmi	r3, #32
 80050b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80050b4:	0711      	lsls	r1, r2, #28
 80050b6:	bf44      	itt	mi
 80050b8:	232b      	movmi	r3, #43	@ 0x2b
 80050ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80050be:	f89a 3000 	ldrb.w	r3, [sl]
 80050c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80050c4:	d015      	beq.n	80050f2 <_svfiprintf_r+0xfa>
 80050c6:	4654      	mov	r4, sl
 80050c8:	2000      	movs	r0, #0
 80050ca:	f04f 0c0a 	mov.w	ip, #10
 80050ce:	9a07      	ldr	r2, [sp, #28]
 80050d0:	4621      	mov	r1, r4
 80050d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80050d6:	3b30      	subs	r3, #48	@ 0x30
 80050d8:	2b09      	cmp	r3, #9
 80050da:	d94b      	bls.n	8005174 <_svfiprintf_r+0x17c>
 80050dc:	b1b0      	cbz	r0, 800510c <_svfiprintf_r+0x114>
 80050de:	9207      	str	r2, [sp, #28]
 80050e0:	e014      	b.n	800510c <_svfiprintf_r+0x114>
 80050e2:	eba0 0308 	sub.w	r3, r0, r8
 80050e6:	fa09 f303 	lsl.w	r3, r9, r3
 80050ea:	4313      	orrs	r3, r2
 80050ec:	46a2      	mov	sl, r4
 80050ee:	9304      	str	r3, [sp, #16]
 80050f0:	e7d2      	b.n	8005098 <_svfiprintf_r+0xa0>
 80050f2:	9b03      	ldr	r3, [sp, #12]
 80050f4:	1d19      	adds	r1, r3, #4
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	9103      	str	r1, [sp, #12]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	bfbb      	ittet	lt
 80050fe:	425b      	neglt	r3, r3
 8005100:	f042 0202 	orrlt.w	r2, r2, #2
 8005104:	9307      	strge	r3, [sp, #28]
 8005106:	9307      	strlt	r3, [sp, #28]
 8005108:	bfb8      	it	lt
 800510a:	9204      	strlt	r2, [sp, #16]
 800510c:	7823      	ldrb	r3, [r4, #0]
 800510e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005110:	d10a      	bne.n	8005128 <_svfiprintf_r+0x130>
 8005112:	7863      	ldrb	r3, [r4, #1]
 8005114:	2b2a      	cmp	r3, #42	@ 0x2a
 8005116:	d132      	bne.n	800517e <_svfiprintf_r+0x186>
 8005118:	9b03      	ldr	r3, [sp, #12]
 800511a:	3402      	adds	r4, #2
 800511c:	1d1a      	adds	r2, r3, #4
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	9203      	str	r2, [sp, #12]
 8005122:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005126:	9305      	str	r3, [sp, #20]
 8005128:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80051e0 <_svfiprintf_r+0x1e8>
 800512c:	2203      	movs	r2, #3
 800512e:	4650      	mov	r0, sl
 8005130:	7821      	ldrb	r1, [r4, #0]
 8005132:	f000 fa17 	bl	8005564 <memchr>
 8005136:	b138      	cbz	r0, 8005148 <_svfiprintf_r+0x150>
 8005138:	2240      	movs	r2, #64	@ 0x40
 800513a:	9b04      	ldr	r3, [sp, #16]
 800513c:	eba0 000a 	sub.w	r0, r0, sl
 8005140:	4082      	lsls	r2, r0
 8005142:	4313      	orrs	r3, r2
 8005144:	3401      	adds	r4, #1
 8005146:	9304      	str	r3, [sp, #16]
 8005148:	f814 1b01 	ldrb.w	r1, [r4], #1
 800514c:	2206      	movs	r2, #6
 800514e:	4825      	ldr	r0, [pc, #148]	@ (80051e4 <_svfiprintf_r+0x1ec>)
 8005150:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005154:	f000 fa06 	bl	8005564 <memchr>
 8005158:	2800      	cmp	r0, #0
 800515a:	d036      	beq.n	80051ca <_svfiprintf_r+0x1d2>
 800515c:	4b22      	ldr	r3, [pc, #136]	@ (80051e8 <_svfiprintf_r+0x1f0>)
 800515e:	bb1b      	cbnz	r3, 80051a8 <_svfiprintf_r+0x1b0>
 8005160:	9b03      	ldr	r3, [sp, #12]
 8005162:	3307      	adds	r3, #7
 8005164:	f023 0307 	bic.w	r3, r3, #7
 8005168:	3308      	adds	r3, #8
 800516a:	9303      	str	r3, [sp, #12]
 800516c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800516e:	4433      	add	r3, r6
 8005170:	9309      	str	r3, [sp, #36]	@ 0x24
 8005172:	e76a      	b.n	800504a <_svfiprintf_r+0x52>
 8005174:	460c      	mov	r4, r1
 8005176:	2001      	movs	r0, #1
 8005178:	fb0c 3202 	mla	r2, ip, r2, r3
 800517c:	e7a8      	b.n	80050d0 <_svfiprintf_r+0xd8>
 800517e:	2300      	movs	r3, #0
 8005180:	f04f 0c0a 	mov.w	ip, #10
 8005184:	4619      	mov	r1, r3
 8005186:	3401      	adds	r4, #1
 8005188:	9305      	str	r3, [sp, #20]
 800518a:	4620      	mov	r0, r4
 800518c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005190:	3a30      	subs	r2, #48	@ 0x30
 8005192:	2a09      	cmp	r2, #9
 8005194:	d903      	bls.n	800519e <_svfiprintf_r+0x1a6>
 8005196:	2b00      	cmp	r3, #0
 8005198:	d0c6      	beq.n	8005128 <_svfiprintf_r+0x130>
 800519a:	9105      	str	r1, [sp, #20]
 800519c:	e7c4      	b.n	8005128 <_svfiprintf_r+0x130>
 800519e:	4604      	mov	r4, r0
 80051a0:	2301      	movs	r3, #1
 80051a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80051a6:	e7f0      	b.n	800518a <_svfiprintf_r+0x192>
 80051a8:	ab03      	add	r3, sp, #12
 80051aa:	9300      	str	r3, [sp, #0]
 80051ac:	462a      	mov	r2, r5
 80051ae:	4638      	mov	r0, r7
 80051b0:	4b0e      	ldr	r3, [pc, #56]	@ (80051ec <_svfiprintf_r+0x1f4>)
 80051b2:	a904      	add	r1, sp, #16
 80051b4:	f3af 8000 	nop.w
 80051b8:	1c42      	adds	r2, r0, #1
 80051ba:	4606      	mov	r6, r0
 80051bc:	d1d6      	bne.n	800516c <_svfiprintf_r+0x174>
 80051be:	89ab      	ldrh	r3, [r5, #12]
 80051c0:	065b      	lsls	r3, r3, #25
 80051c2:	f53f af2d 	bmi.w	8005020 <_svfiprintf_r+0x28>
 80051c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80051c8:	e72c      	b.n	8005024 <_svfiprintf_r+0x2c>
 80051ca:	ab03      	add	r3, sp, #12
 80051cc:	9300      	str	r3, [sp, #0]
 80051ce:	462a      	mov	r2, r5
 80051d0:	4638      	mov	r0, r7
 80051d2:	4b06      	ldr	r3, [pc, #24]	@ (80051ec <_svfiprintf_r+0x1f4>)
 80051d4:	a904      	add	r1, sp, #16
 80051d6:	f000 f87d 	bl	80052d4 <_printf_i>
 80051da:	e7ed      	b.n	80051b8 <_svfiprintf_r+0x1c0>
 80051dc:	08005eea 	.word	0x08005eea
 80051e0:	08005ef0 	.word	0x08005ef0
 80051e4:	08005ef4 	.word	0x08005ef4
 80051e8:	00000000 	.word	0x00000000
 80051ec:	08004f41 	.word	0x08004f41

080051f0 <_printf_common>:
 80051f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051f4:	4616      	mov	r6, r2
 80051f6:	4698      	mov	r8, r3
 80051f8:	688a      	ldr	r2, [r1, #8]
 80051fa:	690b      	ldr	r3, [r1, #16]
 80051fc:	4607      	mov	r7, r0
 80051fe:	4293      	cmp	r3, r2
 8005200:	bfb8      	it	lt
 8005202:	4613      	movlt	r3, r2
 8005204:	6033      	str	r3, [r6, #0]
 8005206:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800520a:	460c      	mov	r4, r1
 800520c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005210:	b10a      	cbz	r2, 8005216 <_printf_common+0x26>
 8005212:	3301      	adds	r3, #1
 8005214:	6033      	str	r3, [r6, #0]
 8005216:	6823      	ldr	r3, [r4, #0]
 8005218:	0699      	lsls	r1, r3, #26
 800521a:	bf42      	ittt	mi
 800521c:	6833      	ldrmi	r3, [r6, #0]
 800521e:	3302      	addmi	r3, #2
 8005220:	6033      	strmi	r3, [r6, #0]
 8005222:	6825      	ldr	r5, [r4, #0]
 8005224:	f015 0506 	ands.w	r5, r5, #6
 8005228:	d106      	bne.n	8005238 <_printf_common+0x48>
 800522a:	f104 0a19 	add.w	sl, r4, #25
 800522e:	68e3      	ldr	r3, [r4, #12]
 8005230:	6832      	ldr	r2, [r6, #0]
 8005232:	1a9b      	subs	r3, r3, r2
 8005234:	42ab      	cmp	r3, r5
 8005236:	dc2b      	bgt.n	8005290 <_printf_common+0xa0>
 8005238:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800523c:	6822      	ldr	r2, [r4, #0]
 800523e:	3b00      	subs	r3, #0
 8005240:	bf18      	it	ne
 8005242:	2301      	movne	r3, #1
 8005244:	0692      	lsls	r2, r2, #26
 8005246:	d430      	bmi.n	80052aa <_printf_common+0xba>
 8005248:	4641      	mov	r1, r8
 800524a:	4638      	mov	r0, r7
 800524c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005250:	47c8      	blx	r9
 8005252:	3001      	adds	r0, #1
 8005254:	d023      	beq.n	800529e <_printf_common+0xae>
 8005256:	6823      	ldr	r3, [r4, #0]
 8005258:	6922      	ldr	r2, [r4, #16]
 800525a:	f003 0306 	and.w	r3, r3, #6
 800525e:	2b04      	cmp	r3, #4
 8005260:	bf14      	ite	ne
 8005262:	2500      	movne	r5, #0
 8005264:	6833      	ldreq	r3, [r6, #0]
 8005266:	f04f 0600 	mov.w	r6, #0
 800526a:	bf08      	it	eq
 800526c:	68e5      	ldreq	r5, [r4, #12]
 800526e:	f104 041a 	add.w	r4, r4, #26
 8005272:	bf08      	it	eq
 8005274:	1aed      	subeq	r5, r5, r3
 8005276:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800527a:	bf08      	it	eq
 800527c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005280:	4293      	cmp	r3, r2
 8005282:	bfc4      	itt	gt
 8005284:	1a9b      	subgt	r3, r3, r2
 8005286:	18ed      	addgt	r5, r5, r3
 8005288:	42b5      	cmp	r5, r6
 800528a:	d11a      	bne.n	80052c2 <_printf_common+0xd2>
 800528c:	2000      	movs	r0, #0
 800528e:	e008      	b.n	80052a2 <_printf_common+0xb2>
 8005290:	2301      	movs	r3, #1
 8005292:	4652      	mov	r2, sl
 8005294:	4641      	mov	r1, r8
 8005296:	4638      	mov	r0, r7
 8005298:	47c8      	blx	r9
 800529a:	3001      	adds	r0, #1
 800529c:	d103      	bne.n	80052a6 <_printf_common+0xb6>
 800529e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80052a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052a6:	3501      	adds	r5, #1
 80052a8:	e7c1      	b.n	800522e <_printf_common+0x3e>
 80052aa:	2030      	movs	r0, #48	@ 0x30
 80052ac:	18e1      	adds	r1, r4, r3
 80052ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80052b2:	1c5a      	adds	r2, r3, #1
 80052b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80052b8:	4422      	add	r2, r4
 80052ba:	3302      	adds	r3, #2
 80052bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80052c0:	e7c2      	b.n	8005248 <_printf_common+0x58>
 80052c2:	2301      	movs	r3, #1
 80052c4:	4622      	mov	r2, r4
 80052c6:	4641      	mov	r1, r8
 80052c8:	4638      	mov	r0, r7
 80052ca:	47c8      	blx	r9
 80052cc:	3001      	adds	r0, #1
 80052ce:	d0e6      	beq.n	800529e <_printf_common+0xae>
 80052d0:	3601      	adds	r6, #1
 80052d2:	e7d9      	b.n	8005288 <_printf_common+0x98>

080052d4 <_printf_i>:
 80052d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052d8:	7e0f      	ldrb	r7, [r1, #24]
 80052da:	4691      	mov	r9, r2
 80052dc:	2f78      	cmp	r7, #120	@ 0x78
 80052de:	4680      	mov	r8, r0
 80052e0:	460c      	mov	r4, r1
 80052e2:	469a      	mov	sl, r3
 80052e4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80052e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80052ea:	d807      	bhi.n	80052fc <_printf_i+0x28>
 80052ec:	2f62      	cmp	r7, #98	@ 0x62
 80052ee:	d80a      	bhi.n	8005306 <_printf_i+0x32>
 80052f0:	2f00      	cmp	r7, #0
 80052f2:	f000 80d1 	beq.w	8005498 <_printf_i+0x1c4>
 80052f6:	2f58      	cmp	r7, #88	@ 0x58
 80052f8:	f000 80b8 	beq.w	800546c <_printf_i+0x198>
 80052fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005300:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005304:	e03a      	b.n	800537c <_printf_i+0xa8>
 8005306:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800530a:	2b15      	cmp	r3, #21
 800530c:	d8f6      	bhi.n	80052fc <_printf_i+0x28>
 800530e:	a101      	add	r1, pc, #4	@ (adr r1, 8005314 <_printf_i+0x40>)
 8005310:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005314:	0800536d 	.word	0x0800536d
 8005318:	08005381 	.word	0x08005381
 800531c:	080052fd 	.word	0x080052fd
 8005320:	080052fd 	.word	0x080052fd
 8005324:	080052fd 	.word	0x080052fd
 8005328:	080052fd 	.word	0x080052fd
 800532c:	08005381 	.word	0x08005381
 8005330:	080052fd 	.word	0x080052fd
 8005334:	080052fd 	.word	0x080052fd
 8005338:	080052fd 	.word	0x080052fd
 800533c:	080052fd 	.word	0x080052fd
 8005340:	0800547f 	.word	0x0800547f
 8005344:	080053ab 	.word	0x080053ab
 8005348:	08005439 	.word	0x08005439
 800534c:	080052fd 	.word	0x080052fd
 8005350:	080052fd 	.word	0x080052fd
 8005354:	080054a1 	.word	0x080054a1
 8005358:	080052fd 	.word	0x080052fd
 800535c:	080053ab 	.word	0x080053ab
 8005360:	080052fd 	.word	0x080052fd
 8005364:	080052fd 	.word	0x080052fd
 8005368:	08005441 	.word	0x08005441
 800536c:	6833      	ldr	r3, [r6, #0]
 800536e:	1d1a      	adds	r2, r3, #4
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	6032      	str	r2, [r6, #0]
 8005374:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005378:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800537c:	2301      	movs	r3, #1
 800537e:	e09c      	b.n	80054ba <_printf_i+0x1e6>
 8005380:	6833      	ldr	r3, [r6, #0]
 8005382:	6820      	ldr	r0, [r4, #0]
 8005384:	1d19      	adds	r1, r3, #4
 8005386:	6031      	str	r1, [r6, #0]
 8005388:	0606      	lsls	r6, r0, #24
 800538a:	d501      	bpl.n	8005390 <_printf_i+0xbc>
 800538c:	681d      	ldr	r5, [r3, #0]
 800538e:	e003      	b.n	8005398 <_printf_i+0xc4>
 8005390:	0645      	lsls	r5, r0, #25
 8005392:	d5fb      	bpl.n	800538c <_printf_i+0xb8>
 8005394:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005398:	2d00      	cmp	r5, #0
 800539a:	da03      	bge.n	80053a4 <_printf_i+0xd0>
 800539c:	232d      	movs	r3, #45	@ 0x2d
 800539e:	426d      	negs	r5, r5
 80053a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053a4:	230a      	movs	r3, #10
 80053a6:	4858      	ldr	r0, [pc, #352]	@ (8005508 <_printf_i+0x234>)
 80053a8:	e011      	b.n	80053ce <_printf_i+0xfa>
 80053aa:	6821      	ldr	r1, [r4, #0]
 80053ac:	6833      	ldr	r3, [r6, #0]
 80053ae:	0608      	lsls	r0, r1, #24
 80053b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80053b4:	d402      	bmi.n	80053bc <_printf_i+0xe8>
 80053b6:	0649      	lsls	r1, r1, #25
 80053b8:	bf48      	it	mi
 80053ba:	b2ad      	uxthmi	r5, r5
 80053bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80053be:	6033      	str	r3, [r6, #0]
 80053c0:	bf14      	ite	ne
 80053c2:	230a      	movne	r3, #10
 80053c4:	2308      	moveq	r3, #8
 80053c6:	4850      	ldr	r0, [pc, #320]	@ (8005508 <_printf_i+0x234>)
 80053c8:	2100      	movs	r1, #0
 80053ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80053ce:	6866      	ldr	r6, [r4, #4]
 80053d0:	2e00      	cmp	r6, #0
 80053d2:	60a6      	str	r6, [r4, #8]
 80053d4:	db05      	blt.n	80053e2 <_printf_i+0x10e>
 80053d6:	6821      	ldr	r1, [r4, #0]
 80053d8:	432e      	orrs	r6, r5
 80053da:	f021 0104 	bic.w	r1, r1, #4
 80053de:	6021      	str	r1, [r4, #0]
 80053e0:	d04b      	beq.n	800547a <_printf_i+0x1a6>
 80053e2:	4616      	mov	r6, r2
 80053e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80053e8:	fb03 5711 	mls	r7, r3, r1, r5
 80053ec:	5dc7      	ldrb	r7, [r0, r7]
 80053ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80053f2:	462f      	mov	r7, r5
 80053f4:	42bb      	cmp	r3, r7
 80053f6:	460d      	mov	r5, r1
 80053f8:	d9f4      	bls.n	80053e4 <_printf_i+0x110>
 80053fa:	2b08      	cmp	r3, #8
 80053fc:	d10b      	bne.n	8005416 <_printf_i+0x142>
 80053fe:	6823      	ldr	r3, [r4, #0]
 8005400:	07df      	lsls	r7, r3, #31
 8005402:	d508      	bpl.n	8005416 <_printf_i+0x142>
 8005404:	6923      	ldr	r3, [r4, #16]
 8005406:	6861      	ldr	r1, [r4, #4]
 8005408:	4299      	cmp	r1, r3
 800540a:	bfde      	ittt	le
 800540c:	2330      	movle	r3, #48	@ 0x30
 800540e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005412:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005416:	1b92      	subs	r2, r2, r6
 8005418:	6122      	str	r2, [r4, #16]
 800541a:	464b      	mov	r3, r9
 800541c:	4621      	mov	r1, r4
 800541e:	4640      	mov	r0, r8
 8005420:	f8cd a000 	str.w	sl, [sp]
 8005424:	aa03      	add	r2, sp, #12
 8005426:	f7ff fee3 	bl	80051f0 <_printf_common>
 800542a:	3001      	adds	r0, #1
 800542c:	d14a      	bne.n	80054c4 <_printf_i+0x1f0>
 800542e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005432:	b004      	add	sp, #16
 8005434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005438:	6823      	ldr	r3, [r4, #0]
 800543a:	f043 0320 	orr.w	r3, r3, #32
 800543e:	6023      	str	r3, [r4, #0]
 8005440:	2778      	movs	r7, #120	@ 0x78
 8005442:	4832      	ldr	r0, [pc, #200]	@ (800550c <_printf_i+0x238>)
 8005444:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005448:	6823      	ldr	r3, [r4, #0]
 800544a:	6831      	ldr	r1, [r6, #0]
 800544c:	061f      	lsls	r7, r3, #24
 800544e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005452:	d402      	bmi.n	800545a <_printf_i+0x186>
 8005454:	065f      	lsls	r7, r3, #25
 8005456:	bf48      	it	mi
 8005458:	b2ad      	uxthmi	r5, r5
 800545a:	6031      	str	r1, [r6, #0]
 800545c:	07d9      	lsls	r1, r3, #31
 800545e:	bf44      	itt	mi
 8005460:	f043 0320 	orrmi.w	r3, r3, #32
 8005464:	6023      	strmi	r3, [r4, #0]
 8005466:	b11d      	cbz	r5, 8005470 <_printf_i+0x19c>
 8005468:	2310      	movs	r3, #16
 800546a:	e7ad      	b.n	80053c8 <_printf_i+0xf4>
 800546c:	4826      	ldr	r0, [pc, #152]	@ (8005508 <_printf_i+0x234>)
 800546e:	e7e9      	b.n	8005444 <_printf_i+0x170>
 8005470:	6823      	ldr	r3, [r4, #0]
 8005472:	f023 0320 	bic.w	r3, r3, #32
 8005476:	6023      	str	r3, [r4, #0]
 8005478:	e7f6      	b.n	8005468 <_printf_i+0x194>
 800547a:	4616      	mov	r6, r2
 800547c:	e7bd      	b.n	80053fa <_printf_i+0x126>
 800547e:	6833      	ldr	r3, [r6, #0]
 8005480:	6825      	ldr	r5, [r4, #0]
 8005482:	1d18      	adds	r0, r3, #4
 8005484:	6961      	ldr	r1, [r4, #20]
 8005486:	6030      	str	r0, [r6, #0]
 8005488:	062e      	lsls	r6, r5, #24
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	d501      	bpl.n	8005492 <_printf_i+0x1be>
 800548e:	6019      	str	r1, [r3, #0]
 8005490:	e002      	b.n	8005498 <_printf_i+0x1c4>
 8005492:	0668      	lsls	r0, r5, #25
 8005494:	d5fb      	bpl.n	800548e <_printf_i+0x1ba>
 8005496:	8019      	strh	r1, [r3, #0]
 8005498:	2300      	movs	r3, #0
 800549a:	4616      	mov	r6, r2
 800549c:	6123      	str	r3, [r4, #16]
 800549e:	e7bc      	b.n	800541a <_printf_i+0x146>
 80054a0:	6833      	ldr	r3, [r6, #0]
 80054a2:	2100      	movs	r1, #0
 80054a4:	1d1a      	adds	r2, r3, #4
 80054a6:	6032      	str	r2, [r6, #0]
 80054a8:	681e      	ldr	r6, [r3, #0]
 80054aa:	6862      	ldr	r2, [r4, #4]
 80054ac:	4630      	mov	r0, r6
 80054ae:	f000 f859 	bl	8005564 <memchr>
 80054b2:	b108      	cbz	r0, 80054b8 <_printf_i+0x1e4>
 80054b4:	1b80      	subs	r0, r0, r6
 80054b6:	6060      	str	r0, [r4, #4]
 80054b8:	6863      	ldr	r3, [r4, #4]
 80054ba:	6123      	str	r3, [r4, #16]
 80054bc:	2300      	movs	r3, #0
 80054be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054c2:	e7aa      	b.n	800541a <_printf_i+0x146>
 80054c4:	4632      	mov	r2, r6
 80054c6:	4649      	mov	r1, r9
 80054c8:	4640      	mov	r0, r8
 80054ca:	6923      	ldr	r3, [r4, #16]
 80054cc:	47d0      	blx	sl
 80054ce:	3001      	adds	r0, #1
 80054d0:	d0ad      	beq.n	800542e <_printf_i+0x15a>
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	079b      	lsls	r3, r3, #30
 80054d6:	d413      	bmi.n	8005500 <_printf_i+0x22c>
 80054d8:	68e0      	ldr	r0, [r4, #12]
 80054da:	9b03      	ldr	r3, [sp, #12]
 80054dc:	4298      	cmp	r0, r3
 80054de:	bfb8      	it	lt
 80054e0:	4618      	movlt	r0, r3
 80054e2:	e7a6      	b.n	8005432 <_printf_i+0x15e>
 80054e4:	2301      	movs	r3, #1
 80054e6:	4632      	mov	r2, r6
 80054e8:	4649      	mov	r1, r9
 80054ea:	4640      	mov	r0, r8
 80054ec:	47d0      	blx	sl
 80054ee:	3001      	adds	r0, #1
 80054f0:	d09d      	beq.n	800542e <_printf_i+0x15a>
 80054f2:	3501      	adds	r5, #1
 80054f4:	68e3      	ldr	r3, [r4, #12]
 80054f6:	9903      	ldr	r1, [sp, #12]
 80054f8:	1a5b      	subs	r3, r3, r1
 80054fa:	42ab      	cmp	r3, r5
 80054fc:	dcf2      	bgt.n	80054e4 <_printf_i+0x210>
 80054fe:	e7eb      	b.n	80054d8 <_printf_i+0x204>
 8005500:	2500      	movs	r5, #0
 8005502:	f104 0619 	add.w	r6, r4, #25
 8005506:	e7f5      	b.n	80054f4 <_printf_i+0x220>
 8005508:	08005efb 	.word	0x08005efb
 800550c:	08005f0c 	.word	0x08005f0c

08005510 <memmove>:
 8005510:	4288      	cmp	r0, r1
 8005512:	b510      	push	{r4, lr}
 8005514:	eb01 0402 	add.w	r4, r1, r2
 8005518:	d902      	bls.n	8005520 <memmove+0x10>
 800551a:	4284      	cmp	r4, r0
 800551c:	4623      	mov	r3, r4
 800551e:	d807      	bhi.n	8005530 <memmove+0x20>
 8005520:	1e43      	subs	r3, r0, #1
 8005522:	42a1      	cmp	r1, r4
 8005524:	d008      	beq.n	8005538 <memmove+0x28>
 8005526:	f811 2b01 	ldrb.w	r2, [r1], #1
 800552a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800552e:	e7f8      	b.n	8005522 <memmove+0x12>
 8005530:	4601      	mov	r1, r0
 8005532:	4402      	add	r2, r0
 8005534:	428a      	cmp	r2, r1
 8005536:	d100      	bne.n	800553a <memmove+0x2a>
 8005538:	bd10      	pop	{r4, pc}
 800553a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800553e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005542:	e7f7      	b.n	8005534 <memmove+0x24>

08005544 <_sbrk_r>:
 8005544:	b538      	push	{r3, r4, r5, lr}
 8005546:	2300      	movs	r3, #0
 8005548:	4d05      	ldr	r5, [pc, #20]	@ (8005560 <_sbrk_r+0x1c>)
 800554a:	4604      	mov	r4, r0
 800554c:	4608      	mov	r0, r1
 800554e:	602b      	str	r3, [r5, #0]
 8005550:	f7fc fc80 	bl	8001e54 <_sbrk>
 8005554:	1c43      	adds	r3, r0, #1
 8005556:	d102      	bne.n	800555e <_sbrk_r+0x1a>
 8005558:	682b      	ldr	r3, [r5, #0]
 800555a:	b103      	cbz	r3, 800555e <_sbrk_r+0x1a>
 800555c:	6023      	str	r3, [r4, #0]
 800555e:	bd38      	pop	{r3, r4, r5, pc}
 8005560:	20000340 	.word	0x20000340

08005564 <memchr>:
 8005564:	4603      	mov	r3, r0
 8005566:	b510      	push	{r4, lr}
 8005568:	b2c9      	uxtb	r1, r1
 800556a:	4402      	add	r2, r0
 800556c:	4293      	cmp	r3, r2
 800556e:	4618      	mov	r0, r3
 8005570:	d101      	bne.n	8005576 <memchr+0x12>
 8005572:	2000      	movs	r0, #0
 8005574:	e003      	b.n	800557e <memchr+0x1a>
 8005576:	7804      	ldrb	r4, [r0, #0]
 8005578:	3301      	adds	r3, #1
 800557a:	428c      	cmp	r4, r1
 800557c:	d1f6      	bne.n	800556c <memchr+0x8>
 800557e:	bd10      	pop	{r4, pc}

08005580 <_realloc_r>:
 8005580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005584:	4607      	mov	r7, r0
 8005586:	4614      	mov	r4, r2
 8005588:	460d      	mov	r5, r1
 800558a:	b921      	cbnz	r1, 8005596 <_realloc_r+0x16>
 800558c:	4611      	mov	r1, r2
 800558e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005592:	f7ff bc49 	b.w	8004e28 <_malloc_r>
 8005596:	b92a      	cbnz	r2, 80055a4 <_realloc_r+0x24>
 8005598:	f7ff fbdc 	bl	8004d54 <_free_r>
 800559c:	4625      	mov	r5, r4
 800559e:	4628      	mov	r0, r5
 80055a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055a4:	f000 f81a 	bl	80055dc <_malloc_usable_size_r>
 80055a8:	4284      	cmp	r4, r0
 80055aa:	4606      	mov	r6, r0
 80055ac:	d802      	bhi.n	80055b4 <_realloc_r+0x34>
 80055ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80055b2:	d8f4      	bhi.n	800559e <_realloc_r+0x1e>
 80055b4:	4621      	mov	r1, r4
 80055b6:	4638      	mov	r0, r7
 80055b8:	f7ff fc36 	bl	8004e28 <_malloc_r>
 80055bc:	4680      	mov	r8, r0
 80055be:	b908      	cbnz	r0, 80055c4 <_realloc_r+0x44>
 80055c0:	4645      	mov	r5, r8
 80055c2:	e7ec      	b.n	800559e <_realloc_r+0x1e>
 80055c4:	42b4      	cmp	r4, r6
 80055c6:	4622      	mov	r2, r4
 80055c8:	4629      	mov	r1, r5
 80055ca:	bf28      	it	cs
 80055cc:	4632      	movcs	r2, r6
 80055ce:	f7ff fbb3 	bl	8004d38 <memcpy>
 80055d2:	4629      	mov	r1, r5
 80055d4:	4638      	mov	r0, r7
 80055d6:	f7ff fbbd 	bl	8004d54 <_free_r>
 80055da:	e7f1      	b.n	80055c0 <_realloc_r+0x40>

080055dc <_malloc_usable_size_r>:
 80055dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055e0:	1f18      	subs	r0, r3, #4
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	bfbc      	itt	lt
 80055e6:	580b      	ldrlt	r3, [r1, r0]
 80055e8:	18c0      	addlt	r0, r0, r3
 80055ea:	4770      	bx	lr

080055ec <_init>:
 80055ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ee:	bf00      	nop
 80055f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055f2:	bc08      	pop	{r3}
 80055f4:	469e      	mov	lr, r3
 80055f6:	4770      	bx	lr

080055f8 <_fini>:
 80055f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055fa:	bf00      	nop
 80055fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055fe:	bc08      	pop	{r3}
 8005600:	469e      	mov	lr, r3
 8005602:	4770      	bx	lr
