{"metadata":{"roleHeading":"API Collection","title":"RawRepresentable Implementations","modules":[{"name":"VHDLParsing"}],"role":"collectionGroup"},"schemaVersion":{"minor":3,"major":0,"patch":0},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead"]]},"sections":[],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead\/RawRepresentable-Implementations"},"topicSections":[{"title":"Initializers","generated":true,"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead\/init(from:)"]},{"title":"Instance Properties","generated":true,"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead\/hashValue"]},{"title":"Instance Methods","generated":true,"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead\/encode(to:)"]}],"kind":"article","variants":[{"paths":["\/documentation\/vhdlparsing\/architecturehead\/rawrepresentable-implementations"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead/hashValue":{"type":"topic","kind":"symbol","title":"hashValue","role":"symbol","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"hashValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Si","text":"Int"}],"abstract":[],"url":"\/documentation\/vhdlparsing\/architecturehead\/hashvalue","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead\/hashValue","conformance":{"availabilityPrefix":[{"type":"text","text":"Available when"}],"constraints":[{"type":"codeVoice","code":"Self"},{"type":"text","text":" conforms to "},{"type":"codeVoice","code":"Hashable"},{"type":"text","text":" and "},{"type":"codeVoice","code":"RawValue"},{"type":"text","text":" conforms to "},{"type":"codeVoice","code":"Hashable"},{"type":"text","text":"."}],"conformancePrefix":[{"type":"text","text":"Conforms when"}]}},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead/init(from:)":{"fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"from","kind":"externalParam"},{"text":": any ","kind":"text"},{"text":"Decoder","kind":"typeIdentifier","preciseIdentifier":"s:s7DecoderP"},{"text":") ","kind":"text"},{"text":"throws","kind":"keyword"}],"url":"\/documentation\/vhdlparsing\/architecturehead\/init(from:)","type":"topic","abstract":[],"title":"init(from:)","role":"symbol","conformance":{"constraints":[{"type":"codeVoice","code":"Self"},{"type":"text","text":" conforms to "},{"type":"codeVoice","code":"Decodable"},{"type":"text","text":", "},{"type":"codeVoice","code":"Self"},{"type":"text","text":" conforms to "},{"type":"codeVoice","code":"RawRepresentable"},{"type":"text","text":", and "},{"type":"codeVoice","code":"RawValue"},{"type":"text","text":" is "},{"type":"codeVoice","code":"String"},{"type":"text","text":"."}],"conformancePrefix":[{"type":"text","text":"Conforms when"}],"availabilityPrefix":[{"type":"text","text":"Available when"}]},"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead\/init(from:)","kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead/encode(to:)":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead\/encode(to:)","type":"topic","conformance":{"conformancePrefix":[{"type":"text","text":"Conforms when"}],"availabilityPrefix":[{"type":"text","text":"Available when"}],"constraints":[{"code":"Self","type":"codeVoice"},{"type":"text","text":" conforms to "},{"type":"codeVoice","code":"Encodable"},{"type":"text","text":", "},{"type":"codeVoice","code":"Self"},{"type":"text","text":" conforms to "},{"type":"codeVoice","code":"RawRepresentable"},{"type":"text","text":", and "},{"type":"codeVoice","code":"RawValue"},{"type":"text","text":" is "},{"type":"codeVoice","code":"String"},{"type":"text","text":"."}]},"fragments":[{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"encode"},{"kind":"text","text":"("},{"kind":"externalParam","text":"to"},{"kind":"text","text":": any "},{"preciseIdentifier":"s:s7EncoderP","kind":"typeIdentifier","text":"Encoder"},{"kind":"text","text":") "},{"kind":"keyword","text":"throws"}],"role":"symbol","kind":"symbol","url":"\/documentation\/vhdlparsing\/architecturehead\/encode(to:)","title":"encode(to:)","abstract":[]},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead":{"url":"\/documentation\/vhdlparsing\/architecturehead","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArchitectureHead"}],"type":"topic","title":"ArchitectureHead","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ArchitectureHead"}],"abstract":[{"text":"A type representing the statements in the architectures head.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","role":"symbol"}}}