Analysis & Synthesis report for project_asm_2
Sun May 12 00:19:03 2024
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for Top-level Entity: |project_asm_2
 13. Parameter Settings for User Entity Instance: Top-level Entity: |project_asm_2
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 16. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 17. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
 18. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
 19. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4
 20. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5
 21. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6
 22. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult7
 23. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult8
 24. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult9
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 27. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 28. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6
 29. Parameter Settings for Inferred Entity Instance: lpm_divide:Div7
 30. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 31. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 32. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 33. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 34. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 35. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7
 36. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 37. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 38. lpm_mult Parameter Settings by Entity Instance
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 12 00:19:03 2024       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; project_asm_2                               ;
; Top-level Entity Name              ; project_asm_2                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,755                                       ;
;     Total combinational functions  ; 1,755                                       ;
;     Dedicated logic registers      ; 28                                          ;
; Total registers                    ; 28                                          ;
; Total pins                         ; 22                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 11                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; project_asm_2      ; project_asm_2      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; project_asm_2.v                  ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v              ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc          ;         ;
; db/lpm_divide_u0p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_u0p.tdf        ;         ;
; db/abs_divider_pbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/abs_divider_pbg.tdf       ;         ;
; db/alt_u_div_g7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_g7f.tdf         ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/add_sub_7pc.tdf           ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/add_sub_8pc.tdf           ;         ;
; db/lpm_abs_5v9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_abs_5v9.tdf           ;         ;
; db/lpm_abs_k0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_abs_k0a.tdf           ;         ;
; db/lpm_divide_mhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_mhm.tdf        ;         ;
; db/sign_div_unsign_ekh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/sign_div_unsign_ekh.tdf   ;         ;
; db/alt_u_div_g4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_g4f.tdf         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_ogh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/add_sub_ogh.tdf           ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/mult_i1t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_i1t.tdf              ;         ;
; db/mult_t2t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_t2t.tdf              ;         ;
; db/mult_33t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_33t.tdf              ;         ;
; db/mult_73t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_73t.tdf              ;         ;
; db/mult_j4t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_j4t.tdf              ;         ;
; db/mult_e4t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_e4t.tdf              ;         ;
; db/mult_p5t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_p5t.tdf              ;         ;
; db/mult_t5t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_t5t.tdf              ;         ;
; db/lpm_divide_p0p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_p0p.tdf        ;         ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/abs_divider_kbg.tdf       ;         ;
; db/alt_u_div_67f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_67f.tdf         ;         ;
; db/lpm_abs_f0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_abs_f0a.tdf           ;         ;
; db/lpm_divide_1po.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_1po.tdf        ;         ;
; db/lpm_divide_cvo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_cvo.tdf        ;         ;
; db/abs_divider_7ag.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/abs_divider_7ag.tdf       ;         ;
; db/alt_u_div_c4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_c4f.tdf         ;         ;
; db/lpm_abs_2v9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_abs_2v9.tdf           ;         ;
; db/lpm_divide_p9m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_p9m.tdf        ;         ;
; db/lpm_divide_ihm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_ihm.tdf        ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/sign_div_unsign_akh.tdf   ;         ;
; db/alt_u_div_84f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_84f.tdf         ;         ;
; db/lpm_divide_fno.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_fno.tdf        ;         ;
; db/abs_divider_aag.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/abs_divider_aag.tdf       ;         ;
; db/alt_u_div_i4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_i4f.tdf         ;         ;
; db/lpm_divide_soo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_soo.tdf        ;         ;
; db/lpm_divide_uoo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_uoo.tdf        ;         ;
; db/abs_divider_mbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/abs_divider_mbg.tdf       ;         ;
; db/alt_u_div_a7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_a7f.tdf         ;         ;
; db/lpm_divide_m9m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_m9m.tdf        ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/sign_div_unsign_bkh.tdf   ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_a4f.tdf         ;         ;
; db/lpm_divide_cno.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_cno.tdf        ;         ;
; db/abs_divider_4ag.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/abs_divider_4ag.tdf       ;         ;
; db/alt_u_div_64f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_64f.tdf         ;         ;
; db/lpm_divide_poo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_poo.tdf        ;         ;
; db/abs_divider_hbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/abs_divider_hbg.tdf       ;         ;
; db/alt_u_div_07f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_07f.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,755       ;
;                                             ;             ;
; Total combinational functions               ; 1755        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 581         ;
;     -- 3 input functions                    ; 568         ;
;     -- <=2 input functions                  ; 606         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1225        ;
;     -- arithmetic mode                      ; 530         ;
;                                             ;             ;
; Total registers                             ; 28          ;
;     -- Dedicated logic registers            ; 28          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 22          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 11          ;
;                                             ;             ;
; Maximum fan-out node                        ; LessThan2~5 ;
; Maximum fan-out                             ; 64          ;
; Total fan-out                               ; 5248        ;
; Average fan-out                             ; 2.85        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name         ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |project_asm_2                              ; 1755 (706)          ; 28 (28)                   ; 0           ; 11           ; 3       ; 4         ; 22   ; 0            ; |project_asm_2                                                                                                   ; project_asm_2       ; work         ;
;    |lpm_divide:Div0|                        ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div0                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_p0p:auto_generated|       ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div0|lpm_divide_p0p:auto_generated                                                     ; lpm_divide_p0p      ; work         ;
;          |abs_divider_kbg:divider|          ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div0|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider                             ; abs_divider_kbg     ; work         ;
;             |alt_u_div_67f:divider|         ; 81 (81)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div0|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider       ; alt_u_div_67f       ; work         ;
;    |lpm_divide:Div1|                        ; 86 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div1                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_cvo:auto_generated|       ; 86 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div1|lpm_divide_cvo:auto_generated                                                     ; lpm_divide_cvo      ; work         ;
;          |abs_divider_7ag:divider|          ; 86 (8)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div1|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider                             ; abs_divider_7ag     ; work         ;
;             |alt_u_div_c4f:divider|         ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div1|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider|alt_u_div_c4f:divider       ; alt_u_div_c4f       ; work         ;
;             |lpm_abs_5v9:my_abs_num|        ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div1|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider|lpm_abs_5v9:my_abs_num      ; lpm_abs_5v9         ; work         ;
;    |lpm_divide:Div3|                        ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div3                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_cvo:auto_generated|       ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div3|lpm_divide_cvo:auto_generated                                                     ; lpm_divide_cvo      ; work         ;
;          |abs_divider_7ag:divider|          ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div3|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider                             ; abs_divider_7ag     ; work         ;
;             |alt_u_div_c4f:divider|         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div3|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider|alt_u_div_c4f:divider       ; alt_u_div_c4f       ; work         ;
;    |lpm_divide:Div4|                        ; 104 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div4                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_u0p:auto_generated|       ; 104 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div4|lpm_divide_u0p:auto_generated                                                     ; lpm_divide_u0p      ; work         ;
;          |abs_divider_pbg:divider|          ; 104 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div4|lpm_divide_u0p:auto_generated|abs_divider_pbg:divider                             ; abs_divider_pbg     ; work         ;
;             |alt_u_div_g7f:divider|         ; 104 (104)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div4|lpm_divide_u0p:auto_generated|abs_divider_pbg:divider|alt_u_div_g7f:divider       ; alt_u_div_g7f       ; work         ;
;    |lpm_divide:Div5|                        ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div5                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_cvo:auto_generated|       ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div5|lpm_divide_cvo:auto_generated                                                     ; lpm_divide_cvo      ; work         ;
;          |abs_divider_7ag:divider|          ; 81 (8)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div5|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider                             ; abs_divider_7ag     ; work         ;
;             |alt_u_div_c4f:divider|         ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div5|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider|alt_u_div_c4f:divider       ; alt_u_div_c4f       ; work         ;
;             |lpm_abs_5v9:my_abs_num|        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div5|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider|lpm_abs_5v9:my_abs_num      ; lpm_abs_5v9         ; work         ;
;    |lpm_divide:Div6|                        ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div6                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_mhm:auto_generated|       ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div6|lpm_divide_mhm:auto_generated                                                     ; lpm_divide_mhm      ; work         ;
;          |sign_div_unsign_ekh:divider|      ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div6|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider                         ; sign_div_unsign_ekh ; work         ;
;             |alt_u_div_g4f:divider|         ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div6|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_g4f:divider   ; alt_u_div_g4f       ; work         ;
;    |lpm_divide:Div7|                        ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div7                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_ihm:auto_generated|       ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div7|lpm_divide_ihm:auto_generated                                                     ; lpm_divide_ihm      ; work         ;
;          |sign_div_unsign_akh:divider|      ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div7|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                         ; sign_div_unsign_akh ; work         ;
;             |alt_u_div_84f:divider|         ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Div7|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider   ; alt_u_div_84f       ; work         ;
;    |lpm_divide:Mod0|                        ; 92 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod0                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_soo:auto_generated|       ; 92 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod0|lpm_divide_soo:auto_generated                                                     ; lpm_divide_soo      ; work         ;
;          |abs_divider_kbg:divider|          ; 92 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod0|lpm_divide_soo:auto_generated|abs_divider_kbg:divider                             ; abs_divider_kbg     ; work         ;
;             |alt_u_div_67f:divider|         ; 92 (92)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod0|lpm_divide_soo:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider       ; alt_u_div_67f       ; work         ;
;    |lpm_divide:Mod1|                        ; 112 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod1                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_poo:auto_generated|       ; 112 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod1|lpm_divide_poo:auto_generated                                                     ; lpm_divide_poo      ; work         ;
;          |abs_divider_hbg:divider|          ; 112 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod1|lpm_divide_poo:auto_generated|abs_divider_hbg:divider                             ; abs_divider_hbg     ; work         ;
;             |alt_u_div_07f:divider|         ; 112 (112)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod1|lpm_divide_poo:auto_generated|abs_divider_hbg:divider|alt_u_div_07f:divider       ; alt_u_div_07f       ; work         ;
;    |lpm_divide:Mod3|                        ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod3                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_cno:auto_generated|       ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod3|lpm_divide_cno:auto_generated                                                     ; lpm_divide_cno      ; work         ;
;          |abs_divider_4ag:divider|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod3|lpm_divide_cno:auto_generated|abs_divider_4ag:divider                             ; abs_divider_4ag     ; work         ;
;             |alt_u_div_64f:divider|         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod3|lpm_divide_cno:auto_generated|abs_divider_4ag:divider|alt_u_div_64f:divider       ; alt_u_div_64f       ; work         ;
;    |lpm_divide:Mod4|                        ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod4                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_1po:auto_generated|       ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod4|lpm_divide_1po:auto_generated                                                     ; lpm_divide_1po      ; work         ;
;          |abs_divider_pbg:divider|          ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod4|lpm_divide_1po:auto_generated|abs_divider_pbg:divider                             ; abs_divider_pbg     ; work         ;
;             |alt_u_div_g7f:divider|         ; 113 (113)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod4|lpm_divide_1po:auto_generated|abs_divider_pbg:divider|alt_u_div_g7f:divider       ; alt_u_div_g7f       ; work         ;
;    |lpm_divide:Mod5|                        ; 122 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod5                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_uoo:auto_generated|       ; 122 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod5|lpm_divide_uoo:auto_generated                                                     ; lpm_divide_uoo      ; work         ;
;          |abs_divider_mbg:divider|          ; 122 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod5|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider                             ; abs_divider_mbg     ; work         ;
;             |alt_u_div_a7f:divider|         ; 122 (122)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod5|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider       ; alt_u_div_a7f       ; work         ;
;    |lpm_divide:Mod6|                        ; 40 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod6                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_p9m:auto_generated|       ; 40 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod6|lpm_divide_p9m:auto_generated                                                     ; lpm_divide_p9m      ; work         ;
;          |sign_div_unsign_ekh:divider|      ; 40 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod6|lpm_divide_p9m:auto_generated|sign_div_unsign_ekh:divider                         ; sign_div_unsign_ekh ; work         ;
;             |alt_u_div_g4f:divider|         ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod6|lpm_divide_p9m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_g4f:divider   ; alt_u_div_g4f       ; work         ;
;    |lpm_divide:Mod7|                        ; 58 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod7                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_m9m:auto_generated|       ; 58 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod7|lpm_divide_m9m:auto_generated                                                     ; lpm_divide_m9m      ; work         ;
;          |sign_div_unsign_bkh:divider|      ; 58 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                         ; sign_div_unsign_bkh ; work         ;
;             |alt_u_div_a4f:divider|         ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider   ; alt_u_div_a4f       ; work         ;
;    |lpm_mult:Mult0|                         ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult0                                                                                    ; lpm_mult            ; work         ;
;       |multcore:mult_core|                  ; 46 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult0|multcore:mult_core                                                                 ; multcore            ; work         ;
;          |mpar_add:padder|                  ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; mpar_add            ; work         ;
;             |lpm_add_sub:adder[0]|          ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                |add_sub_ogh:auto_generated| ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated ; add_sub_ogh         ; work         ;
;    |lpm_mult:Mult2|                         ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult2                                                                                    ; lpm_mult            ; work         ;
;       |mult_i1t:auto_generated|             ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult2|mult_i1t:auto_generated                                                            ; mult_i1t            ; work         ;
;    |lpm_mult:Mult3|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult3                                                                                    ; lpm_mult            ; work         ;
;       |mult_t2t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult3|mult_t2t:auto_generated                                                            ; mult_t2t            ; work         ;
;    |lpm_mult:Mult4|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult4                                                                                    ; lpm_mult            ; work         ;
;       |mult_33t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult4|mult_33t:auto_generated                                                            ; mult_33t            ; work         ;
;    |lpm_mult:Mult5|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult5                                                                                    ; lpm_mult            ; work         ;
;       |mult_73t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult5|mult_73t:auto_generated                                                            ; mult_73t            ; work         ;
;    |lpm_mult:Mult6|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult6                                                                                    ; lpm_mult            ; work         ;
;       |mult_j4t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult6|mult_j4t:auto_generated                                                            ; mult_j4t            ; work         ;
;    |lpm_mult:Mult7|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult7                                                                                    ; lpm_mult            ; work         ;
;       |mult_e4t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult7|mult_e4t:auto_generated                                                            ; mult_e4t            ; work         ;
;    |lpm_mult:Mult8|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult8                                                                                    ; lpm_mult            ; work         ;
;       |mult_p5t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult8|mult_p5t:auto_generated                                                            ; mult_p5t            ; work         ;
;    |lpm_mult:Mult9|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult9                                                                                    ; lpm_mult            ; work         ;
;       |mult_t5t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |project_asm_2|lpm_mult:Mult9|mult_t5t:auto_generated                                                            ; mult_t5t            ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 3           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 11          ;
; Signed Embedded Multipliers           ; 7           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; result1[0]                                          ; Mux1                ; yes                    ;
; result2[0]                                          ; Mux1                ; yes                    ;
; result3[0]                                          ; Mux1                ; yes                    ;
; result1[1]                                          ; Mux1                ; yes                    ;
; result2[1]                                          ; Mux1                ; yes                    ;
; result3[1]                                          ; Mux1                ; yes                    ;
; result1[2]                                          ; Mux1                ; yes                    ;
; result2[2]                                          ; Mux1                ; yes                    ;
; result3[2]                                          ; Mux1                ; yes                    ;
; result1[3]                                          ; Mux1                ; yes                    ;
; result2[3]                                          ; Mux1                ; yes                    ;
; result3[3]                                          ; Mux1                ; yes                    ;
; result1[4]                                          ; Mux1                ; yes                    ;
; result2[4]                                          ; Mux1                ; yes                    ;
; result3[4]                                          ; Mux1                ; yes                    ;
; Number of user-specified and inferred latches = 15  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 28    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |project_asm_2|Mux19       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |project_asm_2|Mux4        ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |project_asm_2|Mux9        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------------+
; Source assignments for Top-level Entity: |project_asm_2 ;
+------------+---------+------+---------------------------+
; Assignment ; Value   ; From ; To                        ;
+------------+---------+------+---------------------------+
; LOCATION   ; Pin_23  ; -    ; clk                       ;
; LOCATION   ; Pin_25  ; -    ; reset                     ;
; LOCATION   ; Pin_88  ; -    ; i_ckey_1                  ;
; LOCATION   ; Pin_89  ; -    ; i_ckey_2                  ;
; LOCATION   ; Pin_90  ; -    ; i_ckey_3                  ;
; LOCATION   ; Pin_91  ; -    ; i_ckey_4                  ;
; LOCATION   ; Pin_84  ; -    ; o_led_1                   ;
; LOCATION   ; Pin_85  ; -    ; o_led_2                   ;
; LOCATION   ; Pin_86  ; -    ; o_led_3                   ;
; LOCATION   ; Pin_87  ; -    ; o_led_4                   ;
; LOCATION   ; Pin_133 ; -    ; o_dig_1                   ;
; LOCATION   ; Pin_135 ; -    ; o_dig_2                   ;
; LOCATION   ; Pin_136 ; -    ; o_dig_3                   ;
; LOCATION   ; Pin_137 ; -    ; o_dig_4                   ;
; LOCATION   ; Pin_128 ; -    ; o_seg_0                   ;
; LOCATION   ; Pin_121 ; -    ; o_seg_1                   ;
; LOCATION   ; Pin_125 ; -    ; o_seg_2                   ;
; LOCATION   ; Pin_129 ; -    ; o_seg_3                   ;
; LOCATION   ; Pin_132 ; -    ; o_seg_4                   ;
; LOCATION   ; Pin_126 ; -    ; o_seg_5                   ;
; LOCATION   ; Pin_124 ; -    ; o_seg_6                   ;
; LOCATION   ; Pin_127 ; -    ; o_seg_7                   ;
+------------+---------+------+---------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |project_asm_2 ;
+----------------+----------+---------------------------------------------------+
; Parameter Name ; Value    ; Type                                              ;
+----------------+----------+---------------------------------------------------+
; zero           ; 11000000 ; Unsigned Binary                                   ;
; one            ; 11111001 ; Unsigned Binary                                   ;
; two            ; 10100100 ; Unsigned Binary                                   ;
; three          ; 10110000 ; Unsigned Binary                                   ;
; four           ; 10011001 ; Unsigned Binary                                   ;
; five           ; 10010010 ; Unsigned Binary                                   ;
; six            ; 10000010 ; Unsigned Binary                                   ;
; seven          ; 11111000 ; Unsigned Binary                                   ;
; eight          ; 10000000 ; Unsigned Binary                                   ;
; nine           ; 10010000 ; Unsigned Binary                                   ;
; val_a          ; 10001000 ; Unsigned Binary                                   ;
; val_b          ; 10000011 ; Unsigned Binary                                   ;
; val_c          ; 11000110 ; Unsigned Binary                                   ;
; val_d          ; 10100001 ; Unsigned Binary                                   ;
; val_e          ; 10000110 ; Unsigned Binary                                   ;
; val_f          ; 10001110 ; Unsigned Binary                                   ;
+----------------+----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_u0p ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 28           ; Untyped             ;
; LPM_WIDTHR                                     ; 28           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 9            ; Untyped             ;
; LPM_WIDTHR                                     ; 9            ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_i1t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 11           ; Untyped             ;
; LPM_WIDTHR                                     ; 11           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_t2t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 6            ; Untyped             ;
; LPM_WIDTHP                                     ; 14           ; Untyped             ;
; LPM_WIDTHR                                     ; 14           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_33t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_73t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 18           ; Untyped             ;
; LPM_WIDTHR                                     ; 18           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_j4t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult7                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 20           ; Untyped             ;
; LPM_WIDTHR                                     ; 20           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_e4t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult8                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult9                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 13           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_p0p ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_1po ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_cvo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_p9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_fno ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_cvo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_soo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_cvo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_uoo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_cno ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_poo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 9              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8              ;
;     -- LPM_WIDTHB                     ; 20             ;
;     -- LPM_WIDTHP                     ; 28             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 5              ;
;     -- LPM_WIDTHB                     ; 4              ;
;     -- LPM_WIDTHP                     ; 9              ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 6              ;
;     -- LPM_WIDTHB                     ; 5              ;
;     -- LPM_WIDTHP                     ; 11             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 8              ;
;     -- LPM_WIDTHB                     ; 6              ;
;     -- LPM_WIDTHP                     ; 14             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 9              ;
;     -- LPM_WIDTHB                     ; 7              ;
;     -- LPM_WIDTHP                     ; 16             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 10             ;
;     -- LPM_WIDTHB                     ; 8              ;
;     -- LPM_WIDTHP                     ; 18             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult7 ;
;     -- LPM_WIDTHA                     ; 11             ;
;     -- LPM_WIDTHB                     ; 9              ;
;     -- LPM_WIDTHP                     ; 20             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult8 ;
;     -- LPM_WIDTHA                     ; 12             ;
;     -- LPM_WIDTHB                     ; 10             ;
;     -- LPM_WIDTHP                     ; 22             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult9 ;
;     -- LPM_WIDTHA                     ; 13             ;
;     -- LPM_WIDTHB                     ; 11             ;
;     -- LPM_WIDTHP                     ; 24             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 22                          ;
; cycloneiii_ff         ; 28                          ;
;     ENA               ; 8                           ;
;     plain             ; 20                          ;
; cycloneiii_lcell_comb ; 1763                        ;
;     arith             ; 530                         ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 106                         ;
;         3 data inputs ; 411                         ;
;     normal            ; 1233                        ;
;         0 data inputs ; 72                          ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 401                         ;
;         3 data inputs ; 157                         ;
;         4 data inputs ; 581                         ;
; cycloneiii_mac_mult   ; 7                           ;
; cycloneiii_mac_out    ; 7                           ;
;                       ;                             ;
; Max LUT depth         ; 88.70                       ;
; Average LUT depth     ; 49.12                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Sun May 12 00:18:48 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project_asm_2 -c project_asm_2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Warning (12125): Using design file project_asm_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: project_asm_2 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 1
Info (12127): Elaborating entity "project_asm_2" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at project_asm_2.v(74): object "number" assigned a value but never read File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 74
Warning (10230): Verilog HDL assignment warning at project_asm_2.v(153): truncated value with size 32 to match size of target (5) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 153
Warning (10230): Verilog HDL assignment warning at project_asm_2.v(156): truncated value with size 32 to match size of target (5) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 156
Warning (10230): Verilog HDL assignment warning at project_asm_2.v(158): truncated value with size 32 to match size of target (5) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 158
Warning (10230): Verilog HDL assignment warning at project_asm_2.v(169): truncated value with size 32 to match size of target (5) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 169
Warning (10230): Verilog HDL assignment warning at project_asm_2.v(171): truncated value with size 32 to match size of target (5) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 171
Warning (10230): Verilog HDL assignment warning at project_asm_2.v(173): truncated value with size 32 to match size of target (5) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 173
Warning (10230): Verilog HDL assignment warning at project_asm_2.v(183): truncated value with size 32 to match size of target (5) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 183
Warning (10230): Verilog HDL assignment warning at project_asm_2.v(185): truncated value with size 32 to match size of target (5) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 185
Warning (10230): Verilog HDL assignment warning at project_asm_2.v(187): truncated value with size 32 to match size of target (5) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 187
Warning (10230): Verilog HDL assignment warning at project_asm_2.v(190): truncated value with size 32 to match size of target (5) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 190
Warning (10230): Verilog HDL assignment warning at project_asm_2.v(192): truncated value with size 32 to match size of target (5) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 192
Warning (10230): Verilog HDL assignment warning at project_asm_2.v(194): truncated value with size 32 to match size of target (5) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 194
Warning (10230): Verilog HDL assignment warning at project_asm_2.v(197): truncated value with size 32 to match size of target (5) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 197
Warning (10230): Verilog HDL assignment warning at project_asm_2.v(199): truncated value with size 32 to match size of target (5) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 199
Warning (10230): Verilog HDL assignment warning at project_asm_2.v(201): truncated value with size 32 to match size of target (5) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 201
Warning (10270): Verilog HDL Case Statement warning at project_asm_2.v(115): incomplete case statement has no default case item File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 115
Warning (10240): Verilog HDL Always Construct warning at project_asm_2.v(113): inferring latch(es) for variable "result1", which holds its previous value in one or more paths through the always construct File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Warning (10240): Verilog HDL Always Construct warning at project_asm_2.v(113): inferring latch(es) for variable "result2", which holds its previous value in one or more paths through the always construct File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Warning (10240): Verilog HDL Always Construct warning at project_asm_2.v(113): inferring latch(es) for variable "result3", which holds its previous value in one or more paths through the always construct File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Warning (10230): Verilog HDL assignment warning at project_asm_2.v(213): truncated value with size 32 to match size of target (8) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 213
Warning (10230): Verilog HDL assignment warning at project_asm_2.v(223): truncated value with size 32 to match size of target (20) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 223
Info (10041): Inferred latch for "result3[0]" at project_asm_2.v(113) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Info (10041): Inferred latch for "result3[1]" at project_asm_2.v(113) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Info (10041): Inferred latch for "result3[2]" at project_asm_2.v(113) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Info (10041): Inferred latch for "result3[3]" at project_asm_2.v(113) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Info (10041): Inferred latch for "result3[4]" at project_asm_2.v(113) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Info (10041): Inferred latch for "result2[0]" at project_asm_2.v(113) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Info (10041): Inferred latch for "result2[1]" at project_asm_2.v(113) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Info (10041): Inferred latch for "result2[2]" at project_asm_2.v(113) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Info (10041): Inferred latch for "result2[3]" at project_asm_2.v(113) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Info (10041): Inferred latch for "result2[4]" at project_asm_2.v(113) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Info (10041): Inferred latch for "result1[0]" at project_asm_2.v(113) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Info (10041): Inferred latch for "result1[1]" at project_asm_2.v(113) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Info (10041): Inferred latch for "result1[2]" at project_asm_2.v(113) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Info (10041): Inferred latch for "result1[3]" at project_asm_2.v(113) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Info (10041): Inferred latch for "result1[4]" at project_asm_2.v(113) File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
Info (13014): Ignored 6 buffer(s)
    Info (13019): Ignored 6 SOFT buffer(s)
Info (278001): Inferred 24 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 183
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 190
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 129
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult4" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult5" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult6" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult7" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult8" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult9" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 153
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 185
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 185
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod6" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 192
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div7" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 192
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 171
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 171
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 156
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 156
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 187
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod7" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 194
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 173
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 158
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div4" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 183
Info (12133): Instantiated megafunction "lpm_divide:Div4" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 183
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_u0p.tdf
    Info (12023): Found entity 1: lpm_divide_u0p File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_u0p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_pbg.tdf
    Info (12023): Found entity 1: abs_divider_pbg File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/abs_divider_pbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf
    Info (12023): Found entity 1: alt_u_div_g7f File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_g7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/add_sub_8pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf
    Info (12023): Found entity 1: lpm_abs_5v9 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_abs_5v9.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_k0a.tdf
    Info (12023): Found entity 1: lpm_abs_k0a File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_abs_k0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div6" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 190
Info (12133): Instantiated megafunction "lpm_divide:Div6" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 190
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf
    Info (12023): Found entity 1: lpm_divide_mhm File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_mhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/sign_div_unsign_ekh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf
    Info (12023): Found entity 1: alt_u_div_g4f File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_g4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 129
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 129
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/add_sub_ogh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult2" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
Info (12133): Instantiated megafunction "lpm_mult:Mult2" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "9"
    Info (12134): Parameter "LPM_WIDTHR" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf
    Info (12023): Found entity 1: mult_i1t File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_i1t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult3" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
Info (12133): Instantiated megafunction "lpm_mult:Mult3" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_t2t.tdf
    Info (12023): Found entity 1: mult_t2t File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_t2t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult4" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
Info (12133): Instantiated megafunction "lpm_mult:Mult4" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_33t.tdf
    Info (12023): Found entity 1: mult_33t File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_33t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult5" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
Info (12133): Instantiated megafunction "lpm_mult:Mult5" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_73t.tdf
    Info (12023): Found entity 1: mult_73t File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_73t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult6" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
Info (12133): Instantiated megafunction "lpm_mult:Mult6" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j4t.tdf
    Info (12023): Found entity 1: mult_j4t File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_j4t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult7" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
Info (12133): Instantiated megafunction "lpm_mult:Mult7" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_e4t.tdf
    Info (12023): Found entity 1: mult_e4t File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_e4t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult8" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
Info (12133): Instantiated megafunction "lpm_mult:Mult8" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf
    Info (12023): Found entity 1: mult_p5t File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_p5t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult9" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
Info (12133): Instantiated megafunction "lpm_mult:Mult9" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 139
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf
    Info (12023): Found entity 1: mult_t5t File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_t5t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 153
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 153
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf
    Info (12023): Found entity 1: lpm_divide_p0p File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_p0p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/abs_divider_kbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_67f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_f0a.tdf
    Info (12023): Found entity 1: lpm_abs_f0a File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_abs_f0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod4" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 185
Info (12133): Instantiated megafunction "lpm_divide:Mod4" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 185
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1po.tdf
    Info (12023): Found entity 1: lpm_divide_1po File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_1po.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div5" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 185
Info (12133): Instantiated megafunction "lpm_divide:Div5" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 185
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cvo.tdf
    Info (12023): Found entity 1: lpm_divide_cvo File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_cvo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_7ag.tdf
    Info (12023): Found entity 1: abs_divider_7ag File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/abs_divider_7ag.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf
    Info (12023): Found entity 1: alt_u_div_c4f File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_c4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf
    Info (12023): Found entity 1: lpm_abs_2v9 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_abs_2v9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod6" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 192
Info (12133): Instantiated megafunction "lpm_divide:Mod6" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 192
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf
    Info (12023): Found entity 1: lpm_divide_p9m File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_p9m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div7" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 192
Info (12133): Instantiated megafunction "lpm_divide:Div7" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 192
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_ihm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_84f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod2" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 171
Info (12133): Instantiated megafunction "lpm_divide:Mod2" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 171
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fno.tdf
    Info (12023): Found entity 1: lpm_divide_fno File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_fno.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_aag.tdf
    Info (12023): Found entity 1: abs_divider_aag File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/abs_divider_aag.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_i4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 156
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 156
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_soo.tdf
    Info (12023): Found entity 1: lpm_divide_soo File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_soo.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod5" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 187
Info (12133): Instantiated megafunction "lpm_divide:Mod5" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 187
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uoo.tdf
    Info (12023): Found entity 1: lpm_divide_uoo File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_uoo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf
    Info (12023): Found entity 1: abs_divider_mbg File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/abs_divider_mbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_a7f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod7" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 194
Info (12133): Instantiated megafunction "lpm_divide:Mod7" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 194
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_m9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_a4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod3" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 173
Info (12133): Instantiated megafunction "lpm_divide:Mod3" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 173
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cno.tdf
    Info (12023): Found entity 1: lpm_divide_cno File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_cno.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4ag.tdf
    Info (12023): Found entity 1: abs_divider_4ag File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/abs_divider_4ag.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf
    Info (12023): Found entity 1: alt_u_div_64f File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_64f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 158
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 158
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_poo.tdf
    Info (12023): Found entity 1: lpm_divide_poo File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/lpm_divide_poo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_hbg.tdf
    Info (12023): Found entity 1: abs_divider_hbg File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/abs_divider_hbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_07f.tdf Line: 27
Info (13014): Ignored 49 buffer(s)
    Info (13016): Ignored 19 CARRY_SUM buffer(s)
    Info (13019): Ignored 30 SOFT buffer(s)
Warning (13012): Latch result1[0] has unsafe behavior File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_ckey_3 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 6
Warning (13012): Latch result2[0] has unsafe behavior File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_ckey_2 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 5
Warning (13012): Latch result3[0] has unsafe behavior File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_ckey_2 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 5
Warning (13012): Latch result1[1] has unsafe behavior File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_ckey_3 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 6
Warning (13012): Latch result2[1] has unsafe behavior File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_ckey_2 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 5
Warning (13012): Latch result3[1] has unsafe behavior File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_ckey_2 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 5
Warning (13012): Latch result1[2] has unsafe behavior File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_ckey_3 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 6
Warning (13012): Latch result2[2] has unsafe behavior File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_ckey_2 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 5
Warning (13012): Latch result3[2] has unsafe behavior File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_ckey_2 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 5
Warning (13012): Latch result1[3] has unsafe behavior File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_ckey_3 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 6
Warning (13012): Latch result2[3] has unsafe behavior File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_ckey_2 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 5
Warning (13012): Latch result3[3] has unsafe behavior File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_ckey_2 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 5
Warning (13012): Latch result1[4] has unsafe behavior File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_ckey_1 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 4
Warning (13012): Latch result2[4] has unsafe behavior File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_ckey_2 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 5
Warning (13012): Latch result3[4] has unsafe behavior File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_ckey_1 File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/project_asm_2.v Line: 4
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_1po:auto_generated|abs_divider_pbg:divider|alt_u_div_g7f:divider|add_sub_11_result_int[1]~16" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_g7f.tdf Line: 42
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_soo:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_7_result_int[1]~14" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_67f.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Div0|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider|add_sub_7_result_int[1]~14" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_67f.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Div4|lpm_divide_u0p:auto_generated|abs_divider_pbg:divider|alt_u_div_g7f:divider|add_sub_11_result_int[1]~16" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/alt_u_div_g7f.tdf Line: 42
    Info (17048): Logic cell "lpm_mult:Mult2|mult_i1t:auto_generated|le4a[4]" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_i1t.tdf Line: 41
    Info (17048): Logic cell "lpm_mult:Mult2|mult_i1t:auto_generated|le5a[2]" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_i1t.tdf Line: 42
    Info (17048): Logic cell "lpm_mult:Mult2|mult_i1t:auto_generated|le4a[0]" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_i1t.tdf Line: 41
    Info (17048): Logic cell "lpm_mult:Mult2|mult_i1t:auto_generated|le5a[1]" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_i1t.tdf Line: 42
    Info (17048): Logic cell "lpm_mult:Mult2|mult_i1t:auto_generated|le4a[5]" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_i1t.tdf Line: 41
    Info (17048): Logic cell "lpm_mult:Mult2|mult_i1t:auto_generated|le2a[4]" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_i1t.tdf Line: 40
    Info (17048): Logic cell "lpm_mult:Mult2|mult_i1t:auto_generated|le2a[3]" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_i1t.tdf Line: 40
    Info (17048): Logic cell "lpm_mult:Mult2|mult_i1t:auto_generated|le2a[2]" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_i1t.tdf Line: 40
    Info (17048): Logic cell "lpm_mult:Mult2|mult_i1t:auto_generated|le2a[1]" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_i1t.tdf Line: 40
    Info (17048): Logic cell "lpm_mult:Mult2|mult_i1t:auto_generated|le2a[0]" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_i1t.tdf Line: 40
    Info (17048): Logic cell "lpm_mult:Mult2|mult_i1t:auto_generated|le2a[5]" File: C:/Users/gavri/Desktop/fpga_project/project_asm_2/db/mult_i1t.tdf Line: 40
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1791 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 1758 logic cells
    Info (21062): Implemented 11 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 4877 megabytes
    Info: Processing ended: Sun May 12 00:19:04 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:26


