Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Oct 11 15:14:49 2019
| Host         : CSE024WK-W10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file crypto_control_sets_placed.rpt
| Design       : crypto
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------+--------------------------------------+------------------+----------------+
|     Clock Signal     |            Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------------+--------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG |                                     |                                      |                3 |              4 |
|  CLK100MHZ_IBUF_BUFG | KeyPad_Controller/C0/Col[3]_i_1_n_0 |                                      |                3 |              4 |
|  CLK100MHZ_IBUF_BUFG |                                     | KeyPad_Controller/C0/sclk[0]_i_1_n_0 |                5 |             20 |
+----------------------+-------------------------------------+--------------------------------------+------------------+----------------+


