TimeQuest Timing Analyzer report for BCD
Sun Dec 03 21:26:21 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk_intr'
 13. Slow Model Setup: 'clk_clk'
 14. Slow Model Hold: 'clk_clk'
 15. Slow Model Hold: 'clk_intr'
 16. Slow Model Recovery: 'clk_clk'
 17. Slow Model Removal: 'clk_clk'
 18. Slow Model Minimum Pulse Width: 'clk_clk'
 19. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'clk_intr'
 28. Fast Model Setup: 'clk_clk'
 29. Fast Model Hold: 'clk_clk'
 30. Fast Model Hold: 'clk_intr'
 31. Fast Model Recovery: 'clk_clk'
 32. Fast Model Removal: 'clk_clk'
 33. Fast Model Minimum Pulse Width: 'clk_clk'
 34. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Multicorner Timing Analysis Summary
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Setup Transfers
 41. Hold Transfers
 42. Recovery Transfers
 43. Removal Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths
 47. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; BCD                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C8Q208C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                         ;
+-------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                     ; Status ; Read at                  ;
+-------------------------------------------------------------------+--------+--------------------------+
; qsys/bcd/synthesis/submodules/altera_reset_controller.sdc         ; OK     ; Sun Dec 03 21:26:20 2017 ;
; qsys/bcd/synthesis/submodules/altera_avalon_st_jtag_interface.sdc ; OK     ; Sun Dec 03 21:26:20 2017 ;
; BCD_Timing.sdc                                                    ; OK     ; Sun Dec 03 21:26:20 2017 ;
+-------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                               ;
+---------------------+---------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type    ; Period      ; Frequency ; Rise  ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+---------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base    ; 100.000     ; 10.0 MHz  ; 0.000 ; 50.000     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk_clk             ; Base    ; 20.000      ; 50.0 MHz  ; 0.000 ; 10.000     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_clk }             ;
; clk_intr            ; Virtual ; 1000000.000 ; 0.0 MHz   ; 0.000 ; 500000.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { }                     ;
+---------------------+---------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 100.74 MHz ; 100.74 MHz      ; clk_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clk_intr ; 8.442  ; 0.000         ;
; clk_clk  ; 10.073 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clk_clk  ; 0.499 ; 0.000         ;
; clk_intr ; 9.265 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_clk ; 14.737 ; 0.000         ;
+---------+--------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 1.334 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_clk             ; 6.933  ; 0.000         ;
; altera_reserved_tck ; 97.223 ; 0.000         ;
+---------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_intr'                                                                                                                  ;
+-------+---------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 8.442 ; BCD_Avalon_Top:bcd_0|enable_pinout[2] ; bcd_io_bcd_en_pinout[2] ; clk_clk      ; clk_intr    ; 20.000       ; -2.826     ; 5.732      ;
; 8.576 ; BCD_Avalon_Top:bcd_0|enable_pinout[0] ; bcd_io_bcd_en_pinout[0] ; clk_clk      ; clk_intr    ; 20.000       ; -2.826     ; 5.598      ;
; 8.619 ; BCD_Avalon_Top:bcd_0|bcd_pinout[4]    ; bcd_io_bcd_pinout[4]    ; clk_clk      ; clk_intr    ; 20.000       ; -2.826     ; 5.555      ;
; 8.848 ; BCD_Avalon_Top:bcd_0|bcd_pinout[2]    ; bcd_io_bcd_pinout[2]    ; clk_clk      ; clk_intr    ; 20.000       ; -2.826     ; 5.326      ;
; 8.875 ; BCD_Avalon_Top:bcd_0|enable_pinout[1] ; bcd_io_bcd_en_pinout[1] ; clk_clk      ; clk_intr    ; 20.000       ; -2.826     ; 5.299      ;
; 8.878 ; BCD_Avalon_Top:bcd_0|bcd_pinout[1]    ; bcd_io_bcd_pinout[1]    ; clk_clk      ; clk_intr    ; 20.000       ; -2.826     ; 5.296      ;
; 8.880 ; BCD_Avalon_Top:bcd_0|bcd_pinout[0]    ; bcd_io_bcd_pinout[0]    ; clk_clk      ; clk_intr    ; 20.000       ; -2.826     ; 5.294      ;
; 8.910 ; BCD_Avalon_Top:bcd_0|bcd_pinout[3]    ; bcd_io_bcd_pinout[3]    ; clk_clk      ; clk_intr    ; 20.000       ; -2.826     ; 5.264      ;
; 9.275 ; BCD_Avalon_Top:bcd_0|bcd_pinout[6]    ; bcd_io_bcd_pinout[6]    ; clk_clk      ; clk_intr    ; 20.000       ; -2.826     ; 4.899      ;
; 9.278 ; BCD_Avalon_Top:bcd_0|enable_pinout[7] ; bcd_io_bcd_en_pinout[7] ; clk_clk      ; clk_intr    ; 20.000       ; -2.826     ; 4.896      ;
; 9.308 ; BCD_Avalon_Top:bcd_0|bcd_pinout[5]    ; bcd_io_bcd_pinout[5]    ; clk_clk      ; clk_intr    ; 20.000       ; -2.826     ; 4.866      ;
; 9.334 ; BCD_Avalon_Top:bcd_0|bcd_pinout[7]    ; bcd_io_bcd_pinout[7]    ; clk_clk      ; clk_intr    ; 20.000       ; -2.826     ; 4.840      ;
; 9.337 ; BCD_Avalon_Top:bcd_0|enable_pinout[6] ; bcd_io_bcd_en_pinout[6] ; clk_clk      ; clk_intr    ; 20.000       ; -2.826     ; 4.837      ;
; 9.343 ; BCD_Avalon_Top:bcd_0|enable_pinout[5] ; bcd_io_bcd_en_pinout[5] ; clk_clk      ; clk_intr    ; 20.000       ; -2.826     ; 4.831      ;
; 9.721 ; BCD_Avalon_Top:bcd_0|enable_pinout[3] ; bcd_io_bcd_en_pinout[3] ; clk_clk      ; clk_intr    ; 20.000       ; -2.826     ; 4.453      ;
; 9.735 ; BCD_Avalon_Top:bcd_0|enable_pinout[4] ; bcd_io_bcd_en_pinout[4] ; clk_clk      ; clk_intr    ; 20.000       ; -2.826     ; 4.439      ;
+-------+---------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.073 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.018     ; 9.949      ;
; 10.136 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; clk_clk      ; clk_clk     ; 20.000       ; -0.018     ; 9.886      ;
; 10.173 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; clk_clk      ; clk_clk     ; 20.000       ; -0.018     ; 9.849      ;
; 10.366 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 9.674      ;
; 10.423 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                               ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 9.617      ;
; 10.437 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; clk_clk      ; clk_clk     ; 20.000       ; -0.018     ; 9.585      ;
; 10.554 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 9.472      ;
; 10.554 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 9.472      ;
; 10.554 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 9.472      ;
; 10.555 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 9.471      ;
; 10.555 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 9.471      ;
; 10.555 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 9.471      ;
; 10.555 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 9.471      ;
; 10.688 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.018      ; 9.370      ;
; 10.748 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.018     ; 9.274      ;
; 10.752 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.092     ; 9.196      ;
; 10.774 ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.018     ; 9.248      ;
; 10.811 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; clk_clk      ; clk_clk     ; 20.000       ; -0.018     ; 9.211      ;
; 10.818 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.092     ; 9.130      ;
; 10.837 ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; clk_clk      ; clk_clk     ; 20.000       ; -0.018     ; 9.185      ;
; 10.848 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; clk_clk      ; clk_clk     ; 20.000       ; -0.018     ; 9.174      ;
; 10.874 ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; clk_clk      ; clk_clk     ; 20.000       ; -0.018     ; 9.148      ;
; 10.877 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                               ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 9.163      ;
; 10.964 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                            ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.017     ; 9.059      ;
; 10.967 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.092     ; 8.981      ;
; 10.979 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid            ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.987      ;
; 10.984 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.982      ;
; 10.988 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket    ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.978      ;
; 10.988 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET  ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.978      ;
; 11.027 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                            ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; clk_clk      ; clk_clk     ; 20.000       ; -0.017     ; 8.996      ;
; 11.030 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.936      ;
; 11.030 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.936      ;
; 11.030 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.936      ;
; 11.030 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.936      ;
; 11.030 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.936      ;
; 11.030 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.936      ;
; 11.030 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.936      ;
; 11.045 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid            ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.921      ;
; 11.050 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.916      ;
; 11.052 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.029      ; 9.017      ;
; 11.054 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket    ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.912      ;
; 11.054 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET  ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.912      ;
; 11.064 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                            ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; clk_clk      ; clk_clk     ; 20.000       ; -0.017     ; 8.959      ;
; 11.096 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.870      ;
; 11.096 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.870      ;
; 11.096 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.870      ;
; 11.096 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.870      ;
; 11.096 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.870      ;
; 11.096 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.870      ;
; 11.096 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.870      ;
; 11.103 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 8.849      ;
; 11.103 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 8.849      ;
; 11.103 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 8.849      ;
; 11.112 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; clk_clk      ; clk_clk     ; 20.000       ; -0.018     ; 8.910      ;
; 11.116 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; clk_clk      ; clk_clk     ; 20.000       ; -0.092     ; 8.832      ;
; 11.130 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                       ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.017     ; 8.893      ;
; 11.138 ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; clk_clk      ; clk_clk     ; 20.000       ; -0.018     ; 8.884      ;
; 11.142 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.092     ; 8.806      ;
; 11.169 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 8.783      ;
; 11.169 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 8.783      ;
; 11.169 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 8.783      ;
; 11.175 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 8.851      ;
; 11.175 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 8.851      ;
; 11.175 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 8.851      ;
; 11.176 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 8.850      ;
; 11.176 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 8.850      ;
; 11.176 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 8.850      ;
; 11.176 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 8.850      ;
; 11.180 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 8.860      ;
; 11.182 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; clk_clk      ; clk_clk     ; 20.000       ; -0.092     ; 8.766      ;
; 11.184 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.018      ; 8.874      ;
; 11.193 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                       ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; clk_clk      ; clk_clk     ; 20.000       ; -0.017     ; 8.830      ;
; 11.194 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid            ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.772      ;
; 11.199 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.767      ;
; 11.203 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket    ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.763      ;
; 11.203 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET  ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.763      ;
; 11.215 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                               ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.018     ; 8.807      ;
; 11.220 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.017     ; 8.803      ;
; 11.220 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.017     ; 8.803      ;
; 11.220 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.017     ; 8.803      ;
; 11.220 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.017     ; 8.803      ;
; 11.220 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.017     ; 8.803      ;
; 11.221 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.017     ; 8.802      ;
; 11.221 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.017     ; 8.802      ;
; 11.221 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.017     ; 8.802      ;
; 11.221 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.017     ; 8.802      ;
; 11.224 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                    ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; clk_clk      ; clk_clk     ; 20.000       ; 0.021      ; 8.837      ;
; 11.224 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                    ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; clk_clk      ; clk_clk     ; 20.000       ; 0.021      ; 8.837      ;
; 11.224 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                    ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; clk_clk      ; clk_clk     ; 20.000       ; 0.021      ; 8.837      ;
; 11.229 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 8.797      ;
; 11.229 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 8.797      ;
; 11.229 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 8.797      ;
; 11.230 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                       ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; clk_clk      ; clk_clk     ; 20.000       ; -0.017     ; 8.793      ;
; 11.230 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 8.796      ;
; 11.230 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 8.796      ;
; 11.230 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 8.796      ;
; 11.230 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 8.796      ;
; 11.235 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 8.805      ;
; 11.240 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.726      ;
; 11.245 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 8.721      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                        ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                        ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                        ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                        ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle          ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                            ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                         ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                         ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                        ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                         ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                    ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                    ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                                                                                                   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                        ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                        ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                        ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                        ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                        ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                  ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2           ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|clk_intr                                                                                                                                                              ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|clk_intr                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.732 ; sld_signaltap:avmm|acq_data_in_reg[27]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.038      ;
; 0.732 ; sld_signaltap:avmm|acq_data_in_reg[44]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.038      ;
; 0.732 ; sld_signaltap:avmm|acq_data_in_reg[94]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][94]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.038      ;
; 0.733 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][61]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][93]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][93]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][85]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][85]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][79]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][79]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][76]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][76]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][111]                                                                                 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][111]                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.734 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                      ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[7]       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                   ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                   ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                   ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|acq_data_in_reg[62]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][62]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][49]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][89]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][89]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][89]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|acq_data_in_reg[74]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][74]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][73]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][134]                                                                                 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][134]                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][130]                                                                                 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][130]                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][125]                                                                                 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][125]                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][121]                                                                                 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][121]                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.735 ; sld_signaltap:avmm|acq_data_in_reg[34]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; sld_signaltap:avmm|acq_data_in_reg[33]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; sld_signaltap:avmm|acq_data_in_reg[32]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; sld_signaltap:avmm|acq_data_in_reg[28]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; sld_signaltap:avmm|acq_data_in_reg[26]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; sld_signaltap:avmm|acq_data_in_reg[25]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; sld_signaltap:avmm|acq_data_in_reg[24]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; sld_signaltap:avmm|acq_data_in_reg[23]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; sld_signaltap:avmm|acq_data_in_reg[20]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.041      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_intr'                                                                                                                    ;
+--------+---------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 9.265  ; BCD_Avalon_Top:bcd_0|enable_pinout[4] ; bcd_io_bcd_en_pinout[4] ; clk_clk      ; clk_intr    ; 0.000        ; -2.826     ; 4.439      ;
; 9.279  ; BCD_Avalon_Top:bcd_0|enable_pinout[3] ; bcd_io_bcd_en_pinout[3] ; clk_clk      ; clk_intr    ; 0.000        ; -2.826     ; 4.453      ;
; 9.657  ; BCD_Avalon_Top:bcd_0|enable_pinout[5] ; bcd_io_bcd_en_pinout[5] ; clk_clk      ; clk_intr    ; 0.000        ; -2.826     ; 4.831      ;
; 9.663  ; BCD_Avalon_Top:bcd_0|enable_pinout[6] ; bcd_io_bcd_en_pinout[6] ; clk_clk      ; clk_intr    ; 0.000        ; -2.826     ; 4.837      ;
; 9.666  ; BCD_Avalon_Top:bcd_0|bcd_pinout[7]    ; bcd_io_bcd_pinout[7]    ; clk_clk      ; clk_intr    ; 0.000        ; -2.826     ; 4.840      ;
; 9.692  ; BCD_Avalon_Top:bcd_0|bcd_pinout[5]    ; bcd_io_bcd_pinout[5]    ; clk_clk      ; clk_intr    ; 0.000        ; -2.826     ; 4.866      ;
; 9.722  ; BCD_Avalon_Top:bcd_0|enable_pinout[7] ; bcd_io_bcd_en_pinout[7] ; clk_clk      ; clk_intr    ; 0.000        ; -2.826     ; 4.896      ;
; 9.725  ; BCD_Avalon_Top:bcd_0|bcd_pinout[6]    ; bcd_io_bcd_pinout[6]    ; clk_clk      ; clk_intr    ; 0.000        ; -2.826     ; 4.899      ;
; 10.090 ; BCD_Avalon_Top:bcd_0|bcd_pinout[3]    ; bcd_io_bcd_pinout[3]    ; clk_clk      ; clk_intr    ; 0.000        ; -2.826     ; 5.264      ;
; 10.120 ; BCD_Avalon_Top:bcd_0|bcd_pinout[0]    ; bcd_io_bcd_pinout[0]    ; clk_clk      ; clk_intr    ; 0.000        ; -2.826     ; 5.294      ;
; 10.122 ; BCD_Avalon_Top:bcd_0|bcd_pinout[1]    ; bcd_io_bcd_pinout[1]    ; clk_clk      ; clk_intr    ; 0.000        ; -2.826     ; 5.296      ;
; 10.125 ; BCD_Avalon_Top:bcd_0|enable_pinout[1] ; bcd_io_bcd_en_pinout[1] ; clk_clk      ; clk_intr    ; 0.000        ; -2.826     ; 5.299      ;
; 10.152 ; BCD_Avalon_Top:bcd_0|bcd_pinout[2]    ; bcd_io_bcd_pinout[2]    ; clk_clk      ; clk_intr    ; 0.000        ; -2.826     ; 5.326      ;
; 10.381 ; BCD_Avalon_Top:bcd_0|bcd_pinout[4]    ; bcd_io_bcd_pinout[4]    ; clk_clk      ; clk_intr    ; 0.000        ; -2.826     ; 5.555      ;
; 10.424 ; BCD_Avalon_Top:bcd_0|enable_pinout[0] ; bcd_io_bcd_en_pinout[0] ; clk_clk      ; clk_intr    ; 0.000        ; -2.826     ; 5.598      ;
; 10.558 ; BCD_Avalon_Top:bcd_0|enable_pinout[2] ; bcd_io_bcd_en_pinout[2] ; clk_clk      ; clk_intr    ; 0.000        ; -2.826     ; 5.732      ;
+--------+---------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.737 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.087      ; 5.304      ;
; 14.737 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.087      ; 5.304      ;
; 14.737 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.087      ; 5.304      ;
; 14.737 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.087      ; 5.304      ;
; 14.737 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.087      ; 5.304      ;
; 14.737 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.087      ; 5.304      ;
; 14.737 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.087      ; 5.304      ;
; 14.737 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.087      ; 5.304      ;
; 14.750 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 5.297      ;
; 14.750 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 5.297      ;
; 14.750 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]                                                                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 5.297      ;
; 14.750 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 5.297      ;
; 14.750 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[6]                                                                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 5.297      ;
; 14.750 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[14]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 5.297      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; clk_clk      ; clk_clk     ; 20.000       ; 0.009      ; 4.860      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; clk_clk      ; clk_clk     ; 20.000       ; 0.009      ; 4.860      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; clk_clk      ; clk_clk     ; 20.000       ; 0.009      ; 4.860      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; clk_clk      ; clk_clk     ; 20.000       ; 0.009      ; 4.860      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; clk_clk      ; clk_clk     ; 20.000       ; 0.009      ; 4.860      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; clk_clk      ; clk_clk     ; 20.000       ; 0.009      ; 4.860      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; clk_clk      ; clk_clk     ; 20.000       ; 0.009      ; 4.860      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; clk_clk      ; clk_clk     ; 20.000       ; 0.009      ; 4.860      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.005      ; 4.856      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.005      ; 4.856      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.005      ; 4.856      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.005      ; 4.856      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.005      ; 4.856      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.005      ; 4.856      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.005      ; 4.856      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 4.850      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.009      ; 4.860      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 4.853      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 4.853      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 4.853      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 4.853      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 4.853      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.001      ; 4.852      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.001      ; 4.852      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.001      ; 4.852      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 4.853      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.001      ; 4.852      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.001      ; 4.852      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 4.853      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.001      ; 4.852      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.001      ; 4.852      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 4.853      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.005      ; 4.856      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 4.850      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 4.850      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 4.850      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.006     ; 4.845      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.006     ; 4.845      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 4.836      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[6]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 4.836      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[7]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 4.836      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 4.836      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.016     ; 4.835      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 4.836      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.016     ; 4.835      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 4.850      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.013      ; 4.864      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.018     ; 4.833      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 4.850      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.007     ; 4.844      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 4.836      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 4.868      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 4.868      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 4.868      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18]                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.016      ; 4.867      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.016      ; 4.867      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.004     ; 4.847      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 4.850      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.004     ; 4.847      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.004     ; 4.847      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.004     ; 4.847      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.004     ; 4.847      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 4.850      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 4.850      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 4.850      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 4.868      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[26]                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; -0.003     ; 4.848      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[18]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.016      ; 4.867      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10]                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; -0.013     ; 4.838      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[2]                                                                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.016      ; 4.867      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; 0.013      ; 4.864      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.013      ; 4.864      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[21]                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.016      ; 4.867      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29]                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; -0.003     ; 4.848      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 4.868      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.004     ; 4.847      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.004     ; 4.847      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[13]                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; -0.013     ; 4.838      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; 0.013      ; 4.864      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 4.863      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.007     ; 4.844      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 0.013      ; 4.864      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 4.863      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 4.863      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 4.863      ;
; 15.189 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 4.863      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.334 ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.640      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[18]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 4.329      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[18]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 4.329      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[0]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 4.337      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[1]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 4.337      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[2]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 4.337      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[3]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 4.337      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[4]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 4.337      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[5]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 4.337      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[6]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 4.337      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[7]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 4.337      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[8]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 4.337      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[9]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 4.337      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[10]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 4.337      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[11]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 4.337      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[12]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 4.337      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[13]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 4.337      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[14]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 4.337      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[15]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.016      ; 4.337      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[16]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[17]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[18]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[18]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 4.329      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[2]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 4.329      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[2]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 4.329      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[2]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 4.329      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[19]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[20]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[21]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[22]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[23]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[24]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[25]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[26]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[26]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 4.329      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[26]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 4.329      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[26]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 4.329      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[10]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 4.329      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[10]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 4.338      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[10]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 4.338      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[21]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 4.307      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[21]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 4.307      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[21]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 4.328      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[29]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[29]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[27]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[28]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[29]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[29]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 4.328      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[5]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 4.307      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[5]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 4.307      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[5]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 4.338      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[13]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 4.307      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[13]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 4.307      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[13]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 4.307      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[30]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[31]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.015      ; 4.336      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[31]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.023     ; 4.298      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[31]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.023     ; 4.298      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[31]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.023     ; 4.298      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[23]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.023     ; 4.298      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[23]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.023     ; 4.298      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[23]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.023     ; 4.298      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[15]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.012     ; 4.309      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[15]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 4.338      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[15]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 4.338      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[7]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.002     ; 4.319      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[7]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.002     ; 4.319      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[7]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 4.338      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[25]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 4.307      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[25]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 4.307      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[25]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 4.307      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[17]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 4.307      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[17]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 4.307      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[9]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 4.329      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[9]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 4.329      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[9]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 4.329      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[1]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 4.307      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[1]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 4.307      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[1]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 4.307      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[24]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 4.299      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[24]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 4.299      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[24]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 4.299      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[8]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 4.329      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[8]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 4.329      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[8]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 4.329      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[16]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 4.299      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[16]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 4.299      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[16]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 4.299      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[0]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 4.299      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[0]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 4.299      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[0]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 4.299      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[28]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.002     ; 4.319      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[12]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 4.299      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[12]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.012     ; 4.309      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[4]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.012     ; 4.309      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[4]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.012     ; 4.309      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[20]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 4.299      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[20]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 4.299      ;
; 4.015 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[19]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.023     ; 4.298      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_clk'                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg1                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg1                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg2                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg2                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg3                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg3                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg4                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg4                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg5                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg5                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg1                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg1                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg2                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg2                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg3                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg3                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg4                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg4                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg5                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg5                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg6                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg6                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg7                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg7                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_memory_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_memory_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_we_reg                                                                                 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_we_reg                                                                                 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg0                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg0                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg1                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg1                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg2                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg2                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg3                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg3                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg4                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg4                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg5                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg5                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a1~porta_memory_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a1~porta_memory_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a2~porta_memory_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a2~porta_memory_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a3~porta_memory_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a3~porta_memory_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a4~porta_memory_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a4~porta_memory_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a5~porta_memory_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a5~porta_memory_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a6~porta_memory_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a6~porta_memory_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a7~porta_memory_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a7~porta_memory_reg0                                                                            ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg13 ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.223 ; 100.000      ; 2.777          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------------------+
; Clock to Output Times                                                                ;
+--------------------------+------------+-------+-------+------------+-----------------+
; Data Port                ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------------+------------+-------+-------+------------+-----------------+
; bcd_io_bcd_en_pinout[*]  ; clk_clk    ; 8.558 ; 8.558 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[0] ; clk_clk    ; 8.424 ; 8.424 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[1] ; clk_clk    ; 8.125 ; 8.125 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[2] ; clk_clk    ; 8.558 ; 8.558 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[3] ; clk_clk    ; 7.279 ; 7.279 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[4] ; clk_clk    ; 7.265 ; 7.265 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[5] ; clk_clk    ; 7.657 ; 7.657 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[6] ; clk_clk    ; 7.663 ; 7.663 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[7] ; clk_clk    ; 7.722 ; 7.722 ; Rise       ; clk_clk         ;
; bcd_io_bcd_pinout[*]     ; clk_clk    ; 8.381 ; 8.381 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[0]    ; clk_clk    ; 8.120 ; 8.120 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[1]    ; clk_clk    ; 8.122 ; 8.122 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[2]    ; clk_clk    ; 8.152 ; 8.152 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[3]    ; clk_clk    ; 8.090 ; 8.090 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[4]    ; clk_clk    ; 8.381 ; 8.381 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[5]    ; clk_clk    ; 7.692 ; 7.692 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[6]    ; clk_clk    ; 7.725 ; 7.725 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[7]    ; clk_clk    ; 7.666 ; 7.666 ; Rise       ; clk_clk         ;
+--------------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+--------------------------+------------+-------+-------+------------+-----------------+
; Data Port                ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------------+------------+-------+-------+------------+-----------------+
; bcd_io_bcd_en_pinout[*]  ; clk_clk    ; 7.265 ; 7.265 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[0] ; clk_clk    ; 8.424 ; 8.424 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[1] ; clk_clk    ; 8.125 ; 8.125 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[2] ; clk_clk    ; 8.558 ; 8.558 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[3] ; clk_clk    ; 7.279 ; 7.279 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[4] ; clk_clk    ; 7.265 ; 7.265 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[5] ; clk_clk    ; 7.657 ; 7.657 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[6] ; clk_clk    ; 7.663 ; 7.663 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[7] ; clk_clk    ; 7.722 ; 7.722 ; Rise       ; clk_clk         ;
; bcd_io_bcd_pinout[*]     ; clk_clk    ; 7.666 ; 7.666 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[0]    ; clk_clk    ; 8.120 ; 8.120 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[1]    ; clk_clk    ; 8.122 ; 8.122 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[2]    ; clk_clk    ; 8.152 ; 8.152 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[3]    ; clk_clk    ; 8.090 ; 8.090 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[4]    ; clk_clk    ; 8.381 ; 8.381 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[5]    ; clk_clk    ; 7.692 ; 7.692 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[6]    ; clk_clk    ; 7.725 ; 7.725 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[7]    ; clk_clk    ; 7.666 ; 7.666 ; Rise       ; clk_clk         ;
+--------------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clk_intr ; 13.075 ; 0.000         ;
; clk_clk  ; 17.001 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clk_clk  ; 0.215 ; 0.000         ;
; clk_intr ; 5.427 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Fast Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_clk ; 17.710 ; 0.000         ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 0.583 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_clk             ; 7.620  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_intr'                                                                                                                   ;
+--------+---------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 13.075 ; BCD_Avalon_Top:bcd_0|enable_pinout[2] ; bcd_io_bcd_en_pinout[2] ; clk_clk      ; clk_intr    ; 20.000       ; -1.481     ; 2.444      ;
; 13.177 ; BCD_Avalon_Top:bcd_0|enable_pinout[0] ; bcd_io_bcd_en_pinout[0] ; clk_clk      ; clk_intr    ; 20.000       ; -1.481     ; 2.342      ;
; 13.215 ; BCD_Avalon_Top:bcd_0|bcd_pinout[4]    ; bcd_io_bcd_pinout[4]    ; clk_clk      ; clk_intr    ; 20.000       ; -1.481     ; 2.304      ;
; 13.254 ; BCD_Avalon_Top:bcd_0|bcd_pinout[2]    ; bcd_io_bcd_pinout[2]    ; clk_clk      ; clk_intr    ; 20.000       ; -1.481     ; 2.265      ;
; 13.258 ; BCD_Avalon_Top:bcd_0|enable_pinout[1] ; bcd_io_bcd_en_pinout[1] ; clk_clk      ; clk_intr    ; 20.000       ; -1.481     ; 2.261      ;
; 13.275 ; BCD_Avalon_Top:bcd_0|bcd_pinout[0]    ; bcd_io_bcd_pinout[0]    ; clk_clk      ; clk_intr    ; 20.000       ; -1.481     ; 2.244      ;
; 13.279 ; BCD_Avalon_Top:bcd_0|bcd_pinout[1]    ; bcd_io_bcd_pinout[1]    ; clk_clk      ; clk_intr    ; 20.000       ; -1.481     ; 2.240      ;
; 13.293 ; BCD_Avalon_Top:bcd_0|bcd_pinout[3]    ; bcd_io_bcd_pinout[3]    ; clk_clk      ; clk_intr    ; 20.000       ; -1.481     ; 2.226      ;
; 13.397 ; BCD_Avalon_Top:bcd_0|bcd_pinout[6]    ; bcd_io_bcd_pinout[6]    ; clk_clk      ; clk_intr    ; 20.000       ; -1.481     ; 2.122      ;
; 13.409 ; BCD_Avalon_Top:bcd_0|enable_pinout[7] ; bcd_io_bcd_en_pinout[7] ; clk_clk      ; clk_intr    ; 20.000       ; -1.481     ; 2.110      ;
; 13.418 ; BCD_Avalon_Top:bcd_0|bcd_pinout[5]    ; bcd_io_bcd_pinout[5]    ; clk_clk      ; clk_intr    ; 20.000       ; -1.481     ; 2.101      ;
; 13.435 ; BCD_Avalon_Top:bcd_0|bcd_pinout[7]    ; bcd_io_bcd_pinout[7]    ; clk_clk      ; clk_intr    ; 20.000       ; -1.481     ; 2.084      ;
; 13.438 ; BCD_Avalon_Top:bcd_0|enable_pinout[6] ; bcd_io_bcd_en_pinout[6] ; clk_clk      ; clk_intr    ; 20.000       ; -1.481     ; 2.081      ;
; 13.441 ; BCD_Avalon_Top:bcd_0|enable_pinout[5] ; bcd_io_bcd_en_pinout[5] ; clk_clk      ; clk_intr    ; 20.000       ; -1.481     ; 2.078      ;
; 13.567 ; BCD_Avalon_Top:bcd_0|enable_pinout[3] ; bcd_io_bcd_en_pinout[3] ; clk_clk      ; clk_intr    ; 20.000       ; -1.481     ; 1.952      ;
; 13.573 ; BCD_Avalon_Top:bcd_0|enable_pinout[4] ; bcd_io_bcd_en_pinout[4] ; clk_clk      ; clk_intr    ; 20.000       ; -1.481     ; 1.946      ;
+--------+---------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_clk'                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.001 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 3.016      ;
; 17.002 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 3.019      ;
; 17.002 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 3.019      ;
; 17.002 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 3.019      ;
; 17.004 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 3.017      ;
; 17.004 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 3.017      ;
; 17.004 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 3.017      ;
; 17.004 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 3.017      ;
; 17.011 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 3.020      ;
; 17.011 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 3.006      ;
; 17.012 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.979      ;
; 17.012 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.979      ;
; 17.012 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.979      ;
; 17.012 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.979      ;
; 17.012 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.979      ;
; 17.012 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.979      ;
; 17.012 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.979      ;
; 17.012 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 3.005      ;
; 17.027 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 3.004      ;
; 17.045 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.946      ;
; 17.045 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.946      ;
; 17.045 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.946      ;
; 17.045 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.946      ;
; 17.045 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.946      ;
; 17.045 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.946      ;
; 17.045 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.946      ;
; 17.097 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.894      ;
; 17.097 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.894      ;
; 17.097 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.894      ;
; 17.097 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.894      ;
; 17.097 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.894      ;
; 17.097 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.894      ;
; 17.097 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.894      ;
; 17.101 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 2.916      ;
; 17.103 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.014      ; 2.943      ;
; 17.107 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 2.874      ;
; 17.107 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 2.874      ;
; 17.107 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 2.874      ;
; 17.120 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET  ; clk_clk      ; clk_clk     ; 20.000       ; -0.040     ; 2.872      ;
; 17.124 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid            ; clk_clk      ; clk_clk     ; 20.000       ; -0.040     ; 2.868      ;
; 17.129 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.040     ; 2.863      ;
; 17.133 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket    ; clk_clk      ; clk_clk     ; 20.000       ; -0.040     ; 2.859      ;
; 17.140 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 2.841      ;
; 17.140 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 2.841      ;
; 17.140 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 2.841      ;
; 17.144 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.055     ; 2.833      ;
; 17.153 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET  ; clk_clk      ; clk_clk     ; 20.000       ; -0.040     ; 2.839      ;
; 17.157 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid            ; clk_clk      ; clk_clk     ; 20.000       ; -0.040     ; 2.835      ;
; 17.162 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.040     ; 2.830      ;
; 17.166 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket    ; clk_clk      ; clk_clk     ; 20.000       ; -0.040     ; 2.826      ;
; 17.171 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.820      ;
; 17.171 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.820      ;
; 17.171 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.820      ;
; 17.171 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.820      ;
; 17.171 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.820      ;
; 17.171 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.820      ;
; 17.171 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.820      ;
; 17.177 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.055     ; 2.800      ;
; 17.184 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.021      ; 2.869      ;
; 17.184 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.021      ; 2.869      ;
; 17.184 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.021      ; 2.869      ;
; 17.184 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.021      ; 2.869      ;
; 17.184 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.021      ; 2.869      ;
; 17.184 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.021      ; 2.869      ;
; 17.184 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.021      ; 2.869      ;
; 17.185 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 2.864      ;
; 17.185 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 2.864      ;
; 17.185 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 2.864      ;
; 17.192 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 2.826      ;
; 17.192 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 2.826      ;
; 17.192 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 2.826      ;
; 17.192 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 2.826      ;
; 17.192 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 2.826      ;
; 17.192 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 2.789      ;
; 17.192 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 2.789      ;
; 17.192 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 2.789      ;
; 17.195 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 2.823      ;
; 17.195 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 2.823      ;
; 17.195 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 2.823      ;
; 17.195 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 2.823      ;
; 17.196 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.795      ;
; 17.196 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.795      ;
; 17.196 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.795      ;
; 17.196 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.795      ;
; 17.196 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.795      ;
; 17.196 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.795      ;
; 17.196 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.795      ;
; 17.201 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]         ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 2.848      ;
; 17.201 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]         ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 2.848      ;
; 17.201 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]         ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 2.848      ;
; 17.205 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET  ; clk_clk      ; clk_clk     ; 20.000       ; -0.040     ; 2.787      ;
; 17.209 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid            ; clk_clk      ; clk_clk     ; 20.000       ; -0.040     ; 2.783      ;
; 17.214 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.040     ; 2.778      ;
; 17.216 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]         ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 2.833      ;
; 17.216 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]         ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 2.833      ;
; 17.216 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]         ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 2.833      ;
; 17.218 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket    ; clk_clk      ; clk_clk     ; 20.000       ; -0.040     ; 2.774      ;
; 17.224 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]     ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 2.807      ;
; 17.226 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]         ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 2.795      ;
; 17.226 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]         ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 2.795      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                        ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                       ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                   ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                        ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                        ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                        ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle          ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                            ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                     ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                         ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                         ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                             ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                        ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                         ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                    ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                    ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                                                                                                   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                          ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                   ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                        ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                        ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                        ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                        ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                        ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                  ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2           ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|clk_intr                                                                                                                                                              ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|clk_intr                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sld_signaltap:avmm|acq_data_in_reg[27]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; sld_signaltap:avmm|acq_data_in_reg[44]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; sld_signaltap:avmm|acq_data_in_reg[94]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][94]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][61]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][93]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][93]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][89]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][85]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][85]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][79]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][79]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][76]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][76]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][130]                                                                                 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][130]                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][121]                                                                                 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][121]                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][111]                                                                                 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][111]                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                      ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[7]       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|acq_data_in_reg[34]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|acq_data_in_reg[33]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|acq_data_in_reg[32]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|acq_data_in_reg[28]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|acq_data_in_reg[26]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|acq_data_in_reg[25]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|acq_data_in_reg[24]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|acq_data_in_reg[23]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|acq_data_in_reg[20]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                   ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|acq_data_in_reg[6]                                                                                                                                                                        ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                   ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                   ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                   ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|acq_data_in_reg[62]                                                                                                                                                                       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][62]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][54]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][49]                                                                                  ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49]                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_intr'                                                                                                                   ;
+-------+---------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 5.427 ; BCD_Avalon_Top:bcd_0|enable_pinout[4] ; bcd_io_bcd_en_pinout[4] ; clk_clk      ; clk_intr    ; 0.000        ; -1.481     ; 1.946      ;
; 5.433 ; BCD_Avalon_Top:bcd_0|enable_pinout[3] ; bcd_io_bcd_en_pinout[3] ; clk_clk      ; clk_intr    ; 0.000        ; -1.481     ; 1.952      ;
; 5.559 ; BCD_Avalon_Top:bcd_0|enable_pinout[5] ; bcd_io_bcd_en_pinout[5] ; clk_clk      ; clk_intr    ; 0.000        ; -1.481     ; 2.078      ;
; 5.562 ; BCD_Avalon_Top:bcd_0|enable_pinout[6] ; bcd_io_bcd_en_pinout[6] ; clk_clk      ; clk_intr    ; 0.000        ; -1.481     ; 2.081      ;
; 5.565 ; BCD_Avalon_Top:bcd_0|bcd_pinout[7]    ; bcd_io_bcd_pinout[7]    ; clk_clk      ; clk_intr    ; 0.000        ; -1.481     ; 2.084      ;
; 5.582 ; BCD_Avalon_Top:bcd_0|bcd_pinout[5]    ; bcd_io_bcd_pinout[5]    ; clk_clk      ; clk_intr    ; 0.000        ; -1.481     ; 2.101      ;
; 5.591 ; BCD_Avalon_Top:bcd_0|enable_pinout[7] ; bcd_io_bcd_en_pinout[7] ; clk_clk      ; clk_intr    ; 0.000        ; -1.481     ; 2.110      ;
; 5.603 ; BCD_Avalon_Top:bcd_0|bcd_pinout[6]    ; bcd_io_bcd_pinout[6]    ; clk_clk      ; clk_intr    ; 0.000        ; -1.481     ; 2.122      ;
; 5.707 ; BCD_Avalon_Top:bcd_0|bcd_pinout[3]    ; bcd_io_bcd_pinout[3]    ; clk_clk      ; clk_intr    ; 0.000        ; -1.481     ; 2.226      ;
; 5.721 ; BCD_Avalon_Top:bcd_0|bcd_pinout[1]    ; bcd_io_bcd_pinout[1]    ; clk_clk      ; clk_intr    ; 0.000        ; -1.481     ; 2.240      ;
; 5.725 ; BCD_Avalon_Top:bcd_0|bcd_pinout[0]    ; bcd_io_bcd_pinout[0]    ; clk_clk      ; clk_intr    ; 0.000        ; -1.481     ; 2.244      ;
; 5.742 ; BCD_Avalon_Top:bcd_0|enable_pinout[1] ; bcd_io_bcd_en_pinout[1] ; clk_clk      ; clk_intr    ; 0.000        ; -1.481     ; 2.261      ;
; 5.746 ; BCD_Avalon_Top:bcd_0|bcd_pinout[2]    ; bcd_io_bcd_pinout[2]    ; clk_clk      ; clk_intr    ; 0.000        ; -1.481     ; 2.265      ;
; 5.785 ; BCD_Avalon_Top:bcd_0|bcd_pinout[4]    ; bcd_io_bcd_pinout[4]    ; clk_clk      ; clk_intr    ; 0.000        ; -1.481     ; 2.304      ;
; 5.823 ; BCD_Avalon_Top:bcd_0|enable_pinout[0] ; bcd_io_bcd_en_pinout[0] ; clk_clk      ; clk_intr    ; 0.000        ; -1.481     ; 2.342      ;
; 5.925 ; BCD_Avalon_Top:bcd_0|enable_pinout[2] ; bcd_io_bcd_en_pinout[2] ; clk_clk      ; clk_intr    ; 0.000        ; -1.481     ; 2.444      ;
+-------+---------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.710 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.047      ; 2.336      ;
; 17.710 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.047      ; 2.336      ;
; 17.710 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.047      ; 2.336      ;
; 17.710 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.047      ; 2.336      ;
; 17.710 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.047      ; 2.336      ;
; 17.710 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.047      ; 2.336      ;
; 17.710 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.047      ; 2.336      ;
; 17.710 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.047      ; 2.336      ;
; 17.714 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|clk_intr                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; -0.446     ; 1.872      ;
; 17.837 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 2.197      ;
; 17.837 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 2.197      ;
; 17.837 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]                                                                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 2.197      ;
; 17.837 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 2.197      ;
; 17.837 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[6]                                                                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 2.197      ;
; 17.837 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[14]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 2.197      ;
; 17.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; BCD_Avalon_Top:bcd_0|avmm_readdata[28]                                                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.003      ; 2.083      ;
; 17.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; BCD_Avalon_Top:bcd_0|avmm_readdata[12]                                                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.003      ; 2.083      ;
; 17.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; BCD_Avalon_Top:bcd_0|avmm_readdata[19]                                                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.003      ; 2.083      ;
; 17.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; BCD_Avalon_Top:bcd_0|avmm_readdata[27]                                                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.003      ; 2.083      ;
; 17.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; BCD_Avalon_Top:bcd_0|avmm_readdata[11]                                                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.003      ; 2.083      ;
; 17.959 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; BCD_Avalon_Top:bcd_0|CurrentNumber[28]                                                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; -0.005     ; 2.068      ;
; 17.965 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; BCD_Avalon_Top:bcd_0|avmm_readdata[17]                                                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.010      ; 2.077      ;
; 17.965 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; BCD_Avalon_Top:bcd_0|avmm_readdata[4]                                                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.010      ; 2.077      ;
; 17.965 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; BCD_Avalon_Top:bcd_0|avmm_readdata[6]                                                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.010      ; 2.077      ;
; 17.968 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[7]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 20.000       ; -0.010     ; 2.054      ;
; 17.968 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; altera_merlin_slave_translator:bcd_0_avmm_translator|read_latency_shift_reg[0]                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -0.010     ; 2.054      ;
; 17.968 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; BCD_Avalon_Top:bcd_0|avmm_waitrequest                                                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.010     ; 2.054      ;
; 17.969 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; BCD_Avalon_Top:bcd_0|CurrentNumber[20]                                                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.009      ; 2.072      ;
; 17.969 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; BCD_Avalon_Top:bcd_0|CurrentNumber[22]                                                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.009      ; 2.072      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 2.059      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 2.059      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 2.059      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 2.059      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 2.059      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 2.059      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 2.059      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 2.059      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.006      ; 2.058      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.006      ; 2.058      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.006      ; 2.058      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.006      ; 2.058      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.006      ; 2.058      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.006      ; 2.058      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.006      ; 2.058      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; -0.002     ; 2.050      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 2.059      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 2.054      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 2.054      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 2.054      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 2.054      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 2.054      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.001      ; 2.053      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.001      ; 2.053      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.001      ; 2.053      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 2.054      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.001      ; 2.053      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.001      ; 2.053      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 2.054      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.001      ; 2.053      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.001      ; 2.053      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 2.054      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.006      ; 2.058      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; -0.002     ; 2.050      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 20.000       ; -0.002     ; 2.050      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 20.000       ; -0.002     ; 2.050      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.009     ; 2.043      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.009     ; 2.043      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 2.037      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[6]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 2.037      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[7]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 2.037      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 2.037      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 2.037      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 2.037      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 2.037      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.004     ; 2.048      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 2.059      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.018     ; 2.034      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; -0.002     ; 2.050      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.010     ; 2.042      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.015     ; 2.037      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.010      ; 2.062      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.010      ; 2.062      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.010      ; 2.062      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18]                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.009      ; 2.061      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.010      ; 2.062      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.007     ; 2.045      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.004     ; 2.048      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.007     ; 2.045      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.007     ; 2.045      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.007     ; 2.045      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.007     ; 2.045      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.004     ; 2.048      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.004     ; 2.048      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.004     ; 2.048      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 2.064      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[26]                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; -0.005     ; 2.047      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[18]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.010      ; 2.062      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10]                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; -0.010     ; 2.042      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[2]                                                                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.010      ; 2.062      ;
; 17.980 ; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; 0.006      ; 2.058      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.583 ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.735      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[18]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.003      ; 1.930      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[18]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.003      ; 1.930      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[0]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.937      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[1]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.937      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[2]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.937      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[3]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.937      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[4]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.937      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[5]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.937      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[6]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.937      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[7]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.937      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[8]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.937      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[9]                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.937      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[10]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.937      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[11]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.937      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[12]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.937      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[13]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.937      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[14]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.937      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[15]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.010      ; 1.937      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[16]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.935      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[17]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.935      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[18]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.935      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[18]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.003      ; 1.930      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[2]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.002      ; 1.929      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[2]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.002      ; 1.929      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[2]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.002      ; 1.929      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[19]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.935      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[20]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.935      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[21]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.935      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[22]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.935      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[23]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.935      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[24]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.935      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[25]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.935      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[26]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.935      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[26]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.003      ; 1.930      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[26]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.003      ; 1.930      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[26]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.003      ; 1.930      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[10]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.003      ; 1.930      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[10]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 1.939      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[10]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 1.939      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[21]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.013     ; 1.914      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[21]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.013     ; 1.914      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[21]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.002      ; 1.929      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[29]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.934      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[29]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.007      ; 1.934      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[27]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.935      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[28]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.935      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[29]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.935      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[29]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.002      ; 1.929      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[5]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.013     ; 1.914      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[5]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.013     ; 1.914      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[5]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 1.939      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[13]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.013     ; 1.914      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[13]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.013     ; 1.914      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[13]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.013     ; 1.914      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[30]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.935      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|errorCounter[31]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.008      ; 1.935      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[31]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 1.905      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[31]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 1.905      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[31]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 1.905      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[23]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 1.905      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[23]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 1.905      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[23]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 1.905      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[15]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 1.913      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[15]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 1.939      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[15]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 1.939      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[7]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.003     ; 1.924      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[7]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.003     ; 1.924      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[7]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.012      ; 1.939      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[25]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.013     ; 1.914      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[25]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.013     ; 1.914      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[25]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.013     ; 1.914      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[17]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.013     ; 1.914      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[17]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.013     ; 1.914      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[9]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.002      ; 1.929      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[9]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.002      ; 1.929      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[9]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.002      ; 1.929      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[1]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.013     ; 1.914      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[1]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.013     ; 1.914      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[1]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.013     ; 1.914      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[24]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.020     ; 1.907      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[24]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.020     ; 1.907      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[24]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.020     ; 1.907      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[8]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.002      ; 1.929      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[8]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.002      ; 1.929      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[8]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.002      ; 1.929      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[16]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.020     ; 1.907      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[16]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.020     ; 1.907      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[16]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.020     ; 1.907      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[0]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.020     ; 1.907      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[0]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.020     ; 1.907      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[0]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.020     ; 1.907      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[28]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.003     ; 1.924      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[12]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.020     ; 1.907      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[12]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 1.913      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[4]                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 1.913      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[4]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.014     ; 1.913      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|prevNumber[20]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.020     ; 1.907      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|avmm_readdata[20]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.020     ; 1.907      ;
; 1.775 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; BCD_Avalon_Top:bcd_0|CurrentNumber[19]                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 1.905      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_clk'                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg16  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg16  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg17  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg17  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg18  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg18  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg19  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg19  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg20  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg20  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg21  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg21  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg22  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg22  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg23  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg23  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg24  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg24  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg25  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg25  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg26  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg26  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg27  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg27  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg28  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg28  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg29  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg29  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg30  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg30  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg31  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg31  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg32  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg32  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg33  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg33  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg34  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg34  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg35  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg35  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a100~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a100~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a101~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a101~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a102~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a102~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a103~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a103~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a104~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ram_block1a104~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------------------+
; Clock to Output Times                                                                ;
+--------------------------+------------+-------+-------+------------+-----------------+
; Data Port                ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------------+------------+-------+-------+------------+-----------------+
; bcd_io_bcd_en_pinout[*]  ; clk_clk    ; 3.925 ; 3.925 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[0] ; clk_clk    ; 3.823 ; 3.823 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[1] ; clk_clk    ; 3.742 ; 3.742 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[2] ; clk_clk    ; 3.925 ; 3.925 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[3] ; clk_clk    ; 3.433 ; 3.433 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[4] ; clk_clk    ; 3.427 ; 3.427 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[5] ; clk_clk    ; 3.559 ; 3.559 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[6] ; clk_clk    ; 3.562 ; 3.562 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[7] ; clk_clk    ; 3.591 ; 3.591 ; Rise       ; clk_clk         ;
; bcd_io_bcd_pinout[*]     ; clk_clk    ; 3.785 ; 3.785 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[0]    ; clk_clk    ; 3.725 ; 3.725 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[1]    ; clk_clk    ; 3.721 ; 3.721 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[2]    ; clk_clk    ; 3.746 ; 3.746 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[3]    ; clk_clk    ; 3.707 ; 3.707 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[4]    ; clk_clk    ; 3.785 ; 3.785 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[5]    ; clk_clk    ; 3.582 ; 3.582 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[6]    ; clk_clk    ; 3.603 ; 3.603 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[7]    ; clk_clk    ; 3.565 ; 3.565 ; Rise       ; clk_clk         ;
+--------------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+--------------------------+------------+-------+-------+------------+-----------------+
; Data Port                ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------------+------------+-------+-------+------------+-----------------+
; bcd_io_bcd_en_pinout[*]  ; clk_clk    ; 3.427 ; 3.427 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[0] ; clk_clk    ; 3.823 ; 3.823 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[1] ; clk_clk    ; 3.742 ; 3.742 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[2] ; clk_clk    ; 3.925 ; 3.925 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[3] ; clk_clk    ; 3.433 ; 3.433 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[4] ; clk_clk    ; 3.427 ; 3.427 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[5] ; clk_clk    ; 3.559 ; 3.559 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[6] ; clk_clk    ; 3.562 ; 3.562 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[7] ; clk_clk    ; 3.591 ; 3.591 ; Rise       ; clk_clk         ;
; bcd_io_bcd_pinout[*]     ; clk_clk    ; 3.565 ; 3.565 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[0]    ; clk_clk    ; 3.725 ; 3.725 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[1]    ; clk_clk    ; 3.721 ; 3.721 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[2]    ; clk_clk    ; 3.746 ; 3.746 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[3]    ; clk_clk    ; 3.707 ; 3.707 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[4]    ; clk_clk    ; 3.785 ; 3.785 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[5]    ; clk_clk    ; 3.582 ; 3.582 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[6]    ; clk_clk    ; 3.603 ; 3.603 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[7]    ; clk_clk    ; 3.565 ; 3.565 ; Rise       ; clk_clk         ;
+--------------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 8.442  ; 0.215 ; 14.737   ; 0.583   ; 6.933               ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 97.223              ;
;  clk_clk             ; 10.073 ; 0.215 ; 14.737   ; 0.583   ; 6.933               ;
;  clk_intr            ; 8.442  ; 5.427 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk_clk             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_intr            ; 0.000  ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+----------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------+
; Clock to Output Times                                                                ;
+--------------------------+------------+-------+-------+------------+-----------------+
; Data Port                ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------------+------------+-------+-------+------------+-----------------+
; bcd_io_bcd_en_pinout[*]  ; clk_clk    ; 8.558 ; 8.558 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[0] ; clk_clk    ; 8.424 ; 8.424 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[1] ; clk_clk    ; 8.125 ; 8.125 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[2] ; clk_clk    ; 8.558 ; 8.558 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[3] ; clk_clk    ; 7.279 ; 7.279 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[4] ; clk_clk    ; 7.265 ; 7.265 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[5] ; clk_clk    ; 7.657 ; 7.657 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[6] ; clk_clk    ; 7.663 ; 7.663 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[7] ; clk_clk    ; 7.722 ; 7.722 ; Rise       ; clk_clk         ;
; bcd_io_bcd_pinout[*]     ; clk_clk    ; 8.381 ; 8.381 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[0]    ; clk_clk    ; 8.120 ; 8.120 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[1]    ; clk_clk    ; 8.122 ; 8.122 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[2]    ; clk_clk    ; 8.152 ; 8.152 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[3]    ; clk_clk    ; 8.090 ; 8.090 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[4]    ; clk_clk    ; 8.381 ; 8.381 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[5]    ; clk_clk    ; 7.692 ; 7.692 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[6]    ; clk_clk    ; 7.725 ; 7.725 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[7]    ; clk_clk    ; 7.666 ; 7.666 ; Rise       ; clk_clk         ;
+--------------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+--------------------------+------------+-------+-------+------------+-----------------+
; Data Port                ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------------+------------+-------+-------+------------+-----------------+
; bcd_io_bcd_en_pinout[*]  ; clk_clk    ; 3.427 ; 3.427 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[0] ; clk_clk    ; 3.823 ; 3.823 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[1] ; clk_clk    ; 3.742 ; 3.742 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[2] ; clk_clk    ; 3.925 ; 3.925 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[3] ; clk_clk    ; 3.433 ; 3.433 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[4] ; clk_clk    ; 3.427 ; 3.427 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[5] ; clk_clk    ; 3.559 ; 3.559 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[6] ; clk_clk    ; 3.562 ; 3.562 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_en_pinout[7] ; clk_clk    ; 3.591 ; 3.591 ; Rise       ; clk_clk         ;
; bcd_io_bcd_pinout[*]     ; clk_clk    ; 3.565 ; 3.565 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[0]    ; clk_clk    ; 3.725 ; 3.725 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[1]    ; clk_clk    ; 3.721 ; 3.721 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[2]    ; clk_clk    ; 3.746 ; 3.746 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[3]    ; clk_clk    ; 3.707 ; 3.707 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[4]    ; clk_clk    ; 3.785 ; 3.785 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[5]    ; clk_clk    ; 3.582 ; 3.582 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[6]    ; clk_clk    ; 3.603 ; 3.603 ; Rise       ; clk_clk         ;
;  bcd_io_bcd_pinout[7]    ; clk_clk    ; 3.565 ; 3.565 ; Rise       ; clk_clk         ;
+--------------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 11710    ; 0        ; 0        ; 0        ;
; clk_clk    ; clk_intr ; 16       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 11710    ; 0        ; 0        ; 0        ;
; clk_clk    ; clk_intr ; 16       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 385      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 385      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 03 21:26:19 2017
Info: Command: quartus_sta BCD -c BCD
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'qsys/bcd/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'qsys/bcd/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'BCD_Timing.sdc'
Warning (332153): Family doesn't support jitter analysis.
Warning (332060): Node: BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|clk_intr was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 8.442
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.442         0.000 clk_intr 
    Info (332119):    10.073         0.000 clk_clk 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 clk_clk 
    Info (332119):     9.265         0.000 clk_intr 
Info (332146): Worst-case recovery slack is 14.737
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.737         0.000 clk_clk 
Info (332146): Worst-case removal slack is 1.334
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.334         0.000 clk_clk 
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 clk_clk 
    Info (332119):    97.223         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|clk_intr was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 13.075
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.075         0.000 clk_intr 
    Info (332119):    17.001         0.000 clk_clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk_clk 
    Info (332119):     5.427         0.000 clk_intr 
Info (332146): Worst-case recovery slack is 17.710
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.710         0.000 clk_clk 
Info (332146): Worst-case removal slack is 0.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.583         0.000 clk_clk 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 clk_clk 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 536 megabytes
    Info: Processing ended: Sun Dec 03 21:26:21 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


