<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/n9k/share/gwsw/gowin_new/Gowin/V1.9/release/IDE/ipcore/SERDES_IP/IPlib/JESD204B/data/jesd204b_core_encryption.v<br>
/n9k/share/gwsw/gowin_new/Gowin/V1.9/release/IDE/ipcore/SERDES_IP/IPlib/JESD204B/data/jesd204b_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Aug  7 10:01:42 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>JESD204B_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.95s, Elapsed time = 0h 0m 0.956s, Peak memory usage = 129.926MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.1s, Elapsed time = 0h 0m 0.106s, Peak memory usage = 130.184MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.639s, Elapsed time = 0h 0m 0.634s, Peak memory usage = 130.441MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.219s, Elapsed time = 0h 0m 0.218s, Peak memory usage = 130.660MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.54s, Elapsed time = 0h 0m 0.536s, Peak memory usage = 130.797MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.209s, Elapsed time = 0h 0m 0.217s, Peak memory usage = 131.121MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.35s, Elapsed time = 0h 0m 0.341s, Peak memory usage = 131.363MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.069s, Elapsed time = 0h 0m 0.066s, Peak memory usage = 131.363MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.03s, Elapsed time = 0h 0m 0.031s, Peak memory usage = 131.363MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.73s, Elapsed time = 0h 0m 0.729s, Peak memory usage = 131.547MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.129s, Elapsed time = 0h 0m 0.133s, Peak memory usage = 131.547MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.12s, Elapsed time = 0h 0m 0.114s, Peak memory usage = 131.547MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 13s, Elapsed time = 0h 0m 13s, Peak memory usage = 153.586MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.739s, Elapsed time = 0h 0m 0.753s, Peak memory usage = 153.586MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 165.578MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 18s, Elapsed time = 0h 0m 18s, Peak memory usage = 165.578MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>970</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>794</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>258</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>536</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>5231</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>76</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>5155</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>4810</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>543</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1868</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2399</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>1003</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>1003</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>99</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>99</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>5912(4909 LUT, 1003 ALU) / 138240</td>
<td>5%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>5231 / 139140</td>
<td>4%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>5231 / 139140</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 / 340</td>
<td><1%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>tx_core_clk_i</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>tx_core_clk_i_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>tx_cfg_clk_i</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>tx_cfg_clk_i_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>rx_core_clk_i</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>rx_core_clk_i_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>rx_cfg_clk_i</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>rx_cfg_clk_i_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>tx_core_clk_i</td>
<td>100.000(MHz)</td>
<td>165.255(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tx_cfg_clk_i</td>
<td>100.000(MHz)</td>
<td>186.176(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>rx_core_clk_i</td>
<td>100.000(MHz)</td>
<td>165.221(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>rx_cfg_clk_i</td>
<td>100.000(MHz)</td>
<td>181.365(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/u_tx_local2reg/o_ilas_cfg_bid_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tx_cfg_clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tx_core_clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tx_cfg_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>tx_cfg_clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>213</td>
<td>tx_cfg_clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/u_tx_local2reg/o_ilas_cfg_bid_0_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/u_tx_local2reg/o_ilas_cfg_bid_0_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n125_s/I1</td>
</tr>
<tr>
<td>1.807</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n125_s/COUT</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s/CIN</td>
</tr>
<tr>
<td>2.051</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s/SUM</td>
</tr>
<tr>
<td>2.464</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s0/I0</td>
</tr>
<tr>
<td>3.247</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s0/SUM</td>
</tr>
<tr>
<td>3.660</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_1_s/I0</td>
</tr>
<tr>
<td>4.444</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_1_s/SUM</td>
</tr>
<tr>
<td>4.856</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_1_s5/I0</td>
</tr>
<tr>
<td>5.451</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_1_s5/COUT</td>
</tr>
<tr>
<td>5.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s5/CIN</td>
</tr>
<tr>
<td>5.695</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s5/SUM</td>
</tr>
<tr>
<td>6.108</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s8/I0</td>
</tr>
<tr>
<td>6.703</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s8/COUT</td>
</tr>
<tr>
<td>6.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s8/CIN</td>
</tr>
<tr>
<td>6.946</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s8/SUM</td>
</tr>
<tr>
<td>7.359</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s10/I0</td>
</tr>
<tr>
<td>7.954</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s10/COUT</td>
</tr>
<tr>
<td>7.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_4_s10/CIN</td>
</tr>
<tr>
<td>8.198</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_4_s10/SUM</td>
</tr>
<tr>
<td>8.610</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n489_s6/I0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n489_s6/F</td>
</tr>
<tr>
<td>9.601</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n489_s3/I1</td>
</tr>
<tr>
<td>9.751</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n489_s3/O</td>
</tr>
<tr>
<td>10.164</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n497_s0/I0</td>
</tr>
<tr>
<td>10.743</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n497_s0/F</td>
</tr>
<tr>
<td>11.155</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_4_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tx_core_clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>tx_core_clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2092</td>
<td>tx_core_clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_4_s1/CLK</td>
</tr>
<tr>
<td>10.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_4_s1</td>
</tr>
<tr>
<td>10.314</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_4_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.235, 58.040%; route: 4.125, 38.399%; tC2Q: 0.382, 3.561%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/u_tx_local2reg/o_ilas_cfg_bid_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tx_cfg_clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tx_core_clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tx_cfg_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>tx_cfg_clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>213</td>
<td>tx_cfg_clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/u_tx_local2reg/o_ilas_cfg_bid_0_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/u_tx_local2reg/o_ilas_cfg_bid_0_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n125_s/I1</td>
</tr>
<tr>
<td>1.807</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n125_s/COUT</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s/CIN</td>
</tr>
<tr>
<td>2.051</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s/SUM</td>
</tr>
<tr>
<td>2.464</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s0/I0</td>
</tr>
<tr>
<td>3.247</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s0/SUM</td>
</tr>
<tr>
<td>3.660</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_1_s/I0</td>
</tr>
<tr>
<td>4.444</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_1_s/SUM</td>
</tr>
<tr>
<td>4.856</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_1_s5/I0</td>
</tr>
<tr>
<td>5.451</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_1_s5/COUT</td>
</tr>
<tr>
<td>5.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s5/CIN</td>
</tr>
<tr>
<td>5.695</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s5/SUM</td>
</tr>
<tr>
<td>6.108</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s8/I0</td>
</tr>
<tr>
<td>6.703</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s8/COUT</td>
</tr>
<tr>
<td>6.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s8/CIN</td>
</tr>
<tr>
<td>6.946</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s8/SUM</td>
</tr>
<tr>
<td>7.359</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s10/I0</td>
</tr>
<tr>
<td>7.954</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s10/COUT</td>
</tr>
<tr>
<td>7.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_4_s10/CIN</td>
</tr>
<tr>
<td>8.198</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_4_s10/SUM</td>
</tr>
<tr>
<td>8.610</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n489_s6/I1</td>
</tr>
<tr>
<td>9.178</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n489_s6/F</td>
</tr>
<tr>
<td>9.590</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n489_s3/I1</td>
</tr>
<tr>
<td>9.740</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n489_s3/O</td>
</tr>
<tr>
<td>10.153</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n497_s0/I0</td>
</tr>
<tr>
<td>10.731</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n497_s0/F</td>
</tr>
<tr>
<td>11.144</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_4_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tx_core_clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>tx_core_clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2092</td>
<td>tx_core_clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_4_s1/CLK</td>
</tr>
<tr>
<td>10.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_4_s1</td>
</tr>
<tr>
<td>10.314</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_4_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.224, 57.997%; route: 4.125, 38.439%; tC2Q: 0.382, 3.564%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/u_tx_local2reg/o_ilas_cfg_bid_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tx_cfg_clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tx_core_clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tx_cfg_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>tx_cfg_clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>213</td>
<td>tx_cfg_clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/u_tx_local2reg/o_ilas_cfg_bid_0_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/u_tx_local2reg/o_ilas_cfg_bid_0_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n125_s/I1</td>
</tr>
<tr>
<td>1.807</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n125_s/COUT</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s/CIN</td>
</tr>
<tr>
<td>2.051</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s/SUM</td>
</tr>
<tr>
<td>2.464</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s0/I0</td>
</tr>
<tr>
<td>3.059</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s0/COUT</td>
</tr>
<tr>
<td>3.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n123_s0/CIN</td>
</tr>
<tr>
<td>3.303</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n123_s0/SUM</td>
</tr>
<tr>
<td>3.715</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s/I0</td>
</tr>
<tr>
<td>4.310</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s/COUT</td>
</tr>
<tr>
<td>4.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s/SUM</td>
</tr>
<tr>
<td>4.966</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s5/I0</td>
</tr>
<tr>
<td>5.750</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s5/SUM</td>
</tr>
<tr>
<td>6.163</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s8/I0</td>
</tr>
<tr>
<td>6.946</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s8/SUM</td>
</tr>
<tr>
<td>7.359</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s10/I0</td>
</tr>
<tr>
<td>8.142</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s10/SUM</td>
</tr>
<tr>
<td>8.555</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n490_s6/I0</td>
</tr>
<tr>
<td>9.134</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n490_s6/F</td>
</tr>
<tr>
<td>9.546</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n490_s3/I1</td>
</tr>
<tr>
<td>9.696</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n490_s3/O</td>
</tr>
<tr>
<td>10.109</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n498_s0/I0</td>
</tr>
<tr>
<td>10.688</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n498_s0/F</td>
</tr>
<tr>
<td>11.100</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_3_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tx_core_clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>tx_core_clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2092</td>
<td>tx_core_clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_3_s1/CLK</td>
</tr>
<tr>
<td>10.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_3_s1</td>
</tr>
<tr>
<td>10.314</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_3_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.180, 57.825%; route: 4.125, 38.596%; tC2Q: 0.382, 3.579%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/u_tx_local2reg/o_ilas_cfg_bid_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tx_cfg_clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tx_core_clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tx_cfg_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>tx_cfg_clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>213</td>
<td>tx_cfg_clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/u_tx_local2reg/o_ilas_cfg_bid_0_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/u_tx_local2reg/o_ilas_cfg_bid_0_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n125_s/I1</td>
</tr>
<tr>
<td>1.807</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n125_s/COUT</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s/CIN</td>
</tr>
<tr>
<td>2.051</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s/SUM</td>
</tr>
<tr>
<td>2.464</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s0/I0</td>
</tr>
<tr>
<td>3.247</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s0/SUM</td>
</tr>
<tr>
<td>3.660</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_1_s/I0</td>
</tr>
<tr>
<td>4.444</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_1_s/SUM</td>
</tr>
<tr>
<td>4.856</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_1_s5/I0</td>
</tr>
<tr>
<td>5.451</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_1_s5/COUT</td>
</tr>
<tr>
<td>5.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s5/CIN</td>
</tr>
<tr>
<td>5.695</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s5/SUM</td>
</tr>
<tr>
<td>6.108</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s8/I0</td>
</tr>
<tr>
<td>6.703</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s8/COUT</td>
</tr>
<tr>
<td>6.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s8/CIN</td>
</tr>
<tr>
<td>6.946</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s8/SUM</td>
</tr>
<tr>
<td>7.359</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s10/I0</td>
</tr>
<tr>
<td>8.142</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_3_s10/SUM</td>
</tr>
<tr>
<td>8.555</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n490_s6/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n490_s6/F</td>
</tr>
<tr>
<td>9.535</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n490_s3/I1</td>
</tr>
<tr>
<td>9.685</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n490_s3/O</td>
</tr>
<tr>
<td>10.098</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n498_s0/I0</td>
</tr>
<tr>
<td>10.676</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n498_s0/F</td>
</tr>
<tr>
<td>11.089</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_3_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tx_core_clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>tx_core_clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2092</td>
<td>tx_core_clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_3_s1/CLK</td>
</tr>
<tr>
<td>10.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_3_s1</td>
</tr>
<tr>
<td>10.314</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_3_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.169, 57.780%; route: 4.125, 38.637%; tC2Q: 0.382, 3.583%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/u_tx_local2reg/o_ilas_cfg_bid_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tx_cfg_clk_i[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tx_core_clk_i[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tx_cfg_clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>tx_cfg_clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>213</td>
<td>tx_cfg_clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/u_tx_local2reg/o_ilas_cfg_bid_0_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/u_tx_local2reg/o_ilas_cfg_bid_0_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n125_s/I1</td>
</tr>
<tr>
<td>1.807</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n125_s/COUT</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s/CIN</td>
</tr>
<tr>
<td>2.051</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s/SUM</td>
</tr>
<tr>
<td>2.464</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s0/I0</td>
</tr>
<tr>
<td>3.247</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[0].u_jesd204b_tx_lane/u_tx_ilas/n124_s0/SUM</td>
</tr>
<tr>
<td>3.660</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_1_s/I0</td>
</tr>
<tr>
<td>4.255</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_1_s/COUT</td>
</tr>
<tr>
<td>4.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s/CIN</td>
</tr>
<tr>
<td>4.499</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s/SUM</td>
</tr>
<tr>
<td>4.911</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s5/I0</td>
</tr>
<tr>
<td>5.695</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s5/SUM</td>
</tr>
<tr>
<td>6.108</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s8/I0</td>
</tr>
<tr>
<td>6.891</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s8/SUM</td>
</tr>
<tr>
<td>7.304</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s10/I0</td>
</tr>
<tr>
<td>8.087</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/cfg_data_field[13]_2_s10/SUM</td>
</tr>
<tr>
<td>8.500</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n491_s6/I0</td>
</tr>
<tr>
<td>9.079</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n491_s6/F</td>
</tr>
<tr>
<td>9.491</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n491_s3/I1</td>
</tr>
<tr>
<td>9.641</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n491_s3/O</td>
</tr>
<tr>
<td>10.054</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n499_s0/I0</td>
</tr>
<tr>
<td>10.632</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/n499_s0/F</td>
</tr>
<tr>
<td>11.045</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_2_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tx_core_clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>tx_core_clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2092</td>
<td>tx_core_clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_2_s1/CLK</td>
</tr>
<tr>
<td>10.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_2_s1</td>
</tr>
<tr>
<td>10.314</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_jesd204b_core/u1.u1_1.u_jesd204b_tx/tx_lane[1].u_jesd204b_tx_lane/u_tx_ilas/ilas_byte3_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.125, 57.607%; route: 4.125, 38.796%; tC2Q: 0.382, 3.597%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
