// Seed: 1193998911
module module_0 (
    output supply0 id_0,
    output supply1 id_1
);
  logic [1 'd0 : -1] id_3 = ("");
  assign module_2.id_13 = 0;
endmodule
module module_1 (
    input  wire id_0,
    input  wor  id_1,
    output wire id_2,
    input  wire id_3,
    input  tri0 id_4
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
  logic [7:0] id_6;
  assign id_6[-1'b0] = 1'b0;
endmodule
module module_2 (
    input supply0 id_0,
    input tri id_1,
    input uwire id_2,
    output supply0 id_3,
    input wand id_4,
    input wire id_5,
    output uwire id_6,
    output uwire id_7,
    output wire id_8,
    output supply0 id_9,
    output tri id_10,
    input supply0 id_11,
    input wire id_12,
    output wor id_13,
    input tri id_14
);
  wire [-1 : (  1  )] id_16;
  module_0 modCall_1 (
      id_6,
      id_10
  );
  wire id_17;
endmodule
