# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../binary_count_trial.srcs/sources_1/new/fulladder.vhd" \
"../../../../binary_count_trial.srcs/sources_1/new/num_ones_for.vhd" \
"../../../../binary_count_trial.srcs/sim_1/new/tb_ones.vhd" \

# Do not sort compile order
nosort
