// Seed: 2918710219
`timescale 1ps / 1ps
module module_0;
  always @(posedge 1 or posedge 1) id_0 = id_0;
  logic id_1;
  logic id_2;
  always @(posedge !id_0 or negedge 1) id_0 = id_2;
endmodule
