// Seed: 1592934745
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    output id_6
);
  type_13(
      1'b0, {1, 1 * 1 - 1}, id_3
  );
  assign id_6 = 1;
  assign id_6 = 1'b0;
  defparam id_7.id_8 = 1'b0;
endmodule
