# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sutech_fpga_1402.srcs/sources_1/new/watering.vhd" \
"../../../../sutech_fpga_1402.srcs/sim_1/new/WATERING_SYS_TESTBENCH.vhd" \

# Do not sort compile order
nosort
