#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026340b59bc0 .scope module, "reg_file_tb" "reg_file_tb" 2 1;
 .timescale 0 0;
v0000026340bad650_0 .var "CLK", 0 0;
v0000026340bad790_0 .var "READREG1", 2 0;
v0000026340bad510_0 .var "READREG2", 2 0;
v0000026340bad6f0_0 .net "REGOUT1", 7 0, L_0000026340b599b0;  1 drivers
v0000026340bad1f0_0 .net "REGOUT2", 7 0, L_0000026340b59b00;  1 drivers
v0000026340bad330_0 .var "RESET", 0 0;
v0000026340bac890_0 .var "WRITEDATA", 7 0;
v0000026340bac930_0 .var "WRITEENABLE", 0 0;
v0000026340bace30_0 .var "WRITEREG", 2 0;
S_0000026340b59d50 .scope module, "myregfile" "reg_file" 2 8, 2 81 0, S_0000026340b59bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000026340b599b0/d .functor BUFZ 8, L_0000026340bac9d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000026340b599b0 .delay 8 (2,2,2) L_0000026340b599b0/d;
L_0000026340b59b00/d .functor BUFZ 8, L_0000026340baccf0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000026340b59b00 .delay 8 (2,2,2) L_0000026340b59b00/d;
v0000026340b0b1e0_0 .net "CLK", 0 0, v0000026340bad650_0;  1 drivers
v0000026340b06d30_0 .net "IN", 7 0, v0000026340bac890_0;  1 drivers
v0000026340b59ee0_0 .net "INADDRESS", 2 0, v0000026340bace30_0;  1 drivers
v0000026340b59f80_0 .net "OUT1", 7 0, L_0000026340b599b0;  alias, 1 drivers
v0000026340b53ee0_0 .net "OUT1ADDRESS", 2 0, v0000026340bad790_0;  1 drivers
v0000026340b53f80_0 .net "OUT2", 7 0, L_0000026340b59b00;  alias, 1 drivers
v0000026340b54020_0 .net "OUT2ADDRESS", 2 0, v0000026340bad510_0;  1 drivers
v0000026340b540c0_0 .net "RESET", 0 0, v0000026340bad330_0;  1 drivers
v0000026340bad5b0_0 .net "WRITE", 0 0, v0000026340bac930_0;  1 drivers
v0000026340bacb10_0 .net *"_ivl_0", 7 0, L_0000026340bac9d0;  1 drivers
v0000026340bacbb0_0 .net *"_ivl_10", 4 0, L_0000026340baced0;  1 drivers
L_0000026340bad9b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026340bad3d0_0 .net *"_ivl_13", 1 0, L_0000026340bad9b0;  1 drivers
v0000026340bacd90_0 .net *"_ivl_2", 4 0, L_0000026340bacc50;  1 drivers
L_0000026340bad968 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026340baca70_0 .net *"_ivl_5", 1 0, L_0000026340bad968;  1 drivers
v0000026340bad290_0 .net *"_ivl_8", 7 0, L_0000026340baccf0;  1 drivers
v0000026340bad470_0 .var/i "index", 31 0;
v0000026340bad010 .array "register", 0 7, 7 0;
E_0000026340b47880 .event posedge, v0000026340b0b1e0_0;
L_0000026340bac9d0 .array/port v0000026340bad010, L_0000026340bacc50;
L_0000026340bacc50 .concat [ 3 2 0 0], v0000026340bad790_0, L_0000026340bad968;
L_0000026340baccf0 .array/port v0000026340bad010, L_0000026340baced0;
L_0000026340baced0 .concat [ 3 2 0 0], v0000026340bad510_0, L_0000026340bad9b0;
    .scope S_0000026340b59d50;
T_0 ;
    %wait E_0000026340b47880;
    %load/vec4 v0000026340b540c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026340bad470_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000026340bad470_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000026340bad470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026340bad010, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026340bad470_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026340bad470_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %load/vec4 v0000026340bad5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %delay 1, 0;
    %load/vec4 v0000026340b06d30_0;
    %load/vec4 v0000026340b59ee0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026340bad010, 0, 4;
T_0.4 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026340b59bc0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026340bad650_0, 0, 1;
    %vpi_call 2 15 "$dumpfile", "reg_file_ravindu.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026340b59bc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026340bad330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026340bac930_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026340bad330_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026340bad790_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000026340bad510_0, 0, 3;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026340bad330_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026340bace30_0, 0, 3;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v0000026340bac890_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026340bac930_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026340bac930_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026340bad790_0, 0, 3;
    %delay 7, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026340bace30_0, 0, 3;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0000026340bac890_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026340bac930_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026340bad790_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026340bac930_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000026340bace30_0, 0, 3;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000026340bac890_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026340bac930_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000026340bac890_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026340bac930_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026340bac930_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000026340bace30_0, 0, 3;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0000026340bac890_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026340bac930_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026340bac930_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000026340b59bc0;
T_2 ;
    %delay 4, 0;
    %load/vec4 v0000026340bad650_0;
    %inv;
    %store/vec4 v0000026340bad650_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "reg.v";
