<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2024.1" CL="5076211" TimeStamp="Wed May 22 12:46:36 2024"/>
  <DSA Vendor="xilinx.com" BoardId="xd" Name="xilinx_vck190_base_202410_1" VersionMajor="202410" VersionMinor="1" Description="" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="false" DefaultOutputType="xclbin">
    <Build UsesPR="false" PlatformState="pre_synth" AcceleratorBinaryContent="pdi" ValidBinaryContentValues="dcp,pdi" TopModuleName="vitis_design_wrapper"/>
    <Board Name="xilinx.com:vck190:3.3" Vendor="xilinx.com" Part="xcvc1902-vsva2197-2MP-e-S" BoardPart="xilinx.com:vck190:part0:3.3">
      <Memories>
        <Memory Name="noc_ddr4" Type="ddr4" Size="2.00GB" LowestAddress="0" HighestAddress="2147483647">
          <Config>
            <Param Name="AXI_ARBITRATION_SCHEME" Value="TDM"/>
            <Param Name="BURST_LENGTH" Value="8"/>
            <Param Name="CAS_LATENCY" Value="11"/>
            <Param Name="CAS_WRITE_LATENCY" Value="11"/>
            <Param Name="DATA_WIDTH" Value="8"/>
            <Param Name="MEMORY_PART" Value=""/>
            <Param Name="MEM_ADDR_MAP" Value="ROW_COLUMN_BANK"/>
            <Param Name="TIMEPERIOD_PS" Value="1250"/>
          </Config>
        </Memory>
        <Memory Name="noc_lpddr4" Type="lpddr4" Size="8.00GB" LowestAddress="5497558138880" HighestAddress="5506148073471"/>
      </Memories>
      <Images>
        <Img Type="HDPI" File="vck190_image.jpg"/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="versal:xcvc1902:vsva2197:-2MP:e:S">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="63" DRBDName="vitis_design.bd"/>
      </Device>
    </Devices>
    <Files>
      <File Type="PRE_PLACE_TCL" Name="tcl_hooks/prohibit_select_bli_bels_for_hold.tcl"/>
      <File Type="PDI" Name="hw_emu_presynth.pdi"/>
      <File Type="BIF" Name="hw_emu_presynth.bif"/>
      <File Type="PLM_ELF" Name="plm.elf"/>
      <File Type="PMC_CDO" Name="bd_57a1_pspmc_0_0_pmc_data.cdo"/>
      <File Type="HPFM" Name="hw_emu.hpfm"/>
      <File Type="REBUILD_TCL" Name="prj/rebuild.tcl"/>
      <File Type="TOP_BD" Name="prj/my_project.srcs/sources_1/bd/vitis_design/vitis_design.bd"/>
      <File Type="BOARD_REPO_PATH" Name="board"/>
      <File Type="AIEPRJ" Name="aiearchive.aieprj"/>
    </Files>
  </DSA>
</Root>
