{:input (genetic.crossover/dumb-crossover 1320029240 (genetic.mutation/change-names-remove-clause 74664796 (genetic.mutation/change-names-remove-clause 111509057 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-names-remove-clause 953128598 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_13_14 , \\wire1_:missing_13 , \\wire2_:missing_14 , \\wire:missing_edge , \\wire28_:missing , \\wire29_38_:missing , \\wire30_39_:missing , wire31_43, wire32_6);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_13_14 ;\n  wire \\wire0_:missing_13_14 ;\n  wire \\wire11_:missing ;\n  wire wire12_23;\n  wire wire12_6;\n  wire wire18_19;\n  input \\wire1_:missing_13 ;\n  wire \\wire1_:missing_13 ;\n  wire wire21;\n  wire wire25_27;\n  wire wire26;\n  wire wire28_15;\n  wire wire28_22;\n  wire \\wire28_38_:missing ;\n  wire wire28_44_48_51_52;\n  wire wire28_45;\n  input \\wire28_:missing ;\n  wire \\wire28_:missing ;\n  wire \\wire28_:missing_47_50 ;\n  input \\wire29_38_:missing ;\n  wire \\wire29_38_:missing ;\n  input \\wire2_:missing_14 ;\n  wire \\wire2_:missing_14 ;\n  input \\wire30_39_:missing ;\n  wire \\wire30_39_:missing ;\n  input wire31_43;\n  wire wire31_43;\n  output wire32_6;\n  wire wire32_6;\n  wire wire33_6;\n  wire \\wire33_:missing ;\n  wire wire35_6_54;\n  wire \\wire35_:missing ;\n  wire wire36_42;\n  wire wire37_42;\n  wire \\wire40_41_:missing_43 ;\n  wire \\wire40_41_:missing_48 ;\n  wire wire40_46;\n  wire \\wire42_:missing_45 ;\n  wire wire44;\n  wire wire49_54;\n  wire wire50;\n  wire wire52;\n  wire \\wire6_:missing_24 ;\n  wire \\wire7_21_:missing_26 ;\n  wire wire8_13;\n  wire wire8_15;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_17_18_48 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_19_2 ;\n  wire \\wire:missing_25 ;\n  wire \\wire:missing_49 ;\n  wire \\wire:missing_53 ;\n  wire \\wire:missing_6_53 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire8_15 = 2'h1 >> wire8_13;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_17_18_48 , \\wire:missing_17_18_48  };\n  assign wire18_19 = 4'h8 >> { \\wire:missing_17_18_48 , \\wire:missing_17_18_48  };\n  assign \\wire:missing_19  = 4'h8 >> { \\wire:missing_19_2 , wire18_19 };\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire33_:missing  = 2'h1 >> wire33_6;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire35_:missing  = 2'h1 >> wire35_6_54;\n  assign wire36_42 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire37_42;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire29_38_:missing , \\wire28_38_:missing  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire30_39_:missing , \\wire:missing_edge  };\n  assign wire40_46 = 4'h6 >> { \\wire40_41_:missing_43 , \\wire40_41_:missing_48  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire40_41_:missing_43 , \\wire40_41_:missing_48  };\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire37_42 = 4'h6 >> { wire36_42, \\wire42_:missing_45  };\n  assign wire44 = 2'hx >> wire28_44_48_51_52;\n  assign \\wire11_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire12_23 = 2'h1 >> wire12_6;\n  assign wire8_13 = 4'h8 >> { \\wire1_:missing_13 , \\wire0_:missing_13_14  };\n  assign \\wire:missing_14  = 4'h8 >> { \\wire2_:missing_14 , \\wire0_:missing_13_14  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire28_15, wire8_15 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire6_:missing_24  = 1'h0;\n  assign \\wire7_21_:missing_26  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire49_54 = wire35_6_54;\n  assign \\wire:missing_53  = \\wire:missing_6_53 ;\n  assign wire52 = wire28_44_48_51_52;\n  assign \\wire:missing_edge  = wire28_44_48_51_52;\n  assign wire50 = \\wire28_:missing_47_50 ;\n  assign \\wire:missing_49  = wire49_54;\n  assign \\wire:missing_17_18_48  = wire28_44_48_51_52;\n  assign \\wire:missing_edge  = \\wire28_:missing_47_50 ;\n  assign \\wire:missing_edge  = wire40_46;\n  assign \\wire42_:missing_45  = wire28_45;\n  assign \\wire40_41_:missing_43  = wire31_43;\n  assign wire25_27 = \\wire:missing_edge ;\n  assign wire26 = \\wire7_21_:missing_26 ;\n  assign \\wire:missing_25  = wire25_27;\n  assign \\wire:missing_edge  = \\wire6_:missing_24 ;\n  assign \\wire:missing_edge  = wire12_23;\n  assign \\wire:missing_edge  = wire28_22;\n  assign wire21 = \\wire7_21_:missing_26 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:3.1-107.10\" *)\nmodule postsynth(\\wire0_:missing_13_14 , \\wire1_:missing_13 , \\wire2_:missing_14 , \\wire:missing_edge , \\wire28_:missing , \\wire29_38_:missing , \\wire30_39_:missing , wire31_43, wire32_6);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:5.9-5.30\" *)\n  input \\wire0_:missing_13_14 ;\n  wire \\wire0_:missing_13_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:7.8-7.24\" *)\n  wire \\wire11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:8.8-8.17\" *)\n  wire wire12_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:10.8-10.17\" *)\n  wire wire18_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:11.9-11.27\" *)\n  input \\wire1_:missing_13 ;\n  wire \\wire1_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:13.8-13.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:14.8-14.17\" *)\n  wire wire25_27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:15.8-15.14\" *)\n  wire wire26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:17.8-17.17\" *)\n  wire wire28_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:19.8-19.26\" *)\n  wire wire28_44_48_51_52;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:21.9-21.25\" *)\n  input \\wire28_:missing ;\n  wire \\wire28_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:23.8-23.30\" *)\n  wire \\wire28_:missing_47_50 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:24.9-24.28\" *)\n  input \\wire29_38_:missing ;\n  wire \\wire29_38_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:26.9-26.27\" *)\n  input \\wire2_:missing_14 ;\n  wire \\wire2_:missing_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:28.9-28.28\" *)\n  input \\wire30_39_:missing ;\n  wire \\wire30_39_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:30.9-30.18\" *)\n  input wire31_43;\n  wire wire31_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:32.10-32.18\" *)\n  output wire32_6;\n  wire wire32_6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:38.8-38.17\" *)\n  wire wire36_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:40.8-40.30\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire40_41_:missing_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:42.8-42.17\" *)\n  wire wire40_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:44.8-44.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:46.8-46.14\" *)\n  wire wire50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:47.8-47.14\" *)\n  wire wire52;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:48.8-48.26\" *)\n  wire \\wire6_:missing_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:49.8-49.29\" *)\n  wire \\wire7_21_:missing_26 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:53.8-53.30\" *)\n  wire \\wire:missing_17_18_48 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:56.8-56.24\" *)\n  wire \\wire:missing_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/649756A1.v:60.9-60.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire11_:missing  = 1'h1;\n  assign wire12_23 = 1'h0;\n  assign wire18_19 = 1'h0;\n  assign wire21 = 1'h1;\n  assign wire25_27 = 1'h0;\n  assign wire26 = 1'h1;\n  assign wire28_22 = 1'h0;\n  assign wire28_44_48_51_52 = 1'h0;\n  assign \\wire28_:missing_47_50  = 1'h0;\n  assign wire32_6 = 1'hx;\n  assign wire36_42 = 1'h1;\n  assign \\wire40_41_:missing_43  = wire31_43;\n  assign wire40_46 = 1'h0;\n  assign wire44 = 1'hx;\n  assign wire50 = 1'h0;\n  assign wire52 = 1'h0;\n  assign \\wire6_:missing_24  = 1'h0;\n  assign \\wire7_21_:missing_26  = 1'h1;\n  assign \\wire:missing_17_18_48  = 1'h0;\n  assign \\wire:missing_25  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:06:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919/src/top.v'.\nSBY  2:06:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] Copy '/tmp/fuzzmount2DDF5D8C/649756A1.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919/src/649756A1.v'.\nSBY  2:06:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] Copy '/tmp/fuzzmount2DDF5D8C/649756A1.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919/src/649756A1.post.v'.\nSBY  2:06:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] engine_0: abc pdr\nSBY  2:06:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/649756A1.v:75$36_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/649756A1.v:75$36.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/649756A1.v:74$35_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/649756A1.v:74$35.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/649756A1.v:73$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/649756A1.v:73$34.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/649756A1.v:72$33_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/649756A1.v:72$33.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/649756A1.v:71$32_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/649756A1.v:71$32.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/649756A1.v:80$41_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/649756A1.v:80$41.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/649756A1.v:83$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/649756A1.v:83$44.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] base: Warning: Wire presynth.\\wire32_6 is used but has no driver.\nSBY  2:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:06:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:06:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] base: finished (returncode=0)\nSBY  2:06:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:06:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] aig: Warning: Wire presynth.\\wire32_6 is used but has no driver.\nSBY  2:06:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:06:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:06:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] aig: finished (returncode=0)\nSBY  2:06:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:06:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:06:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] engine_0: Warning: The network has no constraints.\nSBY  2:06:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:06:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] engine_0: finished (returncode=0)\nSBY  2:06:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] engine_0: Status returned by engine: FAIL\nSBY  2:06:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  2:06:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:06:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:06:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919'.\nSBY  2:06:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9fqlc919] DONE (FAIL, rc=2)\n", :err ""}}}