--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/andre/XILINK/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml xtop.twx xtop.ncd -o xtop.twr xtop.pcf

Design file:              xtop.ncd
Physical constraint file: xtop.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Btn2        |   14.069(R)|   -6.405(R)|clk_BUFGP         |   0.000|
Btn3        |   14.154(R)|   -6.351(R)|clk_BUFGP         |   0.000|
Sw<0>       |   14.162(R)|   -6.543(R)|clk_BUFGP         |   0.000|
Sw<1>       |    9.223(R)|   -3.499(R)|clk_BUFGP         |   0.000|
Sw<2>       |   10.051(R)|   -4.626(R)|clk_BUFGP         |   0.000|
Sw<3>       |    9.115(R)|   -3.284(R)|clk_BUFGP         |   0.000|
Sw<4>       |    8.278(R)|   -3.015(R)|clk_BUFGP         |   0.000|
Sw<5>       |    9.454(R)|   -3.929(R)|clk_BUFGP         |   0.000|
Sw<6>       |    9.419(R)|   -4.041(R)|clk_BUFGP         |   0.000|
Sw<7>       |    9.745(R)|   -4.255(R)|clk_BUFGP         |   0.000|
rst         |    5.778(R)|    0.224(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Disp<0>     |   17.895(R)|clk_BUFGP         |   0.000|
Disp<1>     |   19.654(R)|clk_BUFGP         |   0.000|
Disp<2>     |   18.569(R)|clk_BUFGP         |   0.000|
Disp<3>     |   16.912(R)|clk_BUFGP         |   0.000|
Disp<4>     |   19.202(R)|clk_BUFGP         |   0.000|
Disp<5>     |   18.218(R)|clk_BUFGP         |   0.000|
Disp<6>     |   18.161(R)|clk_BUFGP         |   0.000|
Disp_sel<0> |    9.513(R)|clk_BUFGP         |   0.000|
Disp_sel<1> |    9.029(R)|clk_BUFGP         |   0.000|
Disp_sel<2> |    8.950(R)|clk_BUFGP         |   0.000|
Disp_sel<3> |    8.653(R)|clk_BUFGP         |   0.000|
trap        |   21.773(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   20.132|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jan  9 17:49:48 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 346 MB



