<dec f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='278' type='std::pair&lt;unsigned int, const TargetRegisterClass *&gt; llvm::HexagonTargetLowering::getRegForInlineAsmConstraint(const llvm::TargetRegisterInfo * TRI, llvm::StringRef Constraint, llvm::MVT VT) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4190' c='_ZNK4llvm14TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3241' ll='3295' type='std::pair&lt;unsigned int, const TargetRegisterClass *&gt; llvm::HexagonTargetLowering::getRegForInlineAsmConstraint(const llvm::TargetRegisterInfo * TRI, llvm::StringRef Constraint, llvm::MVT VT) const'/>
