Oh no...

Cycle: 1
RARS instruction number: 2	Instruction: slli x14,x13,1
Expected:	Register Write to Reg: 0x0E Val: 0x0000001E
Got     :	Register Write to Reg: 0x0E Val: 0x00000010
Incorrect write

Cycle: 2
RARS instruction number: 3	Instruction: slli x15,x13,4
Expected:	Register Write to Reg: 0x0F Val: 0x000000F0
Got     :	Register Write to Reg: 0x0F Val: 0x00000013
Incorrect write

Cycle: 4
RARS instruction number: 5	Instruction: slli x17,x16,5
Expected:	Register Write to Reg: 0x11 Val: 0x00000020
Got     :	Register Write to Reg: 0x11 Val: 0x00000006
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


