// Seed: 491795211
module module_0 (
    output uwire id_0,
    input tri id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri id_4,
    input tri id_5,
    input tri0 id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9,
    output uwire id_10,
    output supply1 id_11,
    input tri id_12,
    output supply1 id_13,
    output tri1 id_14
    , id_25,
    input tri id_15,
    input tri0 id_16
    , id_26,
    input wire id_17,
    output supply0 id_18,
    output tri0 id_19,
    input tri0 id_20,
    input tri1 id_21,
    input tri1 id_22,
    input tri1 id_23
);
  supply1 id_27 = -1;
endmodule
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input uwire id_2,
    output wire id_3,
    input wor id_4,
    output tri0 id_5,
    output uwire id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri1 id_9,
    inout wire id_10,
    input tri0 id_11,
    input uwire module_1,
    input uwire id_13,
    input supply0 id_14,
    input wire id_15,
    output wor id_16,
    output wor id_17,
    output uwire id_18,
    output wor id_19,
    input wire id_20,
    output uwire id_21,
    output tri id_22,
    input wire id_23,
    input uwire id_24
);
  integer id_26;
  ;
  module_0 modCall_1 (
      id_21,
      id_9,
      id_3,
      id_16,
      id_23,
      id_13,
      id_20,
      id_23,
      id_4,
      id_24,
      id_3,
      id_5,
      id_4,
      id_5,
      id_22,
      id_2,
      id_8,
      id_23,
      id_18,
      id_5,
      id_10,
      id_10,
      id_15,
      id_20
  );
  assign modCall_1.id_27 = 0;
  wire \id_27 ;
  ;
  always @(negedge id_10 or posedge id_1) begin : LABEL_0
    $clog2(47);
    ;
  end
  assign id_3 = id_26;
endmodule
