<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3515" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3515{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3515{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3515{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3515{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_3515{left:152px;bottom:1083px;letter-spacing:0.17px;}
#t6_3515{left:70px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_3515{left:70px;bottom:1042px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t8_3515{left:70px;bottom:798px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_3515{left:70px;bottom:781px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_3515{left:70px;bottom:765px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_3515{left:70px;bottom:748px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tc_3515{left:199px;bottom:748px;}
#td_3515{left:207px;bottom:748px;letter-spacing:-0.18px;}
#te_3515{left:251px;bottom:748px;}
#tf_3515{left:259px;bottom:748px;letter-spacing:-0.24px;word-spacing:-0.4px;}
#tg_3515{left:70px;bottom:680px;letter-spacing:0.15px;}
#th_3515{left:151px;bottom:680px;letter-spacing:0.21px;word-spacing:-0.01px;}
#ti_3515{left:70px;bottom:655px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tj_3515{left:70px;bottom:638px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tk_3515{left:70px;bottom:621px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_3515{left:70px;bottom:604px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_3515{left:70px;bottom:580px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tn_3515{left:608px;bottom:586px;}
#to_3515{left:623px;bottom:580px;letter-spacing:-0.24px;word-spacing:-0.33px;}
#tp_3515{left:70px;bottom:563px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_3515{left:70px;bottom:546px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_3515{left:70px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_3515{left:70px;bottom:471px;letter-spacing:0.13px;}
#tt_3515{left:152px;bottom:471px;letter-spacing:0.15px;word-spacing:0.01px;}
#tu_3515{left:70px;bottom:448px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tv_3515{left:70px;bottom:432px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tw_3515{left:160px;bottom:842px;letter-spacing:0.11px;word-spacing:0.03px;}
#tx_3515{left:261px;bottom:842px;letter-spacing:0.13px;word-spacing:-0.03px;}
#ty_3515{left:282px;bottom:387px;letter-spacing:0.12px;word-spacing:0.02px;}
#tz_3515{left:368px;bottom:387px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t10_3515{left:79px;bottom:364px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t11_3515{left:197px;bottom:364px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t12_3515{left:317px;bottom:364px;letter-spacing:-0.12px;}
#t13_3515{left:79px;bottom:340px;}
#t14_3515{left:197px;bottom:340px;letter-spacing:-0.21px;}
#t15_3515{left:317px;bottom:340px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_3515{left:79px;bottom:315px;letter-spacing:-0.16px;}
#t17_3515{left:197px;bottom:315px;}
#t18_3515{left:317px;bottom:315px;letter-spacing:-0.12px;}
#t19_3515{left:79px;bottom:291px;letter-spacing:-0.16px;}
#t1a_3515{left:197px;bottom:291px;}
#t1b_3515{left:317px;bottom:291px;letter-spacing:-0.12px;}
#t1c_3515{left:79px;bottom:267px;letter-spacing:-0.05px;}
#t1d_3515{left:197px;bottom:267px;letter-spacing:-0.09px;}
#t1e_3515{left:317px;bottom:267px;letter-spacing:-0.05px;}
#t1f_3515{left:79px;bottom:242px;letter-spacing:-0.12px;}
#t1g_3515{left:197px;bottom:242px;}
#t1h_3515{left:317px;bottom:242px;letter-spacing:-0.12px;}
#t1i_3515{left:209px;bottom:995px;letter-spacing:0.04px;word-spacing:0.03px;}
#t1j_3515{left:222px;bottom:872px;letter-spacing:0.04px;}

.s1_3515{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3515{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3515{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3515{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3515{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s6_3515{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3515{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_3515{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3515{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_3515{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_3515{font-size:12px;font-family:Arial_b5v;color:#000;}
.t.v0_3515{transform:scaleX(1.056);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3515" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3515Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3515" style="-webkit-user-select: none;"><object width="935" height="1210" data="3515/3515.svg" type="image/svg+xml" id="pdf3515" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3515" class="t s1_3515">Vol. 3B </span><span id="t2_3515" class="t s1_3515">15-25 </span>
<span id="t3_3515" class="t s2_3515">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3515" class="t s3_3515">15.5.5 </span><span id="t5_3515" class="t s3_3515">MPERF and APERF Counters Under HDC </span>
<span id="t6_3515" class="t s4_3515">HDC operation can be thought of as an average effective frequency drop due to all or some of the Logical Proces- </span>
<span id="t7_3515" class="t s4_3515">sors enter an idle state period. </span>
<span id="t8_3515" class="t s4_3515">By default, the IA32_MPERF counter counts during forced idle periods as if the logical processor was active. The </span>
<span id="t9_3515" class="t s4_3515">IA32_APERF counter does not count during forced idle state. This counting convention allows the OS to compute </span>
<span id="ta_3515" class="t s4_3515">the average effective frequency of the Logical Processor between the last MWAIT exit and the next MWAIT entry </span>
<span id="tb_3515" class="t s4_3515">(OS visible C0) by </span><span id="tc_3515" class="t s5_3515">Δ</span><span id="td_3515" class="t s4_3515">ACNT/</span><span id="te_3515" class="t s5_3515">Δ</span><span id="tf_3515" class="t s4_3515">MCNT * TSC Frequency. </span>
<span id="tg_3515" class="t s6_3515">15.6 </span><span id="th_3515" class="t s6_3515">HARDWARE FEEDBACK INTERFACE AND INTEL® THREAD DIRECTOR </span>
<span id="ti_3515" class="t s4_3515">Intel processors that enumerate CPUID.06H.0H:EAX.HW_FEEDBACK[bit 19] as 1 support Hardware Feedback </span>
<span id="tj_3515" class="t s4_3515">Interface (HFI). Hardware provides guidance to the Operating System (OS) scheduler to perform optimal workload </span>
<span id="tk_3515" class="t s4_3515">scheduling through a hardware feedback interface structure in memory. Details on this table structure are </span>
<span id="tl_3515" class="t s4_3515">described in Section 15.6.1. </span>
<span id="tm_3515" class="t s4_3515">Intel processors that enumerate CPUID.06H.0H:EAX[bit 23] as 1 support Intel </span>
<span id="tn_3515" class="t s7_3515">® </span>
<span id="to_3515" class="t s4_3515">Thread Director. Hardware </span>
<span id="tp_3515" class="t s4_3515">provides guidance to the Operating System (OS) scheduler to perform optimal workload scheduling through a </span>
<span id="tq_3515" class="t s4_3515">memory resident table and software thread specific index (Class ID) that points into that table and selects which </span>
<span id="tr_3515" class="t s4_3515">data to use for that software thread. Details on this table structure are described in Section 15.6.2. </span>
<span id="ts_3515" class="t s3_3515">15.6.1 </span><span id="tt_3515" class="t s3_3515">Hardware Feedback Interface Table Structure </span>
<span id="tu_3515" class="t s4_3515">This structure has a global header that is 16 bytes in size. Following this global header, there is one 8 byte entry </span>
<span id="tv_3515" class="t s4_3515">per logical processor in the socket. The structure is designed as follows. </span>
<span id="tw_3515" class="t s8_3515">Figure 15-23. </span><span id="tx_3515" class="t s8_3515">Example of Effective Frequency Reduction and Forced Idle Period of HDC </span>
<span id="ty_3515" class="t s8_3515">Table 15-4. </span><span id="tz_3515" class="t s8_3515">Hardware Feedback Interface Structure </span>
<span id="t10_3515" class="t s9_3515">Byte Offset </span><span id="t11_3515" class="t s9_3515">Size (Bytes) </span><span id="t12_3515" class="t s9_3515">Description </span>
<span id="t13_3515" class="t sa_3515">0 </span><span id="t14_3515" class="t sa_3515">16 </span><span id="t15_3515" class="t sa_3515">Global Header </span>
<span id="t16_3515" class="t sa_3515">16 </span><span id="t17_3515" class="t sa_3515">8 </span><span id="t18_3515" class="t sa_3515">Per Logical Processor Entry </span>
<span id="t19_3515" class="t sa_3515">24 </span><span id="t1a_3515" class="t sa_3515">8 </span><span id="t1b_3515" class="t sa_3515">Per Logical Processor Entry </span>
<span id="t1c_3515" class="t sa_3515">... </span><span id="t1d_3515" class="t sa_3515">... </span><span id="t1e_3515" class="t sa_3515">... </span>
<span id="t1f_3515" class="t sa_3515">16 + n*8 </span><span id="t1g_3515" class="t sa_3515">8 </span><span id="t1h_3515" class="t sa_3515">Per Logical Processor Entry </span>
<span id="t1i_3515" class="t v0_3515 sb_3515">1600 MHz: 25% Utilization /75% Forced Idle </span>
<span id="t1j_3515" class="t v0_3515 sb_3515">Effective Frequency @ 100% Utilization: 400 MHz </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
