==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fullyconnected/fully_connected.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 183.992 ; gain = 92.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 183.992 ; gain = 92.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 183.992 ; gain = 92.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 183.992 ; gain = 92.520
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP1' (fullyconnected/fully_connected.cpp:9) in function 'fully_connected' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP2' (fullyconnected/fully_connected.cpp:14) in function 'fully_connected' completely with a factor of 400.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 183.992 ; gain = 92.520
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 183.992 ; gain = 92.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fully_connected' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('flat_array_load_2', fullyconnected/fully_connected.cpp:15) on array 'flat_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'flat_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 200, Depth = 1610.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.054 seconds; current allocated memory: 135.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.112 seconds; current allocated memory: 164.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected/dense_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fully_connected' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh' to 'fully_connected_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_bias' to 'fully_connected_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fadd_32ns_32ns_32_4_full_dsp_1' to 'fully_connected_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fmul_32ns_32ns_32_2_max_dsp_1' to 'fully_connected_feOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fcmp_32ns_32ns_1_2_1' to 'fully_connected_ffYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fully_connected_fdEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fully_connected_feOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fully_connected_ffYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected'.
INFO: [HLS 200-111]  Elapsed time: 4.781 seconds; current allocated memory: 190.363 MB.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fcud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 330.672 ; gain = 239.199
INFO: [VHDL 208-304] Generating VHDL RTL for fully_connected.
INFO: [VLOG 209-307] Generating Verilog RTL for fully_connected.
INFO: [HLS 200-112] Total elapsed time: 47.125 seconds; peak allocated memory: 190.363 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fullyconnected/fully_connected.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.973 ; gain = 93.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.973 ; gain = 93.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.973 ; gain = 93.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.973 ; gain = 93.547
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP1' (fullyconnected/fully_connected.cpp:9) in function 'fully_connected' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP2' (fullyconnected/fully_connected.cpp:14) in function 'fully_connected' completely with a factor of 400.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.973 ; gain = 93.547
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 184.973 ; gain = 93.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fully_connected' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('flat_array_load_2', fullyconnected/fully_connected.cpp:15) on array 'flat_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'flat_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 200, Depth = 1610.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.616 seconds; current allocated memory: 135.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.919 seconds; current allocated memory: 164.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected/dense_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fully_connected' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh' to 'fully_connected_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_bias' to 'fully_connected_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fadd_32ns_32ns_32_4_full_dsp_1' to 'fully_connected_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fmul_32ns_32ns_32_2_max_dsp_1' to 'fully_connected_feOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fcmp_32ns_32ns_1_2_1' to 'fully_connected_ffYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fully_connected_fdEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fully_connected_feOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fully_connected_ffYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected'.
INFO: [HLS 200-111]  Elapsed time: 4.447 seconds; current allocated memory: 190.869 MB.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fcud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 325.840 ; gain = 234.414
INFO: [VHDL 208-304] Generating VHDL RTL for fully_connected.
INFO: [VLOG 209-307] Generating Verilog RTL for fully_connected.
INFO: [HLS 200-112] Total elapsed time: 45.429 seconds; peak allocated memory: 190.869 MB.
