{
    "@graph": [
        {
            "@id": "gnd:1011170612",
            "sameAs": "Rimolo-Donadio, Renato"
        },
        {
            "@id": "gnd:10179300-5",
            "sameAs": "Technische Universit\u00e4t Hamburg-Harburg, Institut f\u00fcr Theoretische Elektrotechnik"
        },
        {
            "@id": "gnd:122081897",
            "sameAs": "Schuster, Christian"
        },
        {
            "@id": "gnd:141688017",
            "sameAs": "Jacob, Arne"
        },
        {
            "@id": "gnd:4055072-2",
            "sameAs": "Simulation"
        },
        {
            "@id": "gnd:4208628-0",
            "sameAs": "Mehrschichtleiterplatte"
        },
        {
            "@id": "gnd:4229622-5",
            "sameAs": "Substrat (Mikroelektronik)"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A655866930",
            "@type": "bibo:Thesis",
            "P1053": "Online-Ressource (PDF-Datei: 224 S., 16,7 MB)",
            "identifier": [
                "(ppn)655866930",
                "(firstid)GBV:655866930"
            ],
            "http://purl.org/dc/elements/1.1/subject": [
                "(classificationName=bk, id=106413910)53.53 - Leiterplatten, Anschlusstechnik in der Elektronik",
                "Signal-Integrit\u00e4t",
                "(classificationName=ddc-dbn)620",
                "printed circuit board",
                "digitalen Systemen",
                "parallel plates",
                "power integrity",
                "(classificationName=linseach:mapping)elt",
                "package",
                "Durchkontaktierung",
                "(classificationName=ddc)620",
                "signal integrity",
                "Spannungsversorgung"
            ],
            "title": "Development, validation, and application of semi-analytical interconnect models for efficient simulation of multilayer substrates",
            "abstract": [
                "This thesis deals with the development of semi-analytical models for the electrical behavior of vias and traces in chip packages and printed circuit boards. A framework for automated simulation of multilayer structures is also proposed. The validation and evaluation of the models are thoroughly addressed with several test structures and application studies. It is shown that the models can provide good results up to 40 GHz, whereas the numerical efficiency is at least two orders of magnitude higher in comparison to general-purpose numerical methods.",
                "Diese Dissertation befasst sich mit der Entwicklung von semianalytischen Modellen f\u00fcr das elektrische Verhalten von Durchkontaktierungen und Leitungen in Chip-Modulen und Leiterplatten. Ein Verfahren f\u00fcr die automatisierte Simulation von mehrlagigen Strukturen wird ebenso dargestellt. Die Modelle werden gr\u00fcndlich anhand von mehreren Teststrukturen und Anwendungsstudien validiert und ausgewertet. Es wird gezeigt, dass die Modelle gute Ergebnisse bis 40 GHz liefern und eine numerische Effizienz bieten, die mindestens zwei Gr\u00f6\u00dfenordnungen h\u00f6her ist im Vergleich zu allgemeinen numerischen Verfahren."
            ],
            "alternative": "Entwicklung, Validierung und Anwendung von semianalytischen Verbindungsmodellen f\u00fcr effiziente Simulation der mehrlagigen Substrate",
            "contributor": [
                "Technische Informationsbibliothek (TIB)",
                {
                    "@id": "gnd:122081897"
                },
                {
                    "@id": "gnd:141688017"
                }
            ],
            "creator": [
                "gnd:10179300-5",
                "gnd:1011170612"
            ],
            "isPartOf": "(collectioncode)GBV-ODiss",
            "issued": "2010",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "open access",
            "medium": "rda:termList/RDACarrierType/1018",
            "subject": [
                "gnd:4055072-2",
                "gnd:4229622-5",
                "gnd:4208628-0"
            ]
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "subject": {
            "@id": "http://purl.org/dc/terms/subject",
            "@type": "@id"
        },
        "abstract": "http://purl.org/dc/terms/abstract",
        "issued": "http://purl.org/dc/terms/issued",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "license": "http://purl.org/dc/terms/license",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "contributor": "http://purl.org/dc/terms/contributor",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "title": "http://purl.org/dc/elements/1.1/title",
        "alternative": "http://purl.org/dc/terms/alternative",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "creator": {
            "@id": "http://purl.org/dc/terms/creator",
            "@type": "@id"
        },
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}