---
project:
  title: "vslc"
  author: "James Keener"
  discord: "jimktrains"
  description: "A small PLC-like controller"
  language: "Verilog"
  # This is to mimic the clock on the icebreaker. It's what I have the
  # timer and servo values pre-set for; however, those can be changed
  # if you change the clock frequency, or ignored if you don't use them.
  clock_hz: 12000000

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  top_module: "tt_um_jimktrains_vslc"

  source_files:
    - "tt_um_jimktrains_vslc.v"
    - "tt_um_jimktrains_vslc_core.v"
    - "tt_um_jimktrains_vslc_eeprom_reader.v"
    - "tt_um_jimktrains_vslc_executor.v"
    - "tt_um_jimktrains_vslc_timer.v"
    - "tt_um_jimktrains_vslc_servo.v"

pinout:
  # Inputs
  ui[0]: "Input"
  ui[1]: "Input"
  ui[2]: "Input"
  ui[3]: "Input"
  ui[4]: "Input"
  ui[5]: "Input"
  ui[6]: "Input"
  ui[7]: "Input"

  # Outputs
  uo[0]: "Output"
  uo[1]: "Output"
  uo[2]: "Output"
  uo[3]: "Output"
  uo[4]: "Output"
  uo[5]: "Output"
  uo[6]: "Output/Timer Output"
  uo[7]: "Output/Server Output"

  # Bidirectional pins
  uio[0]: "Serial Data"
  uio[1]: "Serial Clock"
  uio[2]: "EEPROM CS"
  uio[3]: "Stack Out"
  uio[4]: "Top of Stack"
  uio[5]: "Scan Cycle Clock (out)"
  uio[6]: "EEPROM Hold"
  uio[7]: "Ext Scan Cycle Trigger (in)"

# Do not change!
yaml_version: 6
