//  ----------------------------------------------------------------------
//  File Name   : GenCFold/i2c_reg_venusa.h
//  Description : C header file generated by Python script.
//  Author      : dlchang
//  Script Ver  : LS.AUTO_REG.2024.12.12
//  SVN Revision: Can't find <<VenusA_SoC_Memory_Mapping.xlsx>> SVN detail info,pls chk£¡£¡
//  Create Time : 2025-04-18 09:52:08
//  Comments    : 
//  ----------------------------------------------------------------------

#ifndef __I2C_REGFILE_H__
#define __I2C_REGFILE_H__

#include <stdint.h>

#define I2C_IDREV_OFFSET                            0x000
#define I2C_IDREV_ID_Pos                            12
#define I2C_IDREV_ID_Msk                            0xfffff000
#define I2C_IDREV_REVMAJOR_Pos                      4
#define I2C_IDREV_REVMAJOR_Msk                      0xff0
#define I2C_IDREV_REVMINOR_Pos                      0
#define I2C_IDREV_REVMINOR_Msk                      0xf

#define I2C_CFG_OFFSET                              0x010
#define I2C_CFG_FIFOSIZE_Pos                        0
#define I2C_CFG_FIFOSIZE_Msk                        0x3

#define I2C_INTEN_OFFSET                            0x014
#define I2C_INTEN_CMPL_Pos                          9
#define I2C_INTEN_CMPL_Msk                          0x200
#define I2C_INTEN_BYTERECV_Pos                      8
#define I2C_INTEN_BYTERECV_Msk                      0x100
#define I2C_INTEN_BYTETRANS_Pos                     7
#define I2C_INTEN_BYTETRANS_Msk                     0x80
#define I2C_INTEN_START_Pos                         6
#define I2C_INTEN_START_Msk                         0x40
#define I2C_INTEN_STOP_Pos                          5
#define I2C_INTEN_STOP_Msk                          0x20
#define I2C_INTEN_ARBLOS_Pos                        4
#define I2C_INTEN_ARBLOS_Msk                        0x10
#define I2C_INTEN_ADDRHIT_Pos                       3
#define I2C_INTEN_ADDRHIT_Msk                       0x8
#define I2C_INTEN_FIFOHALF_Pos                      2
#define I2C_INTEN_FIFOHALF_Msk                      0x4
#define I2C_INTEN_FIFOFULL_Pos                      1
#define I2C_INTEN_FIFOFULL_Msk                      0x2
#define I2C_INTEN_FIFOEMPTY_Pos                     0
#define I2C_INTEN_FIFOEMPTY_Msk                     0x1

#define I2C_STATUS_OFFSET                           0x018
#define I2C_STATUS_LINESDA_Pos                      14
#define I2C_STATUS_LINESDA_Msk                      0x4000
#define I2C_STATUS_LINESCL_Pos                      13
#define I2C_STATUS_LINESCL_Msk                      0x2000
#define I2C_STATUS_GENCALL_Pos                      12
#define I2C_STATUS_GENCALL_Msk                      0x1000
#define I2C_STATUS_BUSBUSY_Pos                      11
#define I2C_STATUS_BUSBUSY_Msk                      0x800
#define I2C_STATUS_ACK_Pos                          10
#define I2C_STATUS_ACK_Msk                          0x400
#define I2C_STATUS_CMPL_Pos                         9
#define I2C_STATUS_CMPL_Msk                         0x200
#define I2C_STATUS_BYTEREVC_Pos                     8
#define I2C_STATUS_BYTEREVC_Msk                     0x100
#define I2C_STATUS_BYTETRANS_Pos                    7
#define I2C_STATUS_BYTETRANS_Msk                    0x80
#define I2C_STATUS_START_Pos                        6
#define I2C_STATUS_START_Msk                        0x40
#define I2C_STATUS_STOP_Pos                         5
#define I2C_STATUS_STOP_Msk                         0x20
#define I2C_STATUS_ARBLOS_Pos                       4
#define I2C_STATUS_ARBLOS_Msk                       0x10
#define I2C_STATUS_ADDRHIT_Pos                      3
#define I2C_STATUS_ADDRHIT_Msk                      0x8
#define I2C_STATUS_FIFOHALF_Pos                     2
#define I2C_STATUS_FIFOHALF_Msk                     0x4
#define I2C_STATUS_FIFOFULL_Pos                     1
#define I2C_STATUS_FIFOFULL_Msk                     0x2
#define I2C_STATUS_FIFO_EMPTY_Pos                   0
#define I2C_STATUS_FIFO_EMPTY_Msk                   0x1

#define I2C_ADDR_OFFSET                             0x01C
#define I2C_ADDR_ADDR_Pos                           0
#define I2C_ADDR_ADDR_Msk                           0x3ff

#define I2C_DATA_OFFSET                             0x020
#define I2C_DATA_DATA_Pos                           0
#define I2C_DATA_DATA_Msk                           0xff

#define I2C_CTRL_OFFSET                             0x024
#define I2C_CTRL_PHASE_START_Pos                    12
#define I2C_CTRL_PHASE_START_Msk                    0x1000
#define I2C_CTRL_PHASE_ADDR_Pos                     11
#define I2C_CTRL_PHASE_ADDR_Msk                     0x800
#define I2C_CTRL_PHASE_DATA_Pos                     10
#define I2C_CTRL_PHASE_DATA_Msk                     0x400
#define I2C_CTRL_PHASE_STOP_Pos                     9
#define I2C_CTRL_PHASE_STOP_Msk                     0x200
#define I2C_CTRL_DIR_Pos                            8
#define I2C_CTRL_DIR_Msk                            0x100
#define I2C_CTRL_DATACNT_Pos                        0
#define I2C_CTRL_DATACNT_Msk                        0xff

#define I2C_CMD_OFFSET                              0x028
#define I2C_CMD_CMD_Pos                             0
#define I2C_CMD_CMD_Msk                             0x7

#define I2C_SETUP_OFFSET                            0x02C
#define I2C_SETUP_T_SUDAT_Pos                       24
#define I2C_SETUP_T_SUDAT_Msk                       0x1f000000
#define I2C_SETUP_T_SP_Pos                          21
#define I2C_SETUP_T_SP_Msk                          0xe00000
#define I2C_SETUP_T_HDDAT_Pos                       16
#define I2C_SETUP_T_HDDAT_Msk                       0x1f0000
#define I2C_SETUP_T_SCLRATIO_Pos                    13
#define I2C_SETUP_T_SCLRATIO_Msk                    0x2000
#define I2C_SETUP_T_SCLHI_Pos                       4
#define I2C_SETUP_T_SCLHI_Msk                       0x1ff0
#define I2C_SETUP_DMAEN_Pos                         3
#define I2C_SETUP_DMAEN_Msk                         0x8
#define I2C_SETUP_MASTER_Pos                        2
#define I2C_SETUP_MASTER_Msk                        0x4
#define I2C_SETUP_ADDRESSING_Pos                    1
#define I2C_SETUP_ADDRESSING_Msk                    0x2
#define I2C_SETUP_IICEN_Pos                         0
#define I2C_SETUP_IICEN_Msk                         0x1

#define I2C_PRE_DIVIDER_OFFSET                      0x030
#define I2C_PRE_DIVIDER_PRE_DIV_Pos                 0
#define I2C_PRE_DIVIDER_PRE_DIV_Msk                 0x1f

struct I2C_REG_IDREV_BITS
{
    volatile uint32_t REVMINOR                      : 4; // bit 0~3
    volatile uint32_t REVMAJOR                      : 8; // bit 4~11
    volatile uint32_t ID                            : 20; // bit 12~31
};

union I2C_REG_IDREV {
    volatile uint32_t                               all;
    struct I2C_REG_IDREV_BITS                       bit;
};

struct I2C_REG_CFG_BITS
{
    volatile uint32_t FIFOSIZE                      : 2; // bit 0~1
    volatile uint32_t RESV_2_31                     : 30; // bit 2~31
};

union I2C_REG_CFG {
    volatile uint32_t                               all;
    struct I2C_REG_CFG_BITS                         bit;
};

struct I2C_REG_INTEN_BITS
{
    volatile uint32_t FIFOEMPTY                     : 1; // bit 0~0
    volatile uint32_t FIFOFULL                      : 1; // bit 1~1
    volatile uint32_t FIFOHALF                      : 1; // bit 2~2
    volatile uint32_t ADDRHIT                       : 1; // bit 3~3
    volatile uint32_t ARBLOS                        : 1; // bit 4~4
    volatile uint32_t STOP                          : 1; // bit 5~5
    volatile uint32_t START                         : 1; // bit 6~6
    volatile uint32_t BYTETRANS                     : 1; // bit 7~7
    volatile uint32_t BYTERECV                      : 1; // bit 8~8
    volatile uint32_t CMPL                          : 1; // bit 9~9
    volatile uint32_t RESV_10_31                    : 22; // bit 10~31
};

union I2C_REG_INTEN {
    volatile uint32_t                               all;
    struct I2C_REG_INTEN_BITS                       bit;
};

struct I2C_REG_STATUS_BITS
{
    volatile uint32_t FIFO_EMPTY                    : 1; // bit 0~0
    volatile uint32_t FIFOFULL                      : 1; // bit 1~1
    volatile uint32_t FIFOHALF                      : 1; // bit 2~2
    volatile uint32_t ADDRHIT                       : 1; // bit 3~3
    volatile uint32_t ARBLOS                        : 1; // bit 4~4
    volatile uint32_t STOP                          : 1; // bit 5~5
    volatile uint32_t START                         : 1; // bit 6~6
    volatile uint32_t BYTETRANS                     : 1; // bit 7~7
    volatile uint32_t BYTEREVC                      : 1; // bit 8~8
    volatile uint32_t CMPL                          : 1; // bit 9~9
    volatile uint32_t ACK                           : 1; // bit 10~10
    volatile uint32_t BUSBUSY                       : 1; // bit 11~11
    volatile uint32_t GENCALL                       : 1; // bit 12~12
    volatile uint32_t LINESCL                       : 1; // bit 13~13
    volatile uint32_t LINESDA                       : 1; // bit 14~14
    volatile uint32_t RESV_15_31                    : 17; // bit 15~31
};

union I2C_REG_STATUS {
    volatile uint32_t                               all;
    struct I2C_REG_STATUS_BITS                      bit;
};

struct I2C_REG_ADDR_BITS
{
    volatile uint32_t ADDR                          : 10; // bit 0~9
    volatile uint32_t RESV_10_31                    : 22; // bit 10~31
};

union I2C_REG_ADDR {
    volatile uint32_t                               all;
    struct I2C_REG_ADDR_BITS                        bit;
};

struct I2C_REG_DATA_BITS
{
    volatile uint32_t DATA                          : 8; // bit 0~7
    volatile uint32_t RESV_8_31                     : 24; // bit 8~31
};

union I2C_REG_DATA {
    volatile uint32_t                               all;
    struct I2C_REG_DATA_BITS                        bit;
};

struct I2C_REG_CTRL_BITS
{
    volatile uint32_t DATACNT                       : 8; // bit 0~7
    volatile uint32_t DIR                           : 1; // bit 8~8
    volatile uint32_t PHASE_STOP                    : 1; // bit 9~9
    volatile uint32_t PHASE_DATA                    : 1; // bit 10~10
    volatile uint32_t PHASE_ADDR                    : 1; // bit 11~11
    volatile uint32_t PHASE_START                   : 1; // bit 12~12
    volatile uint32_t RESV_13_31                    : 19; // bit 13~31
};

union I2C_REG_CTRL {
    volatile uint32_t                               all;
    struct I2C_REG_CTRL_BITS                        bit;
};

struct I2C_REG_CMD_BITS
{
    volatile uint32_t CMD                           : 3; // bit 0~2
    volatile uint32_t RESV_3_31                     : 29; // bit 3~31
};

union I2C_REG_CMD {
    volatile uint32_t                               all;
    struct I2C_REG_CMD_BITS                         bit;
};

struct I2C_REG_SETUP_BITS
{
    volatile uint32_t IICEN                         : 1; // bit 0~0
    volatile uint32_t ADDRESSING                    : 1; // bit 1~1
    volatile uint32_t MASTER                        : 1; // bit 2~2
    volatile uint32_t DMAEN                         : 1; // bit 3~3
    volatile uint32_t T_SCLHI                       : 9; // bit 4~12
    volatile uint32_t T_SCLRATIO                    : 1; // bit 13~13
    volatile uint32_t RESV_14_15                    : 2; // bit 14~15
    volatile uint32_t T_HDDAT                       : 5; // bit 16~20
    volatile uint32_t T_SP                          : 3; // bit 21~23
    volatile uint32_t T_SUDAT                       : 5; // bit 24~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union I2C_REG_SETUP {
    volatile uint32_t                               all;
    struct I2C_REG_SETUP_BITS                       bit;
};

struct I2C_REG_PRE_DIVIDER_BITS
{
    volatile uint32_t PRE_DIV                       : 5; // bit 0~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union I2C_REG_PRE_DIVIDER {
    volatile uint32_t                               all;
    struct I2C_REG_PRE_DIVIDER_BITS                 bit;
};

typedef struct
{
    union I2C_REG_IDREV                             REG_IDREV;   // 0x000
    volatile uint32_t                               REG_RESV_0X4_0XC[3];
    union I2C_REG_CFG                               REG_CFG;     // 0x010
    union I2C_REG_INTEN                             REG_INTEN;   // 0x014
    union I2C_REG_STATUS                            REG_STATUS;  // 0x018
    union I2C_REG_ADDR                              REG_ADDR;    // 0x01C
    union I2C_REG_DATA                              REG_DATA;    // 0x020
    union I2C_REG_CTRL                              REG_CTRL;    // 0x024
    union I2C_REG_CMD                               REG_CMD;     // 0x028
    union I2C_REG_SETUP                             REG_SETUP;   // 0x02C
    union I2C_REG_PRE_DIVIDER                       REG_PRE_DIVIDER; // 0x030
} I2C_RegDef;


#endif // __I2C_REGFILE_H__

