<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › include › asm › fsl_guts.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>fsl_guts.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/**</span>
<span class="cm"> * Freecale 85xx and 86xx Global Utilties register set</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Jeff Brown</span>
<span class="cm"> *          Timur Tabi &lt;timur@freescale.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2004,2007,2012 Freescale Semiconductor, Inc</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_POWERPC_FSL_GUTS_H__</span>
<span class="cp">#define __ASM_POWERPC_FSL_GUTS_H__</span>
<span class="cp">#ifdef __KERNEL__</span>

<span class="cm">/**</span>
<span class="cm"> * Global Utility Registers.</span>
<span class="cm"> *</span>
<span class="cm"> * Not all registers defined in this structure are available on all chips, so</span>
<span class="cm"> * you are expected to know whether a given register actually exists on your</span>
<span class="cm"> * chip before you access it.</span>
<span class="cm"> *</span>
<span class="cm"> * Also, some registers are similar on different chips but have slightly</span>
<span class="cm"> * different names.  In these cases, one name is chosen to avoid extraneous</span>
<span class="cm"> * #ifdefs.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ccsr_guts</span> <span class="p">{</span>
	<span class="n">__be32</span>	<span class="n">porpllsr</span><span class="p">;</span>	<span class="cm">/* 0x.0000 - POR PLL Ratio Status Register */</span>
	<span class="n">__be32</span>	<span class="n">porbmsr</span><span class="p">;</span>	<span class="cm">/* 0x.0004 - POR Boot Mode Status Register */</span>
	<span class="n">__be32</span>	<span class="n">porimpscr</span><span class="p">;</span>	<span class="cm">/* 0x.0008 - POR I/O Impedance Status and Control Register */</span>
	<span class="n">__be32</span>	<span class="n">pordevsr</span><span class="p">;</span>	<span class="cm">/* 0x.000c - POR I/O Device Status Register */</span>
	<span class="n">__be32</span>	<span class="n">pordbgmsr</span><span class="p">;</span>	<span class="cm">/* 0x.0010 - POR Debug Mode Status Register */</span>
	<span class="n">__be32</span>	<span class="n">pordevsr2</span><span class="p">;</span>	<span class="cm">/* 0x.0014 - POR device status register 2 */</span>
	<span class="n">u8</span>	<span class="n">res018</span><span class="p">[</span><span class="mh">0x20</span> <span class="o">-</span> <span class="mh">0x18</span><span class="p">];</span>
	<span class="n">__be32</span>	<span class="n">porcir</span><span class="p">;</span>		<span class="cm">/* 0x.0020 - POR Configuration Information Register */</span>
	<span class="n">u8</span>	<span class="n">res024</span><span class="p">[</span><span class="mh">0x30</span> <span class="o">-</span> <span class="mh">0x24</span><span class="p">];</span>
	<span class="n">__be32</span>	<span class="n">gpiocr</span><span class="p">;</span>		<span class="cm">/* 0x.0030 - GPIO Control Register */</span>
	<span class="n">u8</span>	<span class="n">res034</span><span class="p">[</span><span class="mh">0x40</span> <span class="o">-</span> <span class="mh">0x34</span><span class="p">];</span>
	<span class="n">__be32</span>	<span class="n">gpoutdr</span><span class="p">;</span>	<span class="cm">/* 0x.0040 - General-Purpose Output Data Register */</span>
	<span class="n">u8</span>	<span class="n">res044</span><span class="p">[</span><span class="mh">0x50</span> <span class="o">-</span> <span class="mh">0x44</span><span class="p">];</span>
	<span class="n">__be32</span>	<span class="n">gpindr</span><span class="p">;</span>		<span class="cm">/* 0x.0050 - General-Purpose Input Data Register */</span>
	<span class="n">u8</span>	<span class="n">res054</span><span class="p">[</span><span class="mh">0x60</span> <span class="o">-</span> <span class="mh">0x54</span><span class="p">];</span>
	<span class="n">__be32</span>	<span class="n">pmuxcr</span><span class="p">;</span>		<span class="cm">/* 0x.0060 - Alternate Function Signal Multiplex Control */</span>
        <span class="n">__be32</span>  <span class="n">pmuxcr2</span><span class="p">;</span>	<span class="cm">/* 0x.0064 - Alternate function signal multiplex control 2 */</span>
        <span class="n">__be32</span>  <span class="n">dmuxcr</span><span class="p">;</span>		<span class="cm">/* 0x.0068 - DMA Mux Control Register */</span>
        <span class="n">u8</span>	<span class="n">res06c</span><span class="p">[</span><span class="mh">0x70</span> <span class="o">-</span> <span class="mh">0x6c</span><span class="p">];</span>
	<span class="n">__be32</span>	<span class="n">devdisr</span><span class="p">;</span>	<span class="cm">/* 0x.0070 - Device Disable Control */</span>
	<span class="n">__be32</span>	<span class="n">devdisr2</span><span class="p">;</span>	<span class="cm">/* 0x.0074 - Device Disable Control 2 */</span>
	<span class="n">u8</span>	<span class="n">res078</span><span class="p">[</span><span class="mh">0x7c</span> <span class="o">-</span> <span class="mh">0x78</span><span class="p">];</span>
	<span class="n">__be32</span>  <span class="n">pmjcr</span><span class="p">;</span>		<span class="cm">/* 0x.007c - 4 Power Management Jog Control Register */</span>
	<span class="n">__be32</span>	<span class="n">powmgtcsr</span><span class="p">;</span>	<span class="cm">/* 0x.0080 - Power Management Status and Control Register */</span>
	<span class="n">__be32</span>  <span class="n">pmrccr</span><span class="p">;</span>		<span class="cm">/* 0x.0084 - Power Management Reset Counter Configuration Register */</span>
	<span class="n">__be32</span>  <span class="n">pmpdccr</span><span class="p">;</span>	<span class="cm">/* 0x.0088 - Power Management Power Down Counter Configuration Register */</span>
	<span class="n">__be32</span>  <span class="n">pmcdr</span><span class="p">;</span>		<span class="cm">/* 0x.008c - 4Power management clock disable register */</span>
	<span class="n">__be32</span>	<span class="n">mcpsumr</span><span class="p">;</span>	<span class="cm">/* 0x.0090 - Machine Check Summary Register */</span>
	<span class="n">__be32</span>	<span class="n">rstrscr</span><span class="p">;</span>	<span class="cm">/* 0x.0094 - Reset Request Status and Control Register */</span>
	<span class="n">__be32</span>  <span class="n">ectrstcr</span><span class="p">;</span>	<span class="cm">/* 0x.0098 - Exception reset control register */</span>
	<span class="n">__be32</span>  <span class="n">autorstsr</span><span class="p">;</span>	<span class="cm">/* 0x.009c - Automatic reset status register */</span>
	<span class="n">__be32</span>	<span class="n">pvr</span><span class="p">;</span>		<span class="cm">/* 0x.00a0 - Processor Version Register */</span>
	<span class="n">__be32</span>	<span class="n">svr</span><span class="p">;</span>		<span class="cm">/* 0x.00a4 - System Version Register */</span>
	<span class="n">u8</span>	<span class="n">res0a8</span><span class="p">[</span><span class="mh">0xb0</span> <span class="o">-</span> <span class="mh">0xa8</span><span class="p">];</span>
	<span class="n">__be32</span>	<span class="n">rstcr</span><span class="p">;</span>		<span class="cm">/* 0x.00b0 - Reset Control Register */</span>
	<span class="n">u8</span>	<span class="n">res0b4</span><span class="p">[</span><span class="mh">0xc0</span> <span class="o">-</span> <span class="mh">0xb4</span><span class="p">];</span>
	<span class="n">__be32</span>  <span class="n">iovselsr</span><span class="p">;</span>	<span class="cm">/* 0x.00c0 - I/O voltage select status register</span>
<span class="cm">					     Called &#39;elbcvselcr&#39; on 86xx SOCs */</span>
	<span class="n">u8</span>	<span class="n">res0c4</span><span class="p">[</span><span class="mh">0x224</span> <span class="o">-</span> <span class="mh">0xc4</span><span class="p">];</span>
	<span class="n">__be32</span>  <span class="n">iodelay1</span><span class="p">;</span>	<span class="cm">/* 0x.0224 - IO delay control register 1 */</span>
	<span class="n">__be32</span>  <span class="n">iodelay2</span><span class="p">;</span>	<span class="cm">/* 0x.0228 - IO delay control register 2 */</span>
	<span class="n">u8</span>	<span class="n">res22c</span><span class="p">[</span><span class="mh">0x800</span> <span class="o">-</span> <span class="mh">0x22c</span><span class="p">];</span>
	<span class="n">__be32</span>	<span class="n">clkdvdr</span><span class="p">;</span>	<span class="cm">/* 0x.0800 - Clock Divide Register */</span>
	<span class="n">u8</span>	<span class="n">res804</span><span class="p">[</span><span class="mh">0x900</span> <span class="o">-</span> <span class="mh">0x804</span><span class="p">];</span>
	<span class="n">__be32</span>	<span class="n">ircr</span><span class="p">;</span>		<span class="cm">/* 0x.0900 - Infrared Control Register */</span>
	<span class="n">u8</span>	<span class="n">res904</span><span class="p">[</span><span class="mh">0x908</span> <span class="o">-</span> <span class="mh">0x904</span><span class="p">];</span>
	<span class="n">__be32</span>	<span class="n">dmacr</span><span class="p">;</span>		<span class="cm">/* 0x.0908 - DMA Control Register */</span>
	<span class="n">u8</span>	<span class="n">res90c</span><span class="p">[</span><span class="mh">0x914</span> <span class="o">-</span> <span class="mh">0x90c</span><span class="p">];</span>
	<span class="n">__be32</span>	<span class="n">elbccr</span><span class="p">;</span>		<span class="cm">/* 0x.0914 - eLBC Control Register */</span>
	<span class="n">u8</span>	<span class="n">res918</span><span class="p">[</span><span class="mh">0xb20</span> <span class="o">-</span> <span class="mh">0x918</span><span class="p">];</span>
	<span class="n">__be32</span>	<span class="n">ddr1clkdr</span><span class="p">;</span>	<span class="cm">/* 0x.0b20 - DDR1 Clock Disable Register */</span>
	<span class="n">__be32</span>	<span class="n">ddr2clkdr</span><span class="p">;</span>	<span class="cm">/* 0x.0b24 - DDR2 Clock Disable Register */</span>
	<span class="n">__be32</span>	<span class="n">ddrclkdr</span><span class="p">;</span>	<span class="cm">/* 0x.0b28 - DDR Clock Disable Register */</span>
	<span class="n">u8</span>	<span class="n">resb2c</span><span class="p">[</span><span class="mh">0xe00</span> <span class="o">-</span> <span class="mh">0xb2c</span><span class="p">];</span>
	<span class="n">__be32</span>	<span class="n">clkocr</span><span class="p">;</span>		<span class="cm">/* 0x.0e00 - Clock Out Select Register */</span>
	<span class="n">u8</span>	<span class="n">rese04</span><span class="p">[</span><span class="mh">0xe10</span> <span class="o">-</span> <span class="mh">0xe04</span><span class="p">];</span>
	<span class="n">__be32</span>	<span class="n">ddrdllcr</span><span class="p">;</span>	<span class="cm">/* 0x.0e10 - DDR DLL Control Register */</span>
	<span class="n">u8</span>	<span class="n">rese14</span><span class="p">[</span><span class="mh">0xe20</span> <span class="o">-</span> <span class="mh">0xe14</span><span class="p">];</span>
	<span class="n">__be32</span>	<span class="n">lbcdllcr</span><span class="p">;</span>	<span class="cm">/* 0x.0e20 - LBC DLL Control Register */</span>
	<span class="n">__be32</span>  <span class="n">cpfor</span><span class="p">;</span>		<span class="cm">/* 0x.0e24 - L2 charge pump fuse override register */</span>
	<span class="n">u8</span>	<span class="n">rese28</span><span class="p">[</span><span class="mh">0xf04</span> <span class="o">-</span> <span class="mh">0xe28</span><span class="p">];</span>
	<span class="n">__be32</span>	<span class="n">srds1cr0</span><span class="p">;</span>	<span class="cm">/* 0x.0f04 - SerDes1 Control Register 0 */</span>
	<span class="n">__be32</span>	<span class="n">srds1cr1</span><span class="p">;</span>	<span class="cm">/* 0x.0f08 - SerDes1 Control Register 0 */</span>
	<span class="n">u8</span>	<span class="n">resf0c</span><span class="p">[</span><span class="mh">0xf2c</span> <span class="o">-</span> <span class="mh">0xf0c</span><span class="p">];</span>
	<span class="n">__be32</span>  <span class="n">itcr</span><span class="p">;</span>		<span class="cm">/* 0x.0f2c - Internal transaction control register */</span>
	<span class="n">u8</span>	<span class="n">resf30</span><span class="p">[</span><span class="mh">0xf40</span> <span class="o">-</span> <span class="mh">0xf30</span><span class="p">];</span>
	<span class="n">__be32</span>	<span class="n">srds2cr0</span><span class="p">;</span>	<span class="cm">/* 0x.0f40 - SerDes2 Control Register 0 */</span>
	<span class="n">__be32</span>	<span class="n">srds2cr1</span><span class="p">;</span>	<span class="cm">/* 0x.0f44 - SerDes2 Control Register 0 */</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>


<span class="cm">/* Alternate function signal multiplex control */</span>
<span class="cp">#define MPC85xx_PMUXCR_QE(x) (0x8000 &gt;&gt; (x))</span>

<span class="cp">#ifdef CONFIG_PPC_86xx</span>

<span class="cp">#define CCSR_GUTS_DMACR_DEV_SSI	0	</span><span class="cm">/* DMA controller/channel set to SSI */</span><span class="cp"></span>
<span class="cp">#define CCSR_GUTS_DMACR_DEV_IR	1	</span><span class="cm">/* DMA controller/channel set to IR */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Set the DMACR register in the GUTS</span>
<span class="cm"> *</span>
<span class="cm"> * The DMACR register determines the source of initiated transfers for each</span>
<span class="cm"> * channel on each DMA controller.  Rather than have a bunch of repetitive</span>
<span class="cm"> * macros for the bit patterns, we just have a function that calculates</span>
<span class="cm"> * them.</span>
<span class="cm"> *</span>
<span class="cm"> * guts: Pointer to GUTS structure</span>
<span class="cm"> * co: The DMA controller (0 or 1)</span>
<span class="cm"> * ch: The channel on the DMA controller (0, 1, 2, or 3)</span>
<span class="cm"> * device: The device to set as the source (CCSR_GUTS_DMACR_DEV_xx)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">guts_set_dmacr</span><span class="p">(</span><span class="k">struct</span> <span class="n">ccsr_guts</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">guts</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">co</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ch</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">device</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">+</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">-</span> <span class="n">co</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="p">(</span><span class="mi">3</span> <span class="o">-</span> <span class="n">ch</span><span class="p">));</span>

	<span class="n">clrsetbits_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">guts</span><span class="o">-&gt;</span><span class="n">dmacr</span><span class="p">,</span> <span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">,</span> <span class="n">device</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define CCSR_GUTS_PMUXCR_LDPSEL		0x00010000</span>
<span class="cp">#define CCSR_GUTS_PMUXCR_SSI1_MASK	0x0000C000	</span><span class="cm">/* Bitmask for SSI1 */</span><span class="cp"></span>
<span class="cp">#define CCSR_GUTS_PMUXCR_SSI1_LA	0x00000000	</span><span class="cm">/* Latched address */</span><span class="cp"></span>
<span class="cp">#define CCSR_GUTS_PMUXCR_SSI1_HI	0x00004000	</span><span class="cm">/* High impedance */</span><span class="cp"></span>
<span class="cp">#define CCSR_GUTS_PMUXCR_SSI1_SSI	0x00008000	</span><span class="cm">/* Used for SSI1 */</span><span class="cp"></span>
<span class="cp">#define CCSR_GUTS_PMUXCR_SSI2_MASK	0x00003000	</span><span class="cm">/* Bitmask for SSI2 */</span><span class="cp"></span>
<span class="cp">#define CCSR_GUTS_PMUXCR_SSI2_LA	0x00000000	</span><span class="cm">/* Latched address */</span><span class="cp"></span>
<span class="cp">#define CCSR_GUTS_PMUXCR_SSI2_HI	0x00001000	</span><span class="cm">/* High impedance */</span><span class="cp"></span>
<span class="cp">#define CCSR_GUTS_PMUXCR_SSI2_SSI	0x00002000	</span><span class="cm">/* Used for SSI2 */</span><span class="cp"></span>
<span class="cp">#define CCSR_GUTS_PMUXCR_LA_22_25_LA	0x00000000	</span><span class="cm">/* Latched Address */</span><span class="cp"></span>
<span class="cp">#define CCSR_GUTS_PMUXCR_LA_22_25_HI	0x00000400	</span><span class="cm">/* High impedance */</span><span class="cp"></span>
<span class="cp">#define CCSR_GUTS_PMUXCR_DBGDRV		0x00000200	</span><span class="cm">/* Signals not driven */</span><span class="cp"></span>
<span class="cp">#define CCSR_GUTS_PMUXCR_DMA2_0		0x00000008</span>
<span class="cp">#define CCSR_GUTS_PMUXCR_DMA2_3		0x00000004</span>
<span class="cp">#define CCSR_GUTS_PMUXCR_DMA1_0		0x00000002</span>
<span class="cp">#define CCSR_GUTS_PMUXCR_DMA1_3		0x00000001</span>

<span class="cm">/*</span>
<span class="cm"> * Set the DMA external control bits in the GUTS</span>
<span class="cm"> *</span>
<span class="cm"> * The DMA external control bits in the PMUXCR are only meaningful for</span>
<span class="cm"> * channels 0 and 3.  Any other channels are ignored.</span>
<span class="cm"> *</span>
<span class="cm"> * guts: Pointer to GUTS structure</span>
<span class="cm"> * co: The DMA controller (0 or 1)</span>
<span class="cm"> * ch: The channel on the DMA controller (0, 1, 2, or 3)</span>
<span class="cm"> * value: the new value for the bit (0 or 1)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">guts_set_pmuxcr_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">ccsr_guts</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">guts</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">co</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ch</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">ch</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">ch</span> <span class="o">==</span> <span class="mi">3</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">shift</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">*</span> <span class="p">(</span><span class="n">co</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">-</span> <span class="p">(</span><span class="n">ch</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">clrsetbits_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">guts</span><span class="o">-&gt;</span><span class="n">pmuxcr</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">,</span> <span class="n">value</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#define CCSR_GUTS_CLKDVDR_PXCKEN	0x80000000</span>
<span class="cp">#define CCSR_GUTS_CLKDVDR_SSICKEN	0x20000000</span>
<span class="cp">#define CCSR_GUTS_CLKDVDR_PXCKINV	0x10000000</span>
<span class="cp">#define CCSR_GUTS_CLKDVDR_PXCKDLY_SHIFT 25</span>
<span class="cp">#define CCSR_GUTS_CLKDVDR_PXCKDLY_MASK	0x06000000</span>
<span class="cp">#define CCSR_GUTS_CLKDVDR_PXCKDLY(x) \</span>
<span class="cp">	(((x) &amp; 3) &lt;&lt; CCSR_GUTS_CLKDVDR_PXCKDLY_SHIFT)</span>
<span class="cp">#define CCSR_GUTS_CLKDVDR_PXCLK_SHIFT	16</span>
<span class="cp">#define CCSR_GUTS_CLKDVDR_PXCLK_MASK	0x001F0000</span>
<span class="cp">#define CCSR_GUTS_CLKDVDR_PXCLK(x) (((x) &amp; 31) &lt;&lt; CCSR_GUTS_CLKDVDR_PXCLK_SHIFT)</span>
<span class="cp">#define CCSR_GUTS_CLKDVDR_SSICLK_MASK	0x000000FF</span>
<span class="cp">#define CCSR_GUTS_CLKDVDR_SSICLK(x) ((x) &amp; CCSR_GUTS_CLKDVDR_SSICLK_MASK)</span>

<span class="cp">#endif</span>

<span class="cp">#endif</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
