Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Sat Nov 26 07:54:22 2022
| Host         : UbuntuSeniorLab running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    11          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.549        0.000                      0                  147        0.155        0.000                      0                  147        3.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.549        0.000                      0                  147        0.155        0.000                      0                  147        3.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.952ns (22.972%)  route 3.192ns (77.028%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.861     5.959    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.456     6.415 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=52, routed)          1.442     7.857    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     7.981 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.639     8.620    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X110Y59        LUT6 (Prop_lut6_I2_O)        0.124     8.744 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.161     8.905    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X110Y59        LUT5 (Prop_lut5_I0_O)        0.124     9.029 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.419     9.448    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X111Y59        LUT2 (Prop_lut2_I0_O)        0.124     9.572 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.531    10.103    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X109Y59        FDRE                                         r  Inst_keyboard/ascii_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.681    13.469    Inst_keyboard/clk_100Mhz_IBUF_BUFG
    SLICE_X109Y59        FDRE                                         r  Inst_keyboard/ascii_reg[1]/C
                         clock pessimism              0.424    13.893    
                         clock uncertainty           -0.035    13.857    
    SLICE_X109Y59        FDRE (Setup_fdre_C_CE)      -0.205    13.652    Inst_keyboard/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                         13.652    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.952ns (22.972%)  route 3.192ns (77.028%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.861     5.959    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.456     6.415 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=52, routed)          1.442     7.857    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     7.981 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.639     8.620    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X110Y59        LUT6 (Prop_lut6_I2_O)        0.124     8.744 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.161     8.905    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X110Y59        LUT5 (Prop_lut5_I0_O)        0.124     9.029 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.419     9.448    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X111Y59        LUT2 (Prop_lut2_I0_O)        0.124     9.572 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.531    10.103    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X109Y59        FDRE                                         r  Inst_keyboard/ascii_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.681    13.469    Inst_keyboard/clk_100Mhz_IBUF_BUFG
    SLICE_X109Y59        FDRE                                         r  Inst_keyboard/ascii_reg[4]/C
                         clock pessimism              0.424    13.893    
                         clock uncertainty           -0.035    13.857    
    SLICE_X109Y59        FDRE (Setup_fdre_C_CE)      -0.205    13.652    Inst_keyboard/ascii_reg[4]
  -------------------------------------------------------------------
                         required time                         13.652    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.952ns (23.059%)  route 3.177ns (76.941%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.861     5.959    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.456     6.415 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=52, routed)          1.442     7.857    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     7.981 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.639     8.620    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X110Y59        LUT6 (Prop_lut6_I2_O)        0.124     8.744 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.161     8.905    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X110Y59        LUT5 (Prop_lut5_I0_O)        0.124     9.029 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.419     9.448    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X111Y59        LUT2 (Prop_lut2_I0_O)        0.124     9.572 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.515    10.087    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X109Y60        FDRE                                         r  Inst_keyboard/ascii_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.681    13.469    Inst_keyboard/clk_100Mhz_IBUF_BUFG
    SLICE_X109Y60        FDRE                                         r  Inst_keyboard/ascii_reg[3]/C
                         clock pessimism              0.424    13.893    
                         clock uncertainty           -0.035    13.857    
    SLICE_X109Y60        FDRE (Setup_fdre_C_CE)      -0.205    13.652    Inst_keyboard/ascii_reg[3]
  -------------------------------------------------------------------
                         required time                         13.652    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.952ns (23.059%)  route 3.177ns (76.941%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.861     5.959    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.456     6.415 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=52, routed)          1.442     7.857    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     7.981 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.639     8.620    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X110Y59        LUT6 (Prop_lut6_I2_O)        0.124     8.744 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.161     8.905    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X110Y59        LUT5 (Prop_lut5_I0_O)        0.124     9.029 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.419     9.448    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X111Y59        LUT2 (Prop_lut2_I0_O)        0.124     9.572 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.515    10.087    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X109Y60        FDRE                                         r  Inst_keyboard/ascii_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.681    13.469    Inst_keyboard/clk_100Mhz_IBUF_BUFG
    SLICE_X109Y60        FDRE                                         r  Inst_keyboard/ascii_reg[5]/C
                         clock pessimism              0.424    13.893    
                         clock uncertainty           -0.035    13.857    
    SLICE_X109Y60        FDRE (Setup_fdre_C_CE)      -0.205    13.652    Inst_keyboard/ascii_reg[5]
  -------------------------------------------------------------------
                         required time                         13.652    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.952ns (23.059%)  route 3.177ns (76.941%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.861     5.959    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.456     6.415 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=52, routed)          1.442     7.857    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     7.981 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.639     8.620    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X110Y59        LUT6 (Prop_lut6_I2_O)        0.124     8.744 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.161     8.905    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X110Y59        LUT5 (Prop_lut5_I0_O)        0.124     9.029 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.419     9.448    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X111Y59        LUT2 (Prop_lut2_I0_O)        0.124     9.572 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.515    10.087    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X109Y60        FDRE                                         r  Inst_keyboard/ascii_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.681    13.469    Inst_keyboard/clk_100Mhz_IBUF_BUFG
    SLICE_X109Y60        FDRE                                         r  Inst_keyboard/ascii_reg[6]/C
                         clock pessimism              0.424    13.893    
                         clock uncertainty           -0.035    13.857    
    SLICE_X109Y60        FDRE (Setup_fdre_C_CE)      -0.205    13.652    Inst_keyboard/ascii_reg[6]
  -------------------------------------------------------------------
                         required time                         13.652    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 0.952ns (23.053%)  route 3.178ns (76.947%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.861     5.959    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.456     6.415 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=52, routed)          1.442     7.857    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     7.981 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.639     8.620    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X110Y59        LUT6 (Prop_lut6_I2_O)        0.124     8.744 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.161     8.905    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X110Y59        LUT5 (Prop_lut5_I0_O)        0.124     9.029 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.419     9.448    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X111Y59        LUT2 (Prop_lut2_I0_O)        0.124     9.572 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.516    10.088    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X108Y60        FDRE                                         r  Inst_keyboard/ascii_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.681    13.469    Inst_keyboard/clk_100Mhz_IBUF_BUFG
    SLICE_X108Y60        FDRE                                         r  Inst_keyboard/ascii_reg[0]/C
                         clock pessimism              0.424    13.893    
                         clock uncertainty           -0.035    13.857    
    SLICE_X108Y60        FDRE (Setup_fdre_C_CE)      -0.169    13.688    Inst_keyboard/ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.212ns (28.342%)  route 3.064ns (71.658%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.861     5.959    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X110Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.456     6.415 f  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[2]/Q
                         net (fo=55, routed)          0.951     7.366    Inst_keyboard/ps2_keyboard_0/ps2_code[2]
    SLICE_X109Y60        LUT2 (Prop_lut2_I0_O)        0.153     7.519 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_15/O
                         net (fo=2, routed)           0.560     8.079    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_15_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I0_O)        0.327     8.406 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_9/O
                         net (fo=1, routed)           0.582     8.988    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_9_n_0
    SLICE_X110Y62        LUT4 (Prop_lut4_I3_O)        0.124     9.112 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_5/O
                         net (fo=1, routed)           0.971    10.083    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_5_n_0
    SLICE_X109Y60        LUT4 (Prop_lut4_I3_O)        0.152    10.235 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_2/O
                         net (fo=1, routed)           0.000    10.235    Inst_keyboard/ascii[6]
    SLICE_X109Y60        FDRE                                         r  Inst_keyboard/ascii_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.681    13.469    Inst_keyboard/clk_100Mhz_IBUF_BUFG
    SLICE_X109Y60        FDRE                                         r  Inst_keyboard/ascii_reg[6]/C
                         clock pessimism              0.424    13.893    
                         clock uncertainty           -0.035    13.857    
    SLICE_X109Y60        FDRE (Setup_fdre_C_D)        0.075    13.932    Inst_keyboard/ascii_reg[6]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.952ns (23.845%)  route 3.040ns (76.155%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.861     5.959    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.456     6.415 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=52, routed)          1.442     7.857    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     7.981 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.639     8.620    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X110Y59        LUT6 (Prop_lut6_I2_O)        0.124     8.744 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.161     8.905    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X110Y59        LUT5 (Prop_lut5_I0_O)        0.124     9.029 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.419     9.448    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X111Y59        LUT2 (Prop_lut2_I0_O)        0.124     9.572 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.379     9.951    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X107Y59        FDRE                                         r  Inst_keyboard/ascii_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.681    13.469    Inst_keyboard/clk_100Mhz_IBUF_BUFG
    SLICE_X107Y59        FDRE                                         r  Inst_keyboard/ascii_reg[2]/C
                         clock pessimism              0.424    13.893    
                         clock uncertainty           -0.035    13.857    
    SLICE_X107Y59        FDRE (Setup_fdre_C_CE)      -0.205    13.652    Inst_keyboard/ascii_reg[2]
  -------------------------------------------------------------------
                         required time                         13.652    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.086ns (27.884%)  route 2.809ns (72.116%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.861     5.959    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.456     6.415 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[3]/Q
                         net (fo=61, routed)          0.909     7.324    Inst_keyboard/ps2_keyboard_0/ps2_code[3]
    SLICE_X110Y60        LUT3 (Prop_lut3_I2_O)        0.152     7.476 r  Inst_keyboard/ps2_keyboard_0/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.441     7.916    Inst_keyboard/ps2_keyboard_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X110Y60        LUT6 (Prop_lut6_I2_O)        0.326     8.242 r  Inst_keyboard/ps2_keyboard_0/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.948     9.190    Inst_keyboard/ps2_keyboard_0/ps2_code_reg[7]_0
    SLICE_X111Y59        LUT4 (Prop_lut4_I0_O)        0.152     9.342 r  Inst_keyboard/ps2_keyboard_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.511     9.853    Inst_keyboard/state__0[1]
    SLICE_X110Y59        FDRE                                         r  Inst_keyboard/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.684    13.472    Inst_keyboard/clk_100Mhz_IBUF_BUFG
    SLICE_X110Y59        FDRE                                         r  Inst_keyboard/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.464    13.936    
                         clock uncertainty           -0.035    13.900    
    SLICE_X110Y59        FDRE (Setup_fdre_C_D)       -0.255    13.645    Inst_keyboard/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.645    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.060ns (26.987%)  route 2.868ns (73.013%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.861     5.959    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.456     6.415 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/Q
                         net (fo=60, routed)          1.360     7.775    Inst_keyboard/ps2_keyboard_0/ps2_code[4]
    SLICE_X107Y60        LUT4 (Prop_lut4_I0_O)        0.153     7.928 r  Inst_keyboard/ps2_keyboard_0/ascii[2]_i_7/O
                         net (fo=1, routed)           0.953     8.881    Inst_keyboard/ps2_keyboard_0/ascii[2]_i_7_n_0
    SLICE_X107Y62        LUT6 (Prop_lut6_I3_O)        0.327     9.208 r  Inst_keyboard/ps2_keyboard_0/ascii[2]_i_3/O
                         net (fo=1, routed)           0.554     9.763    Inst_keyboard/ps2_keyboard_0/ascii[2]_i_3_n_0
    SLICE_X107Y59        LUT4 (Prop_lut4_I3_O)        0.124     9.887 r  Inst_keyboard/ps2_keyboard_0/ascii[2]_i_1/O
                         net (fo=1, routed)           0.000     9.887    Inst_keyboard/ascii[2]
    SLICE_X107Y59        FDRE                                         r  Inst_keyboard/ascii_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.681    13.469    Inst_keyboard/clk_100Mhz_IBUF_BUFG
    SLICE_X107Y59        FDRE                                         r  Inst_keyboard/ascii_reg[2]/C
                         clock pessimism              0.424    13.893    
                         clock uncertainty           -0.035    13.857    
    SLICE_X107Y59        FDRE (Setup_fdre_C_D)        0.031    13.888    Inst_keyboard/ascii_reg[2]
  -------------------------------------------------------------------
                         required time                         13.888    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  4.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.631     1.741    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/clk_100Mhz_IBUF_BUFG
    SLICE_X113Y66        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDRE (Prop_fdre_C_Q)         0.141     1.882 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/Q
                         net (fo=5, routed)           0.110     1.992    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg_n_0_[0]
    SLICE_X112Y66        LUT4 (Prop_lut4_I1_O)        0.048     2.040 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/result_i_1/O
                         net (fo=1, routed)           0.000     2.040    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/result_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.901     2.268    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/clk_100Mhz_IBUF_BUFG
    SLICE_X112Y66        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/result_reg/C
                         clock pessimism             -0.513     1.754    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.131     1.885    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/result_reg
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.632     1.742    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/clk_100Mhz_IBUF_BUFG
    SLICE_X113Y65        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141     1.883 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/Q
                         net (fo=5, routed)           0.110     1.993    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg_n_0_[0]
    SLICE_X112Y65        LUT4 (Prop_lut4_I1_O)        0.048     2.041 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/result_i_1__0/O
                         net (fo=1, routed)           0.000     2.041    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/result_i_1__0_n_0
    SLICE_X112Y65        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.902     2.269    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/clk_100Mhz_IBUF_BUFG
    SLICE_X112Y65        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/result_reg/C
                         clock pessimism             -0.513     1.755    
    SLICE_X112Y65        FDRE (Hold_fdre_C_D)         0.131     1.886    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/result_reg
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Inst_Uart/Inst_uart_master/tx_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_Uart/Inst_uart_master/tx_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.662%)  route 0.077ns (29.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.635     1.745    Inst_Uart/Inst_uart_master/clk_100Mhz_IBUF_BUFG
    SLICE_X106Y56        FDCE                                         r  Inst_Uart/Inst_uart_master/tx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDCE (Prop_fdce_C_Q)         0.141     1.886 r  Inst_Uart/Inst_uart_master/tx_state_reg/Q
                         net (fo=17, routed)          0.077     1.963    Inst_Uart/Inst_uart_master/tx_state
    SLICE_X107Y56        LUT3 (Prop_lut3_I2_O)        0.045     2.008 r  Inst_Uart/Inst_uart_master/tx_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.008    Inst_Uart/Inst_uart_master/tx_count[0]_i_1_n_0
    SLICE_X107Y56        FDCE                                         r  Inst_Uart/Inst_uart_master/tx_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.905     2.272    Inst_Uart/Inst_uart_master/clk_100Mhz_IBUF_BUFG
    SLICE_X107Y56        FDCE                                         r  Inst_Uart/Inst_uart_master/tx_count_reg[0]/C
                         clock pessimism             -0.513     1.758    
    SLICE_X107Y56        FDCE (Hold_fdce_C_D)         0.092     1.850    Inst_Uart/Inst_uart_master/tx_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.631     1.741    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/clk_100Mhz_IBUF_BUFG
    SLICE_X113Y66        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDRE (Prop_fdre_C_Q)         0.141     1.882 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/Q
                         net (fo=5, routed)           0.114     1.996    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg_n_0_[0]
    SLICE_X112Y66        LUT5 (Prop_lut5_I3_O)        0.048     2.044 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.044    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out[2]_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.901     2.268    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/clk_100Mhz_IBUF_BUFG
    SLICE_X112Y66        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[2]/C
                         clock pessimism             -0.513     1.754    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.131     1.885    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.632     1.742    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/clk_100Mhz_IBUF_BUFG
    SLICE_X113Y65        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141     1.883 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/Q
                         net (fo=5, routed)           0.114     1.997    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg_n_0_[0]
    SLICE_X112Y65        LUT5 (Prop_lut5_I3_O)        0.048     2.045 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.045    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out[2]_i_1_n_0
    SLICE_X112Y65        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.902     2.269    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/clk_100Mhz_IBUF_BUFG
    SLICE_X112Y65        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out_reg[2]/C
                         clock pessimism             -0.513     1.755    
    SLICE_X112Y65        FDRE (Hold_fdre_C_D)         0.131     1.886    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.631     1.741    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/clk_100Mhz_IBUF_BUFG
    SLICE_X113Y66        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDRE (Prop_fdre_C_Q)         0.141     1.882 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/Q
                         net (fo=5, routed)           0.110     1.992    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg_n_0_[0]
    SLICE_X112Y66        LUT4 (Prop_lut4_I2_O)        0.045     2.037 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.037    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out[0]_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.901     2.268    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/clk_100Mhz_IBUF_BUFG
    SLICE_X112Y66        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[0]/C
                         clock pessimism             -0.513     1.754    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.120     1.874    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.632     1.742    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/clk_100Mhz_IBUF_BUFG
    SLICE_X113Y65        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141     1.883 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/Q
                         net (fo=5, routed)           0.110     1.993    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg_n_0_[0]
    SLICE_X112Y65        LUT4 (Prop_lut4_I2_O)        0.045     2.038 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.038    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out[0]_i_1_n_0
    SLICE_X112Y65        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.902     2.269    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/clk_100Mhz_IBUF_BUFG
    SLICE_X112Y65        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out_reg[0]/C
                         clock pessimism             -0.513     1.755    
    SLICE_X112Y65        FDRE (Hold_fdre_C_D)         0.120     1.875    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.631     1.741    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/clk_100Mhz_IBUF_BUFG
    SLICE_X113Y66        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDRE (Prop_fdre_C_Q)         0.141     1.882 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/Q
                         net (fo=5, routed)           0.114     1.996    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg_n_0_[0]
    SLICE_X112Y66        LUT5 (Prop_lut5_I3_O)        0.045     2.041 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.041    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out[1]_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.901     2.268    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/clk_100Mhz_IBUF_BUFG
    SLICE_X112Y66        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[1]/C
                         clock pessimism             -0.513     1.754    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.121     1.875    Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.632     1.742    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/clk_100Mhz_IBUF_BUFG
    SLICE_X113Y65        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141     1.883 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/Q
                         net (fo=5, routed)           0.114     1.997    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg_n_0_[0]
    SLICE_X112Y65        LUT5 (Prop_lut5_I3_O)        0.045     2.042 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.042    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out[1]_i_1_n_0
    SLICE_X112Y65        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.902     2.269    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/clk_100Mhz_IBUF_BUFG
    SLICE_X112Y65        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out_reg[1]/C
                         clock pessimism             -0.513     1.755    
    SLICE_X112Y65        FDRE (Hold_fdre_C_D)         0.121     1.876    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.634     1.744    Inst_keyboard/clk_100Mhz_IBUF_BUFG
    SLICE_X109Y59        FDRE                                         r  Inst_keyboard/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.141     1.885 r  Inst_keyboard/ascii_reg[1]/Q
                         net (fo=1, routed)           0.114     1.999    Inst_keyboard/ascii_reg_n_0_[1]
    SLICE_X108Y59        FDRE                                         r  Inst_keyboard/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.904     2.271    Inst_keyboard/clk_100Mhz_IBUF_BUFG
    SLICE_X108Y59        FDRE                                         r  Inst_keyboard/ascii_code_reg[1]/C
                         clock pessimism             -0.513     1.757    
    SLICE_X108Y59        FDRE (Hold_fdre_C_D)         0.076     1.833    Inst_keyboard/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y56   ascii_new_pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y56   uart_en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y56   Inst_Uart/FSM_sequential_next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y56   Inst_Uart/FSM_sequential_next_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y56   Inst_Uart/user_tx_ena_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X106Y56   Inst_Uart/Inst_uart_master/baud_pulse_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X106Y57   Inst_Uart/Inst_uart_master/count_baud_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X107Y48   Inst_Uart/Inst_uart_master/count_baud_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X106Y56   Inst_Uart/Inst_uart_master/count_baud_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y56   ascii_new_pulse_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y56   ascii_new_pulse_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y56   uart_en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y56   uart_en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y56   Inst_Uart/FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y56   Inst_Uart/FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y56   Inst_Uart/FSM_sequential_next_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y56   Inst_Uart/FSM_sequential_next_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y56   Inst_Uart/user_tx_ena_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y56   Inst_Uart/user_tx_ena_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y56   ascii_new_pulse_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y56   ascii_new_pulse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y56   uart_en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y56   uart_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y56   Inst_Uart/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y56   Inst_Uart/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y56   Inst_Uart/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y56   Inst_Uart/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y56   Inst_Uart/user_tx_ena_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y56   Inst_Uart/user_tx_ena_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.435ns  (logic 0.630ns (43.906%)  route 0.805ns (56.094%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[2]/C
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.630     0.630 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[2]/Q
                         net (fo=3, routed)           0.805     1.435    Inst_keyboard/ps2_keyboard_0/p_6_in
    SLICE_X112Y64        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.330ns  (logic 0.695ns (52.246%)  route 0.635ns (47.754%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[5]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.695     0.695 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.635     1.330    Inst_keyboard/ps2_keyboard_0/p_3_in
    SLICE_X112Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.318ns  (logic 0.695ns (52.729%)  route 0.623ns (47.271%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[9]/C
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.695     0.695 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[9]/Q
                         net (fo=2, routed)           0.623     1.318    Inst_keyboard/ps2_keyboard_0/ps2_word_reg_n_0_[9]
    SLICE_X112Y64        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.313ns  (logic 0.695ns (52.943%)  route 0.618ns (47.057%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[4]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.695     0.695 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[4]/Q
                         net (fo=3, routed)           0.618     1.313    Inst_keyboard/ps2_keyboard_0/p_4_in
    SLICE_X113Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.287ns  (logic 0.695ns (53.999%)  route 0.592ns (46.001%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[7]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.695     0.695 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[7]/Q
                         net (fo=3, routed)           0.592     1.287    Inst_keyboard/ps2_keyboard_0/p_1_in
    SLICE_X112Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.243ns  (logic 0.695ns (55.905%)  route 0.548ns (44.095%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[6]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.695     0.695 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.548     1.243    Inst_keyboard/ps2_keyboard_0/p_2_in
    SLICE_X112Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.223ns  (logic 0.630ns (51.522%)  route 0.593ns (48.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[3]/C
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.630     0.630 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[3]/Q
                         net (fo=3, routed)           0.593     1.223    Inst_keyboard/ps2_keyboard_0/p_5_in
    SLICE_X113Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.195ns  (logic 0.695ns (58.166%)  route 0.500ns (41.834%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[8]/C
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.695     0.695 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[8]/Q
                         net (fo=3, routed)           0.500     1.195    Inst_keyboard/ps2_keyboard_0/ps2_word_reg_n_0_[8]
    SLICE_X112Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.097ns  (logic 0.695ns (63.328%)  route 0.402ns (36.672%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[1]/C
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.695     0.695 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.402     1.097    Inst_keyboard/ps2_keyboard_0/p_0_in
    SLICE_X113Y64        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.037ns  (logic 0.695ns (67.013%)  route 0.342ns (32.987%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[10]/C
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.695     0.695 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[10]/Q
                         net (fo=2, routed)           0.342     1.037    Inst_keyboard/ps2_keyboard_0/ps2_word_reg_n_0_[10]
    SLICE_X112Y64        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.220ns (64.496%)  route 0.121ns (35.504%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[10]/C
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[10]/Q
                         net (fo=2, routed)           0.121     0.341    Inst_keyboard/ps2_keyboard_0/ps2_word_reg_n_0_[10]
    SLICE_X112Y64        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.220ns (61.201%)  route 0.139ns (38.799%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[1]/C
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.139     0.359    Inst_keyboard/ps2_keyboard_0/p_0_in
    SLICE_X113Y64        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.199ns (49.779%)  route 0.201ns (50.221%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[3]/C
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.199     0.199 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[3]/Q
                         net (fo=3, routed)           0.201     0.400    Inst_keyboard/ps2_keyboard_0/p_5_in
    SLICE_X113Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.220ns (54.208%)  route 0.186ns (45.792%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[8]/C
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[8]/Q
                         net (fo=3, routed)           0.186     0.406    Inst_keyboard/ps2_keyboard_0/ps2_word_reg_n_0_[8]
    SLICE_X112Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.220ns (53.374%)  route 0.192ns (46.626%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[6]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.192     0.412    Inst_keyboard/ps2_keyboard_0/p_2_in
    SLICE_X112Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.220ns (52.375%)  route 0.200ns (47.625%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[7]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[7]/Q
                         net (fo=3, routed)           0.200     0.420    Inst_keyboard/ps2_keyboard_0/p_1_in
    SLICE_X112Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.220ns (51.276%)  route 0.209ns (48.724%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[9]/C
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[9]/Q
                         net (fo=2, routed)           0.209     0.429    Inst_keyboard/ps2_keyboard_0/ps2_word_reg_n_0_[9]
    SLICE_X112Y64        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.220ns (50.145%)  route 0.219ns (49.855%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[4]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[4]/Q
                         net (fo=3, routed)           0.219     0.439    Inst_keyboard/ps2_keyboard_0/p_4_in
    SLICE_X113Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.220ns (49.858%)  route 0.221ns (50.142%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[5]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.221     0.441    Inst_keyboard/ps2_keyboard_0/p_3_in
    SLICE_X112Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.199ns (33.509%)  route 0.395ns (66.491%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[2]/C
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.199     0.199 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[2]/Q
                         net (fo=3, routed)           0.395     0.594    Inst_keyboard/ps2_keyboard_0/p_6_in
    SLICE_X112Y64        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Uart/Inst_uart_master/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.893ns  (logic 4.140ns (46.551%)  route 4.753ns (53.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.863     5.961    Inst_Uart/Inst_uart_master/clk_100Mhz_IBUF_BUFG
    SLICE_X108Y54        FDPE                                         r  Inst_Uart/Inst_uart_master/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDPE (Prop_fdpe_C_Q)         0.518     6.479 r  Inst_Uart/Inst_uart_master/tx_reg/Q
                         net (fo=1, routed)           4.753    11.232    uart_tx_OBUF
    W8                   OBUF (Prop_obuf_I_O)         3.622    14.854 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.854    uart_tx
    W8                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.268ns  (logic 0.478ns (37.711%)  route 0.790ns (62.289%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.858     5.956    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/clk_100Mhz_IBUF_BUFG
    SLICE_X112Y65        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.478     6.434 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/result_reg/Q
                         net (fo=2, routed)           0.790     7.223    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data_n_0
    SLICE_X112Y64        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.148ns (27.483%)  route 0.391ns (72.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.632     1.742    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/clk_100Mhz_IBUF_BUFG
    SLICE_X112Y65        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.148     1.890 r  Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/result_reg/Q
                         net (fo=2, routed)           0.391     2.281    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data_n_0
    SLICE_X112Y64        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Uart/Inst_uart_master/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.256ns  (logic 1.486ns (45.633%)  route 1.770ns (54.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.635     1.745    Inst_Uart/Inst_uart_master/clk_100Mhz_IBUF_BUFG
    SLICE_X108Y54        FDPE                                         r  Inst_Uart/Inst_uart_master/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDPE (Prop_fdpe_C_Q)         0.164     1.909 r  Inst_Uart/Inst_uart_master/tx_reg/Q
                         net (fo=1, routed)           1.770     3.680    uart_tx_OBUF
    W8                   OBUF (Prop_obuf_I_O)         1.322     5.002 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.002    uart_tx
    W8                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_reset_n
                            (input port)
  Destination:            Inst_Uart/Inst_uart_master/count_baud_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.708ns  (logic 1.604ns (34.060%)  route 3.105ns (65.940%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  uart_reset_n (IN)
                         net (fo=0)                   0.000     0.000    uart_reset_n
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.357     2.837    Inst_Uart/Inst_uart_master/uart_reset_n_IBUF
    SLICE_X108Y54        LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  Inst_Uart/Inst_uart_master/tx_state_i_2/O
                         net (fo=19, routed)          1.748     4.708    Inst_Uart/Inst_uart_master/tx_state_i_2_n_0
    SLICE_X107Y48        FDCE                                         f  Inst_Uart/Inst_uart_master/count_baud_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.701     5.490    Inst_Uart/Inst_uart_master/clk_100Mhz_IBUF_BUFG
    SLICE_X107Y48        FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[10]/C

Slack:                    inf
  Source:                 uart_reset_n
                            (input port)
  Destination:            Inst_Uart/Inst_uart_master/count_baud_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.708ns  (logic 1.604ns (34.060%)  route 3.105ns (65.940%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  uart_reset_n (IN)
                         net (fo=0)                   0.000     0.000    uart_reset_n
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.357     2.837    Inst_Uart/Inst_uart_master/uart_reset_n_IBUF
    SLICE_X108Y54        LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  Inst_Uart/Inst_uart_master/tx_state_i_2/O
                         net (fo=19, routed)          1.748     4.708    Inst_Uart/Inst_uart_master/tx_state_i_2_n_0
    SLICE_X107Y48        FDCE                                         f  Inst_Uart/Inst_uart_master/count_baud_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.701     5.490    Inst_Uart/Inst_uart_master/clk_100Mhz_IBUF_BUFG
    SLICE_X107Y48        FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[9]/C

Slack:                    inf
  Source:                 uart_reset_n
                            (input port)
  Destination:            Inst_Uart/Inst_uart_master/count_baud_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.429ns  (logic 1.604ns (36.210%)  route 2.825ns (63.790%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  uart_reset_n (IN)
                         net (fo=0)                   0.000     0.000    uart_reset_n
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.357     2.837    Inst_Uart/Inst_uart_master/uart_reset_n_IBUF
    SLICE_X108Y54        LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  Inst_Uart/Inst_uart_master/tx_state_i_2/O
                         net (fo=19, routed)          1.468     4.429    Inst_Uart/Inst_uart_master/tx_state_i_2_n_0
    SLICE_X107Y49        FDCE                                         f  Inst_Uart/Inst_uart_master/count_baud_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.701     5.490    Inst_Uart/Inst_uart_master/clk_100Mhz_IBUF_BUFG
    SLICE_X107Y49        FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[7]/C

Slack:                    inf
  Source:                 uart_reset_n
                            (input port)
  Destination:            Inst_Uart/Inst_uart_master/count_baud_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.429ns  (logic 1.604ns (36.210%)  route 2.825ns (63.790%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  uart_reset_n (IN)
                         net (fo=0)                   0.000     0.000    uart_reset_n
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.357     2.837    Inst_Uart/Inst_uart_master/uart_reset_n_IBUF
    SLICE_X108Y54        LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  Inst_Uart/Inst_uart_master/tx_state_i_2/O
                         net (fo=19, routed)          1.468     4.429    Inst_Uart/Inst_uart_master/tx_state_i_2_n_0
    SLICE_X107Y49        FDCE                                         f  Inst_Uart/Inst_uart_master/count_baud_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.701     5.490    Inst_Uart/Inst_uart_master/clk_100Mhz_IBUF_BUFG
    SLICE_X107Y49        FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[8]/C

Slack:                    inf
  Source:                 uart_reset_n
                            (input port)
  Destination:            Inst_Uart/Inst_uart_master/baud_pulse_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.365ns  (logic 1.604ns (36.742%)  route 2.761ns (63.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  uart_reset_n (IN)
                         net (fo=0)                   0.000     0.000    uart_reset_n
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.357     2.837    Inst_Uart/Inst_uart_master/uart_reset_n_IBUF
    SLICE_X108Y54        LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  Inst_Uart/Inst_uart_master/tx_state_i_2/O
                         net (fo=19, routed)          1.404     4.365    Inst_Uart/Inst_uart_master/tx_state_i_2_n_0
    SLICE_X106Y56        FDCE                                         f  Inst_Uart/Inst_uart_master/baud_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.683     5.471    Inst_Uart/Inst_uart_master/clk_100Mhz_IBUF_BUFG
    SLICE_X106Y56        FDCE                                         r  Inst_Uart/Inst_uart_master/baud_pulse_reg/C

Slack:                    inf
  Source:                 uart_reset_n
                            (input port)
  Destination:            Inst_Uart/Inst_uart_master/count_baud_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.365ns  (logic 1.604ns (36.742%)  route 2.761ns (63.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  uart_reset_n (IN)
                         net (fo=0)                   0.000     0.000    uart_reset_n
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.357     2.837    Inst_Uart/Inst_uart_master/uart_reset_n_IBUF
    SLICE_X108Y54        LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  Inst_Uart/Inst_uart_master/tx_state_i_2/O
                         net (fo=19, routed)          1.404     4.365    Inst_Uart/Inst_uart_master/tx_state_i_2_n_0
    SLICE_X106Y56        FDCE                                         f  Inst_Uart/Inst_uart_master/count_baud_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.683     5.471    Inst_Uart/Inst_uart_master/clk_100Mhz_IBUF_BUFG
    SLICE_X106Y56        FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[1]/C

Slack:                    inf
  Source:                 uart_reset_n
                            (input port)
  Destination:            Inst_Uart/Inst_uart_master/count_baud_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.365ns  (logic 1.604ns (36.742%)  route 2.761ns (63.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  uart_reset_n (IN)
                         net (fo=0)                   0.000     0.000    uart_reset_n
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.357     2.837    Inst_Uart/Inst_uart_master/uart_reset_n_IBUF
    SLICE_X108Y54        LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  Inst_Uart/Inst_uart_master/tx_state_i_2/O
                         net (fo=19, routed)          1.404     4.365    Inst_Uart/Inst_uart_master/tx_state_i_2_n_0
    SLICE_X106Y56        FDCE                                         f  Inst_Uart/Inst_uart_master/count_baud_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.683     5.471    Inst_Uart/Inst_uart_master/clk_100Mhz_IBUF_BUFG
    SLICE_X106Y56        FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[4]/C

Slack:                    inf
  Source:                 uart_reset_n
                            (input port)
  Destination:            Inst_Uart/Inst_uart_master/count_baud_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.365ns  (logic 1.604ns (36.742%)  route 2.761ns (63.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  uart_reset_n (IN)
                         net (fo=0)                   0.000     0.000    uart_reset_n
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.357     2.837    Inst_Uart/Inst_uart_master/uart_reset_n_IBUF
    SLICE_X108Y54        LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  Inst_Uart/Inst_uart_master/tx_state_i_2/O
                         net (fo=19, routed)          1.404     4.365    Inst_Uart/Inst_uart_master/tx_state_i_2_n_0
    SLICE_X106Y56        FDCE                                         f  Inst_Uart/Inst_uart_master/count_baud_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.683     5.471    Inst_Uart/Inst_uart_master/clk_100Mhz_IBUF_BUFG
    SLICE_X106Y56        FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[6]/C

Slack:                    inf
  Source:                 uart_reset_n
                            (input port)
  Destination:            Inst_Uart/Inst_uart_master/tx_state_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.365ns  (logic 1.604ns (36.742%)  route 2.761ns (63.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  uart_reset_n (IN)
                         net (fo=0)                   0.000     0.000    uart_reset_n
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.357     2.837    Inst_Uart/Inst_uart_master/uart_reset_n_IBUF
    SLICE_X108Y54        LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  Inst_Uart/Inst_uart_master/tx_state_i_2/O
                         net (fo=19, routed)          1.404     4.365    Inst_Uart/Inst_uart_master/tx_state_i_2_n_0
    SLICE_X106Y56        FDCE                                         f  Inst_Uart/Inst_uart_master/tx_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.683     5.471    Inst_Uart/Inst_uart_master/clk_100Mhz_IBUF_BUFG
    SLICE_X106Y56        FDCE                                         r  Inst_Uart/Inst_uart_master/tx_state_reg/C

Slack:                    inf
  Source:                 uart_reset_n
                            (input port)
  Destination:            Inst_Uart/Inst_uart_master/tx_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.360ns  (logic 1.604ns (36.778%)  route 2.757ns (63.222%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  uart_reset_n (IN)
                         net (fo=0)                   0.000     0.000    uart_reset_n
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.357     2.837    Inst_Uart/Inst_uart_master/uart_reset_n_IBUF
    SLICE_X108Y54        LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  Inst_Uart/Inst_uart_master/tx_state_i_2/O
                         net (fo=19, routed)          1.400     4.360    Inst_Uart/Inst_uart_master/tx_state_i_2_n_0
    SLICE_X107Y56        FDCE                                         f  Inst_Uart/Inst_uart_master/tx_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.683     5.471    Inst_Uart/Inst_uart_master/clk_100Mhz_IBUF_BUFG
    SLICE_X107Y56        FDCE                                         r  Inst_Uart/Inst_uart_master/tx_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.199ns (62.579%)  route 0.119ns (37.421%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[2]/C
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.199     0.199 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[2]/Q
                         net (fo=3, routed)           0.119     0.318    Inst_keyboard/ps2_keyboard_0/p_6_in
    SLICE_X110Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.904     2.271    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X110Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[1]/C

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.220ns (66.284%)  route 0.112ns (33.716%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[7]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[7]/Q
                         net (fo=3, routed)           0.112     0.332    Inst_keyboard/ps2_keyboard_0/p_1_in
    SLICE_X111Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.904     2.271    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.220ns (63.897%)  route 0.124ns (36.103%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[5]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.124     0.344    Inst_keyboard/ps2_keyboard_0/p_3_in
    SLICE_X111Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.904     2.271    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[4]/C

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.199ns (53.042%)  route 0.176ns (46.958%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[3]/C
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.199     0.199 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[3]/Q
                         net (fo=3, routed)           0.176     0.375    Inst_keyboard/ps2_keyboard_0/p_5_in
    SLICE_X110Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.904     2.271    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X110Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[2]/C

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.220ns (54.828%)  route 0.181ns (45.172%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[4]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[4]/Q
                         net (fo=3, routed)           0.181     0.401    Inst_keyboard/ps2_keyboard_0/p_4_in
    SLICE_X111Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.904     2.271    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[3]/C

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.220ns (49.034%)  route 0.229ns (50.966%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[6]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.229     0.449    Inst_keyboard/ps2_keyboard_0/p_2_in
    SLICE_X111Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.904     2.271    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_code_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.220ns (41.704%)  route 0.308ns (58.296%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[8]/C
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[8]/Q
                         net (fo=3, routed)           0.308     0.528    Inst_keyboard/ps2_keyboard_0/ps2_word_reg_n_0_[8]
    SLICE_X111Y63        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.903     2.270    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X111Y63        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[7]/C

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.220ns (39.713%)  route 0.334ns (60.287%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[1]/C
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.334     0.554    Inst_keyboard/ps2_keyboard_0/p_0_in
    SLICE_X112Y63        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.903     2.270    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X112Y63        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[0]/C

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_code_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.265ns (46.046%)  route 0.311ns (53.954%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[10]/C
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[10]/Q
                         net (fo=2, routed)           0.175     0.395    Inst_keyboard/ps2_keyboard_0/ps2_word_reg_n_0_[10]
    SLICE_X112Y64        LUT4 (Prop_lut4_I2_O)        0.045     0.440 r  Inst_keyboard/ps2_keyboard_0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.135     0.576    Inst_keyboard/ps2_keyboard_0/ps2_code_new0
    SLICE_X111Y63        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.903     2.270    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X111Y63        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[7]/C

Slack:                    inf
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_word_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_keyboard/ps2_keyboard_0/ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.265ns (42.181%)  route 0.363ns (57.819%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE                         0.000     0.000 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[10]/C
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.220     0.220 r  Inst_keyboard/ps2_keyboard_0/ps2_word_reg[10]/Q
                         net (fo=2, routed)           0.175     0.395    Inst_keyboard/ps2_keyboard_0/ps2_word_reg_n_0_[10]
    SLICE_X112Y64        LUT4 (Prop_lut4_I2_O)        0.045     0.440 r  Inst_keyboard/ps2_keyboard_0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.188     0.628    Inst_keyboard/ps2_keyboard_0/ps2_code_new0
    SLICE_X110Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.904     2.271    Inst_keyboard/ps2_keyboard_0/clk_100Mhz_IBUF_BUFG
    SLICE_X110Y62        FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[1]/C





