{"vcs1":{"timestamp_begin":1700243451.068757835, "rt":9.45, "ut":8.43, "st":0.54}}
{"vcselab":{"timestamp_begin":1700243460.604010403, "rt":1.12, "ut":0.35, "st":0.20}}
{"link":{"timestamp_begin":1700243461.797228143, "rt":0.40, "ut":0.14, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700243450.206558837}
{"VCS_COMP_START_TIME": 1700243450.206558837}
{"VCS_COMP_END_TIME": 1700243471.377407028}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370208}}
{"stitch_vcselab": {"peak_mem": 240016}}
