;redcode
;assert 1
	SPL 0, <-2
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-2
	SUB @121, 706
	SUB @121, 106
	MOV -1, <-20
	ADD 270, 0
	SUB @121, @116
	SPL 324, 140
	ADD 32, @14
	SUB @190, 106
	ADD @127, 106
	ADD @127, 106
	MOV -1, <-20
	DAT <42, <2
	ADD #210, 9
	ADD -4, <-0
	DAT <42, #2
	SUB @-907, @701
	SPL 0, <-2
	SUB #410, 9
	SPL 0, <-2
	SPL 0, <-2
	DJN 0, <-2
	ADD @127, 106
	ADD 32, @14
	MOV #-11, <-20
	ADD @127, 106
	DAT #0, <-2
	DAT #0, <-2
	SPL 0, #12
	DAT #0, <-2
	MOV #-11, <-20
	JMZ 11, 60
	MOV #-11, <-20
	SUB 160, 90
	JMZ 11, 60
	JMZ 11, 60
	ADD 32, @14
	SPL 300, 90
	SUB #12, @1
	JMZ @42, <2
	JMZ 11, 60
	SPL 300, 90
	MOV 14, 67
	MOV -7, <-20
	JMZ 11, 60
	SUB 70, @10
	SUB 70, @10
	SUB #191, 620
	SUB #191, 620
	SUB @1, -10
	SUB -7, <-107
	SUB @127, 106
	CMP -7, <-107
	JMP -127, 100
	JMP -127, 100
	JMP -127, 100
	SUB @1, -10
	SUB #191, 20
	SUB #191, 20
	DAT #-127, #100
	SUB -7, <-107
	DAT #-127, #100
	JMZ -127, 100
	SUB @1, -10
	ADD 30, 9
	SUB @127, 106
	SUB @127, 106
	JMP -127, 100
	SUB #172, @270
	SUB #172, @270
	ADD 1, @20
	ADD 1, @20
	ADD 1, @20
	SUB #191, 20
	CMP -7, <-107
	JMN -7, @-107
	SUB @11, 2
	SUB <12, @-10
	SPL 0, <402
	CMP -207, <-120
	SUB 70, @10
	SLT -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <402
	CMP -207, <-120
	SPL 0, <402
	SUB @1, -10
	MOV -1, <-20
	SUB -7, <-107
