<stg><name>store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="62" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:7 %bound_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %cmp4123 = icmp_sgt  i32 %cols_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp4123"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i62 0, i62 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:11 %store_ln68 = store i31 0, i31 %r

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:12 %store_ln69 = store i31 0, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="62" op_0_bw="62" op_1_bw="0">
<![CDATA[
for.inc:1 %indvar_flatten_load = load i62 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc:4 %icmp_ln68 = icmp_eq  i62 %indvar_flatten_load, i62 %bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc:5 %add_ln68_1 = add i62 %indvar_flatten_load, i62 1

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:6 %br_ln68 = br i1 %icmp_ln68, void %for.inc11.loopexit, void %for.end13.exitStub

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="62" op_1_bw="62" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.split:0 %store_ln68 = store i62 %add_ln68_1, i62 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc:0 %c_1 = load i31 %c

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="31">
<![CDATA[
for.inc:2 %zext_ln69 = zext i31 %c_1

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:3 %icmp_ln69 = icmp_slt  i32 %zext_ln69, i32 %cols_read

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc11.loopexit:0 %r_load = load i31 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc11.loopexit:1 %add_ln68 = add i31 %r_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc11.loopexit:3 %select_ln68 = select i1 %icmp_ln69, i31 %c_1, i31 0

]]></Node>
<StgValue><ssdm name="select_ln68"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc11.loopexit:4 %select_ln68_1 = select i1 %icmp_ln69, i31 %r_load, i31 %add_ln68

]]></Node>
<StgValue><ssdm name="select_ln68_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc11.loopexit:5 %shl_ln71 = shl i31 %select_ln68_1, i31 6

]]></Node>
<StgValue><ssdm name="shl_ln71"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc11.loopexit:6 %shl_ln71_1 = shl i31 %select_ln68_1, i31 4

]]></Node>
<StgValue><ssdm name="shl_ln71_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc11.loopexit:7 %add_ln71_1 = add i31 %shl_ln71, i31 %shl_ln71_1

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="31">
<![CDATA[
for.inc11.loopexit:8 %trunc_ln71 = trunc i31 %add_ln71_1

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="31">
<![CDATA[
for.inc11.loopexit:9 %trunc_ln69 = trunc i31 %select_ln68

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="15" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc11.loopexit:11 %lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %select_ln68, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc11.loopexit:12 %add_ln71 = add i15 %trunc_ln71, i15 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc11.loopexit:23 %add_ln69 = add i31 %select_ln68, i31 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.split:1 %store_ln68 = store i31 %select_ln68_1, i31 %r

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.split:2 %store_ln69 = store i31 %add_ln69, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc.split:3 %br_ln69 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="15">
<![CDATA[
for.inc11.loopexit:13 %zext_ln71 = zext i15 %add_ln71

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11.loopexit:14 %M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="M_e_0_addr"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11.loopexit:15 %M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="M_e_1_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11.loopexit:16 %M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="M_e_2_addr"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11.loopexit:17 %M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="M_e_3_addr"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="15">
<![CDATA[
for.inc11.loopexit:18 %M_e_0_load = load i15 %M_e_0_addr

]]></Node>
<StgValue><ssdm name="M_e_0_load"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="15">
<![CDATA[
for.inc11.loopexit:19 %M_e_1_load = load i15 %M_e_1_addr

]]></Node>
<StgValue><ssdm name="M_e_1_load"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="15">
<![CDATA[
for.inc11.loopexit:20 %M_e_2_load = load i15 %M_e_2_addr

]]></Node>
<StgValue><ssdm name="M_e_2_load"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="15">
<![CDATA[
for.inc11.loopexit:21 %M_e_3_load = load i15 %M_e_3_addr

]]></Node>
<StgValue><ssdm name="M_e_3_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="31">
<![CDATA[
for.inc11.loopexit:24 %zext_ln69_1 = zext i31 %add_ln69

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc11.loopexit:25 %icmp_ln69_1 = icmp_slt  i32 %zext_ln69_1, i32 %cols_read

]]></Node>
<StgValue><ssdm name="icmp_ln69_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc11.loopexit:26 %br_ln69 = br i1 %icmp_ln69_1, void %last.iter.for.inc.split, void %new.latch.for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.split:0 %br_ln69 = br i1 %cmp4123, void %for.inc11, void %for.inc11.loopexit.split

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
for.inc11:0 %br_ln69 = br void %new.latch.for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0">
<![CDATA[
for.end13.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc11.loopexit:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_68_1_VITIS_LOOP_69_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc11.loopexit:10 %specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln69"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="15">
<![CDATA[
for.inc11.loopexit:18 %M_e_0_load = load i15 %M_e_0_addr

]]></Node>
<StgValue><ssdm name="M_e_0_load"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="15">
<![CDATA[
for.inc11.loopexit:19 %M_e_1_load = load i15 %M_e_1_addr

]]></Node>
<StgValue><ssdm name="M_e_1_load"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="15">
<![CDATA[
for.inc11.loopexit:20 %M_e_2_load = load i15 %M_e_2_addr

]]></Node>
<StgValue><ssdm name="M_e_2_load"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="15">
<![CDATA[
for.inc11.loopexit:21 %M_e_3_load = load i15 %M_e_3_addr

]]></Node>
<StgValue><ssdm name="M_e_3_load"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc11.loopexit:22 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load, i2 1, i32 %M_e_1_load, i2 2, i32 %M_e_2_load, i2 3, i32 %M_e_3_load, i32 0, i2 %trunc_ln69

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
<literal name="cmp4123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc11.loopexit.split:0 %write_ln71 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_dram, i32 %tmp

]]></Node>
<StgValue><ssdm name="write_ln71"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69_1" val="0"/>
<literal name="cmp4123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
for.inc11.loopexit.split:1 %br_ln68 = br void %for.inc11

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
