Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  1 17:17:27 2025
| Host         : LAPTOP-TABE59UT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line83/SLOW_CLOCK_reg/Q (HIGH)

 There are 123 register/latch pins with no clock driven by root clock pin: nolabel_line89/SLOW_CLOCK_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: task_r/Hz23/SLOW_CLOCK_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: task_r/Hz6/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 356 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.570        0.000                      0                  887        0.102        0.000                      0                  887        4.500        0.000                       0                   396  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.570        0.000                      0                  887        0.102        0.000                      0                  887        4.500        0.000                       0                   396  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 task_s/circle_y_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s/direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 1.414ns (21.848%)  route 5.058ns (78.152%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.558     5.079    task_s/CLOCK_IBUF_BUFG
    SLICE_X8Y51          FDSE                                         r  task_s/circle_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDSE (Prop_fdse_C_Q)         0.518     5.597 r  task_s/circle_y_reg[5]/Q
                         net (fo=6, routed)           1.052     6.649    task_s/Q[5]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     6.773 f  task_s/circle_x[6]_i_8/O
                         net (fo=2, routed)           0.750     7.523    task_s/circle_x[6]_i_8_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     7.647 f  task_s/circle_x[6]_i_4/O
                         net (fo=2, routed)           0.981     8.629    task_s/circle_x[6]_i_4_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I2_O)        0.124     8.753 f  task_s/direction[2]_i_8/O
                         net (fo=1, routed)           0.282     9.035    task_s/direction[2]_i_8_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I5_O)        0.124     9.159 f  task_s/direction[2]_i_4/O
                         net (fo=2, routed)           0.776     9.934    task_s/direction[2]_i_4_n_0
    SLICE_X3Y52          LUT2 (Prop_lut2_I0_O)        0.124    10.058 f  task_s/direction[1]_i_4/O
                         net (fo=3, routed)           0.539    10.597    task_s/direction[1]_i_4_n_0
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.124    10.721 r  task_s/direction[2]_i_2/O
                         net (fo=3, routed)           0.678    11.399    task_s/direction[2]_i_2_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I1_O)        0.152    11.551 r  task_s/direction[2]_i_1/O
                         net (fo=1, routed)           0.000    11.551    task_s/direction[2]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  task_s/direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.510    14.851    task_s/CLOCK_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  task_s/direction_reg[2]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)        0.047    15.121    task_s/direction_reg[2]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 task_s/circle_y_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s/direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 1.386ns (22.211%)  route 4.854ns (77.789%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.558     5.079    task_s/CLOCK_IBUF_BUFG
    SLICE_X8Y51          FDSE                                         r  task_s/circle_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDSE (Prop_fdse_C_Q)         0.518     5.597 r  task_s/circle_y_reg[5]/Q
                         net (fo=6, routed)           1.052     6.649    task_s/Q[5]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     6.773 f  task_s/circle_x[6]_i_8/O
                         net (fo=2, routed)           0.750     7.523    task_s/circle_x[6]_i_8_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     7.647 f  task_s/circle_x[6]_i_4/O
                         net (fo=2, routed)           0.981     8.629    task_s/circle_x[6]_i_4_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I2_O)        0.124     8.753 f  task_s/direction[2]_i_8/O
                         net (fo=1, routed)           0.282     9.035    task_s/direction[2]_i_8_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I5_O)        0.124     9.159 f  task_s/direction[2]_i_4/O
                         net (fo=2, routed)           0.776     9.934    task_s/direction[2]_i_4_n_0
    SLICE_X3Y52          LUT2 (Prop_lut2_I0_O)        0.124    10.058 f  task_s/direction[1]_i_4/O
                         net (fo=3, routed)           0.539    10.597    task_s/direction[1]_i_4_n_0
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.124    10.721 r  task_s/direction[2]_i_2/O
                         net (fo=3, routed)           0.474    11.195    task_s/direction[2]_i_2_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124    11.319 r  task_s/direction[1]_i_1/O
                         net (fo=1, routed)           0.000    11.319    task_s/direction[1]_i_1_n_0
    SLICE_X2Y52          FDRE                                         r  task_s/direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.510    14.851    task_s/CLOCK_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  task_s/direction_reg[1]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y52          FDRE (Setup_fdre_C_D)        0.077    15.151    task_s/direction_reg[1]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 task_s/circle_y_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s/direction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 1.386ns (22.616%)  route 4.743ns (77.384%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.558     5.079    task_s/CLOCK_IBUF_BUFG
    SLICE_X8Y51          FDSE                                         r  task_s/circle_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDSE (Prop_fdse_C_Q)         0.518     5.597 r  task_s/circle_y_reg[5]/Q
                         net (fo=6, routed)           1.052     6.649    task_s/Q[5]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     6.773 f  task_s/circle_x[6]_i_8/O
                         net (fo=2, routed)           0.750     7.523    task_s/circle_x[6]_i_8_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     7.647 f  task_s/circle_x[6]_i_4/O
                         net (fo=2, routed)           0.981     8.629    task_s/circle_x[6]_i_4_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I2_O)        0.124     8.753 f  task_s/direction[2]_i_8/O
                         net (fo=1, routed)           0.282     9.035    task_s/direction[2]_i_8_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I5_O)        0.124     9.159 f  task_s/direction[2]_i_4/O
                         net (fo=2, routed)           0.776     9.934    task_s/direction[2]_i_4_n_0
    SLICE_X3Y52          LUT2 (Prop_lut2_I0_O)        0.124    10.058 f  task_s/direction[1]_i_4/O
                         net (fo=3, routed)           0.539    10.597    task_s/direction[1]_i_4_n_0
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.124    10.721 r  task_s/direction[2]_i_2/O
                         net (fo=3, routed)           0.362    11.083    task_s/direction[2]_i_2_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I1_O)        0.124    11.207 r  task_s/direction[0]_i_1/O
                         net (fo=1, routed)           0.000    11.207    task_s/direction[0]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  task_s/direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.510    14.851    task_s/CLOCK_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  task_s/direction_reg[0]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)        0.031    15.105    task_s/direction_reg[0]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -11.207    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 task_q/dbR/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/dbR/count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.014ns (17.335%)  route 4.836ns (82.665%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.570     5.091    task_q/dbR/CLOCK_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  task_q/dbR/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.609 f  task_q/dbR/count_reg[16]/Q
                         net (fo=3, routed)           1.102     6.712    task_q/dbR/count_reg[16]
    SLICE_X15Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.836 f  task_q/dbR/count[0]_i_10__1/O
                         net (fo=1, routed)           0.545     7.381    task_q/dbR/count[0]_i_10__1_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.505 f  task_q/dbR/count[0]_i_5__1/O
                         net (fo=1, routed)           0.781     8.286    task_q/dbR/count[0]_i_5__1_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.410 f  task_q/dbR/count[0]_i_3__1/O
                         net (fo=2, routed)           1.004     9.415    task_q/dbR/count[0]_i_3__1_n_0
    SLICE_X15Y52         LUT3 (Prop_lut3_I2_O)        0.124     9.539 r  task_q/dbR/count[0]_i_1__1/O
                         net (fo=25, routed)          1.402    10.941    task_q/dbR/count
    SLICE_X14Y46         FDRE                                         r  task_q/dbR/count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.450    14.791    task_q/dbR/CLOCK_IBUF_BUFG
    SLICE_X14Y46         FDRE                                         r  task_q/dbR/count_reg[12]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.169    14.861    task_q/dbR/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 task_q/dbR/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/dbR/count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.014ns (17.335%)  route 4.836ns (82.665%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.570     5.091    task_q/dbR/CLOCK_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  task_q/dbR/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.609 f  task_q/dbR/count_reg[16]/Q
                         net (fo=3, routed)           1.102     6.712    task_q/dbR/count_reg[16]
    SLICE_X15Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.836 f  task_q/dbR/count[0]_i_10__1/O
                         net (fo=1, routed)           0.545     7.381    task_q/dbR/count[0]_i_10__1_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.505 f  task_q/dbR/count[0]_i_5__1/O
                         net (fo=1, routed)           0.781     8.286    task_q/dbR/count[0]_i_5__1_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.410 f  task_q/dbR/count[0]_i_3__1/O
                         net (fo=2, routed)           1.004     9.415    task_q/dbR/count[0]_i_3__1_n_0
    SLICE_X15Y52         LUT3 (Prop_lut3_I2_O)        0.124     9.539 r  task_q/dbR/count[0]_i_1__1/O
                         net (fo=25, routed)          1.402    10.941    task_q/dbR/count
    SLICE_X14Y46         FDRE                                         r  task_q/dbR/count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.450    14.791    task_q/dbR/CLOCK_IBUF_BUFG
    SLICE_X14Y46         FDRE                                         r  task_q/dbR/count_reg[13]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.169    14.861    task_q/dbR/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 task_q/dbR/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/dbR/count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.014ns (17.335%)  route 4.836ns (82.665%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.570     5.091    task_q/dbR/CLOCK_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  task_q/dbR/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.609 f  task_q/dbR/count_reg[16]/Q
                         net (fo=3, routed)           1.102     6.712    task_q/dbR/count_reg[16]
    SLICE_X15Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.836 f  task_q/dbR/count[0]_i_10__1/O
                         net (fo=1, routed)           0.545     7.381    task_q/dbR/count[0]_i_10__1_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.505 f  task_q/dbR/count[0]_i_5__1/O
                         net (fo=1, routed)           0.781     8.286    task_q/dbR/count[0]_i_5__1_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.410 f  task_q/dbR/count[0]_i_3__1/O
                         net (fo=2, routed)           1.004     9.415    task_q/dbR/count[0]_i_3__1_n_0
    SLICE_X15Y52         LUT3 (Prop_lut3_I2_O)        0.124     9.539 r  task_q/dbR/count[0]_i_1__1/O
                         net (fo=25, routed)          1.402    10.941    task_q/dbR/count
    SLICE_X14Y46         FDRE                                         r  task_q/dbR/count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.450    14.791    task_q/dbR/CLOCK_IBUF_BUFG
    SLICE_X14Y46         FDRE                                         r  task_q/dbR/count_reg[14]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.169    14.861    task_q/dbR/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 task_q/dbR/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_q/dbR/count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.014ns (17.335%)  route 4.836ns (82.665%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.570     5.091    task_q/dbR/CLOCK_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  task_q/dbR/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.609 f  task_q/dbR/count_reg[16]/Q
                         net (fo=3, routed)           1.102     6.712    task_q/dbR/count_reg[16]
    SLICE_X15Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.836 f  task_q/dbR/count[0]_i_10__1/O
                         net (fo=1, routed)           0.545     7.381    task_q/dbR/count[0]_i_10__1_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.505 f  task_q/dbR/count[0]_i_5__1/O
                         net (fo=1, routed)           0.781     8.286    task_q/dbR/count[0]_i_5__1_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.410 f  task_q/dbR/count[0]_i_3__1/O
                         net (fo=2, routed)           1.004     9.415    task_q/dbR/count[0]_i_3__1_n_0
    SLICE_X15Y52         LUT3 (Prop_lut3_I2_O)        0.124     9.539 r  task_q/dbR/count[0]_i_1__1/O
                         net (fo=25, routed)          1.402    10.941    task_q/dbR/count
    SLICE_X14Y46         FDRE                                         r  task_q/dbR/count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.450    14.791    task_q/dbR/CLOCK_IBUF_BUFG
    SLICE_X14Y46         FDRE                                         r  task_q/dbR/count_reg[15]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.169    14.861    task_q/dbR/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 task_p/debounce_btn/counter_reg[2][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_p/debounce_btn/counter_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.306ns (23.148%)  route 4.336ns (76.852%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.558     5.079    task_p/debounce_btn/CLOCK_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  task_p/debounce_btn/counter_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  task_p/debounce_btn/counter_reg[2][24]/Q
                         net (fo=3, routed)           0.821     6.356    task_p/debounce_btn/counter_reg[2]_0[24]
    SLICE_X13Y53         LUT3 (Prop_lut3_I0_O)        0.124     6.480 r  task_p/debounce_btn/counter[2][24]_i_6/O
                         net (fo=2, routed)           1.109     7.590    task_p/debounce_btn/counter[2][24]_i_6_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I4_O)        0.152     7.742 f  task_p/debounce_btn/counter[2][24]_i_9/O
                         net (fo=1, routed)           0.442     8.184    task_p/debounce_btn/counter[2][24]_i_9_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I4_O)        0.326     8.510 f  task_p/debounce_btn/counter[2][24]_i_5/O
                         net (fo=1, routed)           0.304     8.814    task_p/debounce_btn/counter[2][24]_i_5_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.938 r  task_p/debounce_btn/counter[2][24]_i_3/O
                         net (fo=2, routed)           0.637     9.575    task_p/debounce_btn/counter[2][24]_i_3_n_0
    SLICE_X12Y53         LUT3 (Prop_lut3_I0_O)        0.124     9.699 r  task_p/debounce_btn/counter[2][24]_i_2/O
                         net (fo=25, routed)          1.022    10.721    task_p/debounce_btn/counter[2][24]_i_2_n_0
    SLICE_X13Y47         FDRE                                         r  task_p/debounce_btn/counter_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.451    14.792    task_p/debounce_btn/CLOCK_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  task_p/debounce_btn/counter_reg[2][1]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X13Y47         FDRE (Setup_fdre_C_CE)      -0.205    14.732    task_p/debounce_btn/counter_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 task_p/debounce_btn/counter_reg[2][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_p/debounce_btn/counter_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.306ns (23.148%)  route 4.336ns (76.852%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.558     5.079    task_p/debounce_btn/CLOCK_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  task_p/debounce_btn/counter_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  task_p/debounce_btn/counter_reg[2][24]/Q
                         net (fo=3, routed)           0.821     6.356    task_p/debounce_btn/counter_reg[2]_0[24]
    SLICE_X13Y53         LUT3 (Prop_lut3_I0_O)        0.124     6.480 r  task_p/debounce_btn/counter[2][24]_i_6/O
                         net (fo=2, routed)           1.109     7.590    task_p/debounce_btn/counter[2][24]_i_6_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I4_O)        0.152     7.742 f  task_p/debounce_btn/counter[2][24]_i_9/O
                         net (fo=1, routed)           0.442     8.184    task_p/debounce_btn/counter[2][24]_i_9_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I4_O)        0.326     8.510 f  task_p/debounce_btn/counter[2][24]_i_5/O
                         net (fo=1, routed)           0.304     8.814    task_p/debounce_btn/counter[2][24]_i_5_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.938 r  task_p/debounce_btn/counter[2][24]_i_3/O
                         net (fo=2, routed)           0.637     9.575    task_p/debounce_btn/counter[2][24]_i_3_n_0
    SLICE_X12Y53         LUT3 (Prop_lut3_I0_O)        0.124     9.699 r  task_p/debounce_btn/counter[2][24]_i_2/O
                         net (fo=25, routed)          1.022    10.721    task_p/debounce_btn/counter[2][24]_i_2_n_0
    SLICE_X13Y47         FDRE                                         r  task_p/debounce_btn/counter_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.451    14.792    task_p/debounce_btn/CLOCK_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  task_p/debounce_btn/counter_reg[2][2]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X13Y47         FDRE (Setup_fdre_C_CE)      -0.205    14.732    task_p/debounce_btn/counter_reg[2][2]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 task_p/debounce_btn/counter_reg[2][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_p/debounce_btn/counter_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.306ns (23.148%)  route 4.336ns (76.852%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.558     5.079    task_p/debounce_btn/CLOCK_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  task_p/debounce_btn/counter_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  task_p/debounce_btn/counter_reg[2][24]/Q
                         net (fo=3, routed)           0.821     6.356    task_p/debounce_btn/counter_reg[2]_0[24]
    SLICE_X13Y53         LUT3 (Prop_lut3_I0_O)        0.124     6.480 r  task_p/debounce_btn/counter[2][24]_i_6/O
                         net (fo=2, routed)           1.109     7.590    task_p/debounce_btn/counter[2][24]_i_6_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I4_O)        0.152     7.742 f  task_p/debounce_btn/counter[2][24]_i_9/O
                         net (fo=1, routed)           0.442     8.184    task_p/debounce_btn/counter[2][24]_i_9_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I4_O)        0.326     8.510 f  task_p/debounce_btn/counter[2][24]_i_5/O
                         net (fo=1, routed)           0.304     8.814    task_p/debounce_btn/counter[2][24]_i_5_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.938 r  task_p/debounce_btn/counter[2][24]_i_3/O
                         net (fo=2, routed)           0.637     9.575    task_p/debounce_btn/counter[2][24]_i_3_n_0
    SLICE_X12Y53         LUT3 (Prop_lut3_I0_O)        0.124     9.699 r  task_p/debounce_btn/counter[2][24]_i_2/O
                         net (fo=25, routed)          1.022    10.721    task_p/debounce_btn/counter[2][24]_i_2_n_0
    SLICE_X13Y47         FDRE                                         r  task_p/debounce_btn/counter_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.451    14.792    task_p/debounce_btn/CLOCK_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  task_p/debounce_btn/counter_reg[2][3]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X13Y47         FDRE (Setup_fdre_C_CE)      -0.205    14.732    task_p/debounce_btn/counter_reg[2][3]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  4.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 task_s/debounce_L_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s/debounce_L_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.596     1.479    task_s/CLOCK_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  task_s/debounce_L_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  task_s/debounce_L_reg[7]/Q
                         net (fo=2, routed)           0.120     1.740    task_s/debounce_L_reg[7]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  task_s/debounce_L_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    task_s/debounce_L_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.955 r  task_s/debounce_L_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.955    task_s/debounce_L_reg[8]_i_1_n_7
    SLICE_X3Y50          FDRE                                         r  task_s/debounce_L_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.864     1.992    task_s/CLOCK_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  task_s/debounce_L_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    task_s/debounce_L_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 task_s/move_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s/move_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.596     1.479    task_s/CLOCK_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  task_s/move_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  task_s/move_counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.740    task_s/move_counter_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  task_s/move_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    task_s/move_counter_reg[4]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.955 r  task_s/move_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.955    task_s/move_counter_reg[8]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  task_s/move_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.864     1.992    task_s/CLOCK_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  task_s/move_counter_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    task_s/move_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 task_p/debounce_btn/counter_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_p/debounce_btn/counter_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.567     1.450    task_p/debounce_btn/CLOCK_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  task_p/debounce_btn/counter_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  task_p/debounce_btn/counter_reg[2][12]/Q
                         net (fo=2, routed)           0.120     1.711    task_p/debounce_btn/counter_reg[2]_0[12]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  task_p/debounce_btn/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.872    task_p/debounce_btn/_inferred__1/i__carry__1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  task_p/debounce_btn/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.000     1.926    task_p/debounce_btn/_inferred__1/i__carry__2_n_7
    SLICE_X13Y50         FDRE                                         r  task_p/debounce_btn/counter_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.834     1.962    task_p/debounce_btn/CLOCK_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  task_p/debounce_btn/counter_reg[2][13]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    task_p/debounce_btn/counter_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 task_s/debounce_L_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s/debounce_L_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.596     1.479    task_s/CLOCK_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  task_s/debounce_L_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  task_s/debounce_L_reg[7]/Q
                         net (fo=2, routed)           0.120     1.740    task_s/debounce_L_reg[7]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  task_s/debounce_L_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    task_s/debounce_L_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.966 r  task_s/debounce_L_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.966    task_s/debounce_L_reg[8]_i_1_n_5
    SLICE_X3Y50          FDRE                                         r  task_s/debounce_L_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.864     1.992    task_s/CLOCK_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  task_s/debounce_L_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    task_s/debounce_L_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 task_s/move_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s/move_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.596     1.479    task_s/CLOCK_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  task_s/move_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  task_s/move_counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.740    task_s/move_counter_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  task_s/move_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    task_s/move_counter_reg[4]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.966 r  task_s/move_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.966    task_s/move_counter_reg[8]_i_1_n_5
    SLICE_X1Y50          FDRE                                         r  task_s/move_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.864     1.992    task_s/CLOCK_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  task_s/move_counter_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    task_s/move_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 task_p/debounce_btn/counter_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_p/debounce_btn/counter_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.567     1.450    task_p/debounce_btn/CLOCK_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  task_p/debounce_btn/counter_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  task_p/debounce_btn/counter_reg[2][12]/Q
                         net (fo=2, routed)           0.120     1.711    task_p/debounce_btn/counter_reg[2]_0[12]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  task_p/debounce_btn/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.872    task_p/debounce_btn/_inferred__1/i__carry__1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.937 r  task_p/debounce_btn/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.000     1.937    task_p/debounce_btn/_inferred__1/i__carry__2_n_5
    SLICE_X13Y50         FDRE                                         r  task_p/debounce_btn/counter_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.834     1.962    task_p/debounce_btn/CLOCK_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  task_p/debounce_btn/counter_reg[2][15]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    task_p/debounce_btn/counter_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 nolabel_line89/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line89/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.564     1.447    nolabel_line89/CLOCK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line89/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line89/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    nolabel_line89/COUNT_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  nolabel_line89/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    nolabel_line89/COUNT_reg[24]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  nolabel_line89/COUNT_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.936    nolabel_line89/COUNT_reg[28]_i_1__0_n_7
    SLICE_X28Y50         FDRE                                         r  nolabel_line89/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.832     1.959    nolabel_line89/CLOCK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line89/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line89/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 nolabel_line89/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line89/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.564     1.447    nolabel_line89/CLOCK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line89/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line89/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    nolabel_line89/COUNT_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  nolabel_line89/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    nolabel_line89/COUNT_reg[24]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  nolabel_line89/COUNT_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.947    nolabel_line89/COUNT_reg[28]_i_1__0_n_5
    SLICE_X28Y50         FDRE                                         r  nolabel_line89/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.832     1.959    nolabel_line89/CLOCK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line89/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    nolabel_line89/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 task_s/debounce_L_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s/debounce_L_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.596     1.479    task_s/CLOCK_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  task_s/debounce_L_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  task_s/debounce_L_reg[7]/Q
                         net (fo=2, routed)           0.120     1.740    task_s/debounce_L_reg[7]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  task_s/debounce_L_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    task_s/debounce_L_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.991 r  task_s/debounce_L_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.991    task_s/debounce_L_reg[8]_i_1_n_4
    SLICE_X3Y50          FDRE                                         r  task_s/debounce_L_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.864     1.992    task_s/CLOCK_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  task_s/debounce_L_reg[11]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    task_s/debounce_L_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 task_s/debounce_L_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s/debounce_L_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.596     1.479    task_s/CLOCK_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  task_s/debounce_L_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  task_s/debounce_L_reg[7]/Q
                         net (fo=2, routed)           0.120     1.740    task_s/debounce_L_reg[7]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  task_s/debounce_L_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    task_s/debounce_L_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.991 r  task_s/debounce_L_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.991    task_s/debounce_L_reg[8]_i_1_n_6
    SLICE_X3Y50          FDRE                                         r  task_s/debounce_L_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.864     1.992    task_s/CLOCK_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  task_s/debounce_L_reg[9]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    task_s/debounce_L_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   nolabel_line83/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   nolabel_line83/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   nolabel_line83/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   nolabel_line83/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   nolabel_line83/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   nolabel_line83/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   nolabel_line83/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   nolabel_line83/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   nolabel_line83/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   nolabel_line89/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   nolabel_line89/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   nolabel_line89/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   nolabel_line89/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   nolabel_line89/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   nolabel_line89/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   nolabel_line89/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   nolabel_line89/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   nolabel_line89/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   nolabel_line89/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   nolabel_line83/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   nolabel_line83/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   nolabel_line83/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   nolabel_line83/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   nolabel_line83/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   nolabel_line83/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   nolabel_line83/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   nolabel_line83/COUNT_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   nolabel_line83/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   nolabel_line83/COUNT_reg[21]/C



