{
    "DESIGN_NAME": "signal_generator",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/signal_generator.v",
        "dir::../../verilog/rtl/analog_signal_generator.v",
        "dir::../../verilog/rtl/adc_bridge.v"
    ],
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "io_in[13]",
    "CLOCK_NET": "io_in[13]",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 1000 1200",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "FP_PDN_MACRO_HOOKS": [
        "adc1 vccd1 vssd1 VDD VSS, ",
        "adc2 vccd1 vssd1 VDD VSS"

    ],
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/rtl/adc_top.v"
    ],
    "EXTRA_LEFS": [
        "dir::../../lef/adc_top.lef" 
    ],
    "EXTRA_GDS_FILES": [
        "dir::../../gds/adc_top.gds.gz"
    ],
    "MAX_TRANSITION_CONSTRAINT": 1.0,
    "MAX_FANOUT_CONSTRAINT": 16,
    "PL_MAX_ITER": 5000,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.4,
    "FP_PDN_CHECK_NODES": false,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.2,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.2,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.4,
    "MAGIC_DEF_LABELS": 0,
    "SYNTH_BUFFERING": 0,
    "RUN_IRDROP_REPORT": 0,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "HEURISTIC_ANTENNA_THRESHOLD": 110,  
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "LVS_CONNECT_BY_LABEL": 1,  
    "GRT_REPAIR_ANTENNAS": 1,
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "IO_SYNC": 0,
    "BASE_SDC_FILE": "dir::base_designs_wrapper.sdc",
    "RUN_CVC": 1,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}
