{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.76181,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79644,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.038186,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0430851,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00441597,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0430851,
	"finish__design__instance__count__class:antenna_cell": 174,
	"finish__design__instance__area__class:antenna_cell": 435.418,
	"finish__design__instance__count__class:clock_buffer": 446,
	"finish__design__instance__area__class:clock_buffer": 9673.03,
	"finish__design__instance__count__class:timing_repair_buffer": 1611,
	"finish__design__instance__area__class:timing_repair_buffer": 18963.2,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2721.36,
	"finish__design__instance__count__class:clock_inverter": 203,
	"finish__design__instance__area__class:clock_inverter": 2250.91,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79284.8,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11825,
	"finish__design__instance__area__class:multi_input_combinational_cell": 162402,
	"finish__design__instance__count": 17704,
	"finish__design__instance__area": 275731,
	"finish__timing__setup__tns": -207.561,
	"finish__timing__setup__ws": -3.36554,
	"finish__clock__skew__setup": 0.0662849,
	"finish__clock__skew__hold": 0.0662849,
	"finish__timing__drv__max_slew_limit": 0.111943,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.112203,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 535,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.400538,
	"finish__power__switching__total": 0.505348,
	"finish__power__leakage__total": 1.09175e-07,
	"finish__power__total": 0.905886,
	"finish__design__io": 771,
	"finish__design__die__area": 664160,
	"finish__design__core__area": 658467,
	"finish__design__instance__count": 26404,
	"finish__design__instance__area": 286616,
	"finish__design__instance__count__stdcell": 26404,
	"finish__design__instance__area__stdcell": 286616,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.435278,
	"finish__design__instance__utilization__stdcell": 0.435278,
	"finish__design__rows": 298,
	"finish__design__rows:unithd": 298,
	"finish__design__sites": 526268,
	"finish__design__sites:unithd": 526268,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}