{"vcs1":{"timestamp_begin":1730443724.830133709, "rt":2.06, "ut":0.46, "st":0.32}}
{"vcselab":{"timestamp_begin":1730443726.969457403, "rt":1.34, "ut":0.24, "st":0.16}}
{"link":{"timestamp_begin":1730443728.384954198, "rt":0.33, "ut":0.11, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730443724.133226412}
{"VCS_COMP_START_TIME": 1730443724.133226412}
{"VCS_COMP_END_TIME": 1730443735.025289913}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331024}}
{"stitch_vcselab": {"peak_mem": 223360}}
