// Seed: 2078857669
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic id_3;
  ;
  logic id_4;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_11,
      id_1
  );
  inout wire id_1;
  wire id_13;
  assign id_1 = id_7;
  or primCall (id_4, id_11, id_1, id_3, id_10, id_2, id_5, id_6, id_7, id_8, id_9);
  wire id_14;
  assign id_14 = -1 << 1;
  logic id_15;
  assign id_14 = 1'b0;
endmodule
