// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module runOne_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        placement_dynamic_bypass_address0,
        placement_dynamic_bypass_ce0,
        placement_dynamic_bypass_we0,
        placement_dynamic_bypass_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] placement_dynamic_bypass_address0;
output   placement_dynamic_bypass_ce0;
output   placement_dynamic_bypass_we0;
output  [7:0] placement_dynamic_bypass_d0;

reg ap_idle;
reg placement_dynamic_bypass_ce0;
reg placement_dynamic_bypass_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln685_fu_122_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln686_fu_146_p2;
reg   [0:0] icmp_ln686_reg_339;
reg   [0:0] icmp_ln686_reg_339_pp0_iter1_reg;
wire   [4:0] select_ln686_fu_234_p3;
reg   [4:0] select_ln686_reg_351;
wire   [63:0] zext_ln688_3_fu_286_p1;
wire    ap_block_pp0_stage0;
reg   [4:0] k_fu_60;
wire   [4:0] add_ln687_fu_254_p2;
wire    ap_loop_init;
reg   [6:0] j_fu_64;
wire   [6:0] select_ln686_1_fu_242_p3;
reg   [11:0] indvar_flatten_fu_68;
wire   [11:0] select_ln686_2_fu_170_p3;
reg   [11:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [3:0] i_12_fu_72;
wire   [3:0] select_ln685_1_fu_152_p3;
reg   [3:0] ap_sig_allocacmp_i_12_load;
reg   [13:0] indvar_flatten15_fu_76;
wire   [13:0] add_ln685_1_fu_128_p2;
reg   [13:0] ap_sig_allocacmp_indvar_flatten15_load;
wire   [3:0] add_ln685_fu_140_p2;
wire   [11:0] add_ln686_1_fu_164_p2;
wire   [0:0] icmp_ln687_fu_211_p2;
wire   [0:0] xor_ln685_fu_206_p2;
wire   [6:0] select_ln685_fu_199_p3;
wire   [0:0] and_ln685_fu_217_p2;
wire   [0:0] or_ln686_fu_229_p2;
wire   [6:0] add_ln686_fu_223_p2;
wire   [9:0] grp_fu_291_p3;
wire   [13:0] tmp_24_cast_fu_270_p3;
wire   [13:0] zext_ln688_2_fu_277_p1;
wire   [13:0] add_ln688_1_fu_280_p2;
wire   [3:0] grp_fu_291_p0;
wire   [6:0] grp_fu_291_p1;
wire   [6:0] grp_fu_291_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [9:0] grp_fu_291_p00;
wire   [9:0] grp_fu_291_p20;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

runOne_mac_muladd_4ns_7ns_7ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
mac_muladd_4ns_7ns_7ns_10_4_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_291_p0),
    .din1(grp_fu_291_p1),
    .din2(grp_fu_291_p2),
    .ce(1'b1),
    .dout(grp_fu_291_p3)
);

runOne_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln685_fu_122_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_12_fu_72 <= select_ln685_1_fu_152_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_12_fu_72 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln685_fu_122_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten15_fu_76 <= add_ln685_1_fu_128_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten15_fu_76 <= 14'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln685_fu_122_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_68 <= select_ln686_2_fu_170_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_68 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            j_fu_64 <= 7'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            j_fu_64 <= select_ln686_1_fu_242_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            k_fu_60 <= 5'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            k_fu_60 <= add_ln687_fu_254_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln686_reg_339_pp0_iter1_reg <= icmp_ln686_reg_339;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln685_fu_122_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln686_reg_339 <= icmp_ln686_fu_146_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        select_ln686_reg_351 <= select_ln686_fu_234_p3;
    end
end

always @ (*) begin
    if (((icmp_ln685_fu_122_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_12_load = 4'd0;
    end else begin
        ap_sig_allocacmp_i_12_load = i_12_fu_72;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten15_load = 14'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten15_load = indvar_flatten15_fu_76;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 12'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_68;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        placement_dynamic_bypass_ce0 = 1'b1;
    end else begin
        placement_dynamic_bypass_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        placement_dynamic_bypass_we0 = 1'b1;
    end else begin
        placement_dynamic_bypass_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln685_1_fu_128_p2 = (ap_sig_allocacmp_indvar_flatten15_load + 14'd1);

assign add_ln685_fu_140_p2 = (ap_sig_allocacmp_i_12_load + 4'd1);

assign add_ln686_1_fu_164_p2 = (ap_sig_allocacmp_indvar_flatten_load + 12'd1);

assign add_ln686_fu_223_p2 = (select_ln685_fu_199_p3 + 7'd1);

assign add_ln687_fu_254_p2 = (select_ln686_fu_234_p3 + 5'd1);

assign add_ln688_1_fu_280_p2 = (tmp_24_cast_fu_270_p3 + zext_ln688_2_fu_277_p1);

assign and_ln685_fu_217_p2 = (xor_ln685_fu_206_p2 & icmp_ln687_fu_211_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_291_p0 = grp_fu_291_p00;

assign grp_fu_291_p00 = select_ln685_1_fu_152_p3;

assign grp_fu_291_p1 = 10'd100;

assign grp_fu_291_p2 = grp_fu_291_p20;

assign grp_fu_291_p20 = select_ln686_1_fu_242_p3;

assign icmp_ln685_fu_122_p2 = ((ap_sig_allocacmp_indvar_flatten15_load == 14'd12800) ? 1'b1 : 1'b0);

assign icmp_ln686_fu_146_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 12'd1600) ? 1'b1 : 1'b0);

assign icmp_ln687_fu_211_p2 = ((k_fu_60 == 5'd16) ? 1'b1 : 1'b0);

assign or_ln686_fu_229_p2 = (icmp_ln686_reg_339_pp0_iter1_reg | and_ln685_fu_217_p2);

assign placement_dynamic_bypass_address0 = zext_ln688_3_fu_286_p1;

assign placement_dynamic_bypass_d0 = 8'd255;

assign select_ln685_1_fu_152_p3 = ((icmp_ln686_fu_146_p2[0:0] == 1'b1) ? add_ln685_fu_140_p2 : ap_sig_allocacmp_i_12_load);

assign select_ln685_fu_199_p3 = ((icmp_ln686_reg_339_pp0_iter1_reg[0:0] == 1'b1) ? 7'd0 : j_fu_64);

assign select_ln686_1_fu_242_p3 = ((and_ln685_fu_217_p2[0:0] == 1'b1) ? add_ln686_fu_223_p2 : select_ln685_fu_199_p3);

assign select_ln686_2_fu_170_p3 = ((icmp_ln686_fu_146_p2[0:0] == 1'b1) ? 12'd1 : add_ln686_1_fu_164_p2);

assign select_ln686_fu_234_p3 = ((or_ln686_fu_229_p2[0:0] == 1'b1) ? 5'd0 : k_fu_60);

assign tmp_24_cast_fu_270_p3 = {{grp_fu_291_p3}, {4'd0}};

assign xor_ln685_fu_206_p2 = (icmp_ln686_reg_339_pp0_iter1_reg ^ 1'd1);

assign zext_ln688_2_fu_277_p1 = select_ln686_reg_351;

assign zext_ln688_3_fu_286_p1 = add_ln688_1_fu_280_p2;

endmodule //runOne_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7
