Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr 19 21:21:16 2019
| Host         : LAPTOP-8P9O5NTA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_top_timing_summary_routed.rpt -pb VGA_top_timing_summary_routed.pb -rpx VGA_top_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16412 register/latch pins with no clock driven by root clock pin: U1/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 127048 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.508        0.000                      0                  251        0.202        0.000                      0                  251        0.000        0.000                       0                   143  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk                    {0.000 5.000}        10.000          100.000         
  clk_50mhz_clk_wiz_0  {0.000 9.979}        19.958          50.104          
  clk_5mhz_clk_wiz_0   {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_50mhz_clk_wiz_0        3.508        0.000                      0                  204        0.229        0.000                      0                  204        9.479        0.000                       0                   113  
  clk_5mhz_clk_wiz_0       194.653        0.000                      0                   47        0.202        0.000                      0                   47       13.360        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                     0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50mhz_clk_wiz_0
  To Clock:  clk_50mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 U3/dpra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U4/R_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.958ns  (clk_50mhz_clk_wiz_0 rise@19.958ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.760ns  (logic 2.034ns (12.906%)  route 13.726ns (87.094%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.426 - 19.958 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.352ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.701ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.856    -0.684    U3/clk_50mhz
    SLICE_X75Y48         FDCE                                         r  U3/dpra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.228 r  U3/dpra_reg[7]/Q
                         net (fo=3072, routed)        8.983     8.755    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpra[7]
    SLICE_X51Y194        LUT6 (Prop_lut6_I2_O)        0.124     8.879 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_378/O
                         net (fo=1, routed)           0.000     8.879    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_378_n_0
    SLICE_X51Y194        MUXF7 (Prop_muxf7_I1_O)      0.245     9.124 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_171/O
                         net (fo=1, routed)           0.000     9.124    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_171_n_0
    SLICE_X51Y194        MUXF8 (Prop_muxf8_I0_O)      0.104     9.228 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_68/O
                         net (fo=1, routed)           1.991    11.219    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_68_n_0
    SLICE_X48Y160        LUT6 (Prop_lut6_I5_O)        0.316    11.535 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    11.535    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_22_n_0
    SLICE_X48Y160        MUXF7 (Prop_muxf7_I1_O)      0.245    11.780 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    11.780    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_9_n_0
    SLICE_X48Y160        MUXF8 (Prop_muxf8_I0_O)      0.104    11.884 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_3/O
                         net (fo=1, routed)           2.054    13.938    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_3_n_0
    SLICE_X59Y129        LUT6 (Prop_lut6_I3_O)        0.316    14.254 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0/O
                         net (fo=1, routed)           0.699    14.952    U4/dpo[11]
    SLICE_X64Y132        LUT6 (Prop_lut6_I5_O)        0.124    15.076 r  U4/R_out[3]_i_2/O
                         net (fo=1, routed)           0.000    15.076    U4/R_out[3]_i_2_n_0
    SLICE_X64Y132        FDRE                                         r  U4/R_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                     19.958    19.958 r  
    E3                                                0.000    19.958 r  clk (IN)
                         net (fo=0)                   0.000    19.958    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.370 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.208 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.847    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.938 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.488    18.426    U4/clk_50mhz
    SLICE_X64Y132        FDRE                                         r  U4/R_out_reg[3]/C
                         clock pessimism              0.480    18.906    
                         clock uncertainty           -0.352    18.554    
    SLICE_X64Y132        FDRE (Setup_fdre_C_D)        0.031    18.585    U4/R_out_reg[3]
  -------------------------------------------------------------------
                         required time                         18.585    
                         arrival time                         -15.076    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 U3/dpra_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U4/G_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.958ns  (clk_50mhz_clk_wiz_0 rise@19.958ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.877ns  (logic 2.113ns (13.309%)  route 13.764ns (86.691%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.424 - 19.958 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.352ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.701ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.625    -0.915    U3/clk_50mhz
    SLICE_X63Y65         FDCE                                         r  U3/dpra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  U3/dpra_reg[0]/Q
                         net (fo=12288, routed)       7.567     7.108    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_6_8/ADDRB0
    SLICE_X38Y199        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.232 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_6_8/RAMB/O
                         net (fo=1, routed)           1.213     8.444    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_6_8_n_1
    SLICE_X40Y194        LUT6 (Prop_lut6_I0_O)        0.124     8.568 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_360/O
                         net (fo=1, routed)           0.000     8.568    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_360_n_0
    SLICE_X40Y194        MUXF7 (Prop_muxf7_I1_O)      0.217     8.785 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_162/O
                         net (fo=1, routed)           0.000     8.785    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_162_n_0
    SLICE_X40Y194        MUXF8 (Prop_muxf8_I1_O)      0.094     8.879 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_63/O
                         net (fo=1, routed)           2.413    11.292    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_63_n_0
    SLICE_X11Y151        LUT6 (Prop_lut6_I3_O)        0.316    11.608 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    11.608    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_21_n_0
    SLICE_X11Y151        MUXF7 (Prop_muxf7_I0_O)      0.238    11.846 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    11.846    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_9_n_0
    SLICE_X11Y151        MUXF8 (Prop_muxf8_I0_O)      0.104    11.950 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.260    14.210    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_3_n_0
    SLICE_X63Y131        LUT6 (Prop_lut6_I3_O)        0.316    14.526 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0/O
                         net (fo=1, routed)           0.312    14.838    U4/dpo[7]
    SLICE_X64Y131        LUT6 (Prop_lut6_I5_O)        0.124    14.962 r  U4/G_out[3]_i_1/O
                         net (fo=1, routed)           0.000    14.962    U4/G_out[3]_i_1_n_0
    SLICE_X64Y131        FDRE                                         r  U4/G_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                     19.958    19.958 r  
    E3                                                0.000    19.958 r  clk (IN)
                         net (fo=0)                   0.000    19.958    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.370 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.208 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.847    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.938 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.486    18.424    U4/clk_50mhz
    SLICE_X64Y131        FDRE                                         r  U4/G_out_reg[3]/C
                         clock pessimism              0.480    18.904    
                         clock uncertainty           -0.352    18.552    
    SLICE_X64Y131        FDRE (Setup_fdre_C_D)        0.029    18.581    U4/G_out_reg[3]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                         -14.962    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 U3/dpra_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U4/R_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.958ns  (clk_50mhz_clk_wiz_0 rise@19.958ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.812ns  (logic 2.144ns (13.559%)  route 13.668ns (86.441%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.424 - 19.958 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.352ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.701ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.625    -0.915    U3/clk_50mhz
    SLICE_X63Y65         FDCE                                         r  U3/dpra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  U3/dpra_reg[0]/Q
                         net (fo=12288, routed)       7.574     7.115    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17408_17471_6_8/ADDRC0
    SLICE_X38Y194        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.239 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17408_17471_6_8/RAMC/O
                         net (fo=1, routed)           0.577     7.816    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17408_17471_6_8_n_2
    SLICE_X39Y194        LUT6 (Prop_lut6_I5_O)        0.124     7.940 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_357/O
                         net (fo=1, routed)           0.000     7.940    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_357_n_0
    SLICE_X39Y194        MUXF7 (Prop_muxf7_I0_O)      0.238     8.178 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_161/O
                         net (fo=1, routed)           0.000     8.178    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_161_n_0
    SLICE_X39Y194        MUXF8 (Prop_muxf8_I0_O)      0.104     8.282 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_63/O
                         net (fo=1, routed)           2.690    10.972    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_63_n_0
    SLICE_X11Y150        LUT6 (Prop_lut6_I3_O)        0.316    11.288 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    11.288    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_21_n_0
    SLICE_X11Y150        MUXF7 (Prop_muxf7_I0_O)      0.238    11.526 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    11.526    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_9_n_0
    SLICE_X11Y150        MUXF8 (Prop_muxf8_I0_O)      0.104    11.630 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_3/O
                         net (fo=1, routed)           2.385    14.015    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_3_n_0
    SLICE_X63Y131        LUT6 (Prop_lut6_I3_O)        0.316    14.331 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0/O
                         net (fo=1, routed)           0.443    14.774    U4/dpo[8]
    SLICE_X64Y131        LUT6 (Prop_lut6_I5_O)        0.124    14.898 r  U4/R_out[0]_i_1/O
                         net (fo=1, routed)           0.000    14.898    U4/R_out[0]_i_1_n_0
    SLICE_X64Y131        FDRE                                         r  U4/R_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                     19.958    19.958 r  
    E3                                                0.000    19.958 r  clk (IN)
                         net (fo=0)                   0.000    19.958    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.370 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.208 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.847    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.938 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.486    18.424    U4/clk_50mhz
    SLICE_X64Y131        FDRE                                         r  U4/R_out_reg[0]/C
                         clock pessimism              0.480    18.904    
                         clock uncertainty           -0.352    18.552    
    SLICE_X64Y131        FDRE (Setup_fdre_C_D)        0.031    18.583    U4/R_out_reg[0]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                         -14.898    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 U3/dpra_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U4/G_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.958ns  (clk_50mhz_clk_wiz_0 rise@19.958ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.781ns  (logic 2.113ns (13.389%)  route 13.668ns (86.611%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.427 - 19.958 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.352ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.701ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.625    -0.915    U3/clk_50mhz
    SLICE_X63Y65         FDCE                                         r  U3/dpra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  U3/dpra_reg[0]/Q
                         net (fo=12288, routed)       7.577     7.118    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_6_8/ADDRA0
    SLICE_X38Y199        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.242 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_6_8/RAMA/O
                         net (fo=1, routed)           0.941     8.183    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_6_8_n_0
    SLICE_X39Y193        LUT6 (Prop_lut6_I0_O)        0.124     8.307 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_360/O
                         net (fo=1, routed)           0.000     8.307    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_360_n_0
    SLICE_X39Y193        MUXF7 (Prop_muxf7_I1_O)      0.217     8.524 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_162/O
                         net (fo=1, routed)           0.000     8.524    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_162_n_0
    SLICE_X39Y193        MUXF8 (Prop_muxf8_I1_O)      0.094     8.618 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_63/O
                         net (fo=1, routed)           2.628    11.246    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_63_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I3_O)        0.316    11.562 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    11.562    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_21_n_0
    SLICE_X11Y149        MUXF7 (Prop_muxf7_I0_O)      0.238    11.800 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    11.800    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_9_n_0
    SLICE_X11Y149        MUXF8 (Prop_muxf8_I0_O)      0.104    11.904 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.983    13.887    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_3_n_0
    SLICE_X64Y132        LUT6 (Prop_lut6_I3_O)        0.316    14.203 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0/O
                         net (fo=1, routed)           0.540    14.743    U4/dpo[6]
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.124    14.867 r  U4/G_out[2]_i_1/O
                         net (fo=1, routed)           0.000    14.867    U4/G_out[2]_i_1_n_0
    SLICE_X64Y133        FDRE                                         r  U4/G_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                     19.958    19.958 r  
    E3                                                0.000    19.958 r  clk (IN)
                         net (fo=0)                   0.000    19.958    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.370 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.208 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.847    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.938 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.489    18.427    U4/clk_50mhz
    SLICE_X64Y133        FDRE                                         r  U4/G_out_reg[2]/C
                         clock pessimism              0.480    18.907    
                         clock uncertainty           -0.352    18.555    
    SLICE_X64Y133        FDRE (Setup_fdre_C_D)        0.029    18.584    U4/G_out_reg[2]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -14.867    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 U3/dpra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U4/R_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.958ns  (clk_50mhz_clk_wiz_0 rise@19.958ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.398ns  (logic 1.989ns (12.918%)  route 13.409ns (87.082%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.424 - 19.958 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.352ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.701ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.856    -0.684    U3/clk_50mhz
    SLICE_X75Y48         FDCE                                         r  U3/dpra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.228 r  U3/dpra_reg[7]/Q
                         net (fo=3072, routed)        8.807     8.579    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpra[7]
    SLICE_X55Y186        LUT6 (Prop_lut6_I2_O)        0.124     8.703 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[9]_INST_0_i_356/O
                         net (fo=1, routed)           0.000     8.703    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[9]_INST_0_i_356_n_0
    SLICE_X55Y186        MUXF7 (Prop_muxf7_I1_O)      0.217     8.920 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[9]_INST_0_i_160/O
                         net (fo=1, routed)           0.000     8.920    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[9]_INST_0_i_160_n_0
    SLICE_X55Y186        MUXF8 (Prop_muxf8_I1_O)      0.094     9.014 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[9]_INST_0_i_62/O
                         net (fo=1, routed)           2.086    11.100    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[9]_INST_0_i_62_n_0
    SLICE_X49Y160        LUT6 (Prop_lut6_I1_O)        0.316    11.416 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[9]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    11.416    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[9]_INST_0_i_21_n_0
    SLICE_X49Y160        MUXF7 (Prop_muxf7_I0_O)      0.238    11.654 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[9]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    11.654    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[9]_INST_0_i_9_n_0
    SLICE_X49Y160        MUXF8 (Prop_muxf8_I0_O)      0.104    11.758 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[9]_INST_0_i_3/O
                         net (fo=1, routed)           1.836    13.594    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[9]_INST_0_i_3_n_0
    SLICE_X61Y130        LUT6 (Prop_lut6_I3_O)        0.316    13.910 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[9]_INST_0/O
                         net (fo=1, routed)           0.680    14.590    U4/dpo[9]
    SLICE_X64Y131        LUT6 (Prop_lut6_I5_O)        0.124    14.714 r  U4/R_out[1]_i_1/O
                         net (fo=1, routed)           0.000    14.714    U4/R_out[1]_i_1_n_0
    SLICE_X64Y131        FDRE                                         r  U4/R_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                     19.958    19.958 r  
    E3                                                0.000    19.958 r  clk (IN)
                         net (fo=0)                   0.000    19.958    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.370 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.208 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.847    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.938 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.486    18.424    U4/clk_50mhz
    SLICE_X64Y131        FDRE                                         r  U4/R_out_reg[1]/C
                         clock pessimism              0.480    18.904    
                         clock uncertainty           -0.352    18.552    
    SLICE_X64Y131        FDRE (Setup_fdre_C_D)        0.031    18.583    U4/R_out_reg[1]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                         -14.714    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 U3/dpra_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U4/R_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.958ns  (clk_50mhz_clk_wiz_0 rise@19.958ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.353ns  (logic 2.144ns (13.965%)  route 13.209ns (86.035%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.420 - 19.958 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.352ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.701ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.625    -0.915    U3/clk_50mhz
    SLICE_X63Y65         FDCE                                         r  U3/dpra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  U3/dpra_reg[0]/Q
                         net (fo=12288, routed)       7.440     6.981    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19584_19647_9_11/ADDRB0
    SLICE_X58Y183        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.105 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19584_19647_9_11/RAMB/O
                         net (fo=1, routed)           1.330     8.435    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19584_19647_9_11_n_1
    SLICE_X59Y189        LUT6 (Prop_lut6_I1_O)        0.124     8.559 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_349/O
                         net (fo=1, routed)           0.000     8.559    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_349_n_0
    SLICE_X59Y189        MUXF7 (Prop_muxf7_I0_O)      0.238     8.797 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_157/O
                         net (fo=1, routed)           0.000     8.797    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_157_n_0
    SLICE_X59Y189        MUXF8 (Prop_muxf8_I0_O)      0.104     8.901 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_61/O
                         net (fo=1, routed)           2.069    10.970    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_61_n_0
    SLICE_X49Y159        LUT6 (Prop_lut6_I0_O)        0.316    11.286 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    11.286    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_21_n_0
    SLICE_X49Y159        MUXF7 (Prop_muxf7_I0_O)      0.238    11.524 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    11.524    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_9_n_0
    SLICE_X49Y159        MUXF8 (Prop_muxf8_I0_O)      0.104    11.628 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.943    13.571    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_3_n_0
    SLICE_X59Y129        LUT6 (Prop_lut6_I3_O)        0.316    13.887 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0/O
                         net (fo=1, routed)           0.427    14.314    U4/dpo[10]
    SLICE_X61Y129        LUT6 (Prop_lut6_I5_O)        0.124    14.438 r  U4/R_out[2]_i_1/O
                         net (fo=1, routed)           0.000    14.438    U4/R_out[2]_i_1_n_0
    SLICE_X61Y129        FDRE                                         r  U4/R_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                     19.958    19.958 r  
    E3                                                0.000    19.958 r  clk (IN)
                         net (fo=0)                   0.000    19.958    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.370 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.208 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.847    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.938 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.482    18.420    U4/clk_50mhz
    SLICE_X61Y129        FDRE                                         r  U4/R_out_reg[2]/C
                         clock pessimism              0.480    18.900    
                         clock uncertainty           -0.352    18.548    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)        0.029    18.577    U4/R_out_reg[2]
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -14.438    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 U3/dpra_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U4/B_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.958ns  (clk_50mhz_clk_wiz_0 rise@19.958ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.049ns  (logic 2.108ns (14.008%)  route 12.941ns (85.992%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.423 - 19.958 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.352ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.701ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.625    -0.915    U3/clk_50mhz
    SLICE_X64Y66         FDCE                                         r  U3/dpra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  U3/dpra_reg[2]/Q
                         net (fo=12288, routed)       4.489     4.030    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17984_18047_0_2/ADDRA2
    SLICE_X60Y0          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     4.154 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17984_18047_0_2/RAMA/O
                         net (fo=1, routed)           0.857     5.012    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17984_18047_0_2_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I3_O)        0.124     5.136 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_359/O
                         net (fo=1, routed)           0.000     5.136    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_359_n_0
    SLICE_X57Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     5.348 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_162/O
                         net (fo=1, routed)           0.000     5.348    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_162_n_0
    SLICE_X57Y5          MUXF8 (Prop_muxf8_I1_O)      0.094     5.442 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_63/O
                         net (fo=1, routed)           2.544     7.985    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_63_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I3_O)        0.316     8.301 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     8.301    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21_n_0
    SLICE_X27Y42         MUXF7 (Prop_muxf7_I0_O)      0.238     8.539 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     8.539    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_9_n_0
    SLICE_X27Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     8.643 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.895    10.538    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_3_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I3_O)        0.316    10.854 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0/O
                         net (fo=1, routed)           3.156    14.010    U4/dpo[0]
    SLICE_X64Y130        LUT6 (Prop_lut6_I5_O)        0.124    14.134 r  U4/B_out[0]_i_1/O
                         net (fo=1, routed)           0.000    14.134    U4/B_out[0]_i_1_n_0
    SLICE_X64Y130        FDRE                                         r  U4/B_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                     19.958    19.958 r  
    E3                                                0.000    19.958 r  clk (IN)
                         net (fo=0)                   0.000    19.958    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.370 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.208 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.847    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.938 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.485    18.423    U4/clk_50mhz
    SLICE_X64Y130        FDRE                                         r  U4/B_out_reg[0]/C
                         clock pessimism              0.480    18.903    
                         clock uncertainty           -0.352    18.551    
    SLICE_X64Y130        FDRE (Setup_fdre_C_D)        0.031    18.582    U4/B_out_reg[0]
  -------------------------------------------------------------------
                         required time                         18.582    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 U3/dpra_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U4/G_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.958ns  (clk_50mhz_clk_wiz_0 rise@19.958ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.813ns  (logic 2.151ns (14.521%)  route 12.662ns (85.479%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.423 - 19.958 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.352ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.701ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.625    -0.915    U3/clk_50mhz
    SLICE_X64Y66         FDCE                                         r  U3/dpra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  U3/dpra_reg[1]/Q
                         net (fo=12288, routed)       4.657     4.198    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17856_17919_3_5/ADDRC1
    SLICE_X12Y17         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.322 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17856_17919_3_5/RAMC/O
                         net (fo=1, routed)           1.683     6.005    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17856_17919_3_5_n_2
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.129 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_358/O
                         net (fo=1, routed)           0.000     6.129    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_358_n_0
    SLICE_X31Y5          MUXF7 (Prop_muxf7_I1_O)      0.245     6.374 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_161/O
                         net (fo=1, routed)           0.000     6.374    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_161_n_0
    SLICE_X31Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     6.478 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_63/O
                         net (fo=1, routed)           1.877     8.356    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_63_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I3_O)        0.316     8.672 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     8.672    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_21_n_0
    SLICE_X40Y40         MUXF7 (Prop_muxf7_I0_O)      0.238     8.910 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     8.910    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_9_n_0
    SLICE_X40Y40         MUXF8 (Prop_muxf8_I0_O)      0.104     9.014 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_3/O
                         net (fo=1, routed)           2.278    11.292    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_3_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.316    11.608 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0/O
                         net (fo=1, routed)           2.166    13.774    U4/dpo[5]
    SLICE_X64Y129        LUT6 (Prop_lut6_I5_O)        0.124    13.898 r  U4/G_out[1]_i_1/O
                         net (fo=1, routed)           0.000    13.898    U4/G_out[1]_i_1_n_0
    SLICE_X64Y129        FDRE                                         r  U4/G_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                     19.958    19.958 r  
    E3                                                0.000    19.958 r  clk (IN)
                         net (fo=0)                   0.000    19.958    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.370 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.208 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.847    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.938 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.485    18.423    U4/clk_50mhz
    SLICE_X64Y129        FDRE                                         r  U4/G_out_reg[1]/C
                         clock pessimism              0.480    18.903    
                         clock uncertainty           -0.352    18.551    
    SLICE_X64Y129        FDRE (Setup_fdre_C_D)        0.031    18.582    U4/G_out_reg[1]
  -------------------------------------------------------------------
                         required time                         18.582    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 U3/dpra_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U4/B_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.958ns  (clk_50mhz_clk_wiz_0 rise@19.958ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.728ns  (logic 2.151ns (14.605%)  route 12.577ns (85.395%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.426 - 19.958 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.352ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.701ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.625    -0.915    U3/clk_50mhz
    SLICE_X64Y66         FDCE                                         r  U3/dpra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  U3/dpra_reg[1]/Q
                         net (fo=12288, routed)       4.355     3.896    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1472_1535_3_5/ADDRA1
    SLICE_X2Y73          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.020 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1472_1535_3_5/RAMA/O
                         net (fo=1, routed)           1.567     5.588    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1472_1535_3_5_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_422/O
                         net (fo=1, routed)           0.000     5.712    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_422_n_0
    SLICE_X13Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     5.957 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_193/O
                         net (fo=1, routed)           0.000     5.957    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_193_n_0
    SLICE_X13Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     6.061 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_79/O
                         net (fo=1, routed)           3.086     9.147    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_79_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.316     9.463 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     9.463    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_25_n_0
    SLICE_X63Y40         MUXF7 (Prop_muxf7_I0_O)      0.238     9.701 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     9.701    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_11_n_0
    SLICE_X63Y40         MUXF8 (Prop_muxf8_I0_O)      0.104     9.805 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_4/O
                         net (fo=1, routed)           1.225    11.030    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_4_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I5_O)        0.316    11.346 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0/O
                         net (fo=1, routed)           2.343    13.689    U4/dpo[3]
    SLICE_X64Y132        LUT6 (Prop_lut6_I5_O)        0.124    13.813 r  U4/B_out[3]_i_1/O
                         net (fo=1, routed)           0.000    13.813    U4/B_out[3]_i_1_n_0
    SLICE_X64Y132        FDRE                                         r  U4/B_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                     19.958    19.958 r  
    E3                                                0.000    19.958 r  clk (IN)
                         net (fo=0)                   0.000    19.958    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.370 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.208 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.847    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.938 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.488    18.426    U4/clk_50mhz
    SLICE_X64Y132        FDRE                                         r  U4/B_out_reg[3]/C
                         clock pessimism              0.480    18.906    
                         clock uncertainty           -0.352    18.554    
    SLICE_X64Y132        FDRE (Setup_fdre_C_D)        0.029    18.583    U4/B_out_reg[3]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                         -13.813    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 U3/dpra_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U4/G_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.958ns  (clk_50mhz_clk_wiz_0 rise@19.958ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.711ns  (logic 2.113ns (14.363%)  route 12.598ns (85.637%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.426 - 19.958 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.352ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.701ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.625    -0.915    U3/clk_50mhz
    SLICE_X64Y66         FDCE                                         r  U3/dpra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  U3/dpra_reg[1]/Q
                         net (fo=12288, routed)       4.604     4.146    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_3_5/ADDRB1
    SLICE_X2Y83          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.270 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_3_5/RAMB/O
                         net (fo=1, routed)           1.019     5.289    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_3_5_n_1
    SLICE_X9Y82          LUT6 (Prop_lut6_I3_O)        0.124     5.413 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_428/O
                         net (fo=1, routed)           0.000     5.413    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_428_n_0
    SLICE_X9Y82          MUXF7 (Prop_muxf7_I1_O)      0.217     5.630 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_196/O
                         net (fo=1, routed)           0.000     5.630    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_196_n_0
    SLICE_X9Y82          MUXF8 (Prop_muxf8_I1_O)      0.094     5.724 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_80/O
                         net (fo=1, routed)           2.667     8.391    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_80_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I5_O)        0.316     8.707 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     8.707    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_25_n_0
    SLICE_X61Y40         MUXF7 (Prop_muxf7_I0_O)      0.238     8.945 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     8.945    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_11_n_0
    SLICE_X61Y40         MUXF8 (Prop_muxf8_I0_O)      0.104     9.049 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_4/O
                         net (fo=1, routed)           1.517    10.567    U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_4_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I5_O)        0.316    10.883 r  U6/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0/O
                         net (fo=1, routed)           2.790    13.673    U4/dpo[4]
    SLICE_X64Y132        LUT6 (Prop_lut6_I5_O)        0.124    13.797 r  U4/G_out[0]_i_1/O
                         net (fo=1, routed)           0.000    13.797    U4/G_out[0]_i_1_n_0
    SLICE_X64Y132        FDRE                                         r  U4/G_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                     19.958    19.958 r  
    E3                                                0.000    19.958 r  clk (IN)
                         net (fo=0)                   0.000    19.958    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.370 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.208 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.847    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.938 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         1.488    18.426    U4/clk_50mhz
    SLICE_X64Y132        FDRE                                         r  U4/G_out_reg[0]/C
                         clock pessimism              0.480    18.906    
                         clock uncertainty           -0.352    18.554    
    SLICE_X64Y132        FDRE (Setup_fdre_C_D)        0.031    18.585    U4/G_out_reg[0]
  -------------------------------------------------------------------
                         required time                         18.585    
                         arrival time                         -13.797    
  -------------------------------------------------------------------
                         slack                                  4.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U3/row_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U3/row_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_clk_wiz_0 rise@0.000ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.355ns (65.624%)  route 0.186ns (34.376%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.655    -0.509    U3/clk_50mhz
    SLICE_X72Y49         FDCE                                         r  U3/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  U3/row_reg[3]/Q
                         net (fo=4, routed)           0.185    -0.182    U3/row_reg[3]
    SLICE_X72Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.137 r  U3/row[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.137    U3/row[0]_i_4_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.022 r  U3/row_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.022    U3/row_reg[0]_i_2_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.032 r  U3/row_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.032    U3/row_reg[4]_i_1_n_7
    SLICE_X72Y50         FDCE                                         r  U3/row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.868    -0.805    U3/clk_50mhz
    SLICE_X72Y50         FDCE                                         r  U3/row_reg[4]/C
                         clock pessimism              0.504    -0.301    
    SLICE_X72Y50         FDCE (Hold_fdce_C_D)         0.105    -0.196    U3/row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U3/row_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U3/row_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_clk_wiz_0 rise@0.000ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.294ns (44.222%)  route 0.371ns (55.778%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.596    -0.568    U3/clk_50mhz
    SLICE_X72Y52         FDCE                                         r  U3/row_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  U3/row_reg[13]/Q
                         net (fo=3, routed)           0.073    -0.354    U3/row_reg[13]
    SLICE_X73Y52         LUT4 (Prop_lut4_I3_O)        0.045    -0.309 r  U3/row[0]_i_10/O
                         net (fo=17, routed)          0.298    -0.011    U3/row[0]_i_10_n_0
    SLICE_X72Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.034 r  U3/row[0]_i_4/O
                         net (fo=1, routed)           0.000     0.034    U3/row[0]_i_4_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.097 r  U3/row_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.097    U3/row_reg[0]_i_2_n_4
    SLICE_X72Y49         FDCE                                         r  U3/row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.931    -0.742    U3/clk_50mhz
    SLICE_X72Y49         FDCE                                         r  U3/row_reg[3]/C
                         clock pessimism              0.504    -0.238    
    SLICE_X72Y49         FDCE (Hold_fdce_C_D)         0.105    -0.133    U3/row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U3/row_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U3/row_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_clk_wiz_0 rise@0.000ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.297ns (44.229%)  route 0.375ns (55.771%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.596    -0.568    U3/clk_50mhz
    SLICE_X72Y52         FDCE                                         r  U3/row_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  U3/row_reg[13]/Q
                         net (fo=3, routed)           0.073    -0.354    U3/row_reg[13]
    SLICE_X73Y52         LUT4 (Prop_lut4_I3_O)        0.045    -0.309 r  U3/row[0]_i_10/O
                         net (fo=17, routed)          0.302    -0.008    U3/row[0]_i_10_n_0
    SLICE_X72Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.037 r  U3/row[0]_i_5/O
                         net (fo=1, routed)           0.000     0.037    U3/row[0]_i_5_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.103 r  U3/row_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.103    U3/row_reg[0]_i_2_n_5
    SLICE_X72Y49         FDCE                                         r  U3/row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.931    -0.742    U3/clk_50mhz
    SLICE_X72Y49         FDCE                                         r  U3/row_reg[2]/C
                         clock pessimism              0.504    -0.238    
    SLICE_X72Y49         FDCE (Hold_fdce_C_D)         0.105    -0.133    U3/row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U3/line_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U3/line_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_clk_wiz_0 rise@0.000ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.190ns (50.007%)  route 0.190ns (49.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.654    -0.510    U3/clk_50mhz
    SLICE_X72Y46         FDCE                                         r  U3/line_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  U3/line_reg[9]/Q
                         net (fo=11, routed)          0.190    -0.179    U3/line_reg_n_0_[9]
    SLICE_X75Y47         LUT4 (Prop_lut4_I3_O)        0.049    -0.130 r  U3/line[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.130    U3/p_1_in[10]
    SLICE_X75Y47         FDCE                                         r  U3/line_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.931    -0.742    U3/clk_50mhz
    SLICE_X75Y47         FDCE                                         r  U3/line_reg[10]/C
                         clock pessimism              0.272    -0.471    
    SLICE_X75Y47         FDCE (Hold_fdce_C_D)         0.104    -0.367    U3/line_reg[10]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U4/line_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U4/line_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_clk_wiz_0 rise@0.000ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.119%)  route 0.178ns (48.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.555    -0.609    U4/clk_50mhz
    SLICE_X48Y133        FDCE                                         r  U4/line_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y133        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  U4/line_reg[7]/Q
                         net (fo=8, routed)           0.178    -0.290    U4/line[7]
    SLICE_X51Y133        LUT5 (Prop_lut5_I2_O)        0.045    -0.245 r  U4/line[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.245    U4/line[8]_i_1__0_n_0
    SLICE_X51Y133        FDCE                                         r  U4/line_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.822    -0.851    U4/clk_50mhz
    SLICE_X51Y133        FDCE                                         r  U4/line_reg[8]/C
                         clock pessimism              0.275    -0.576    
    SLICE_X51Y133        FDCE (Hold_fdce_C_D)         0.092    -0.484    U4/line_reg[8]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U3/row_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U3/row_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_clk_wiz_0 rise@0.000ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.366ns (66.309%)  route 0.186ns (33.691%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.655    -0.509    U3/clk_50mhz
    SLICE_X72Y49         FDCE                                         r  U3/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  U3/row_reg[3]/Q
                         net (fo=4, routed)           0.185    -0.182    U3/row_reg[3]
    SLICE_X72Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.137 r  U3/row[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.137    U3/row[0]_i_4_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.022 r  U3/row_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.022    U3/row_reg[0]_i_2_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.043 r  U3/row_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.043    U3/row_reg[4]_i_1_n_5
    SLICE_X72Y50         FDCE                                         r  U3/row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.868    -0.805    U3/clk_50mhz
    SLICE_X72Y50         FDCE                                         r  U3/row_reg[6]/C
                         clock pessimism              0.504    -0.301    
    SLICE_X72Y50         FDCE (Hold_fdce_C_D)         0.105    -0.196    U3/row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U4/line_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U4/line_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_clk_wiz_0 rise@0.000ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.190ns (49.396%)  route 0.195ns (50.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.554    -0.610    U4/clk_50mhz
    SLICE_X51Y133        FDCE                                         r  U4/line_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y133        FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  U4/line_reg[9]/Q
                         net (fo=6, routed)           0.195    -0.275    U4/line[9]
    SLICE_X48Y132        LUT4 (Prop_lut4_I1_O)        0.049    -0.226 r  U4/line[10]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.226    U4/line[10]_i_2__0_n_0
    SLICE_X48Y132        FDCE                                         r  U4/line_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.822    -0.850    U4/clk_50mhz
    SLICE_X48Y132        FDCE                                         r  U4/line_reg[10]/C
                         clock pessimism              0.275    -0.575    
    SLICE_X48Y132        FDCE (Hold_fdce_C_D)         0.107    -0.468    U4/line_reg[10]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U3/line_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U3/line_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_clk_wiz_0 rise@0.000ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.635    -0.529    U3/clk_50mhz
    SLICE_X71Y47         FDCE                                         r  U3/line_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  U3/line_reg[1]/Q
                         net (fo=7, routed)           0.168    -0.219    U3/line_reg_n_0_[1]
    SLICE_X71Y47         LUT3 (Prop_lut3_I2_O)        0.042    -0.177 r  U3/line[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    U3/p_1_in[1]
    SLICE_X71Y47         FDCE                                         r  U3/line_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.911    -0.762    U3/clk_50mhz
    SLICE_X71Y47         FDCE                                         r  U3/line_reg[1]/C
                         clock pessimism              0.234    -0.529    
    SLICE_X71Y47         FDCE (Hold_fdce_C_D)         0.105    -0.424    U3/line_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U3/line_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U3/line_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_clk_wiz_0 rise@0.000ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.171%)  route 0.171ns (47.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.655    -0.509    U3/clk_50mhz
    SLICE_X72Y47         FDCE                                         r  U3/line_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  U3/line_reg[4]/Q
                         net (fo=11, routed)          0.171    -0.197    U3/line_reg_n_0_[4]
    SLICE_X72Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.152 r  U3/line[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    U3/p_1_in[7]
    SLICE_X72Y46         FDCE                                         r  U3/line_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.930    -0.743    U3/clk_50mhz
    SLICE_X72Y46         FDCE                                         r  U3/line_reg[7]/C
                         clock pessimism              0.250    -0.494    
    SLICE_X72Y46         FDCE (Hold_fdce_C_D)         0.091    -0.403    U3/line_reg[7]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U5/line_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Destination:            U5/line_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz_clk_wiz_0  {rise@0.000ns fall@9.979ns period=19.958ns})
  Path Group:             clk_50mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_clk_wiz_0 rise@0.000ns - clk_50mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.595    -0.569    U5/clk_50mhz
    SLICE_X4Y110         FDCE                                         r  U5/line_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  U5/line_reg[5]/Q
                         net (fo=9, routed)           0.185    -0.243    U5/line_reg_n_0_[5]
    SLICE_X4Y110         LUT5 (Prop_lut5_I2_O)        0.042    -0.201 r  U5/line[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.201    U5/line[6]_i_1__1_n_0
    SLICE_X4Y110         FDCE                                         r  U5/line_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_50mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout2_buf/O
                         net (fo=111, routed)         0.866    -0.807    U5/clk_50mhz
    SLICE_X4Y110         FDCE                                         r  U5/line_reg[6]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X4Y110         FDCE (Hold_fdce_C_D)         0.107    -0.462    U5/line_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50mhz_clk_wiz_0
Waveform(ns):       { 0.000 9.979 }
Period(ns):         19.958
Sources:            { U0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         19.958      17.803     BUFGCTRL_X0Y16   U0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         19.958      18.709     MMCME2_ADV_X1Y2  U0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         19.958      18.958     SLICE_X63Y65     U3/dpra_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.958      18.958     SLICE_X73Y51     U3/dpra_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.958      18.958     SLICE_X73Y48     U3/dpra_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.958      18.958     SLICE_X72Y48     U3/dpra_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.958      18.958     SLICE_X72Y48     U3/dpra_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.958      18.958     SLICE_X73Y51     U3/dpra_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.958      18.958     SLICE_X73Y51     U3/dpra_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.958      18.958     SLICE_X64Y66     U3/dpra_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       19.958      193.402    MMCME2_ADV_X1Y2  U0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X73Y51     U3/dpra_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X73Y48     U3/dpra_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X72Y48     U3/dpra_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X72Y48     U3/dpra_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X73Y51     U3/dpra_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X73Y51     U3/dpra_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X73Y48     U3/dpra_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X72Y47     U3/line_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X72Y47     U3/line_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X72Y47     U3/line_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X63Y65     U3/dpra_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X63Y65     U3/dpra_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X73Y48     U3/dpra_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X72Y48     U3/dpra_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X72Y48     U3/dpra_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X64Y66     U3/dpra_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X64Y66     U3/dpra_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X64Y66     U3/dpra_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X63Y67     U3/dpra_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         9.979       9.479      SLICE_X63Y67     U3/dpra_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5mhz_clk_wiz_0
  To Clock:  clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.653ns  (required time - arrival time)
  Source:                 U1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5mhz_clk_wiz_0 rise@200.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.952ns (21.617%)  route 3.452ns (78.383%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 198.498 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.639    -0.901    U1/clk_5mhz
    SLICE_X41Y95         FDRE                                         r  U1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  U1/cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.430    U1/cnt_reg[5]
    SLICE_X40Y94         LUT6 (Prop_lut6_I4_O)        0.124     0.554 r  U1/cnt[0]_i_8/O
                         net (fo=1, routed)           0.811     1.365    U1/cnt[0]_i_8_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.489 r  U1/cnt[0]_i_6/O
                         net (fo=1, routed)           0.303     1.792    U1/cnt[0]_i_6_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  U1/cnt[0]_i_3/O
                         net (fo=2, routed)           0.648     2.565    U1/cnt[0]_i_3_n_0
    SLICE_X40Y98         LUT5 (Prop_lut5_I4_O)        0.124     2.689 r  U1/cnt[0]_i_1/O
                         net (fo=23, routed)          0.815     3.503    U1/clk_out0
    SLICE_X41Y94         FDRE                                         r  U1/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.518   198.498    U1/clk_5mhz
    SLICE_X41Y94         FDRE                                         r  U1/cnt_reg[0]/C
                         clock pessimism              0.576   199.074    
                         clock uncertainty           -0.489   198.585    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429   198.156    U1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.156    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                194.653    

Slack (MET) :             194.653ns  (required time - arrival time)
  Source:                 U1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5mhz_clk_wiz_0 rise@200.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.952ns (21.617%)  route 3.452ns (78.383%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 198.498 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.639    -0.901    U1/clk_5mhz
    SLICE_X41Y95         FDRE                                         r  U1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  U1/cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.430    U1/cnt_reg[5]
    SLICE_X40Y94         LUT6 (Prop_lut6_I4_O)        0.124     0.554 r  U1/cnt[0]_i_8/O
                         net (fo=1, routed)           0.811     1.365    U1/cnt[0]_i_8_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.489 r  U1/cnt[0]_i_6/O
                         net (fo=1, routed)           0.303     1.792    U1/cnt[0]_i_6_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  U1/cnt[0]_i_3/O
                         net (fo=2, routed)           0.648     2.565    U1/cnt[0]_i_3_n_0
    SLICE_X40Y98         LUT5 (Prop_lut5_I4_O)        0.124     2.689 r  U1/cnt[0]_i_1/O
                         net (fo=23, routed)          0.815     3.503    U1/clk_out0
    SLICE_X41Y94         FDRE                                         r  U1/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.518   198.498    U1/clk_5mhz
    SLICE_X41Y94         FDRE                                         r  U1/cnt_reg[1]/C
                         clock pessimism              0.576   199.074    
                         clock uncertainty           -0.489   198.585    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429   198.156    U1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.156    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                194.653    

Slack (MET) :             194.653ns  (required time - arrival time)
  Source:                 U1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5mhz_clk_wiz_0 rise@200.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.952ns (21.617%)  route 3.452ns (78.383%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 198.498 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.639    -0.901    U1/clk_5mhz
    SLICE_X41Y95         FDRE                                         r  U1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  U1/cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.430    U1/cnt_reg[5]
    SLICE_X40Y94         LUT6 (Prop_lut6_I4_O)        0.124     0.554 r  U1/cnt[0]_i_8/O
                         net (fo=1, routed)           0.811     1.365    U1/cnt[0]_i_8_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.489 r  U1/cnt[0]_i_6/O
                         net (fo=1, routed)           0.303     1.792    U1/cnt[0]_i_6_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  U1/cnt[0]_i_3/O
                         net (fo=2, routed)           0.648     2.565    U1/cnt[0]_i_3_n_0
    SLICE_X40Y98         LUT5 (Prop_lut5_I4_O)        0.124     2.689 r  U1/cnt[0]_i_1/O
                         net (fo=23, routed)          0.815     3.503    U1/clk_out0
    SLICE_X41Y94         FDRE                                         r  U1/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.518   198.498    U1/clk_5mhz
    SLICE_X41Y94         FDRE                                         r  U1/cnt_reg[2]/C
                         clock pessimism              0.576   199.074    
                         clock uncertainty           -0.489   198.585    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429   198.156    U1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.156    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                194.653    

Slack (MET) :             194.653ns  (required time - arrival time)
  Source:                 U1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5mhz_clk_wiz_0 rise@200.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.952ns (21.617%)  route 3.452ns (78.383%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 198.498 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.639    -0.901    U1/clk_5mhz
    SLICE_X41Y95         FDRE                                         r  U1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  U1/cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.430    U1/cnt_reg[5]
    SLICE_X40Y94         LUT6 (Prop_lut6_I4_O)        0.124     0.554 r  U1/cnt[0]_i_8/O
                         net (fo=1, routed)           0.811     1.365    U1/cnt[0]_i_8_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.489 r  U1/cnt[0]_i_6/O
                         net (fo=1, routed)           0.303     1.792    U1/cnt[0]_i_6_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  U1/cnt[0]_i_3/O
                         net (fo=2, routed)           0.648     2.565    U1/cnt[0]_i_3_n_0
    SLICE_X40Y98         LUT5 (Prop_lut5_I4_O)        0.124     2.689 r  U1/cnt[0]_i_1/O
                         net (fo=23, routed)          0.815     3.503    U1/clk_out0
    SLICE_X41Y94         FDRE                                         r  U1/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.518   198.498    U1/clk_5mhz
    SLICE_X41Y94         FDRE                                         r  U1/cnt_reg[3]/C
                         clock pessimism              0.576   199.074    
                         clock uncertainty           -0.489   198.585    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429   198.156    U1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.156    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                194.653    

Slack (MET) :             194.677ns  (required time - arrival time)
  Source:                 U1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5mhz_clk_wiz_0 rise@200.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.952ns (21.731%)  route 3.429ns (78.269%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 198.499 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.639    -0.901    U1/clk_5mhz
    SLICE_X41Y95         FDRE                                         r  U1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  U1/cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.430    U1/cnt_reg[5]
    SLICE_X40Y94         LUT6 (Prop_lut6_I4_O)        0.124     0.554 r  U1/cnt[0]_i_8/O
                         net (fo=1, routed)           0.811     1.365    U1/cnt[0]_i_8_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.489 r  U1/cnt[0]_i_6/O
                         net (fo=1, routed)           0.303     1.792    U1/cnt[0]_i_6_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  U1/cnt[0]_i_3/O
                         net (fo=2, routed)           0.648     2.565    U1/cnt[0]_i_3_n_0
    SLICE_X40Y98         LUT5 (Prop_lut5_I4_O)        0.124     2.689 r  U1/cnt[0]_i_1/O
                         net (fo=23, routed)          0.792     3.480    U1/clk_out0
    SLICE_X41Y99         FDRE                                         r  U1/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.519   198.499    U1/clk_5mhz
    SLICE_X41Y99         FDRE                                         r  U1/cnt_reg[20]/C
                         clock pessimism              0.576   199.075    
                         clock uncertainty           -0.489   198.586    
    SLICE_X41Y99         FDRE (Setup_fdre_C_R)       -0.429   198.157    U1/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.157    
                         arrival time                          -3.480    
  -------------------------------------------------------------------
                         slack                                194.677    

Slack (MET) :             194.677ns  (required time - arrival time)
  Source:                 U1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5mhz_clk_wiz_0 rise@200.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.952ns (21.731%)  route 3.429ns (78.269%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 198.499 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.639    -0.901    U1/clk_5mhz
    SLICE_X41Y95         FDRE                                         r  U1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  U1/cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.430    U1/cnt_reg[5]
    SLICE_X40Y94         LUT6 (Prop_lut6_I4_O)        0.124     0.554 r  U1/cnt[0]_i_8/O
                         net (fo=1, routed)           0.811     1.365    U1/cnt[0]_i_8_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.489 r  U1/cnt[0]_i_6/O
                         net (fo=1, routed)           0.303     1.792    U1/cnt[0]_i_6_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  U1/cnt[0]_i_3/O
                         net (fo=2, routed)           0.648     2.565    U1/cnt[0]_i_3_n_0
    SLICE_X40Y98         LUT5 (Prop_lut5_I4_O)        0.124     2.689 r  U1/cnt[0]_i_1/O
                         net (fo=23, routed)          0.792     3.480    U1/clk_out0
    SLICE_X41Y99         FDRE                                         r  U1/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.519   198.499    U1/clk_5mhz
    SLICE_X41Y99         FDRE                                         r  U1/cnt_reg[21]/C
                         clock pessimism              0.576   199.075    
                         clock uncertainty           -0.489   198.586    
    SLICE_X41Y99         FDRE (Setup_fdre_C_R)       -0.429   198.157    U1/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.157    
                         arrival time                          -3.480    
  -------------------------------------------------------------------
                         slack                                194.677    

Slack (MET) :             194.677ns  (required time - arrival time)
  Source:                 U1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5mhz_clk_wiz_0 rise@200.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.952ns (21.731%)  route 3.429ns (78.269%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 198.499 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.639    -0.901    U1/clk_5mhz
    SLICE_X41Y95         FDRE                                         r  U1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  U1/cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.430    U1/cnt_reg[5]
    SLICE_X40Y94         LUT6 (Prop_lut6_I4_O)        0.124     0.554 r  U1/cnt[0]_i_8/O
                         net (fo=1, routed)           0.811     1.365    U1/cnt[0]_i_8_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.489 r  U1/cnt[0]_i_6/O
                         net (fo=1, routed)           0.303     1.792    U1/cnt[0]_i_6_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  U1/cnt[0]_i_3/O
                         net (fo=2, routed)           0.648     2.565    U1/cnt[0]_i_3_n_0
    SLICE_X40Y98         LUT5 (Prop_lut5_I4_O)        0.124     2.689 r  U1/cnt[0]_i_1/O
                         net (fo=23, routed)          0.792     3.480    U1/clk_out0
    SLICE_X41Y99         FDRE                                         r  U1/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.519   198.499    U1/clk_5mhz
    SLICE_X41Y99         FDRE                                         r  U1/cnt_reg[22]/C
                         clock pessimism              0.576   199.075    
                         clock uncertainty           -0.489   198.586    
    SLICE_X41Y99         FDRE (Setup_fdre_C_R)       -0.429   198.157    U1/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.157    
                         arrival time                          -3.480    
  -------------------------------------------------------------------
                         slack                                194.677    

Slack (MET) :             194.815ns  (required time - arrival time)
  Source:                 U1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5mhz_clk_wiz_0 rise@200.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.952ns (22.440%)  route 3.290ns (77.560%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 198.499 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.639    -0.901    U1/clk_5mhz
    SLICE_X41Y95         FDRE                                         r  U1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  U1/cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.430    U1/cnt_reg[5]
    SLICE_X40Y94         LUT6 (Prop_lut6_I4_O)        0.124     0.554 r  U1/cnt[0]_i_8/O
                         net (fo=1, routed)           0.811     1.365    U1/cnt[0]_i_8_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.489 r  U1/cnt[0]_i_6/O
                         net (fo=1, routed)           0.303     1.792    U1/cnt[0]_i_6_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  U1/cnt[0]_i_3/O
                         net (fo=2, routed)           0.648     2.565    U1/cnt[0]_i_3_n_0
    SLICE_X40Y98         LUT5 (Prop_lut5_I4_O)        0.124     2.689 r  U1/cnt[0]_i_1/O
                         net (fo=23, routed)          0.653     3.342    U1/clk_out0
    SLICE_X41Y98         FDRE                                         r  U1/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.519   198.499    U1/clk_5mhz
    SLICE_X41Y98         FDRE                                         r  U1/cnt_reg[16]/C
                         clock pessimism              0.576   199.075    
                         clock uncertainty           -0.489   198.586    
    SLICE_X41Y98         FDRE (Setup_fdre_C_R)       -0.429   198.157    U1/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.157    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                194.815    

Slack (MET) :             194.815ns  (required time - arrival time)
  Source:                 U1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5mhz_clk_wiz_0 rise@200.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.952ns (22.440%)  route 3.290ns (77.560%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 198.499 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.639    -0.901    U1/clk_5mhz
    SLICE_X41Y95         FDRE                                         r  U1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  U1/cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.430    U1/cnt_reg[5]
    SLICE_X40Y94         LUT6 (Prop_lut6_I4_O)        0.124     0.554 r  U1/cnt[0]_i_8/O
                         net (fo=1, routed)           0.811     1.365    U1/cnt[0]_i_8_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.489 r  U1/cnt[0]_i_6/O
                         net (fo=1, routed)           0.303     1.792    U1/cnt[0]_i_6_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  U1/cnt[0]_i_3/O
                         net (fo=2, routed)           0.648     2.565    U1/cnt[0]_i_3_n_0
    SLICE_X40Y98         LUT5 (Prop_lut5_I4_O)        0.124     2.689 r  U1/cnt[0]_i_1/O
                         net (fo=23, routed)          0.653     3.342    U1/clk_out0
    SLICE_X41Y98         FDRE                                         r  U1/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.519   198.499    U1/clk_5mhz
    SLICE_X41Y98         FDRE                                         r  U1/cnt_reg[17]/C
                         clock pessimism              0.576   199.075    
                         clock uncertainty           -0.489   198.586    
    SLICE_X41Y98         FDRE (Setup_fdre_C_R)       -0.429   198.157    U1/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.157    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                194.815    

Slack (MET) :             194.815ns  (required time - arrival time)
  Source:                 U1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5mhz_clk_wiz_0 rise@200.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.952ns (22.440%)  route 3.290ns (77.560%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 198.499 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.639    -0.901    U1/clk_5mhz
    SLICE_X41Y95         FDRE                                         r  U1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  U1/cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.430    U1/cnt_reg[5]
    SLICE_X40Y94         LUT6 (Prop_lut6_I4_O)        0.124     0.554 r  U1/cnt[0]_i_8/O
                         net (fo=1, routed)           0.811     1.365    U1/cnt[0]_i_8_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124     1.489 r  U1/cnt[0]_i_6/O
                         net (fo=1, routed)           0.303     1.792    U1/cnt[0]_i_6_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.916 r  U1/cnt[0]_i_3/O
                         net (fo=2, routed)           0.648     2.565    U1/cnt[0]_i_3_n_0
    SLICE_X40Y98         LUT5 (Prop_lut5_I4_O)        0.124     2.689 r  U1/cnt[0]_i_1/O
                         net (fo=23, routed)          0.653     3.342    U1/clk_out0
    SLICE_X41Y98         FDRE                                         r  U1/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.519   198.499    U1/clk_5mhz
    SLICE_X41Y98         FDRE                                         r  U1/cnt_reg[18]/C
                         clock pessimism              0.576   199.075    
                         clock uncertainty           -0.489   198.586    
    SLICE_X41Y98         FDRE (Setup_fdre_C_R)       -0.429   198.157    U1/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.157    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                194.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U1/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5mhz_clk_wiz_0 rise@0.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.569    -0.595    U1/clk_5mhz
    SLICE_X41Y98         FDRE                                         r  U1/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  U1/cnt_reg[16]/Q
                         net (fo=3, routed)           0.120    -0.334    U1/cnt_reg[16]
    SLICE_X40Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.289 r  U1/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.289    U1/clk_out_i_1_n_0
    SLICE_X40Y98         FDRE                                         r  U1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.841    -0.832    U1/clk_5mhz
    SLICE_X40Y98         FDRE                                         r  U1/clk_out_reg/C
                         clock pessimism              0.250    -0.582    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.091    -0.491    U1/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5mhz_clk_wiz_0 rise@0.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.568    -0.596    U1/clk_5mhz
    SLICE_X41Y94         FDRE                                         r  U1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  U1/cnt_reg[3]/Q
                         net (fo=2, routed)           0.117    -0.338    U1/cnt_reg[3]
    SLICE_X41Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  U1/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.230    U1/cnt_reg[0]_i_2_n_4
    SLICE_X41Y94         FDRE                                         r  U1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.840    -0.833    U1/clk_5mhz
    SLICE_X41Y94         FDRE                                         r  U1/cnt_reg[3]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.105    -0.491    U1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U1/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5mhz_clk_wiz_0 rise@0.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.568    -0.596    U1/clk_5mhz
    SLICE_X41Y96         FDRE                                         r  U1/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  U1/cnt_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.335    U1/cnt_reg[11]
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  U1/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    U1/cnt_reg[8]_i_1_n_4
    SLICE_X41Y96         FDRE                                         r  U1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.840    -0.833    U1/clk_5mhz
    SLICE_X41Y96         FDRE                                         r  U1/cnt_reg[11]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.105    -0.491    U1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U1/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5mhz_clk_wiz_0 rise@0.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.568    -0.596    U1/clk_5mhz
    SLICE_X41Y95         FDRE                                         r  U1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  U1/cnt_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.335    U1/cnt_reg[7]
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  U1/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    U1/cnt_reg[4]_i_1_n_4
    SLICE_X41Y95         FDRE                                         r  U1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.840    -0.833    U1/clk_5mhz
    SLICE_X41Y95         FDRE                                         r  U1/cnt_reg[7]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.105    -0.491    U1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U1/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5mhz_clk_wiz_0 rise@0.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.568    -0.596    U1/clk_5mhz
    SLICE_X41Y96         FDRE                                         r  U1/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  U1/cnt_reg[8]/Q
                         net (fo=2, routed)           0.114    -0.341    U1/cnt_reg[8]
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.226 r  U1/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.226    U1/cnt_reg[8]_i_1_n_7
    SLICE_X41Y96         FDRE                                         r  U1/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.840    -0.833    U1/clk_5mhz
    SLICE_X41Y96         FDRE                                         r  U1/cnt_reg[8]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.105    -0.491    U1/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U1/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5mhz_clk_wiz_0 rise@0.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.569    -0.595    U1/clk_5mhz
    SLICE_X41Y97         FDRE                                         r  U1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  U1/cnt_reg[12]/Q
                         net (fo=2, routed)           0.116    -0.338    U1/cnt_reg[12]
    SLICE_X41Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.223 r  U1/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.223    U1/cnt_reg[12]_i_1_n_7
    SLICE_X41Y97         FDRE                                         r  U1/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.841    -0.832    U1/clk_5mhz
    SLICE_X41Y97         FDRE                                         r  U1/cnt_reg[12]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X41Y97         FDRE (Hold_fdre_C_D)         0.105    -0.490    U1/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5mhz_clk_wiz_0 rise@0.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.568    -0.596    U1/clk_5mhz
    SLICE_X41Y94         FDRE                                         r  U1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  U1/cnt_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.335    U1/cnt_reg[2]
    SLICE_X41Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.224 r  U1/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.224    U1/cnt_reg[0]_i_2_n_5
    SLICE_X41Y94         FDRE                                         r  U1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.840    -0.833    U1/clk_5mhz
    SLICE_X41Y94         FDRE                                         r  U1/cnt_reg[2]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.105    -0.491    U1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U1/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5mhz_clk_wiz_0 rise@0.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.568    -0.596    U1/clk_5mhz
    SLICE_X41Y95         FDRE                                         r  U1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  U1/cnt_reg[4]/Q
                         net (fo=2, routed)           0.117    -0.338    U1/cnt_reg[4]
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.223 r  U1/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.223    U1/cnt_reg[4]_i_1_n_7
    SLICE_X41Y95         FDRE                                         r  U1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.840    -0.833    U1/clk_5mhz
    SLICE_X41Y95         FDRE                                         r  U1/cnt_reg[4]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.105    -0.491    U1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U1/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5mhz_clk_wiz_0 rise@0.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.569    -0.595    U1/clk_5mhz
    SLICE_X41Y99         FDRE                                         r  U1/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  U1/cnt_reg[20]/Q
                         net (fo=2, routed)           0.117    -0.337    U1/cnt_reg[20]
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.222 r  U1/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.222    U1/cnt_reg[20]_i_1_n_7
    SLICE_X41Y99         FDRE                                         r  U1/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.841    -0.832    U1/clk_5mhz
    SLICE_X41Y99         FDRE                                         r  U1/cnt_reg[20]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.105    -0.490    U1/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U1/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5mhz_clk_wiz_0 rise@0.000ns - clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.568    -0.596    U1/clk_5mhz
    SLICE_X41Y96         FDRE                                         r  U1/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  U1/cnt_reg[10]/Q
                         net (fo=2, routed)           0.122    -0.334    U1/cnt_reg[10]
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.223 r  U1/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.223    U1/cnt_reg[8]_i_1_n_5
    SLICE_X41Y96         FDRE                                         r  U1/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U0/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U0/inst/clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.840    -0.833    U1/clk_5mhz
    SLICE_X41Y96         FDRE                                         r  U1/cnt_reg[10]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.105    -0.491    U1/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y17   U0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X40Y98     U1/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X41Y94     U1/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X41Y96     U1/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X41Y96     U1/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X41Y97     U1/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X41Y97     U1/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X41Y97     U1/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X41Y97     U1/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y98     U1/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y97     U1/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y97     U1/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y97     U1/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y97     U1/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y98     U1/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y98     U1/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y98     U1/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y98     U1/cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y99     U1/cnt_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y98     U1/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y94     U1/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y96     U1/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y96     U1/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y97     U1/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y97     U1/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y97     U1/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y97     U1/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y98     U1/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y98     U1/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { U0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y18   U0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  U0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  U0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y2  U0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  U0/inst/mmcm_adv_inst/CLKFBOUT



