#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov 14 10:15:10 2023
# Process ID: 10404
# Current directory: C:/Users/Miles/Desktop/Interface_Technology/Verilog_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32832 C:\Users\Miles\Desktop\Interface_Technology\Verilog_1\project_2.xpr
# Log file: C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/vivado.log
# Journal file: C:/Users/Miles/Desktop/Interface_Technology/Verilog_1\vivado.jou
# Running On: Chenxuan-RazerBlade, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16540 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.xpr
update_compile_order -fileset sources_1
add_files -scan_for_includes {C:/Users/Miles/Desktop/Interface_Technology/lab_src/spi/simple_spi_top.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/spi/fifo4.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/spi/wb_spi_wrapper.v}
import_files {C:/Users/Miles/Desktop/Interface_Technology/lab_src/spi/simple_spi_top.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/spi/fifo4.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/spi/wb_spi_wrapper.v}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
set_property location {4 1577 264} [get_bd_cells wb_gpio_wrapper_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.1 axi_iic_0
endgroup
create_bd_cell -type module -reference wb_spi_wrapper wb_spi_wrapper_0
connect_bd_net [get_bd_ports clk_0] [get_bd_pins wb_spi_wrapper_0/wb_clk_i]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins wb_spi_wrapper_0/wb_rst_i]
set_property location {4 1629 913} [get_bd_cells wb_spi_wrapper_0]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_spi_accel_adr_o] [get_bd_pins wb_spi_wrapper_0/wb_adr_i]
connect_bd_net [get_bd_pins wb_spi_wrapper_0/wb_we_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_spi_accel_we_o]
connect_bd_net [get_bd_pins wb_spi_wrapper_0/wb_dat_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_spi_accel_dat_o]
connect_bd_net [get_bd_pins wb_spi_wrapper_0/wb_sel_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_spi_accel_sel_o]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_spi_accel_cyc_o] [get_bd_pins wb_spi_wrapper_0/wb_cyc_i]
connect_bd_net [get_bd_pins wb_spi_wrapper_0/wb_stb_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_spi_accel_stb_o]
connect_bd_net [get_bd_pins wb_spi_wrapper_0/wb_dat_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i]
connect_bd_net [get_bd_pins wb_spi_wrapper_0/wb_ack_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i]
startgroup
set_property CONFIG.NUM_MI {4} [get_bd_cells axi_interconnect_0]
endgroup
set_property location {2 403 1063} [get_bd_cells axi_iic_0]
set_property location {4 1650 -81} [get_bd_cells wb_gpio_wrapper_0]
set_property location {4 1668 232} [get_bd_cells wb_uart_wrapper_0]
set_property location {4 1626 551} [get_bd_cells wb_spi_wrapper_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M03_AXI] [get_bd_intf_pins axi_iic_0/S_AXI]
startgroup
make_bd_pins_external  [get_bd_pins wb_spi_wrapper_0/o_accel_sclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wb_spi_wrapper_0/o_accel_cs_n]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wb_spi_wrapper_0/o_accel_mosi]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wb_spi_wrapper_0/i_accel_miso]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_iic_0/IIC]
endgroup
set_property name temp [get_bd_intf_ports IIC_0]
set_property name temp_sensor [get_bd_intf_ports temp]
connect_bd_net [get_bd_pins xlconcat_0/In5] [get_bd_pins axi_iic_0/gpo]
undo
connect_bd_net [get_bd_pins axi_iic_0/iic2intc_irpt] [get_bd_pins xlconcat_0/In5]
connect_bd_net [get_bd_pins wb_spi_wrapper_0/spi_irq] [get_bd_pins xlconcat_0/In4]
assign_bd_address -target_address_space /axi2wb_intcon_wrapper_0/o_user_axi4 [get_bd_addr_segs axi_iic_0/S_AXI/Reg] -force
set_property offset 0x80160000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_axi_iic_0_Reg}]
save_bd_design
update_compile_order -fileset sources_1
validate_bd_design
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_iic_0/s_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_iic_0/s_axi_aresetn]
save_bd_design
validate_bd_design
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/M03_ACLK]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/M03_ARESETN]
validate_bd_design
generate_target all [get_files  C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_xbar_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_axi_iic_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_wb_spi_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_auto_ds_0_synth_1 swerv_soc_auto_pc_0_synth_1 swerv_soc_axi_iic_0_0_synth_1 swerv_soc_wb_spi_wrapper_0_0_synth_1 swerv_soc_xbar_0_synth_1 -jobs 16
wait_on_run swerv_soc_auto_ds_0_synth_1
wait_on_run swerv_soc_auto_pc_0_synth_1
wait_on_run swerv_soc_axi_iic_0_0_synth_1
wait_on_run swerv_soc_wb_spi_wrapper_0_0_synth_1
wait_on_run swerv_soc_xbar_0_synth_1
export_simulation -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files -ipstatic_source_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property name o_accel_sclk [get_bd_ports o_accel_sclk_0]
set_property name o_accel_cs_n [get_bd_ports o_accel_cs_n_0]
set_property name o_accel_mosi [get_bd_ports o_accel_mosi_0]
set_property name i_accel_miso [get_bd_ports i_accel_miso_0]
save_bd_design
validate_bd_design
generate_target all [get_files  C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_auto_ds_0_synth_1 swerv_soc_auto_pc_0_synth_1 -jobs 16
wait_on_run swerv_soc_auto_ds_0_synth_1
wait_on_run swerv_soc_auto_pc_0_synth_1
export_simulation -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files -ipstatic_source_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_bd_design {C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
add_files -scan_for_includes {C:/Users/Miles/Desktop/Interface_Technology/lab_src/ptc/ptc_defines.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/ptc/ptc_top.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/ptc/ptc_wrapper.v}
import_files {C:/Users/Miles/Desktop/Interface_Technology/lab_src/ptc/ptc_defines.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/ptc/ptc_top.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/ptc/ptc_wrapper.v}
update_compile_order -fileset sources_1
set_property location {4 1672 800} [get_bd_cells wb_spi_wrapper_0]
create_bd_cell -type module -reference ptc_wrapper ptc_wrapper_0
set_property location {4 1698 512} [get_bd_cells ptc_wrapper_0]
set_property location {4 1698 537} [get_bd_cells ptc_wrapper_0]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins ptc_wrapper_0/wb_clk_i]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins ptc_wrapper_0/wb_rst_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_cyc_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_cyc_o]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_adr_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_adr_o]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_dat_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_dat_o]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_sel_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_sel_o]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_we_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_we_o]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_stb_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_stb_o]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_dat_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_dat_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_ack_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_ack_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_err_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_err_i]
connect_bd_net [get_bd_pins syscon_wrapper_0/ptc_irq] [get_bd_pins ptc_wrapper_0/wb_inta_o]
validate_bd_design
generate_target all [get_files  C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_ptc_wrapper_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_auto_ds_0_synth_1 swerv_soc_auto_pc_0_synth_1 swerv_soc_ptc_wrapper_0_0_synth_1 -jobs 16
wait_on_run swerv_soc_auto_ds_0_synth_1
wait_on_run swerv_soc_auto_pc_0_synth_1
wait_on_run swerv_soc_ptc_wrapper_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files -ipstatic_source_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_ptc_wrapper_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_auto_ds_0_synth_1 swerv_soc_auto_pc_0_synth_1 swerv_soc_ptc_wrapper_0_0_synth_1 -jobs 16
wait_on_run swerv_soc_auto_ds_0_synth_1
wait_on_run swerv_soc_auto_pc_0_synth_1
wait_on_run swerv_soc_ptc_wrapper_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files -ipstatic_source_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property location {4 1700 498} [get_bd_cells ptc_wrapper_0]
reset_run impl_1
delete_bd_objs [get_bd_nets Display_0_Digits_Bits]
delete_bd_objs [get_bd_nets Display_0_AN]
connect_bd_net [get_bd_ports AN] [get_bd_pins syscon_wrapper_0/AN]
connect_bd_net [get_bd_ports Digits_Bits] [get_bd_pins syscon_wrapper_0/Digits_Bits]
save_bd_design
validate_bd_design
generate_target all [get_files  C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_auto_ds_0_synth_1 swerv_soc_auto_pc_0_synth_1 -jobs 16
wait_on_run swerv_soc_auto_ds_0_synth_1
wait_on_run swerv_soc_auto_pc_0_synth_1
export_simulation -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files -ipstatic_source_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
delete_bd_objs [get_bd_nets syscon_wrapper_0_Digits_Bits]
delete_bd_objs [get_bd_nets syscon_wrapper_0_AN]
connect_bd_net [get_bd_ports AN] [get_bd_pins Display_0/AN]
connect_bd_net [get_bd_ports Digits_Bits] [get_bd_pins Display_0/Digits_Bits]
validate_bd_design
save_bd_design
generate_target all [get_files  C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_auto_ds_0_synth_1 swerv_soc_auto_pc_0_synth_1 -jobs 16
wait_on_run swerv_soc_auto_ds_0_synth_1
wait_on_run swerv_soc_auto_pc_0_synth_1
export_simulation -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files -ipstatic_source_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
