Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon May 19 07:26:42 2025
| Host         : CCVDIAI3006 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RV32iPCPU_control_sets_placed.rpt
| Design       : RV32iPCPU
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |             473 |          182 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           12 |
| Yes          | No                    | Yes                    |             992 |          483 |
| Yes          | Yes                   | No                     |              71 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+------------------------------------+-----------------------------------+------------------+----------------+--------------+
|             Clock Signal             |            Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  _id_exe_/ID_EXE_inst_in_reg[4]_0[0] |                                    |                                   |                1 |              2 |         2.00 |
|  _if_id_/E[0]                        |                                    |                                   |                1 |              2 |         2.00 |
|  _if_id_/IF_ID_inst_in_reg[3]_0[0]   |                                    |                                   |                4 |              5 |         1.25 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_21[0] | rst_IBUF                          |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG                       | _if_id_/EXE_MEM_DatatoReg_reg[0]   |                                   |               12 |             32 |         2.67 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_0[0]  | rst_IBUF                          |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG                       | _mem_wb_/E[0]                      | rst_IBUF                          |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_16[0] | rst_IBUF                          |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_14[0] | rst_IBUF                          |               10 |             32 |         3.20 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_20[0] | rst_IBUF                          |               20 |             32 |         1.60 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_22[0] | rst_IBUF                          |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_23[0] | rst_IBUF                          |               19 |             32 |         1.68 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_26[0] | rst_IBUF                          |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_1[0]  | rst_IBUF                          |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_18[0] | rst_IBUF                          |               16 |             32 |         2.00 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_24[0] | rst_IBUF                          |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_15[0] | rst_IBUF                          |               13 |             32 |         2.46 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_12[0] | rst_IBUF                          |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_27[0] | rst_IBUF                          |               16 |             32 |         2.00 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_29[0] | rst_IBUF                          |               22 |             32 |         1.45 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_3[0]  | rst_IBUF                          |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_4[0]  | rst_IBUF                          |               19 |             32 |         1.68 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_11[0] | rst_IBUF                          |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_2[0]  | rst_IBUF                          |               10 |             32 |         3.20 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_6[0]  | rst_IBUF                          |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_17[0] | rst_IBUF                          |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_8[0]  | rst_IBUF                          |               10 |             32 |         3.20 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_19[0] | rst_IBUF                          |               12 |             32 |         2.67 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_7[0]  | rst_IBUF                          |               21 |             32 |         1.52 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_9[0]  | rst_IBUF                          |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_13[0] | rst_IBUF                          |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_10[0] | rst_IBUF                          |               16 |             32 |         2.00 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_25[0] | rst_IBUF                          |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_28[0] | rst_IBUF                          |               23 |             32 |         1.39 |
| ~clk_IBUF_BUFG                       | _mem_wb_/MEM_WB_RegWrite_reg_5[0]  | rst_IBUF                          |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                       | _if_id_/EXE_MEM_DatatoReg_reg[0]   | _if_id_/IF_ID_inst_in[31]_i_1_n_0 |               24 |             71 |         2.96 |
|  clk_IBUF_BUFG                       |                                    | rst_IBUF                          |              182 |            473 |         2.60 |
+--------------------------------------+------------------------------------+-----------------------------------+------------------+----------------+--------------+


