

================================================================
== Vitis HLS Report for 'dense_relu_Pipeline_VITIS_LOOP_146_2'
================================================================
* Date:           Thu Dec 11 00:00:05 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ecg_cnn
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.277 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       36|       36|  0.360 us|  0.360 us|   34|   34|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_146_2  |       34|       34|         5|          2|          2|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.08>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_ln148 = alloca i32 1"   --->   Operation 8 'alloca' 'phi_ln148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%acc = alloca i32 1" [../ecg_cnn.cpp:145]   --->   Operation 9 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../ecg_cnn.cpp:146]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_15_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_15_val"   --->   Operation 11 'read' 'input_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_14_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_14_val"   --->   Operation 12 'read' 'input_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_13_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_13_val"   --->   Operation 13 'read' 'input_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_12_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_12_val"   --->   Operation 14 'read' 'input_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_11_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_11_val"   --->   Operation 15 'read' 'input_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_10_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_10_val"   --->   Operation 16 'read' 'input_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_9_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_9_val"   --->   Operation 17 'read' 'input_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_8_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_8_val"   --->   Operation 18 'read' 'input_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_7_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_7_val"   --->   Operation 19 'read' 'input_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_6_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_6_val"   --->   Operation 20 'read' 'input_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_5_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_5_val"   --->   Operation 21 'read' 'input_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_4_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_4_val"   --->   Operation 22 'read' 'input_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_3_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_3_val"   --->   Operation 23 'read' 'input_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_2_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_2_val"   --->   Operation 24 'read' 'input_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_1_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_1_val"   --->   Operation 25 'read' 'input_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_0_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_0_val"   --->   Operation 26 'read' 'input_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%u_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %u"   --->   Operation 27 'read' 'u_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln145_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln145"   --->   Operation 28 'read' 'sext_ln145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln145_cast = sext i8 %sext_ln145_read"   --->   Operation 29 'sext' 'sext_ln145_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln146 = store i5 0, i5 %i" [../ecg_cnn.cpp:146]   --->   Operation 30 'store' 'store_ln146' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln145 = store i12 %sext_ln145_cast, i12 %acc" [../ecg_cnn.cpp:145]   --->   Operation 31 'store' 'store_ln145' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 32 [1/1] (1.61ns)   --->   "%store_ln0 = store i12 0, i12 %phi_ln148"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body29"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [../ecg_cnn.cpp:146]   --->   Operation 34 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.86ns)   --->   "%icmp_ln146 = icmp_eq  i5 %i_2, i5 16" [../ecg_cnn.cpp:146]   --->   Operation 35 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.86ns)   --->   "%add_ln146 = add i5 %i_2, i5 1" [../ecg_cnn.cpp:146]   --->   Operation 36 'add' 'add_ln146' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %icmp_ln146, void %for.body29.split, void %for.end38.exitStub" [../ecg_cnn.cpp:146]   --->   Operation 37 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i5 %i_2" [../ecg_cnn.cpp:146]   --->   Operation 38 'trunc' 'trunc_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln146_1 = trunc i5 %i_2" [../ecg_cnn.cpp:146]   --->   Operation 39 'trunc' 'trunc_ln146_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i_2, i32 2, i32 3" [../ecg_cnn.cpp:145]   --->   Operation 40 'partselect' 'lshr_ln' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %u_read, i2 %lshr_ln" [../ecg_cnn.cpp:148]   --->   Operation 41 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i6 %tmp_1" [../ecg_cnn.cpp:148]   --->   Operation 42 'zext' 'zext_ln148' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%w_local_82_0_addr = getelementptr i12 %w_local_82_0, i64 0, i64 %zext_ln148" [../ecg_cnn.cpp:148]   --->   Operation 43 'getelementptr' 'w_local_82_0_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%w_local_82_1_addr = getelementptr i12 %w_local_82_1, i64 0, i64 %zext_ln148" [../ecg_cnn.cpp:148]   --->   Operation 44 'getelementptr' 'w_local_82_1_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%w_local_82_2_addr = getelementptr i12 %w_local_82_2, i64 0, i64 %zext_ln148" [../ecg_cnn.cpp:148]   --->   Operation 45 'getelementptr' 'w_local_82_2_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%w_local_82_3_addr = getelementptr i11 %w_local_82_3, i64 0, i64 %zext_ln148" [../ecg_cnn.cpp:148]   --->   Operation 46 'getelementptr' 'w_local_82_3_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.06ns)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.16i12.i12.i4, i4 0, i12 %input_0_val_read, i4 1, i12 %input_1_val_read, i4 2, i12 %input_2_val_read, i4 3, i12 %input_3_val_read, i4 4, i12 %input_4_val_read, i4 5, i12 %input_5_val_read, i4 6, i12 %input_6_val_read, i4 7, i12 %input_7_val_read, i4 8, i12 %input_8_val_read, i4 9, i12 %input_9_val_read, i4 10, i12 %input_10_val_read, i4 11, i12 %input_11_val_read, i4 12, i12 %input_12_val_read, i4 13, i12 %input_13_val_read, i4 14, i12 %input_14_val_read, i4 15, i12 %input_15_val_read, i12 0, i4 %trunc_ln146" [../ecg_cnn.cpp:148]   --->   Operation 47 'sparsemux' 'tmp' <Predicate = (!icmp_ln146)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [2/2] (2.15ns)   --->   "%w_local_82_0_load = load i6 %w_local_82_0_addr" [../ecg_cnn.cpp:148]   --->   Operation 48 'load' 'w_local_82_0_load' <Predicate = (!icmp_ln146)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_1 : Operation 49 [2/2] (2.15ns)   --->   "%w_local_82_1_load = load i6 %w_local_82_1_addr" [../ecg_cnn.cpp:148]   --->   Operation 49 'load' 'w_local_82_1_load' <Predicate = (!icmp_ln146)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_1 : Operation 50 [2/2] (2.15ns)   --->   "%w_local_82_2_load = load i6 %w_local_82_2_addr" [../ecg_cnn.cpp:148]   --->   Operation 50 'load' 'w_local_82_2_load' <Predicate = (!icmp_ln146)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_1 : Operation 51 [2/2] (2.15ns)   --->   "%w_local_82_3_load = load i6 %w_local_82_3_addr" [../ecg_cnn.cpp:148]   --->   Operation 51 'load' 'w_local_82_3_load' <Predicate = (!icmp_ln146)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_1 : Operation 52 [1/1] (1.61ns)   --->   "%store_ln146 = store i5 %add_ln146, i5 %i" [../ecg_cnn.cpp:146]   --->   Operation 52 'store' 'store_ln146' <Predicate = (!icmp_ln146)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 5.27>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln148 = sext i12 %tmp" [../ecg_cnn.cpp:148]   --->   Operation 53 'sext' 'sext_ln148' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 54 [1/2] ( I:2.15ns O:2.15ns )   --->   "%w_local_82_0_load = load i6 %w_local_82_0_addr" [../ecg_cnn.cpp:148]   --->   Operation 54 'load' 'w_local_82_0_load' <Predicate = (!icmp_ln146)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_2 : Operation 55 [1/2] ( I:2.15ns O:2.15ns )   --->   "%w_local_82_1_load = load i6 %w_local_82_1_addr" [../ecg_cnn.cpp:148]   --->   Operation 55 'load' 'w_local_82_1_load' <Predicate = (!icmp_ln146)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_2 : Operation 56 [1/2] ( I:2.15ns O:2.15ns )   --->   "%w_local_82_2_load = load i6 %w_local_82_2_addr" [../ecg_cnn.cpp:148]   --->   Operation 56 'load' 'w_local_82_2_load' <Predicate = (!icmp_ln146)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_2 : Operation 57 [1/2] ( I:2.15ns O:2.15ns )   --->   "%w_local_82_3_load = load i6 %w_local_82_3_addr" [../ecg_cnn.cpp:148]   --->   Operation 57 'load' 'w_local_82_3_load' <Predicate = (!icmp_ln146)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln148_2 = sext i11 %w_local_82_3_load" [../ecg_cnn.cpp:148]   --->   Operation 58 'sext' 'sext_ln148_2' <Predicate = (!icmp_ln146 & trunc_ln146_1 == 3)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.67ns)   --->   "%tmp_s = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.4i12.i12.i2, i2 0, i12 %w_local_82_0_load, i2 1, i12 %w_local_82_1_load, i2 2, i12 %w_local_82_2_load, i2 3, i12 %sext_ln148_2, i12 0, i2 %trunc_ln146_1" [../ecg_cnn.cpp:148]   --->   Operation 59 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln146)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln148_1 = sext i12 %tmp_s" [../ecg_cnn.cpp:148]   --->   Operation 60 'sext' 'sext_ln148_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 61 [3/3] (1.45ns) (grouped into DSP with root node add_ln148)   --->   "%mul_ln148 = mul i21 %sext_ln148_1, i21 %sext_ln148" [../ecg_cnn.cpp:148]   --->   Operation 61 'mul' 'mul_ln148' <Predicate = (!icmp_ln146)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.61>
ST_3 : Operation 62 [2/3] (1.45ns) (grouped into DSP with root node add_ln148)   --->   "%mul_ln148 = mul i21 %sext_ln148_1, i21 %sext_ln148" [../ecg_cnn.cpp:148]   --->   Operation 62 'mul' 'mul_ln148' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%phi_ln148_load = load i12 %phi_ln148"   --->   Operation 75 'load' 'phi_ln148_load' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %phi_ln148_out, i12 %phi_ln148_load"   --->   Operation 76 'write' 'write_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln146)> <Delay = 1.61>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%acc_load = load i12 %acc" [../ecg_cnn.cpp:148]   --->   Operation 63 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node add_ln148)   --->   "%mul_ln148 = mul i21 %sext_ln148_1, i21 %sext_ln148" [../ecg_cnn.cpp:148]   --->   Operation 64 'mul' 'mul_ln148' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i12.i9, i12 %acc_load, i9 0" [../ecg_cnn.cpp:148]   --->   Operation 65 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln148 = add i21 %shl_ln, i21 %mul_ln148" [../ecg_cnn.cpp:148]   --->   Operation 66 'add' 'add_ln148' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.71>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln147 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_5" [../ecg_cnn.cpp:147]   --->   Operation 67 'specpipeline' 'specpipeline_ln147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln145 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [../ecg_cnn.cpp:145]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../ecg_cnn.cpp:146]   --->   Operation 69 'specloopname' 'specloopname_ln146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln148 = add i21 %shl_ln, i21 %mul_ln148" [../ecg_cnn.cpp:148]   --->   Operation 70 'add' 'add_ln148' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%acc_1 = partselect i12 @_ssdm_op_PartSelect.i12.i21.i32.i32, i21 %add_ln148, i32 9, i32 20" [../ecg_cnn.cpp:148]   --->   Operation 71 'partselect' 'acc_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.61ns)   --->   "%store_ln145 = store i12 %acc_1, i12 %acc" [../ecg_cnn.cpp:145]   --->   Operation 72 'store' 'store_ln145' <Predicate = true> <Delay = 1.61>
ST_5 : Operation 73 [1/1] (1.61ns)   --->   "%store_ln148 = store i12 %acc_1, i12 %phi_ln148" [../ecg_cnn.cpp:148]   --->   Operation 73 'store' 'store_ln148' <Predicate = true> <Delay = 1.61>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.body29" [../ecg_cnn.cpp:146]   --->   Operation 74 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln145]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_8_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_9_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_10_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_11_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_12_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_13_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_14_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_15_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phi_ln148_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ w_local_82_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_local_82_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_local_82_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_local_82_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln148               (alloca           ) [ 011111]
acc                     (alloca           ) [ 011111]
i                       (alloca           ) [ 010000]
input_15_val_read       (read             ) [ 000000]
input_14_val_read       (read             ) [ 000000]
input_13_val_read       (read             ) [ 000000]
input_12_val_read       (read             ) [ 000000]
input_11_val_read       (read             ) [ 000000]
input_10_val_read       (read             ) [ 000000]
input_9_val_read        (read             ) [ 000000]
input_8_val_read        (read             ) [ 000000]
input_7_val_read        (read             ) [ 000000]
input_6_val_read        (read             ) [ 000000]
input_5_val_read        (read             ) [ 000000]
input_4_val_read        (read             ) [ 000000]
input_3_val_read        (read             ) [ 000000]
input_2_val_read        (read             ) [ 000000]
input_1_val_read        (read             ) [ 000000]
input_0_val_read        (read             ) [ 000000]
u_read                  (read             ) [ 000000]
sext_ln145_read         (read             ) [ 000000]
sext_ln145_cast         (sext             ) [ 000000]
store_ln146             (store            ) [ 000000]
store_ln145             (store            ) [ 000000]
store_ln0               (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
i_2                     (load             ) [ 000000]
icmp_ln146              (icmp             ) [ 011100]
add_ln146               (add              ) [ 000000]
br_ln146                (br               ) [ 000000]
trunc_ln146             (trunc            ) [ 000000]
trunc_ln146_1           (trunc            ) [ 001000]
lshr_ln                 (partselect       ) [ 000000]
tmp_1                   (bitconcatenate   ) [ 000000]
zext_ln148              (zext             ) [ 000000]
w_local_82_0_addr       (getelementptr    ) [ 001000]
w_local_82_1_addr       (getelementptr    ) [ 001000]
w_local_82_2_addr       (getelementptr    ) [ 001000]
w_local_82_3_addr       (getelementptr    ) [ 001000]
tmp                     (sparsemux        ) [ 001000]
store_ln146             (store            ) [ 000000]
sext_ln148              (sext             ) [ 011110]
w_local_82_0_load       (load             ) [ 000000]
w_local_82_1_load       (load             ) [ 000000]
w_local_82_2_load       (load             ) [ 000000]
w_local_82_3_load       (load             ) [ 000000]
sext_ln148_2            (sext             ) [ 000000]
tmp_s                   (sparsemux        ) [ 000000]
sext_ln148_1            (sext             ) [ 011110]
acc_load                (load             ) [ 000000]
mul_ln148               (mul              ) [ 010001]
shl_ln                  (bitconcatenate   ) [ 010001]
specpipeline_ln147      (specpipeline     ) [ 000000]
speclooptripcount_ln145 (speclooptripcount) [ 000000]
specloopname_ln146      (specloopname     ) [ 000000]
add_ln148               (add              ) [ 000000]
acc_1                   (partselect       ) [ 000000]
store_ln145             (store            ) [ 000000]
store_ln148             (store            ) [ 000000]
br_ln146                (br               ) [ 000000]
phi_ln148_load          (load             ) [ 000000]
write_ln0               (write            ) [ 000000]
ret_ln0                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln145">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln145"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_0_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_1_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_2_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_3_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_4_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_5_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_6_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_7_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_8_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_8_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_9_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_9_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_10_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_10_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_11_val">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_11_val"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_12_val">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_12_val"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_13_val">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_13_val"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="input_14_val">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_14_val"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="input_15_val">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_15_val"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="phi_ln148_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_ln148_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="w_local_82_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_local_82_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="w_local_82_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_local_82_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="w_local_82_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_local_82_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="w_local_82_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_local_82_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16i12.i12.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i12.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i12.i9"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="phi_ln148_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln148/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="acc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="input_15_val_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="0"/>
<pin id="159" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_15_val_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="input_14_val_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="12" slack="0"/>
<pin id="165" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_14_val_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="input_13_val_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="12" slack="0"/>
<pin id="170" dir="0" index="1" bw="12" slack="0"/>
<pin id="171" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_13_val_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="input_12_val_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="0" index="1" bw="12" slack="0"/>
<pin id="177" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_12_val_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_11_val_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="0"/>
<pin id="182" dir="0" index="1" bw="12" slack="0"/>
<pin id="183" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_11_val_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="input_10_val_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="0" index="1" bw="12" slack="0"/>
<pin id="189" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_10_val_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="input_9_val_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="0" index="1" bw="12" slack="0"/>
<pin id="195" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_9_val_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="input_8_val_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="0"/>
<pin id="200" dir="0" index="1" bw="12" slack="0"/>
<pin id="201" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_8_val_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="input_7_val_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="12" slack="0"/>
<pin id="206" dir="0" index="1" bw="12" slack="0"/>
<pin id="207" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_7_val_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="input_6_val_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="12" slack="0"/>
<pin id="213" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_6_val_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="input_5_val_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="0"/>
<pin id="218" dir="0" index="1" bw="12" slack="0"/>
<pin id="219" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_5_val_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="input_4_val_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="0"/>
<pin id="224" dir="0" index="1" bw="12" slack="0"/>
<pin id="225" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_4_val_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="input_3_val_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="0"/>
<pin id="230" dir="0" index="1" bw="12" slack="0"/>
<pin id="231" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_3_val_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="input_2_val_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="0"/>
<pin id="236" dir="0" index="1" bw="12" slack="0"/>
<pin id="237" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_2_val_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="input_1_val_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="0"/>
<pin id="242" dir="0" index="1" bw="12" slack="0"/>
<pin id="243" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_1_val_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="input_0_val_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="0"/>
<pin id="248" dir="0" index="1" bw="12" slack="0"/>
<pin id="249" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_0_val_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="u_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sext_ln145_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln145_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="write_ln0_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="12" slack="0"/>
<pin id="267" dir="0" index="2" bw="12" slack="0"/>
<pin id="268" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="w_local_82_0_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="6" slack="0"/>
<pin id="275" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_local_82_0_addr/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="w_local_82_1_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="6" slack="0"/>
<pin id="282" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_local_82_1_addr/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="w_local_82_2_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_local_82_2_addr/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="w_local_82_3_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="6" slack="0"/>
<pin id="296" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_local_82_3_addr/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_local_82_0_load/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_local_82_1_load/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_local_82_2_load/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_local_82_3_load/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln145_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln145_cast/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln146_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="5" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln145_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="12" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln0_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="12" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="i_2_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln146_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="5" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln146/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln146_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln146_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln146/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln146_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln146_1/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="lshr_ln_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="0"/>
<pin id="367" dir="0" index="1" bw="5" slack="0"/>
<pin id="368" dir="0" index="2" bw="3" slack="0"/>
<pin id="369" dir="0" index="3" bw="3" slack="0"/>
<pin id="370" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="0" index="1" bw="4" slack="0"/>
<pin id="378" dir="0" index="2" bw="2" slack="0"/>
<pin id="379" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln148_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="0" index="1" bw="4" slack="0"/>
<pin id="394" dir="0" index="2" bw="12" slack="0"/>
<pin id="395" dir="0" index="3" bw="4" slack="0"/>
<pin id="396" dir="0" index="4" bw="12" slack="0"/>
<pin id="397" dir="0" index="5" bw="4" slack="0"/>
<pin id="398" dir="0" index="6" bw="12" slack="0"/>
<pin id="399" dir="0" index="7" bw="4" slack="0"/>
<pin id="400" dir="0" index="8" bw="12" slack="0"/>
<pin id="401" dir="0" index="9" bw="4" slack="0"/>
<pin id="402" dir="0" index="10" bw="12" slack="0"/>
<pin id="403" dir="0" index="11" bw="4" slack="0"/>
<pin id="404" dir="0" index="12" bw="12" slack="0"/>
<pin id="405" dir="0" index="13" bw="4" slack="0"/>
<pin id="406" dir="0" index="14" bw="12" slack="0"/>
<pin id="407" dir="0" index="15" bw="4" slack="0"/>
<pin id="408" dir="0" index="16" bw="12" slack="0"/>
<pin id="409" dir="0" index="17" bw="4" slack="0"/>
<pin id="410" dir="0" index="18" bw="12" slack="0"/>
<pin id="411" dir="0" index="19" bw="4" slack="0"/>
<pin id="412" dir="0" index="20" bw="12" slack="0"/>
<pin id="413" dir="0" index="21" bw="4" slack="0"/>
<pin id="414" dir="0" index="22" bw="12" slack="0"/>
<pin id="415" dir="0" index="23" bw="4" slack="0"/>
<pin id="416" dir="0" index="24" bw="12" slack="0"/>
<pin id="417" dir="0" index="25" bw="4" slack="0"/>
<pin id="418" dir="0" index="26" bw="12" slack="0"/>
<pin id="419" dir="0" index="27" bw="4" slack="0"/>
<pin id="420" dir="0" index="28" bw="12" slack="0"/>
<pin id="421" dir="0" index="29" bw="4" slack="0"/>
<pin id="422" dir="0" index="30" bw="12" slack="0"/>
<pin id="423" dir="0" index="31" bw="4" slack="0"/>
<pin id="424" dir="0" index="32" bw="12" slack="0"/>
<pin id="425" dir="0" index="33" bw="12" slack="0"/>
<pin id="426" dir="0" index="34" bw="4" slack="0"/>
<pin id="427" dir="1" index="35" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln146_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="0" index="1" bw="5" slack="0"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln148_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="12" slack="1"/>
<pin id="470" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln148/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln148_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln148_2/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_s_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="12" slack="0"/>
<pin id="477" dir="0" index="1" bw="2" slack="0"/>
<pin id="478" dir="0" index="2" bw="12" slack="0"/>
<pin id="479" dir="0" index="3" bw="2" slack="0"/>
<pin id="480" dir="0" index="4" bw="12" slack="0"/>
<pin id="481" dir="0" index="5" bw="2" slack="0"/>
<pin id="482" dir="0" index="6" bw="12" slack="0"/>
<pin id="483" dir="0" index="7" bw="2" slack="0"/>
<pin id="484" dir="0" index="8" bw="12" slack="0"/>
<pin id="485" dir="0" index="9" bw="12" slack="0"/>
<pin id="486" dir="0" index="10" bw="2" slack="1"/>
<pin id="487" dir="1" index="11" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sext_ln148_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="12" slack="0"/>
<pin id="500" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln148_1/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="acc_load_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="12" slack="3"/>
<pin id="504" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="shl_ln_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="21" slack="0"/>
<pin id="507" dir="0" index="1" bw="12" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="acc_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="12" slack="0"/>
<pin id="515" dir="0" index="1" bw="21" slack="0"/>
<pin id="516" dir="0" index="2" bw="5" slack="0"/>
<pin id="517" dir="0" index="3" bw="6" slack="0"/>
<pin id="518" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="acc_1/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln145_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="12" slack="0"/>
<pin id="524" dir="0" index="1" bw="12" slack="4"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="store_ln148_store_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="12" slack="0"/>
<pin id="529" dir="0" index="1" bw="12" slack="4"/>
<pin id="530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="phi_ln148_load_load_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="12" slack="2"/>
<pin id="534" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln148_load/3 "/>
</bind>
</comp>

<comp id="536" class="1007" name="grp_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="12" slack="0"/>
<pin id="538" dir="0" index="1" bw="12" slack="0"/>
<pin id="539" dir="0" index="2" bw="21" slack="0"/>
<pin id="540" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln148/2 add_ln148/4 "/>
</bind>
</comp>

<comp id="545" class="1005" name="phi_ln148_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="12" slack="0"/>
<pin id="547" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln148 "/>
</bind>
</comp>

<comp id="552" class="1005" name="acc_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="12" slack="0"/>
<pin id="554" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="559" class="1005" name="i_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="5" slack="0"/>
<pin id="561" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="566" class="1005" name="icmp_ln146_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln146 "/>
</bind>
</comp>

<comp id="570" class="1005" name="trunc_ln146_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="2" slack="1"/>
<pin id="572" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln146_1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="w_local_82_0_addr_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="1"/>
<pin id="577" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_local_82_0_addr "/>
</bind>
</comp>

<comp id="580" class="1005" name="w_local_82_1_addr_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="1"/>
<pin id="582" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_local_82_1_addr "/>
</bind>
</comp>

<comp id="585" class="1005" name="w_local_82_2_addr_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="1"/>
<pin id="587" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_local_82_2_addr "/>
</bind>
</comp>

<comp id="590" class="1005" name="w_local_82_3_addr_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="6" slack="1"/>
<pin id="592" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_local_82_3_addr "/>
</bind>
</comp>

<comp id="595" class="1005" name="tmp_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="12" slack="1"/>
<pin id="597" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="600" class="1005" name="sext_ln148_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="21" slack="1"/>
<pin id="602" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln148 "/>
</bind>
</comp>

<comp id="605" class="1005" name="sext_ln148_1_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="21" slack="1"/>
<pin id="607" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln148_1 "/>
</bind>
</comp>

<comp id="610" class="1005" name="shl_ln_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="21" slack="1"/>
<pin id="612" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="46" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="48" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="142" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="70" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="70" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="44" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="70" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="271" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="278" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="285" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="292" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="258" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="323" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="56" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="58" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="342" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="60" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="342" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="342" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="62" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="342" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="64" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="380"><net_src comp="68" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="252" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="365" pin="4"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="389"><net_src comp="383" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="390"><net_src comp="383" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="428"><net_src comp="72" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="429"><net_src comp="74" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="430"><net_src comp="246" pin="2"/><net_sink comp="391" pin=2"/></net>

<net id="431"><net_src comp="76" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="432"><net_src comp="240" pin="2"/><net_sink comp="391" pin=4"/></net>

<net id="433"><net_src comp="78" pin="0"/><net_sink comp="391" pin=5"/></net>

<net id="434"><net_src comp="234" pin="2"/><net_sink comp="391" pin=6"/></net>

<net id="435"><net_src comp="80" pin="0"/><net_sink comp="391" pin=7"/></net>

<net id="436"><net_src comp="228" pin="2"/><net_sink comp="391" pin=8"/></net>

<net id="437"><net_src comp="82" pin="0"/><net_sink comp="391" pin=9"/></net>

<net id="438"><net_src comp="222" pin="2"/><net_sink comp="391" pin=10"/></net>

<net id="439"><net_src comp="84" pin="0"/><net_sink comp="391" pin=11"/></net>

<net id="440"><net_src comp="216" pin="2"/><net_sink comp="391" pin=12"/></net>

<net id="441"><net_src comp="86" pin="0"/><net_sink comp="391" pin=13"/></net>

<net id="442"><net_src comp="210" pin="2"/><net_sink comp="391" pin=14"/></net>

<net id="443"><net_src comp="88" pin="0"/><net_sink comp="391" pin=15"/></net>

<net id="444"><net_src comp="204" pin="2"/><net_sink comp="391" pin=16"/></net>

<net id="445"><net_src comp="90" pin="0"/><net_sink comp="391" pin=17"/></net>

<net id="446"><net_src comp="198" pin="2"/><net_sink comp="391" pin=18"/></net>

<net id="447"><net_src comp="92" pin="0"/><net_sink comp="391" pin=19"/></net>

<net id="448"><net_src comp="192" pin="2"/><net_sink comp="391" pin=20"/></net>

<net id="449"><net_src comp="94" pin="0"/><net_sink comp="391" pin=21"/></net>

<net id="450"><net_src comp="186" pin="2"/><net_sink comp="391" pin=22"/></net>

<net id="451"><net_src comp="96" pin="0"/><net_sink comp="391" pin=23"/></net>

<net id="452"><net_src comp="180" pin="2"/><net_sink comp="391" pin=24"/></net>

<net id="453"><net_src comp="98" pin="0"/><net_sink comp="391" pin=25"/></net>

<net id="454"><net_src comp="174" pin="2"/><net_sink comp="391" pin=26"/></net>

<net id="455"><net_src comp="100" pin="0"/><net_sink comp="391" pin=27"/></net>

<net id="456"><net_src comp="168" pin="2"/><net_sink comp="391" pin=28"/></net>

<net id="457"><net_src comp="102" pin="0"/><net_sink comp="391" pin=29"/></net>

<net id="458"><net_src comp="162" pin="2"/><net_sink comp="391" pin=30"/></net>

<net id="459"><net_src comp="104" pin="0"/><net_sink comp="391" pin=31"/></net>

<net id="460"><net_src comp="156" pin="2"/><net_sink comp="391" pin=32"/></net>

<net id="461"><net_src comp="106" pin="0"/><net_sink comp="391" pin=33"/></net>

<net id="462"><net_src comp="357" pin="1"/><net_sink comp="391" pin=34"/></net>

<net id="467"><net_src comp="351" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="474"><net_src comp="317" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="488"><net_src comp="108" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="489"><net_src comp="110" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="490"><net_src comp="299" pin="3"/><net_sink comp="475" pin=2"/></net>

<net id="491"><net_src comp="112" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="492"><net_src comp="305" pin="3"/><net_sink comp="475" pin=4"/></net>

<net id="493"><net_src comp="114" pin="0"/><net_sink comp="475" pin=5"/></net>

<net id="494"><net_src comp="311" pin="3"/><net_sink comp="475" pin=6"/></net>

<net id="495"><net_src comp="116" pin="0"/><net_sink comp="475" pin=7"/></net>

<net id="496"><net_src comp="471" pin="1"/><net_sink comp="475" pin=8"/></net>

<net id="497"><net_src comp="106" pin="0"/><net_sink comp="475" pin=9"/></net>

<net id="501"><net_src comp="475" pin="11"/><net_sink comp="498" pin=0"/></net>

<net id="510"><net_src comp="118" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="502" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="120" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="519"><net_src comp="136" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="138" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="521"><net_src comp="140" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="526"><net_src comp="513" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="513" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="532" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="541"><net_src comp="498" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="468" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="505" pin="3"/><net_sink comp="536" pin=2"/></net>

<net id="544"><net_src comp="536" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="548"><net_src comp="144" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="555"><net_src comp="148" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="562"><net_src comp="152" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="565"><net_src comp="559" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="569"><net_src comp="345" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="361" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="475" pin=10"/></net>

<net id="578"><net_src comp="271" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="583"><net_src comp="278" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="588"><net_src comp="285" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="593"><net_src comp="292" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="598"><net_src comp="391" pin="35"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="603"><net_src comp="468" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="608"><net_src comp="498" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="613"><net_src comp="505" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="536" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: phi_ln148_out | {3 }
 - Input state : 
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : sext_ln145 | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : u | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : input_0_val | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : input_1_val | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : input_2_val | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : input_3_val | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : input_4_val | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : input_5_val | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : input_6_val | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : input_7_val | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : input_8_val | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : input_9_val | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : input_10_val | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : input_11_val | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : input_12_val | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : input_13_val | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : input_14_val | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : input_15_val | {1 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : w_local_82_0 | {1 2 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : w_local_82_1 | {1 2 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : w_local_82_2 | {1 2 }
	Port: dense_relu_Pipeline_VITIS_LOOP_146_2 : w_local_82_3 | {1 2 }
  - Chain level:
	State 1
		store_ln146 : 1
		store_ln145 : 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln146 : 2
		add_ln146 : 2
		br_ln146 : 3
		trunc_ln146 : 2
		trunc_ln146_1 : 2
		lshr_ln : 2
		tmp_1 : 3
		zext_ln148 : 4
		w_local_82_0_addr : 5
		w_local_82_1_addr : 5
		w_local_82_2_addr : 5
		w_local_82_3_addr : 5
		tmp : 3
		w_local_82_0_load : 6
		w_local_82_1_load : 6
		w_local_82_2_load : 6
		w_local_82_3_load : 6
		store_ln146 : 3
	State 2
		sext_ln148_2 : 1
		tmp_s : 2
		sext_ln148_1 : 3
		mul_ln148 : 4
	State 3
		write_ln0 : 1
	State 4
		shl_ln : 1
		add_ln148 : 2
	State 5
		acc_1 : 1
		store_ln145 : 2
		store_ln148 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
| sparsemux|           tmp_fu_391          |    0    |    0    |    65   |
|          |          tmp_s_fu_475         |    0    |    0    |    17   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln146_fu_345       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    add   |        add_ln146_fu_351       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_536          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          | input_15_val_read_read_fu_156 |    0    |    0    |    0    |
|          | input_14_val_read_read_fu_162 |    0    |    0    |    0    |
|          | input_13_val_read_read_fu_168 |    0    |    0    |    0    |
|          | input_12_val_read_read_fu_174 |    0    |    0    |    0    |
|          | input_11_val_read_read_fu_180 |    0    |    0    |    0    |
|          | input_10_val_read_read_fu_186 |    0    |    0    |    0    |
|          |  input_9_val_read_read_fu_192 |    0    |    0    |    0    |
|          |  input_8_val_read_read_fu_198 |    0    |    0    |    0    |
|   read   |  input_7_val_read_read_fu_204 |    0    |    0    |    0    |
|          |  input_6_val_read_read_fu_210 |    0    |    0    |    0    |
|          |  input_5_val_read_read_fu_216 |    0    |    0    |    0    |
|          |  input_4_val_read_read_fu_222 |    0    |    0    |    0    |
|          |  input_3_val_read_read_fu_228 |    0    |    0    |    0    |
|          |  input_2_val_read_read_fu_234 |    0    |    0    |    0    |
|          |  input_1_val_read_read_fu_240 |    0    |    0    |    0    |
|          |  input_0_val_read_read_fu_246 |    0    |    0    |    0    |
|          |       u_read_read_fu_252      |    0    |    0    |    0    |
|          |  sext_ln145_read_read_fu_258  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_264    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     sext_ln145_cast_fu_323    |    0    |    0    |    0    |
|   sext   |       sext_ln148_fu_468       |    0    |    0    |    0    |
|          |      sext_ln148_2_fu_471      |    0    |    0    |    0    |
|          |      sext_ln148_1_fu_498      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln146_fu_357      |    0    |    0    |    0    |
|          |      trunc_ln146_1_fu_361     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|         lshr_ln_fu_365        |    0    |    0    |    0    |
|          |          acc_1_fu_513         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_1_fu_375         |    0    |    0    |    0    |
|          |         shl_ln_fu_505         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   zext   |       zext_ln148_fu_383       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   108   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       acc_reg_552       |   12   |
|        i_reg_559        |    5   |
|    icmp_ln146_reg_566   |    1   |
|    phi_ln148_reg_545    |   12   |
|   sext_ln148_1_reg_605  |   21   |
|    sext_ln148_reg_600   |   21   |
|      shl_ln_reg_610     |   21   |
|       tmp_reg_595       |   12   |
|  trunc_ln146_1_reg_570  |    2   |
|w_local_82_0_addr_reg_575|    6   |
|w_local_82_1_addr_reg_580|    6   |
|w_local_82_2_addr_reg_585|    6   |
|w_local_82_3_addr_reg_590|    6   |
+-------------------------+--------+
|          Total          |   131  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_299 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_305 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_311 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_317 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_536    |  p0  |   3  |  12  |   36   ||    0    ||    13   |
|     grp_fu_536    |  p1  |   2  |  12  |   24   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   108  || 9.69243 ||    0    ||    58   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   108  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    0   |   58   |
|  Register |    -   |    -   |   131  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    9   |   131  |   166  |
+-----------+--------+--------+--------+--------+
