Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/VHDL/Project/FinalProject/VM.TLB.Cache.Memory.Simulator/CacheTest2way_isim_beh.exe -prj E:/VHDL/Project/FinalProject/VM.TLB.Cache.Memory.Simulator/CacheTest2way_beh.prj work.CacheTest2way 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/VHDL/Project/FinalProject/VM.TLB.Cache.Memory.Simulator/HardDisk.vhd" into library work
Parsing VHDL file "E:/VHDL/Project/FinalProject/VM.TLB.Cache.Memory.Simulator/mainMemory.vhd" into library work
Parsing VHDL file "E:/VHDL/Project/FinalProject/VM.TLB.Cache.Memory.Simulator/Cach.vhd" into library work
Parsing VHDL file "E:/VHDL/Project/FinalProject/VM.TLB.Cache.Memory.Simulator/CacheTest2way.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity HardDisk [harddisk_default]
Compiling architecture behavioral of entity mainMemory [mainmemory_default]
Compiling architecture twowaysetassociative of entity Cach [cach_default]
Compiling architecture behavior of entity cachetest2way
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable E:/VHDL/Project/FinalProject/VM.TLB.Cache.Memory.Simulator/CacheTest2way_isim_beh.exe
Fuse Memory Usage: 42296 KB
Fuse CPU Usage: 609 ms
