INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/1070Anujeet verma/1070_JK/1070_JK.srcs/sources_1/new/JKoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKoop
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/User/Desktop/1070Anujeet verma/1070_JK/1070_JK.srcs/sources_1/new/JKoop.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/1070Anujeet verma/1070_JK/1070_JK.srcs/sim_1/new/JK01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK01
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/1070Anujeet verma/1070_JK/1070_JK.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
