Timing Report Max Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 11.7.0.113)
Date: Tue Jan 12 11:41:05 2016


Design: CoreTSE_Webserver
Family: SmartFusion2
Die: M2S090TS
Package: 484 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
Period (ns):                6.292                                                                           
Frequency (MHz):            158.932                                                                         
Required Period (ns):       N/A                                                                             
Required Frequency (MHz):   N/A                                                                             
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_0/GL0                                                                      
Period (ns):                10.510                                                                          
Frequency (MHz):            95.147                                                                          
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        0.030                                                                           
External Hold (ns):         0.527                                                                           
Min Clock-To-Out (ns):      8.037                                                                           
Max Clock-To-Out (ns):      19.339                                                                          

Clock Domain:               FCCC_1/GL0                                                                      
Period (ns):                8.761                                                                           
Frequency (MHz):            114.142                                                                         
Required Period (ns):       16.000                                                                          
Required Frequency (MHz):   62.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_1/GL1                                                                      
Period (ns):                3.527                                                                           
Frequency (MHz):            283.527                                                                         
Required Period (ns):       16.000                                                                          
Required Frequency (MHz):   62.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_2/GL0                                                                      
Period (ns):                5.754                                                                           
Frequency (MHz):            173.792                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_3/GL0                                                                      
Period (ns):                2.520                                                                           
Frequency (MHz):            396.825                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               OSC_0/I_RCOSC_25_50MHZ/CLKOUT                                                   
Period (ns):                2.543                                                                           
Frequency (MHz):            393.236                                                                         
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB                                          
Period (ns):                17.074                                                                          
Frequency (MHz):            58.569                                                                          
Required Period (ns):       80.000                                                                          
Required Frequency (MHz):   12.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]                                        
Period (ns):                1.818                                                                           
Frequency (MHz):            550.055                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]                                        
Period (ns):                1.142                                                                           
Frequency (MHz):            875.657                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_3/GL1                                                                      
Period (ns):                2.520                                                                           
Frequency (MHz):            396.825                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

                            Input to Output                                                                 
Min Delay (ns):             N/A                                                                             
Max Delay (ns):             N/A                                                                             

END SUMMARY
-----------------------------------------------------

Clock Domain CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBioOII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[0]:D
  Delay (ns):                  5.996                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.252                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.292                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[0]:D
  Delay (ns):                  5.994                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.246                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.286                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[3]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[0]:D
  Delay (ns):                  5.793                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.054                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.094                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[0]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[0]:D
  Delay (ns):                  5.767                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.028                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.068                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[0]:D
  Delay (ns):                  5.762                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.014                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.054                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBioOII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[0]:D
  data required time                             N/C       
  data arrival time                          -   10.252    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
               +     0.000          Clock source
  0.000                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q (r)
               +     2.438          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01
  2.438                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:An (f)
               +     0.374          cell: ADLIB:GBM
  2.812                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:YEn (f)
               +     0.602          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_YWn_GEast
  3.414                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB4:An (f)
               +     0.317          cell: ADLIB:RGB
  3.731                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB4:YL (r)
               +     0.525          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB4_rgbl_net_1
  4.256                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBioOII:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.343                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBioOII:Q (r)
               +     0.453          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBioOII
  4.796                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_a2_3:B (r)
               +     0.202          cell: ADLIB:CFG2
  4.998                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_a2_3:Y (r)
               +     0.630          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/N_1800
  5.628                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi1OII_RNI6P961[1]:B (r)
               +     0.074          cell: ADLIB:CFG4
  5.702                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi1OII_RNI6P961[1]:Y (r)
               +     0.488          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/un1_m1_e_1_2
  6.190                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_a2_4_0_RNIL3UR2:B (r)
               +     0.074          cell: ADLIB:CFG3
  6.264                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_a2_4_0_RNIL3UR2:Y (r)
               +     0.907          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/N_1805
  7.171                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0_a2_13[6]:D (r)
               +     0.202          cell: ADLIB:CFG4
  7.373                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0_a2_13[6]:Y (r)
               +     0.894          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/N_1833
  8.267                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/un1_CORETSE_AHBiOIII_0_1[0]:D (r)
               +     0.292          cell: ADLIB:CFG4
  8.559                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/un1_CORETSE_AHBiOIII_0_1[0]:Y (r)
               +     0.635          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/un1_CORETSE_AHBiOIII_0_1[0]
  9.194                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/un1_CORETSE_AHBiOIII_0_2[0]:B (r)
               +     0.191          cell: ADLIB:CFG3
  9.385                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/un1_CORETSE_AHBiOIII_0_2[0]:Y (r)
               +     0.517          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/un1_CORETSE_AHBiOIII_0_2[0]
  9.902                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/un1_CORETSE_AHBiOIII_0[0]:D (r)
               +     0.282          cell: ADLIB:CFG4
  10.184                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/un1_CORETSE_AHBiOIII_0[0]:Y (r)
               +     0.068          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/un1_CORETSE_AHBiOIII_0[0]
  10.252                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[0]:D (r)
                                    
  10.252                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
               +     0.000          Clock source
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q (r)
               +     2.438          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:An (f)
               +     0.374          cell: ADLIB:GBM
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:YWn (f)
               +     0.641          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_YWn
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB5:An (f)
               +     0.316          cell: ADLIB:RGB
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB5:YR (r)
               +     0.445          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB5_rgbr_net_1
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[0]:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain FCCC_0/GL0

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/CORETSE_AHBI00I[0]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_4/INST_RAM1K18_IP:A_ADDR[13]
  Delay (ns):                  10.499                                                                          
  Slack (ns):                  9.490                                                                           
  Arrival (ns):                19.272                                                                          
  Required (ns):               28.762                                                                          
  Setup (ns):                  0.133                                                                           
  Minimum Period (ns):         10.510                                                                          

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/CORETSE_AHBi00I[10]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_4/INST_RAM1K18_IP:A_ADDR[13]
  Delay (ns):                  10.455                                                                          
  Slack (ns):                  9.502                                                                           
  Arrival (ns):                19.260                                                                          
  Required (ns):               28.762                                                                          
  Setup (ns):                  0.133                                                                           
  Minimum Period (ns):         10.498                                                                          

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[7]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[6]
  Delay (ns):                  9.803                                                                           
  Slack (ns):                  9.523                                                                           
  Arrival (ns):                18.615                                                                          
  Required (ns):               28.138                                                                          
  Setup (ns):                  0.834                                                                           
  Minimum Period (ns):         10.477                                                                          

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[7]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[1]
  Delay (ns):                  9.704                                                                           
  Slack (ns):                  9.554                                                                           
  Arrival (ns):                18.516                                                                          
  Required (ns):               28.070                                                                          
  Setup (ns):                  0.902                                                                           
  Minimum Period (ns):         10.446                                                                          

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBioOl:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[6]
  Delay (ns):                  9.764                                                                           
  Slack (ns):                  9.575                                                                           
  Arrival (ns):                18.563                                                                          
  Required (ns):               28.138                                                                          
  Setup (ns):                  0.834                                                                           
  Minimum Period (ns):         10.425                                                                          


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/CORETSE_AHBI00I[0]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_4/INST_RAM1K18_IP:A_ADDR[13]
  data required time                             28.762    
  data arrival time                          -   19.272    
  slack                                          9.490     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.620          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.952                        FCCC_0/GL0_INST/U0_RGB1_RGB18:An (f)
               +     0.316          cell: ADLIB:RGB
  8.268                        FCCC_0/GL0_INST/U0_RGB1_RGB18:YR (r)
               +     0.505          net: FCCC_0/GL0_INST/U0_RGB1_RGB18_rgbr_net_1
  8.773                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/CORETSE_AHBI00I[0]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.860                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/CORETSE_AHBI00I[0]:Q (r)
               +     1.370          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/CORETSE_AHBI00I[0]_net_1
  10.230                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un4_CORETSE_AHBil0I_0_I_1:B (r)
               +     0.457          cell: ADLIB:ARI1_CC
  10.687                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un4_CORETSE_AHBil0I_0_I_1:UB (r)
               +     0.000          net: NET_CC_CONFIG1963
  10.687                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un4_CORETSE_AHBil0I_0_I_1_CC_0:UB[3] (r)
               +     0.710          cell: ADLIB:CC_CONFIG
  11.397                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un4_CORETSE_AHBil0I_0_I_1_CC_0:CC[10] (f)
               +     0.000          net: NET_CC_CONFIG1985
  11.397                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un4_CORETSE_AHBil0I_0_I_39_FCINST1:CC (f)
               +     0.073          cell: ADLIB:FCEND_BUFF_CC
  11.470                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un4_CORETSE_AHBil0I_0_I_39_FCINST1:CO (f)
               +     0.680          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un4_CORETSE_AHBil0I_0_N_2
  12.150                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un4_CORETSE_AHBil0I_0_I_39_RNINTG91:D (f)
               +     0.437          cell: ADLIB:ARI1_CC
  12.587                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un4_CORETSE_AHBil0I_0_I_39_RNINTG91:UB (f)
               +     0.000          net: NET_CC_CONFIG1191
  12.587                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un4_CORETSE_AHBil0I_0_I_39_RNINTG91_CC_0:UB[0] (f)
               +     0.803          cell: ADLIB:CC_CONFIG
  13.390                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un4_CORETSE_AHBil0I_0_I_39_RNINTG91_CC_0:CC[7] (r)
               +     0.000          net: NET_CC_CONFIG1213
  13.390                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/CORETSE_AHBi00I_RNIN8MO3[6]:CC (r)
               +     0.066          cell: ADLIB:ARI1_CC
  13.456                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/CORETSE_AHBi00I_RNIN8MO3[6]:S (r)
               +     1.014          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/CORETSE_AHBl00I[6]
  14.470                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un1_CORETSE_AHBl00I_cry_6:B (r)
               +     0.177          cell: ADLIB:ARI1_CC
  14.647                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un1_CORETSE_AHBl00I_cry_6:P (f)
               +     0.000          net: NET_CC_CONFIG3689
  14.647                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un1_CORETSE_AHBl00I_cry_0_CC_0:P[6] (f)
               +     0.698          cell: ADLIB:CC_CONFIG
  15.345                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un1_CORETSE_AHBl00I_cry_0_CC_0:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG3706
  15.345                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un1_CORETSE_AHBl00I_s_11:CC (r)
               +     0.066          cell: ADLIB:ARI1_CC
  15.411                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un1_CORETSE_AHBl00I_s_11:S (r)
               +     0.662          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/un1_CORETSE_AHBl00I_s_11_S
  16.073                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/CORETSE_AHBo0i[11]:C (r)
               +     0.158          cell: ADLIB:CFG3
  16.231                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBI1II/CORETSE_AHBo0i[11]:Y (r)
               +     2.769          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIi[11]
  19.000                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_4/CFG_32:C (r)
               +     0.205          cell: ADLIB:CFG2_IP_BC
  19.205                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_4/CFG_32:IPC (r)
               +     0.067          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_4/A_ADDR_net[13]
  19.272                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_4/INST_RAM1K18_IP:A_ADDR[13] (r)
                                    
  19.272                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       FCCC_0/GL0
               +     0.000          Clock source
  20.000                       FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  26.956                       
               +     0.198          net: FCCC_0/GL0_net
  27.154                       FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  27.332                       FCCC_0/GL0_INST:YEn (f)
               +     0.637          net: FCCC_0/GL0_INST/U0_YWn_GEast
  27.969                       FCCC_0/GL0_INST/U0_RGB1_RGB34:An (f)
               +     0.316          cell: ADLIB:RGB
  28.285                       FCCC_0/GL0_INST/U0_RGB1_RGB34:YR (r)
               +     0.484          net: FCCC_0/GL0_INST/U0_RGB1_RGB34_rgbr_net_1
  28.769                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_4/FF_0:CLK (r)
               +     0.059          cell: ADLIB:SLE_IP_CLK
  28.828                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_4/FF_0:IPCLKn (f)
               +     0.067          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_4/A_CLK_net
  28.895                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_4/INST_RAM1K18_IP:A_CLK (r)
               -     0.133          Library setup time: ADLIB:RAM1K18_IP
  28.762                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_4/INST_RAM1K18_IP:A_ADDR[13]
                                    
  28.762                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        PHY_MDIO
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D
  Delay (ns):                  8.418                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.418                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.174                                                                           
  External Setup (ns):         0.030                                                                           


Expanded Path 1
  From: PHY_MDIO
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D
  data required time                             N/C       
  data arrival time                          -   8.418     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        PHY_MDIO (f)
               +     0.000          net: PHY_MDIO
  0.000                        BIBUF_0/U0/U_IOPAD:PAD (f)
               +     2.550          cell: ADLIB:IOPAD_BI
  2.550                        BIBUF_0/U0/U_IOPAD:Y (f)
               +     0.000          net: BIBUF_0/U0/YIN1
  2.550                        BIBUF_0/U0/U_IOINFF:A (f)
               +     0.090          cell: ADLIB:IOINFF_BYPASS
  2.640                        BIBUF_0/U0/U_IOINFF:Y (f)
               +     3.483          net: BIBUF_0_Y
  6.123                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0_a2[0]:B (f)
               +     0.287          cell: ADLIB:CFG4
  6.410                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0_a2[0]:Y (f)
               +     1.770          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/N_808
  8.180                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0[0]:D (f)
               +     0.164          cell: ADLIB:CFG4
  8.344                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0[0]:Y (f)
               +     0.074          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBOIOi[0]
  8.418                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D (f)
                                    
  8.418                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  N/C                          
               +     0.172          net: FCCC_0/GL0_net
  N/C                          FCCC_0/GL0_INST:An (r)
               +     0.155          cell: ADLIB:GBM
  N/C                          FCCC_0/GL0_INST:YEn (f)
               +     0.539          net: FCCC_0/GL0_INST/U0_YWn_GEast
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB18:An (f)
               +     0.275          cell: ADLIB:RGB
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB18:YR (r)
               +     0.465          net: FCCC_0/GL0_INST/U0_RGB1_RGB18_rgbr_net_1
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_5_M2F
  Delay (ns):                  10.355                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                19.339                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           19.339                                                                          

Path 2
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_7_M2F
  Delay (ns):                  10.296                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                19.280                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           19.280                                                                          

Path 3
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_1_M2F
  Delay (ns):                  10.051                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                19.035                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           19.035                                                                          

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBI11:CLK
  To:                          PHY_MDIO
  Delay (ns):                  10.194                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                18.971                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           18.971                                                                          

Path 5
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_0_M2F
  Delay (ns):                  9.909                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                18.893                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           18.893                                                                          


Expanded Path 1
  From: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To: GPIO_5_M2F
  data required time                             N/C       
  data arrival time                          -   19.339    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.629          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.961                        FCCC_0/GL0_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  8.277                        FCCC_0/GL0_INST/U0_RGB1:YR (r)
               +     0.407          net: FCCC_0/GL0_INST/U0_RGB1_YR
  8.684                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B (r)
               +     0.209          cell: ADLIB:IP_INTERFACE
  8.893                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB (r)
               +     0.091          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/CLK_BASE_net
  8.984                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE (r)
               +     1.461          cell: ADLIB:MSS_075_IP
  10.445                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:SPI0_SDI_MGPIO5A_H2F_B (f)
               +     5.885          net: GPIO_5_M2F_c
  16.330                       GPIO_5_M2F_obuf/U0/U_IOOUTFF:A (f)
               +     0.343          cell: ADLIB:IOOUTFF_BYPASS
  16.673                       GPIO_5_M2F_obuf/U0/U_IOOUTFF:Y (f)
               +     0.000          net: GPIO_5_M2F_obuf/U0/DOUT
  16.673                       GPIO_5_M2F_obuf/U0/U_IOPAD:D (f)
               +     2.666          cell: ADLIB:IOPAD_TRI
  19.339                       GPIO_5_M2F_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: GPIO_5_M2F
  19.339                       GPIO_5_M2F (f)
                                    
  19.339                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  N/C                          
                                    
  N/C                          GPIO_5_M2F (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBiooo[12]:ALn
  Delay (ns):                  6.638                                                                           
  Slack (ns):                  12.907                                                                          
  Arrival (ns):                15.423                                                                          
  Required (ns):               28.330                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         7.093                                                                           
  Skew (ns):                   0.102                                                                           

Path 2
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBiooo[21]:ALn
  Delay (ns):                  6.644                                                                           
  Slack (ns):                  12.913                                                                          
  Arrival (ns):                15.429                                                                          
  Required (ns):               28.342                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         7.087                                                                           
  Skew (ns):                   0.090                                                                           

Path 3
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBiooo[17]:ALn
  Delay (ns):                  6.644                                                                           
  Slack (ns):                  12.913                                                                          
  Arrival (ns):                15.429                                                                          
  Required (ns):               28.342                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         7.087                                                                           
  Skew (ns):                   0.090                                                                           

Path 4
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBiooo[23]:ALn
  Delay (ns):                  6.644                                                                           
  Slack (ns):                  12.913                                                                          
  Arrival (ns):                15.429                                                                          
  Required (ns):               28.342                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         7.087                                                                           
  Skew (ns):                   0.090                                                                           

Path 5
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBiooo[14]:ALn
  Delay (ns):                  6.638                                                                           
  Slack (ns):                  12.915                                                                          
  Arrival (ns):                15.423                                                                          
  Required (ns):               28.338                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         7.085                                                                           
  Skew (ns):                   0.094                                                                           


Expanded Path 1
  From: CoreResetP_0/MSS_HPMS_READY_int:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBiooo[12]:ALn
  data required time                             28.330    
  data arrival time                          -   15.423    
  slack                                          12.907    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.628          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.960                        FCCC_0/GL0_INST/U0_RGB1_RGB29:An (f)
               +     0.316          cell: ADLIB:RGB
  8.276                        FCCC_0/GL0_INST/U0_RGB1_RGB29:YR (r)
               +     0.509          net: FCCC_0/GL0_INST/U0_RGB1_RGB29_rgbr_net_1
  8.785                        CoreResetP_0/MSS_HPMS_READY_int:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.872                        CoreResetP_0/MSS_HPMS_READY_int:Q (r)
               +     2.293          net: CoreResetP_0/MSS_HPMS_READY_int
  11.165                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBlOIo/CORETSE_AHBi00o:A (r)
               +     0.158          cell: ADLIB:CFG4
  11.323                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBlOIo/CORETSE_AHBi00o:Y (r)
               +     4.100          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBlOIo/CORETSE_AHBi00o
  15.423                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBiooo[12]:ALn (r)
                                    
  15.423                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       FCCC_0/GL0
               +     0.000          Clock source
  20.000                       FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  26.956                       
               +     0.198          net: FCCC_0/GL0_net
  27.154                       FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  27.331                       FCCC_0/GL0_INST:YWn (f)
               +     0.608          net: FCCC_0/GL0_INST/U0_YWn
  27.939                       FCCC_0/GL0_INST/U0_RGB1_RGB15:An (f)
               +     0.316          cell: ADLIB:RGB
  28.255                       FCCC_0/GL0_INST/U0_RGB1_RGB15:YR (r)
               +     0.428          net: FCCC_0/GL0_INST/U0_RGB1_RGB15_rgbr_net_1
  28.683                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBiooo[12]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.330                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBiooo[12]:ALn
                                    
  28.330                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET OSC_0/I_RCOSC_25_50MHZ/CLKOUT to FCCC_0/GL0

No Path 

END SET OSC_0/I_RCOSC_25_50MHZ/CLKOUT to FCCC_0/GL0

----------------------------------------------------

SET CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB to FCCC_0/GL0

Path 1
  From:                        CoreConfigP_0/control_reg_1[1]:CLK
  To:                          CoreResetP_0/CONFIG2_DONE_q1:D
  Delay (ns):                  0.620                                                                           
  Slack (ns):                  22.664                                                                          
  Arrival (ns):                5.800                                                                           
  Required (ns):               28.464                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CoreConfigP_0/control_reg_1[0]:CLK
  To:                          CoreResetP_0/CONFIG1_DONE_q1:D
  Delay (ns):                  0.494                                                                           
  Slack (ns):                  22.790                                                                          
  Arrival (ns):                5.674                                                                           
  Required (ns):               28.464                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CoreConfigP_0/control_reg_1[1]:CLK
  To: CoreResetP_0/CONFIG2_DONE_q1:D
  data required time                             28.464    
  data arrival time                          -   5.800     
  slack                                          22.664    
  ________________________________________________________
  Data arrival time calculation
  0.000                        CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.367          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  3.367                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (f)
               +     0.374          cell: ADLIB:GBM
  3.741                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YEn (f)
               +     0.611          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn_GEast
  4.352                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.669                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1:YL (r)
               +     0.511          net: CoreConfigP_0_APB_S_PCLK
  5.180                        CoreConfigP_0/control_reg_1[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.267                        CoreConfigP_0/control_reg_1[1]:Q (r)
               +     0.533          net: CoreConfigP_0_CONFIG2_DONE
  5.800                        CoreResetP_0/CONFIG2_DONE_q1:D (r)
                                    
  5.800                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       FCCC_0/GL0
               +     0.000          Clock source
  20.000                       FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  26.956                       
               +     0.198          net: FCCC_0/GL0_net
  27.154                       FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  27.332                       FCCC_0/GL0_INST:YEn (f)
               +     0.631          net: FCCC_0/GL0_INST/U0_YWn_GEast
  27.963                       FCCC_0/GL0_INST/U0_RGB1_RGB31:An (f)
               +     0.317          cell: ADLIB:RGB
  28.280                       FCCC_0/GL0_INST/U0_RGB1_RGB31:YL (r)
               +     0.438          net: FCCC_0/GL0_INST/U0_RGB1_RGB31_rgbl_net_1
  28.718                       CoreResetP_0/CONFIG2_DONE_q1:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  28.464                       CoreResetP_0/CONFIG2_DONE_q1:D
                                    
  28.464                       data required time


END SET CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB to FCCC_0/GL0

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_0/GL0

No Path 

END SET FCCC_3/GL0 to FCCC_0/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_0/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_0/GL0

----------------------------------------------------

Clock Domain FCCC_1/GL0

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  Delay (ns):                  8.451                                                                           
  Slack (ns):                  7.239                                                                           
  Arrival (ns):                16.223                                                                          
  Required (ns):               23.462                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.761                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[10]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  Delay (ns):                  8.216                                                                           
  Slack (ns):                  7.441                                                                           
  Arrival (ns):                16.021                                                                          
  Required (ns):               23.462                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.559                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  Delay (ns):                  8.207                                                                           
  Slack (ns):                  7.460                                                                           
  Arrival (ns):                16.002                                                                          
  Required (ns):               23.462                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.540                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[11]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  Delay (ns):                  8.170                                                                           
  Slack (ns):                  7.497                                                                           
  Arrival (ns):                15.965                                                                          
  Required (ns):               23.462                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.503                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[27]:D
  Delay (ns):                  8.178                                                                           
  Slack (ns):                  7.505                                                                           
  Arrival (ns):                15.950                                                                          
  Required (ns):               23.455                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.495                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  data required time                             23.462    
  data arrival time                          -   16.223    
  slack                                          7.239     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL0
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  5.959                        
               +     0.198          net: FCCC_1/GL0_net
  6.157                        FCCC_1/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  6.335                        FCCC_1/GL0_INST:YEn (f)
               +     0.609          net: FCCC_1/GL0_INST/U0_YWn_GEast
  6.944                        FCCC_1/GL0_INST/U0_RGB1_RGB8:An (f)
               +     0.317          cell: ADLIB:RGB
  7.261                        FCCC_1/GL0_INST/U0_RGB1_RGB8:YL (r)
               +     0.511          net: FCCC_1/GL0_INST/U0_RGB1_RGB8_rgbl_net_1
  7.772                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.859                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:Q (r)
               +     0.857          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBIOlOI
  8.716                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBiO11_i_m2[5]:B (r)
               +     0.100          cell: ADLIB:CFG3
  8.816                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBiO11_i_m2[5]:Y (f)
               +     0.458          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiO11_i_m2[5]
  9.274                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBi0OoI_0_0_.m7:C (f)
               +     0.221          cell: ADLIB:CFG4
  9.495                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBi0OoI_0_0_.m7:Y (r)
               +     0.801          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/i5_mux
  10.296                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOloi_i_a3[1]:B (r)
               +     0.202          cell: ADLIB:CFG4
  10.498                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOloi_i_a3[1]:Y (r)
               +     0.782          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/N_322
  11.280                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOloi_i_o3[1]:D (r)
               +     0.074          cell: ADLIB:CFG4
  11.354                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOloi_i_o3[1]:Y (r)
               +     0.455          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/N_294
  11.809                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0_RNO_0:C (r)
               +     0.100          cell: ADLIB:CFG4
  11.909                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0_RNO_0:Y (f)
               +     0.417          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0_RNO_0
  12.326                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0:D (f)
               +     0.209          cell: ADLIB:CFG4
  12.535                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI_0:Y (f)
               +     0.661          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/un8_CORETSE_AHBIlOoI
  13.196                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_4:D (f)
               +     0.099          cell: ADLIB:CFG4
  13.295                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_4:Y (r)
               +     0.669          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_4
  13.964                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI:C (r)
               +     0.168          cell: ADLIB:CFG4
  14.132                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI:Y (r)
               +     0.781          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI
  14.913                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_RNIDRS8L:C (r)
               +     0.100          cell: ADLIB:CFG4
  15.013                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_RNIDRS8L:Y (f)
               +     0.218          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_m3_1_0
  15.231                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_RNIV4MUP:D (f)
               +     0.164          cell: ADLIB:CFG4
  15.395                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBIlOoI_RNIV4MUP:Y (f)
               +     0.624          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_m3_1_1
  16.019                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_0_1_RNICA3EQ[1]:A (f)
               +     0.140          cell: ADLIB:CFG2
  16.159                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_0_1_RNICA3EQ[1]:Y (r)
               +     0.064          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_N_4_8_i_0
  16.223                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D (r)
                                    
  16.223                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL0
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  21.959                       
               +     0.198          net: FCCC_1/GL0_net
  22.157                       FCCC_1/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  22.335                       FCCC_1/GL0_INST:YEn (f)
               +     0.608          net: FCCC_1/GL0_INST/U0_YWn_GEast
  22.943                       FCCC_1/GL0_INST/U0_RGB1_RGB6:An (f)
               +     0.317          cell: ADLIB:RGB
  23.260                       FCCC_1/GL0_INST/U0_RGB1_RGB6:YL (r)
               +     0.456          net: FCCC_1/GL0_INST/U0_RGB1_RGB6_rgbl_net_1
  23.716                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  23.462                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
                                    
  23.462                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[5]:ALn
  Delay (ns):                  3.617                                                                           
  Slack (ns):                  11.995                                                                          
  Arrival (ns):                11.367                                                                          
  Required (ns):               23.362                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.005                                                                           
  Skew (ns):                   0.035                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIoi[1]:ALn
  Delay (ns):                  3.617                                                                           
  Slack (ns):                  11.995                                                                          
  Arrival (ns):                11.367                                                                          
  Required (ns):               23.362                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.005                                                                           
  Skew (ns):                   0.035                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIoi[0]:ALn
  Delay (ns):                  3.617                                                                           
  Slack (ns):                  11.995                                                                          
  Arrival (ns):                11.367                                                                          
  Required (ns):               23.362                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.005                                                                           
  Skew (ns):                   0.035                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[9]:ALn
  Delay (ns):                  3.617                                                                           
  Slack (ns):                  11.995                                                                          
  Arrival (ns):                11.367                                                                          
  Required (ns):               23.362                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.005                                                                           
  Skew (ns):                   0.035                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[15]:ALn
  Delay (ns):                  3.617                                                                           
  Slack (ns):                  11.995                                                                          
  Arrival (ns):                11.367                                                                          
  Required (ns):               23.362                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.005                                                                           
  Skew (ns):                   0.035                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[5]:ALn
  data required time                             23.362    
  data arrival time                          -   11.367    
  slack                                          11.995    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL0
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  5.959                        
               +     0.198          net: FCCC_1/GL0_net
  6.157                        FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.334                        FCCC_1/GL0_INST:YWn (f)
               +     0.603          net: FCCC_1/GL0_INST/U0_YWn
  6.937                        FCCC_1/GL0_INST/U0_RGB1_RGB3:An (f)
               +     0.316          cell: ADLIB:RGB
  7.253                        FCCC_1/GL0_INST/U0_RGB1_RGB3:YR (r)
               +     0.497          net: FCCC_1/GL0_INST/U0_RGB1_RGB3_rgbr_net_1
  7.750                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.858                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:Q (f)
               +     0.054          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBlOlII
  7.912                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:C (f)
               +     0.315          cell: ADLIB:CFG4
  8.227                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:Y (r)
               +     1.261          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII
  9.488                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:An (f)
               +     0.374          cell: ADLIB:GBM
  9.862                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:YWn (f)
               +     0.609          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_YWn
  10.471                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  10.787                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB1:YR (r)
               +     0.580          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB1_rgbr_net_1
  11.367                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[5]:ALn (r)
                                    
  11.367                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL0
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  21.959                       
               +     0.198          net: FCCC_1/GL0_net
  22.157                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  22.334                       FCCC_1/GL0_INST:YWn (f)
               +     0.600          net: FCCC_1/GL0_INST/U0_YWn
  22.934                       FCCC_1/GL0_INST/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  23.250                       FCCC_1/GL0_INST/U0_RGB1_RGB1:YR (r)
               +     0.465          net: FCCC_1/GL0_INST/U0_RGB1_RGB1_rgbr_net_1
  23.715                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[5]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  23.362                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[5]:ALn
                                    
  23.362                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_1/GL0

Path 1
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[5]:ALn
  Delay (ns):                  6.566                                                                           
  Slack (ns):                  -3.989                                                                          
  Arrival (ns):                15.351                                                                          
  Required (ns):               11.362                                                                          
  Setup (ns):                                                                                                  

Path 2
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIoi[1]:ALn
  Delay (ns):                  6.566                                                                           
  Slack (ns):                  -3.989                                                                          
  Arrival (ns):                15.351                                                                          
  Required (ns):               11.362                                                                          
  Setup (ns):                                                                                                  

Path 3
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIoi[0]:ALn
  Delay (ns):                  6.566                                                                           
  Slack (ns):                  -3.989                                                                          
  Arrival (ns):                15.351                                                                          
  Required (ns):               11.362                                                                          
  Setup (ns):                                                                                                  

Path 4
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[9]:ALn
  Delay (ns):                  6.566                                                                           
  Slack (ns):                  -3.989                                                                          
  Arrival (ns):                15.351                                                                          
  Required (ns):               11.362                                                                          
  Setup (ns):                                                                                                  

Path 5
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[15]:ALn
  Delay (ns):                  6.566                                                                           
  Slack (ns):                  -3.989                                                                          
  Arrival (ns):                15.351                                                                          
  Required (ns):               11.362                                                                          
  Setup (ns):                                                                                                  


Expanded Path 1
  From: CoreResetP_0/MSS_HPMS_READY_int:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[5]:ALn
  data required time                             11.362    
  data arrival time                          -   15.351    
  slack                                          -3.989    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.628          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.960                        FCCC_0/GL0_INST/U0_RGB1_RGB29:An (f)
               +     0.316          cell: ADLIB:RGB
  8.276                        FCCC_0/GL0_INST/U0_RGB1_RGB29:YR (r)
               +     0.509          net: FCCC_0/GL0_INST/U0_RGB1_RGB29_rgbr_net_1
  8.785                        CoreResetP_0/MSS_HPMS_READY_int:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.872                        CoreResetP_0/MSS_HPMS_READY_int:Q (r)
               +     3.265          net: CoreResetP_0/MSS_HPMS_READY_int
  12.137                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:A (r)
               +     0.074          cell: ADLIB:CFG4
  12.211                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:Y (r)
               +     1.261          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII
  13.472                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:An (f)
               +     0.374          cell: ADLIB:GBM
  13.846                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:YWn (f)
               +     0.609          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_YWn
  14.455                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  14.771                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB1:YR (r)
               +     0.580          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB1_rgbr_net_1
  15.351                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[5]:ALn (r)
                                    
  15.351                       data arrival time
  ________________________________________________________
  Data required time calculation
  4.000                        FCCC_1/GL0
               +     0.000          Clock source
  4.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  9.959                        
               +     0.198          net: FCCC_1/GL0_net
  10.157                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  10.334                       FCCC_1/GL0_INST:YWn (f)
               +     0.600          net: FCCC_1/GL0_INST/U0_YWn
  10.934                       FCCC_1/GL0_INST/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  11.250                       FCCC_1/GL0_INST/U0_RGB1_RGB1:YR (r)
               +     0.465          net: FCCC_1/GL0_INST/U0_RGB1_RGB1_rgbr_net_1
  11.715                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[5]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  11.362                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[5]:ALn
                                    
  11.362                       data required time


END SET FCCC_0/GL0 to FCCC_1/GL0

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL0

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:D
  Delay (ns):                  9.415                                                                           
  Slack (ns):                  6.129                                                                           
  Arrival (ns):                9.415                                                                           
  Required (ns):               15.544                                                                          
  Setup (ns):                  0.174                                                                           

Path 2
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[17]:D
  Delay (ns):                  9.304                                                                           
  Slack (ns):                  6.240                                                                           
  Arrival (ns):                9.304                                                                           
  Required (ns):               15.544                                                                          
  Setup (ns):                  0.174                                                                           

Path 3
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[10]:D
  Delay (ns):                  9.096                                                                           
  Slack (ns):                  6.448                                                                           
  Arrival (ns):                9.096                                                                           
  Required (ns):               15.544                                                                          
  Setup (ns):                  0.174                                                                           

Path 4
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[19]:D
  Delay (ns):                  8.967                                                                           
  Slack (ns):                  6.496                                                                           
  Arrival (ns):                8.967                                                                           
  Required (ns):               15.463                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[14]:D
  Delay (ns):                  8.811                                                                           
  Slack (ns):                  6.655                                                                           
  Arrival (ns):                8.811                                                                           
  Required (ns):               15.466                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:D
  data required time                             15.544    
  data arrival time                          -   9.415     
  slack                                          6.129     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1] (r)
               +     0.137          cell: ADLIB:SERDESIF_075_IP
  0.137                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXDATA[36] (f)
               +     3.790          net: SERDES_IF2_0_EPCS_3_RX_DATA[6]
  3.927                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1A_TEST:A (f)
               +     0.087          cell: ADLIB:CFG1A_TEST
  4.014                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1A_TEST:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1A_TEST_net
  4.315                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST4:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  4.687                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST4:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net4
  4.891                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST3:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  5.263                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST3:Y (f)
               +     0.300          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net3
  5.563                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST2:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  5.935                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST2:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net2
  6.139                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST1:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.511                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST1:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net1
  6.812                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST0:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  7.184                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST0:Y (f)
               +     0.205          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net0
  7.389                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  7.761                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST:Y (f)
               +     0.610          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]_CFG1D_TEST_net
  8.371                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]:B (f)
               +     0.209          cell: ADLIB:CFG3
  8.580                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]:Y (f)
               +     0.835          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[16]
  9.415                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:D (f)
                                    
  9.415                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL0
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  13.959                       
               +     0.198          net: FCCC_1/GL0_net
  14.157                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.334                       FCCC_1/GL0_INST:YWn (f)
               +     0.612          net: FCCC_1/GL0_INST/U0_YWn
  14.946                       FCCC_1/GL0_INST/U0_RGB1_RGB12:An (f)
               +     0.316          cell: ADLIB:RGB
  15.262                       FCCC_1/GL0_INST/U0_RGB1_RGB12:YR (r)
               +     0.456          net: FCCC_1/GL0_INST/U0_RGB1_RGB12_rgbr_net_1
  15.718                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  15.544                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:D
                                    
  15.544                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL0

----------------------------------------------------

SET FCCC_1/GL1 to FCCC_1/GL0

No Path 

END SET FCCC_1/GL1 to FCCC_1/GL0

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_1/GL0

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
  Delay (ns):                  3.112                                                                           
  Slack (ns):                  4.498                                                                           
  Arrival (ns):                10.957                                                                          
  Required (ns):               15.455                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D
  Delay (ns):                  3.001                                                                           
  Slack (ns):                  4.618                                                                           
  Arrival (ns):                10.856                                                                          
  Required (ns):               15.474                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[6]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:D
  Delay (ns):                  2.928                                                                           
  Slack (ns):                  4.688                                                                           
  Arrival (ns):                10.776                                                                          
  Required (ns):               15.464                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
  Delay (ns):                  2.716                                                                           
  Slack (ns):                  4.897                                                                           
  Arrival (ns):                10.558                                                                          
  Required (ns):               15.455                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[5]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D
  Delay (ns):                  2.724                                                                           
  Slack (ns):                  4.900                                                                           
  Arrival (ns):                10.574                                                                          
  Required (ns):               15.474                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
  data required time                             15.455    
  data arrival time                          -   10.957    
  slack                                          4.498     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.404                        FCCC_2/GL0_INST:YWn (f)
               +     0.625          net: FCCC_2/GL0_INST/U0_YWn
  7.029                        FCCC_2/GL0_INST/U0_RGB1_RGB9:An (f)
               +     0.316          cell: ADLIB:RGB
  7.345                        FCCC_2/GL0_INST/U0_RGB1_RGB9:YR (r)
               +     0.500          net: FCCC_2/GL0_INST/U0_RGB1_RGB9_rgbr_net_1
  7.845                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.932                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:Q (r)
               +     0.762          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBI0i0[1]
  8.694                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:D (r)
               +     0.282          cell: ADLIB:CFG4
  8.976                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:Y (r)
               +     1.474          net: CORETSE_AHB_0_TCG[1]
  10.450                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]:A (r)
               +     0.202          cell: ADLIB:CFG3
  10.652                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]:Y (r)
               +     0.305          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]
  10.957                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D (r)
                                    
  10.957                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL0
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.959          Clock generation
  13.959                       
               +     0.198          net: FCCC_1/GL0_net
  14.157                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.334                       FCCC_1/GL0_INST:YWn (f)
               +     0.613          net: FCCC_1/GL0_INST/U0_YWn
  14.947                       FCCC_1/GL0_INST/U0_RGB1_RGB13:An (f)
               +     0.316          cell: ADLIB:RGB
  15.263                       FCCC_1/GL0_INST/U0_RGB1_RGB13:YR (r)
               +     0.446          net: FCCC_1/GL0_INST/U0_RGB1_RGB13_rgbr_net_1
  15.709                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.455                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
                                    
  15.455                       data required time


END SET FCCC_2/GL0 to FCCC_1/GL0

----------------------------------------------------

Clock Domain FCCC_1/GL1

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
  Delay (ns):                  0.467                                                                           
  Slack (ns):                  15.212                                                                          
  Arrival (ns):                8.268                                                                           
  Required (ns):               23.480                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         0.788                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
  data required time                             23.480    
  data arrival time                          -   8.268     
  slack                                          15.212    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL1
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  5.989                        
               +     0.199          net: FCCC_1/GL1_net
  6.188                        FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.365                        FCCC_1/GL1_INST:YWn (f)
               +     0.605          net: FCCC_1/GL1_INST/U0_YWn
  6.970                        FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  7.286                        FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.515          net: FCCC_1/GL1_INST/U0_RGB1_YR
  7.801                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.888                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:Q (r)
               +     0.380          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoiIII
  8.268                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D (r)
                                    
  8.268                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL1
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  21.989                       
               +     0.199          net: FCCC_1/GL1_net
  22.188                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  22.365                       FCCC_1/GL1_INST:YWn (f)
               +     0.605          net: FCCC_1/GL1_INST/U0_YWn
  22.970                       FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  23.286                       FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.448          net: FCCC_1/GL1_INST/U0_RGB1_YR
  23.734                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  23.480                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
                                    
  23.480                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:ALn
  Delay (ns):                  3.117                                                                           
  Slack (ns):                  12.473                                                                          
  Arrival (ns):                10.918                                                                          
  Required (ns):               23.391                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.527                                                                           
  Skew (ns):                   0.057                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[3]:ALn
  Delay (ns):                  3.115                                                                           
  Slack (ns):                  12.483                                                                          
  Arrival (ns):                10.916                                                                          
  Required (ns):               23.399                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.517                                                                           
  Skew (ns):                   0.049                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[4]:ALn
  Delay (ns):                  3.115                                                                           
  Slack (ns):                  12.483                                                                          
  Arrival (ns):                10.916                                                                          
  Required (ns):               23.399                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.517                                                                           
  Skew (ns):                   0.049                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[9]:ALn
  Delay (ns):                  2.588                                                                           
  Slack (ns):                  13.006                                                                          
  Arrival (ns):                10.389                                                                          
  Required (ns):               23.395                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         2.994                                                                           
  Skew (ns):                   0.053                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[6]:ALn
  Delay (ns):                  2.588                                                                           
  Slack (ns):                  13.014                                                                          
  Arrival (ns):                10.389                                                                          
  Required (ns):               23.403                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         2.986                                                                           
  Skew (ns):                   0.045                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:ALn
  data required time                             23.391    
  data arrival time                          -   10.918    
  slack                                          12.473    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL1
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  5.989                        
               +     0.199          net: FCCC_1/GL1_net
  6.188                        FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.365                        FCCC_1/GL1_INST:YWn (f)
               +     0.605          net: FCCC_1/GL1_INST/U0_YWn
  6.970                        FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  7.286                        FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.515          net: FCCC_1/GL1_INST/U0_RGB1_YR
  7.801                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.909                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:Q (f)
               +     0.883          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBiiIII
  8.792                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBOOlII:C (f)
               +     0.315          cell: ADLIB:CFG4
  9.107                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBOOlII:Y (r)
               +     1.811          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBOOlII_i
  10.918                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:ALn (r)
                                    
  10.918                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL1
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  21.989                       
               +     0.199          net: FCCC_1/GL1_net
  22.188                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  22.365                       FCCC_1/GL1_INST:YWn (f)
               +     0.630          net: FCCC_1/GL1_INST/U0_YWn
  22.995                       FCCC_1/GL1_INST/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  23.311                       FCCC_1/GL1_INST/U0_RGB1_RGB1:YR (r)
               +     0.433          net: FCCC_1/GL1_INST/U0_RGB1_RGB1_rgbr_net_1
  23.744                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  23.391                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:ALn
                                    
  23.391                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_1/GL1

No Path 

END SET FCCC_0/GL0 to FCCC_1/GL1

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL1

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[9]:D
  Delay (ns):                  9.085                                                                           
  Slack (ns):                  6.409                                                                           
  Arrival (ns):                9.085                                                                           
  Required (ns):               15.494                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[7]:D
  Delay (ns):                  9.084                                                                           
  Slack (ns):                  6.482                                                                           
  Arrival (ns):                9.084                                                                           
  Required (ns):               15.566                                                                          
  Setup (ns):                  0.174                                                                           

Path 3
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[2]:D
  Delay (ns):                  9.101                                                                           
  Slack (ns):                  6.482                                                                           
  Arrival (ns):                9.101                                                                           
  Required (ns):               15.583                                                                          
  Setup (ns):                  0.174                                                                           

Path 4
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[0]:D
  Delay (ns):                  8.971                                                                           
  Slack (ns):                  6.602                                                                           
  Arrival (ns):                8.971                                                                           
  Required (ns):               15.573                                                                          
  Setup (ns):                  0.174                                                                           

Path 5
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[4]:D
  Delay (ns):                  8.583                                                                           
  Slack (ns):                  6.915                                                                           
  Arrival (ns):                8.583                                                                           
  Required (ns):               15.498                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[9]:D
  data required time                             15.494    
  data arrival time                          -   9.085     
  slack                                          6.409     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1] (r)
               +     0.266          cell: ADLIB:SERDESIF_075_IP
  0.266                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXDATA[39] (r)
               +     3.642          net: SERDES_IF2_0_EPCS_3_RX_DATA[9]
  3.908                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST4_CFG1A_TEST:A (r)
               +     0.074          cell: ADLIB:CFG1A_TEST
  3.982                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST4_CFG1A_TEST:Y (r)
               +     0.192          net: mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST4_CFG1A_TEST_net
  4.174                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST4_CFG1D_TEST:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  4.519                        mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST4_CFG1D_TEST:Y (r)
               +     0.307          net: mdr_mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST4_CFG1D_TEST_net
  4.826                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST4:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  5.171                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST4:Y (r)
               +     0.192          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST_net4
  5.363                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST3:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  5.708                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST3:Y (r)
               +     0.307          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST_net3
  6.015                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST2:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  6.360                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST2:Y (r)
               +     0.192          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST_net2
  6.552                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST1:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  6.897                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST1:Y (r)
               +     0.308          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST_net1
  7.205                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST0:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  7.550                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST0:Y (r)
               +     0.191          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST_net0
  7.741                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  8.086                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST:Y (r)
               +     0.643          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]_CFG1D_TEST_net
  8.729                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]:B (r)
               +     0.158          cell: ADLIB:CFG3
  8.887                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]:Y (r)
               +     0.198          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[19]
  9.085                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[9]:D (r)
                                    
  9.085                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL1
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  13.989                       
               +     0.199          net: FCCC_1/GL1_net
  14.188                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.365                       FCCC_1/GL1_INST:YWn (f)
               +     0.630          net: FCCC_1/GL1_INST/U0_YWn
  14.995                       FCCC_1/GL1_INST/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  15.311                       FCCC_1/GL1_INST/U0_RGB1_RGB1:YR (r)
               +     0.437          net: FCCC_1/GL1_INST/U0_RGB1_RGB1_rgbr_net_1
  15.748                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[9]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.494                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[9]:D
                                    
  15.494                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL1

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_1/GL1

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D
  Delay (ns):                  2.884                                                                           
  Slack (ns):                  4.773                                                                           
  Arrival (ns):                10.729                                                                          
  Required (ns):               15.502                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:D
  Delay (ns):                  2.769                                                                           
  Slack (ns):                  4.866                                                                           
  Arrival (ns):                10.624                                                                          
  Required (ns):               15.490                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[8]:D
  Delay (ns):                  2.609                                                                           
  Slack (ns):                  5.017                                                                           
  Arrival (ns):                10.469                                                                          
  Required (ns):               15.486                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[5]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:D
  Delay (ns):                  2.492                                                                           
  Slack (ns):                  5.148                                                                           
  Arrival (ns):                10.342                                                                          
  Required (ns):               15.490                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D
  Delay (ns):                  2.488                                                                           
  Slack (ns):                  5.172                                                                           
  Arrival (ns):                10.330                                                                          
  Required (ns):               15.502                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D
  data required time                             15.502    
  data arrival time                          -   10.729    
  slack                                          4.773     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.404                        FCCC_2/GL0_INST:YWn (f)
               +     0.625          net: FCCC_2/GL0_INST/U0_YWn
  7.029                        FCCC_2/GL0_INST/U0_RGB1_RGB9:An (f)
               +     0.316          cell: ADLIB:RGB
  7.345                        FCCC_2/GL0_INST/U0_RGB1_RGB9:YR (r)
               +     0.500          net: FCCC_2/GL0_INST/U0_RGB1_RGB9_rgbr_net_1
  7.845                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.932                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:Q (r)
               +     0.762          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBI0i0[1]
  8.694                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:D (r)
               +     0.282          cell: ADLIB:CFG4
  8.976                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:Y (r)
               +     1.474          net: CORETSE_AHB_0_TCG[1]
  10.450                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]:A (r)
               +     0.202          cell: ADLIB:CFG3
  10.652                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]:Y (r)
               +     0.077          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]
  10.729                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D (r)
                                    
  10.729                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL1
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     5.989          Clock generation
  13.989                       
               +     0.199          net: FCCC_1/GL1_net
  14.188                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.365                       FCCC_1/GL1_INST:YWn (f)
               +     0.630          net: FCCC_1/GL1_INST/U0_YWn
  14.995                       FCCC_1/GL1_INST/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  15.311                       FCCC_1/GL1_INST/U0_RGB1_RGB1:YR (r)
               +     0.445          net: FCCC_1/GL1_INST/U0_RGB1_RGB1_rgbr_net_1
  15.756                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.502                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D
                                    
  15.502                       data required time


END SET FCCC_2/GL0 to FCCC_1/GL1

----------------------------------------------------

Clock Domain FCCC_2/GL0

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[6]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001:D
  Delay (ns):                  5.395                                                                           
  Slack (ns):                  2.246                                                                           
  Arrival (ns):                13.284                                                                          
  Required (ns):               15.530                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.754                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[6]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl001:D
  Delay (ns):                  5.186                                                                           
  Slack (ns):                  2.455                                                                           
  Arrival (ns):                13.075                                                                          
  Required (ns):               15.530                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.545                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBlI01[0]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001:D
  Delay (ns):                  5.106                                                                           
  Slack (ns):                  2.565                                                                           
  Arrival (ns):                12.965                                                                          
  Required (ns):               15.530                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.435                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[3]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001:D
  Delay (ns):                  5.056                                                                           
  Slack (ns):                  2.585                                                                           
  Arrival (ns):                12.945                                                                          
  Required (ns):               15.530                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.415                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001:D
  Delay (ns):                  4.970                                                                           
  Slack (ns):                  2.683                                                                           
  Arrival (ns):                12.847                                                                          
  Required (ns):               15.530                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.317                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[6]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001:D
  data required time                             15.530    
  data arrival time                          -   13.284    
  slack                                          2.246     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.404                        FCCC_2/GL0_INST:YWn (f)
               +     0.620          net: FCCC_2/GL0_INST/U0_YWn
  7.024                        FCCC_2/GL0_INST/U0_RGB1_RGB8:An (f)
               +     0.316          cell: ADLIB:RGB
  7.340                        FCCC_2/GL0_INST/U0_RGB1_RGB8:YR (r)
               +     0.549          net: FCCC_2/GL0_INST/U0_RGB1_RGB8_rgbr_net_1
  7.889                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[6]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.997                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[6]:Q (f)
               +     1.071          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[6]
  9.068                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_21:B (f)
               +     0.441          cell: ADLIB:ARI1_CC
  9.509                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_21:UB (f)
               +     0.000          net: NET_CC_CONFIG3482
  9.509                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_1_CC_0:UB[3] (f)
               +     0.726          cell: ADLIB:CC_CONFIG
  10.235                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_1_CC_0:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG3498
  10.235                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_45_FCINST1:CC (r)
               +     0.066          cell: ADLIB:FCEND_BUFF_CC
  10.301                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_45_FCINST1:CO (r)
               +     0.884          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_N_2
  11.185                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBI101_0_a2:C (r)
               +     0.326          cell: ADLIB:CFG4
  11.511                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBI101_0_a2:Y (f)
               +     0.678          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBI101
  12.189                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001_RNO_0:D (f)
               +     0.324          cell: ADLIB:CFG4
  12.513                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001_RNO_0:Y (r)
               +     0.622          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_m5_0_a3_1
  13.135                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001_RNO:A (r)
               +     0.074          cell: ADLIB:CFG4
  13.209                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001_RNO:Y (r)
               +     0.075          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_N_9_mux_0
  13.284                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001:D (r)
                                    
  13.284                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  14.028                       
               +     0.199          net: FCCC_2/GL0_net
  14.227                       FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.404                       FCCC_2/GL0_INST:YWn (f)
               +     0.619          net: FCCC_2/GL0_INST/U0_YWn
  15.023                       FCCC_2/GL0_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  15.339                       FCCC_2/GL0_INST/U0_RGB1_RGB0:YR (r)
               +     0.445          net: FCCC_2/GL0_INST/U0_RGB1_RGB0_rgbr_net_1
  15.784                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.530                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001:D
                                    
  15.530                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[1]:ALn
  Delay (ns):                  3.371                                                                           
  Slack (ns):                  4.234                                                                           
  Arrival (ns):                11.212                                                                          
  Required (ns):               15.446                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.766                                                                           
  Skew (ns):                   0.042                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[4]:ALn
  Delay (ns):                  3.371                                                                           
  Slack (ns):                  4.234                                                                           
  Arrival (ns):                11.212                                                                          
  Required (ns):               15.446                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.766                                                                           
  Skew (ns):                   0.042                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[0]:ALn
  Delay (ns):                  3.371                                                                           
  Slack (ns):                  4.234                                                                           
  Arrival (ns):                11.212                                                                          
  Required (ns):               15.446                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.766                                                                           
  Skew (ns):                   0.042                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[7]:ALn
  Delay (ns):                  3.366                                                                           
  Slack (ns):                  4.234                                                                           
  Arrival (ns):                11.207                                                                          
  Required (ns):               15.441                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.766                                                                           
  Skew (ns):                   0.047                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBOI1II[7]:ALn
  Delay (ns):                  3.366                                                                           
  Slack (ns):                  4.234                                                                           
  Arrival (ns):                11.207                                                                          
  Required (ns):               15.441                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.766                                                                           
  Skew (ns):                   0.047                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[1]:ALn
  data required time                             15.446    
  data arrival time                          -   11.212    
  slack                                          4.234     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.404                        FCCC_2/GL0_INST:YWn (f)
               +     0.625          net: FCCC_2/GL0_INST/U0_YWn
  7.029                        FCCC_2/GL0_INST/U0_RGB1_RGB9:An (f)
               +     0.316          cell: ADLIB:RGB
  7.345                        FCCC_2/GL0_INST/U0_RGB1_RGB9:YR (r)
               +     0.496          net: FCCC_2/GL0_INST/U0_RGB1_RGB9_rgbr_net_1
  7.841                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.949                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:Q (f)
               +     0.054          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBlO0o
  8.003                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o:C (f)
               +     0.315          cell: ADLIB:CFG4
  8.318                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o:Y (r)
               +     1.020          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o
  9.338                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o_RNIQ2P4:An (f)
               +     0.374          cell: ADLIB:GBM
  9.712                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o_RNIQ2P4:YWn (f)
               +     0.606          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_YWn
  10.318                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB3:An (f)
               +     0.316          cell: ADLIB:RGB
  10.634                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB3:YR (r)
               +     0.578          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB3_rgbr_net_1
  11.212                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[1]:ALn (r)
                                    
  11.212                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  14.028                       
               +     0.199          net: FCCC_2/GL0_net
  14.227                       FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.404                       FCCC_2/GL0_INST:YWn (f)
               +     0.613          net: FCCC_2/GL0_INST/U0_YWn
  15.017                       FCCC_2/GL0_INST/U0_RGB1_RGB3:An (f)
               +     0.316          cell: ADLIB:RGB
  15.333                       FCCC_2/GL0_INST/U0_RGB1_RGB3:YR (r)
               +     0.466          net: FCCC_2/GL0_INST/U0_RGB1_RGB3_rgbr_net_1
  15.799                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[1]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  15.446                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[1]:ALn
                                    
  15.446                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_0/GL0 to FCCC_2/GL0

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_1/GL0 to FCCC_2/GL0

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1] to FCCC_2/GL0

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
  Delay (ns):                  8.934                                                                           
  Slack (ns):                  6.686                                                                           
  Arrival (ns):                8.934                                                                           
  Required (ns):               15.620                                                                          
  Setup (ns):                  0.174                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
  data required time                             15.620    
  data arrival time                          -   8.934     
  slack                                          6.686     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1] (r)
               +     0.878          cell: ADLIB:SERDESIF_075_IP
  0.878                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_READY[1] (f)
               +     3.071          net: SERDES_IF2_0_EPCS_3_READY
  3.949                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST6:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  4.321                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST6:Y (f)
               +     0.300          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net6
  4.621                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST5:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  4.993                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST5:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net5
  5.197                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST4:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  5.569                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST4:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net4
  5.870                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST3:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.242                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST3:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net3
  6.446                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST2:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.818                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST2:Y (f)
               +     0.300          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net2
  7.118                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST1:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  7.490                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST1:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net1
  7.694                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST0:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  8.066                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST0:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net0
  8.367                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  8.739                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST:Y (f)
               +     0.195          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net
  8.934                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D (f)
                                    
  8.934                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  14.028                       
               +     0.199          net: FCCC_2/GL0_net
  14.227                       FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  14.404                       FCCC_2/GL0_INST:YWn (f)
               +     0.640          net: FCCC_2/GL0_INST/U0_YWn
  15.044                       FCCC_2/GL0_INST/U0_RGB1_RGB13:An (f)
               +     0.316          cell: ADLIB:RGB
  15.360                       FCCC_2/GL0_INST/U0_RGB1_RGB13:YR (r)
               +     0.434          net: FCCC_2/GL0_INST/U0_RGB1_RGB13_rgbr_net_1
  15.794                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  15.620                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
                                    
  15.620                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1] to FCCC_2/GL0

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_3/GL0 to FCCC_2/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_2/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_2/GL0

----------------------------------------------------

Clock Domain FCCC_3/GL0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_7/INST_RAM1K18_IP:B_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_3/GL0

No Path 

END SET FCCC_0/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_3/GL0

No Path 

END SET FCCC_1/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_3/GL0

No Path 

END SET FCCC_2/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_3/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_3/GL0

----------------------------------------------------

Clock Domain OSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From:                        CoreResetP_0/count_sdif0[8]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  2.115                                                                           
  Slack (ns):                  17.457                                                                          
  Arrival (ns):                10.344                                                                          
  Required (ns):               27.801                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.543                                                                           

Path 2
  From:                        CoreResetP_0/count_sdif0[5]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  2.102                                                                           
  Slack (ns):                  17.458                                                                          
  Arrival (ns):                10.343                                                                          
  Required (ns):               27.801                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.542                                                                           

Path 3
  From:                        CoreResetP_0/count_sdif0[0]:CLK
  To:                          CoreResetP_0/count_sdif0[12]:D
  Delay (ns):                  2.029                                                                           
  Slack (ns):                  17.657                                                                          
  Arrival (ns):                10.233                                                                          
  Required (ns):               27.890                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         2.343                                                                           

Path 4
  From:                        CoreResetP_0/count_sdif0[11]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  1.889                                                                           
  Slack (ns):                  17.671                                                                          
  Arrival (ns):                10.130                                                                          
  Required (ns):               27.801                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.329                                                                           

Path 5
  From:                        CoreResetP_0/count_sdif0[1]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  1.888                                                                           
  Slack (ns):                  17.672                                                                          
  Arrival (ns):                10.129                                                                          
  Required (ns):               27.801                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.328                                                                           


Expanded Path 1
  From: CoreResetP_0/count_sdif0[8]:CLK
  To: CoreResetP_0/release_sdif0_core:EN
  data required time                             27.801    
  data arrival time                          -   10.344    
  slack                                          17.457    
  ________________________________________________________
  Data arrival time calculation
  0.000                        OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     2.640          net: OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  2.640                        OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  2.792                        OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.603          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.395                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  6.769                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.599          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.368                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  7.684                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.545          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  8.229                        CoreResetP_0/count_sdif0[8]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.337                        CoreResetP_0/count_sdif0[8]:Q (f)
               +     0.522          net: CoreResetP_0/count_sdif0[8]
  8.859                        CoreResetP_0/release_sdif0_core4_1:B (f)
               +     0.315          cell: ADLIB:CFG4
  9.174                        CoreResetP_0/release_sdif0_core4_1:Y (r)
               +     0.306          net: CoreResetP_0/release_sdif0_core4_1
  9.480                        CoreResetP_0/release_sdif0_core4:A (r)
               +     0.326          cell: ADLIB:CFG4
  9.806                        CoreResetP_0/release_sdif0_core4:Y (f)
               +     0.538          net: CoreResetP_0/release_sdif0_core4
  10.344                       CoreResetP_0/release_sdif0_core:EN (f)
                                    
  10.344                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     2.640          net: OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  22.640                       OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  22.792                       OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.603          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.395                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  26.769                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.599          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.368                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  27.684                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.452          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  28.136                       CoreResetP_0/release_sdif0_core:CLK (r)
               -     0.335          Library setup time: ADLIB:SLE
  27.801                       CoreResetP_0/release_sdif0_core:EN
                                    
  27.801                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CoreResetP_0/sm0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/ddr_settled:ALn
  Delay (ns):                  1.146                                                                           
  Slack (ns):                  18.440                                                                          
  Arrival (ns):                9.343                                                                           
  Required (ns):               27.783                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.560                                                                           
  Skew (ns):                   0.061                                                                           

Path 2
  From:                        CoreResetP_0/sm0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0_enable_rcosc:ALn
  Delay (ns):                  1.146                                                                           
  Slack (ns):                  18.448                                                                          
  Arrival (ns):                9.343                                                                           
  Required (ns):               27.791                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.552                                                                           
  Skew (ns):                   0.053                                                                           

Path 3
  From:                        CoreResetP_0/sm0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0_enable_q1:ALn
  Delay (ns):                  1.145                                                                           
  Slack (ns):                  18.450                                                                          
  Arrival (ns):                9.342                                                                           
  Required (ns):               27.792                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.550                                                                           
  Skew (ns):                   0.052                                                                           

Path 4
  From:                        CoreResetP_0/sdif0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/release_sdif0_core:ALn
  Delay (ns):                  0.845                                                                           
  Slack (ns):                  18.731                                                                          
  Arrival (ns):                9.052                                                                           
  Required (ns):               27.783                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.269                                                                           
  Skew (ns):                   0.071                                                                           

Path 5
  From:                        CoreResetP_0/sdif0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0[0]:ALn
  Delay (ns):                  0.845                                                                           
  Slack (ns):                  18.731                                                                          
  Arrival (ns):                9.052                                                                           
  Required (ns):               27.783                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.269                                                                           
  Skew (ns):                   0.071                                                                           


Expanded Path 1
  From: CoreResetP_0/sm0_areset_n_rcosc:CLK
  To: CoreResetP_0/ddr_settled:ALn
  data required time                             27.783    
  data arrival time                          -   9.343     
  slack                                          18.440    
  ________________________________________________________
  Data arrival time calculation
  0.000                        OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     2.640          net: OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  2.640                        OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  2.792                        OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.603          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.395                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  6.769                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.599          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.368                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  7.684                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.513          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  8.197                        CoreResetP_0/sm0_areset_n_rcosc:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.284                        CoreResetP_0/sm0_areset_n_rcosc:Q (r)
               +     1.059          net: CoreResetP_0/sm0_areset_n_rcosc
  9.343                        CoreResetP_0/ddr_settled:ALn (r)
                                    
  9.343                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     2.640          net: OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  22.640                       OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  22.792                       OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.603          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.395                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  26.769                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.599          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.368                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  27.684                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.452          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  28.136                       CoreResetP_0/ddr_settled:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  27.783                       CoreResetP_0/ddr_settled:ALn
                                    
  27.783                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to OSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET FCCC_0/GL0 to OSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From:                        CoreConfigP_0/psel:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  Delay (ns):                  5.793                                                                           
  Slack (ns):                  31.463                                                                          
  Arrival (ns):                11.199                                                                          
  Required (ns):               42.662                                                                          
  Setup (ns):                  2.663                                                                           
  Minimum Period (ns):         17.074                                                                          

Path 2
  From:                        CoreConfigP_0/SDIF0_PENABLE:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PENABLE
  Delay (ns):                  5.215                                                                           
  Slack (ns):                  33.980                                                                          
  Arrival (ns):                10.630                                                                          
  Required (ns):               44.610                                                                          
  Setup (ns):                  0.715                                                                           
  Minimum Period (ns):         12.040                                                                          

Path 3
  From:                        CoreConfigP_0/psel:CLK
  To:                          CoreConfigP_0/FIC_2_APB_M_PRDATA[18]:D
  Delay (ns):                  2.365                                                                           
  Slack (ns):                  37.111                                                                          
  Arrival (ns):                7.771                                                                           
  Required (ns):               44.882                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.778                                                                           

Path 4
  From:                        CoreConfigP_0/psel:CLK
  To:                          CoreConfigP_0/FIC_2_APB_M_PRDATA[17]:D
  Delay (ns):                  2.364                                                                           
  Slack (ns):                  37.123                                                                          
  Arrival (ns):                7.770                                                                           
  Required (ns):               44.893                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.754                                                                           

Path 5
  From:                        CoreConfigP_0/psel:CLK
  To:                          CoreConfigP_0/FIC_2_APB_M_PRDATA[16]:D
  Delay (ns):                  2.363                                                                           
  Slack (ns):                  37.124                                                                          
  Arrival (ns):                7.769                                                                           
  Required (ns):               44.893                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         5.752                                                                           


Expanded Path 1
  From: CoreConfigP_0/psel:CLK
  To: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  data required time                             42.662    
  data arrival time                          -   11.199    
  slack                                          31.463    
  ________________________________________________________
  Data arrival time calculation
  0.000                        CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (f)
               +     3.637          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  3.637                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (r)
               +     0.385          cell: ADLIB:GBM
  4.022                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YEn (r)
               +     0.590          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn_GEast
  4.612                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1:An (r)
               +     0.248          cell: ADLIB:RGB
  4.860                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1:YL (f)
               +     0.546          net: CoreConfigP_0_APB_S_PCLK
  5.406                        CoreConfigP_0/psel:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.514                        CoreConfigP_0/psel:Q (f)
               +     0.320          net: CoreConfigP_0/psel
  5.834                        CoreConfigP_0/R_SDIF0_PSEL_1_i_o3:A (f)
               +     0.209          cell: ADLIB:CFG2
  6.043                        CoreConfigP_0/R_SDIF0_PSEL_1_i_o3:Y (f)
               +     4.911          net: N_19
  10.954                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_165:A (f)
               +     0.199          cell: ADLIB:IP_INTERFACE
  11.153                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_165:IPA (f)
               +     0.046          net: SERDES_IF2_0/SERDESIF_INST/APB_PSEL_net
  11.199                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL (f)
                                    
  11.199                       data arrival time
  ________________________________________________________
  Data required time calculation
  40.000                       CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  40.000                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.367          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  43.367                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (f)
               +     0.374          cell: ADLIB:GBM
  43.741                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YWn (f)
               +     0.600          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn
  44.341                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB2:An (f)
               +     0.317          cell: ADLIB:RGB
  44.658                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB2:YL (r)
               +     0.401          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB2_rgbl_net_1
  45.059                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_161:B (r)
               +     0.209          cell: ADLIB:IP_INTERFACE
  45.268                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_161:IPB (r)
               +     0.057          net: SERDES_IF2_0/SERDESIF_INST/APB_CLK_net
  45.325                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_CLK (r)
               -     2.663          Library setup time: ADLIB:SERDESIF_075_IP
  42.662                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
                                    
  42.662                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

Path 1
  From:                        CoreResetP_0/INIT_DONE_int:CLK
  To:                          CoreConfigP_0/INIT_DONE_q1:D
  Delay (ns):                  0.860                                                                           
  Slack (ns):                  15.240                                                                          
  Arrival (ns):                9.629                                                                           
  Required (ns):               24.869                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CoreResetP_0/SDIF_RELEASED_int:CLK
  To:                          CoreConfigP_0/SDIF_RELEASED_q1:D
  Delay (ns):                  0.476                                                                           
  Slack (ns):                  15.612                                                                          
  Arrival (ns):                9.258                                                                           
  Required (ns):               24.870                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CoreResetP_0/INIT_DONE_int:CLK
  To: CoreConfigP_0/INIT_DONE_q1:D
  data required time                             24.869    
  data arrival time                          -   9.629     
  slack                                          15.240    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.956          Clock generation
  6.956                        
               +     0.198          net: FCCC_0/GL0_net
  7.154                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  7.332                        FCCC_0/GL0_INST:YEn (f)
               +     0.631          net: FCCC_0/GL0_INST/U0_YWn_GEast
  7.963                        FCCC_0/GL0_INST/U0_RGB1_RGB31:An (f)
               +     0.316          cell: ADLIB:RGB
  8.279                        FCCC_0/GL0_INST/U0_RGB1_RGB31:YR (r)
               +     0.490          net: FCCC_0/GL0_INST/U0_RGB1_RGB31_rgbr_net_1
  8.769                        CoreResetP_0/INIT_DONE_int:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.856                        CoreResetP_0/INIT_DONE_int:Q (r)
               +     0.773          net: CoreResetP_0_INIT_DONE
  9.629                        CoreConfigP_0/INIT_DONE_q1:D (r)
                                    
  9.629                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  20.000                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.367          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  23.367                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (f)
               +     0.374          cell: ADLIB:GBM
  23.741                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YEn (f)
               +     0.611          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn_GEast
  24.352                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  24.669                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1:YL (r)
               +     0.454          net: CoreConfigP_0_APB_S_PCLK
  25.123                       CoreConfigP_0/INIT_DONE_q1:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  24.869                       CoreConfigP_0/INIT_DONE_q1:D
                                    
  24.869                       data required time


END SET FCCC_0/GL0 to CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]

Info: The maximum frequency of this clock domain is limited by the period of pin SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

Info: The maximum frequency of this clock domain is limited by the period of pin SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_2/GL0 to SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21]
  Delay (ns):                  5.168                                                                           
  Slack (ns):                  -7.131                                                                          
  Arrival (ns):                13.013                                                                          
  Required (ns):               5.882                                                                           
  Setup (ns):                  2.118                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[28]
  Delay (ns):                  5.108                                                                           
  Slack (ns):                  -7.088                                                                          
  Arrival (ns):                12.968                                                                          
  Required (ns):               5.880                                                                           
  Setup (ns):                  2.120                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[3]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[23]
  Delay (ns):                  5.028                                                                           
  Slack (ns):                  -7.015                                                                          
  Arrival (ns):                12.869                                                                          
  Required (ns):               5.854                                                                           
  Setup (ns):                  2.146                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[0]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[20]
  Delay (ns):                  4.970                                                                           
  Slack (ns):                  -6.974                                                                          
  Arrival (ns):                12.810                                                                          
  Required (ns):               5.836                                                                           
  Setup (ns):                  2.164                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[0]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[20]
  Delay (ns):                  4.930                                                                           
  Slack (ns):                  -6.943                                                                          
  Arrival (ns):                12.779                                                                          
  Required (ns):               5.836                                                                           
  Setup (ns):                  2.164                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21]
  data required time                             5.882     
  data arrival time                          -   13.013    
  slack                                          -7.131    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.028          Clock generation
  6.028                        
               +     0.199          net: FCCC_2/GL0_net
  6.227                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  6.404                        FCCC_2/GL0_INST:YWn (f)
               +     0.625          net: FCCC_2/GL0_INST/U0_YWn
  7.029                        FCCC_2/GL0_INST/U0_RGB1_RGB9:An (f)
               +     0.316          cell: ADLIB:RGB
  7.345                        FCCC_2/GL0_INST/U0_RGB1_RGB9:YR (r)
               +     0.500          net: FCCC_2/GL0_INST/U0_RGB1_RGB9_rgbr_net_1
  7.845                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.953                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:Q (f)
               +     0.737          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBI0i0[1]
  8.690                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:D (f)
               +     0.296          cell: ADLIB:CFG4
  8.986                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:Y (f)
               +     3.742          net: CORETSE_AHB_0_TCG[1]
  12.728                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_201:B (f)
               +     0.224          cell: ADLIB:IP_INTERFACE
  12.952                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_201:IPB (f)
               +     0.061          net: SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA_net[21]
  13.013                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21] (f)
                                    
  13.013                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]
               +     0.000          Clock source
  8.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1] (r)
               -     2.118          Library setup time: ADLIB:SERDESIF_075_IP
  5.882                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21]
                                    
  5.882                        data required time


END SET FCCC_2/GL0 to SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

----------------------------------------------------

Clock Domain FCCC_3/GL1

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_7/INST_RAM1K18_IP:B_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_0/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_1/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_2/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_3/GL0 to FCCC_3/GL1

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

