/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* CanRx */
#define CanRx__0__INTTYPE CYREG_PICU0_INTTYPE2
#define CanRx__0__MASK 0x04u
#define CanRx__0__PC CYREG_PRT0_PC2
#define CanRx__0__PORT 0u
#define CanRx__0__SHIFT 2u
#define CanRx__AG CYREG_PRT0_AG
#define CanRx__AMUX CYREG_PRT0_AMUX
#define CanRx__BIE CYREG_PRT0_BIE
#define CanRx__BIT_MASK CYREG_PRT0_BIT_MASK
#define CanRx__BYP CYREG_PRT0_BYP
#define CanRx__CTL CYREG_PRT0_CTL
#define CanRx__DM0 CYREG_PRT0_DM0
#define CanRx__DM1 CYREG_PRT0_DM1
#define CanRx__DM2 CYREG_PRT0_DM2
#define CanRx__DR CYREG_PRT0_DR
#define CanRx__INP_DIS CYREG_PRT0_INP_DIS
#define CanRx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CanRx__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CanRx__LCD_EN CYREG_PRT0_LCD_EN
#define CanRx__MASK 0x04u
#define CanRx__PORT 0u
#define CanRx__PRT CYREG_PRT0_PRT
#define CanRx__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CanRx__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CanRx__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CanRx__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CanRx__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CanRx__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CanRx__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CanRx__PS CYREG_PRT0_PS
#define CanRx__SHIFT 2u
#define CanRx__SLW CYREG_PRT0_SLW

/* CanTx */
#define CanTx__0__INTTYPE CYREG_PICU0_INTTYPE1
#define CanTx__0__MASK 0x02u
#define CanTx__0__PC CYREG_PRT0_PC1
#define CanTx__0__PORT 0u
#define CanTx__0__SHIFT 1u
#define CanTx__AG CYREG_PRT0_AG
#define CanTx__AMUX CYREG_PRT0_AMUX
#define CanTx__BIE CYREG_PRT0_BIE
#define CanTx__BIT_MASK CYREG_PRT0_BIT_MASK
#define CanTx__BYP CYREG_PRT0_BYP
#define CanTx__CTL CYREG_PRT0_CTL
#define CanTx__DM0 CYREG_PRT0_DM0
#define CanTx__DM1 CYREG_PRT0_DM1
#define CanTx__DM2 CYREG_PRT0_DM2
#define CanTx__DR CYREG_PRT0_DR
#define CanTx__INP_DIS CYREG_PRT0_INP_DIS
#define CanTx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CanTx__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CanTx__LCD_EN CYREG_PRT0_LCD_EN
#define CanTx__MASK 0x02u
#define CanTx__PORT 0u
#define CanTx__PRT CYREG_PRT0_PRT
#define CanTx__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CanTx__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CanTx__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CanTx__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CanTx__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CanTx__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CanTx__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CanTx__PS CYREG_PRT0_PS
#define CanTx__SHIFT 1u
#define CanTx__SLW CYREG_PRT0_SLW

/* UartRx */
#define UartRx__0__INTTYPE CYREG_PICU15_INTTYPE4
#define UartRx__0__MASK 0x10u
#define UartRx__0__PC CYREG_IO_PC_PRT15_PC4
#define UartRx__0__PORT 15u
#define UartRx__0__SHIFT 4u
#define UartRx__AG CYREG_PRT15_AG
#define UartRx__AMUX CYREG_PRT15_AMUX
#define UartRx__BIE CYREG_PRT15_BIE
#define UartRx__BIT_MASK CYREG_PRT15_BIT_MASK
#define UartRx__BYP CYREG_PRT15_BYP
#define UartRx__CTL CYREG_PRT15_CTL
#define UartRx__DM0 CYREG_PRT15_DM0
#define UartRx__DM1 CYREG_PRT15_DM1
#define UartRx__DM2 CYREG_PRT15_DM2
#define UartRx__DR CYREG_PRT15_DR
#define UartRx__INP_DIS CYREG_PRT15_INP_DIS
#define UartRx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define UartRx__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define UartRx__LCD_EN CYREG_PRT15_LCD_EN
#define UartRx__MASK 0x10u
#define UartRx__PORT 15u
#define UartRx__PRT CYREG_PRT15_PRT
#define UartRx__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define UartRx__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define UartRx__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define UartRx__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define UartRx__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define UartRx__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define UartRx__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define UartRx__PS CYREG_PRT15_PS
#define UartRx__SHIFT 4u
#define UartRx__SLW CYREG_PRT15_SLW

/* UartTx */
#define UartTx__0__INTTYPE CYREG_PICU15_INTTYPE3
#define UartTx__0__MASK 0x08u
#define UartTx__0__PC CYREG_IO_PC_PRT15_PC3
#define UartTx__0__PORT 15u
#define UartTx__0__SHIFT 3u
#define UartTx__AG CYREG_PRT15_AG
#define UartTx__AMUX CYREG_PRT15_AMUX
#define UartTx__BIE CYREG_PRT15_BIE
#define UartTx__BIT_MASK CYREG_PRT15_BIT_MASK
#define UartTx__BYP CYREG_PRT15_BYP
#define UartTx__CTL CYREG_PRT15_CTL
#define UartTx__DM0 CYREG_PRT15_DM0
#define UartTx__DM1 CYREG_PRT15_DM1
#define UartTx__DM2 CYREG_PRT15_DM2
#define UartTx__DR CYREG_PRT15_DR
#define UartTx__INP_DIS CYREG_PRT15_INP_DIS
#define UartTx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define UartTx__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define UartTx__LCD_EN CYREG_PRT15_LCD_EN
#define UartTx__MASK 0x08u
#define UartTx__PORT 15u
#define UartTx__PRT CYREG_PRT15_PRT
#define UartTx__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define UartTx__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define UartTx__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define UartTx__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define UartTx__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define UartTx__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define UartTx__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define UartTx__PS CYREG_PRT15_PS
#define UartTx__SHIFT 3u
#define UartTx__SLW CYREG_PRT15_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* BlueLedd */
#define BlueLedd__0__INTTYPE CYREG_PICU2_INTTYPE1
#define BlueLedd__0__MASK 0x02u
#define BlueLedd__0__PC CYREG_PRT2_PC1
#define BlueLedd__0__PORT 2u
#define BlueLedd__0__SHIFT 1u
#define BlueLedd__AG CYREG_PRT2_AG
#define BlueLedd__AMUX CYREG_PRT2_AMUX
#define BlueLedd__BIE CYREG_PRT2_BIE
#define BlueLedd__BIT_MASK CYREG_PRT2_BIT_MASK
#define BlueLedd__BYP CYREG_PRT2_BYP
#define BlueLedd__CTL CYREG_PRT2_CTL
#define BlueLedd__DM0 CYREG_PRT2_DM0
#define BlueLedd__DM1 CYREG_PRT2_DM1
#define BlueLedd__DM2 CYREG_PRT2_DM2
#define BlueLedd__DR CYREG_PRT2_DR
#define BlueLedd__INP_DIS CYREG_PRT2_INP_DIS
#define BlueLedd__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define BlueLedd__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define BlueLedd__LCD_EN CYREG_PRT2_LCD_EN
#define BlueLedd__MASK 0x02u
#define BlueLedd__PORT 2u
#define BlueLedd__PRT CYREG_PRT2_PRT
#define BlueLedd__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define BlueLedd__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define BlueLedd__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define BlueLedd__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define BlueLedd__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define BlueLedd__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define BlueLedd__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define BlueLedd__PS CYREG_PRT2_PS
#define BlueLedd__SHIFT 1u
#define BlueLedd__SLW CYREG_PRT2_SLW

/* Counter_1 */
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Counter_1_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Counter_1_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB06_A0
#define Counter_1_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB06_A1
#define Counter_1_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Counter_1_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB06_D0
#define Counter_1_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB06_D1
#define Counter_1_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Counter_1_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB06_F0
#define Counter_1_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB06_F1
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Counter_1_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Counter_1_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB07_A0
#define Counter_1_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB07_A1
#define Counter_1_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Counter_1_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB07_D0
#define Counter_1_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB07_D1
#define Counter_1_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Counter_1_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB07_F0
#define Counter_1_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB07_F1
#define Counter_1_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define Counter_1_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define Counter_1_CounterUDB_sSTSReg_stsreg__3__POS 3
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK 0x6Bu
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB07_ST

/* NextButton */
#define NextButton__0__INTTYPE CYREG_PICU0_INTTYPE4
#define NextButton__0__MASK 0x10u
#define NextButton__0__PC CYREG_PRT0_PC4
#define NextButton__0__PORT 0u
#define NextButton__0__SHIFT 4u
#define NextButton__AG CYREG_PRT0_AG
#define NextButton__AMUX CYREG_PRT0_AMUX
#define NextButton__BIE CYREG_PRT0_BIE
#define NextButton__BIT_MASK CYREG_PRT0_BIT_MASK
#define NextButton__BYP CYREG_PRT0_BYP
#define NextButton__CTL CYREG_PRT0_CTL
#define NextButton__DM0 CYREG_PRT0_DM0
#define NextButton__DM1 CYREG_PRT0_DM1
#define NextButton__DM2 CYREG_PRT0_DM2
#define NextButton__DR CYREG_PRT0_DR
#define NextButton__INP_DIS CYREG_PRT0_INP_DIS
#define NextButton__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define NextButton__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define NextButton__LCD_EN CYREG_PRT0_LCD_EN
#define NextButton__MASK 0x10u
#define NextButton__PORT 0u
#define NextButton__PRT CYREG_PRT0_PRT
#define NextButton__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define NextButton__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define NextButton__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define NextButton__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define NextButton__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define NextButton__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define NextButton__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define NextButton__PS CYREG_PRT0_PS
#define NextButton__SHIFT 4u
#define NextButton__SLW CYREG_PRT0_SLW

/* VehicleCAN */
#define VehicleCAN_CanIP__CSR_BUF_SR CYREG_CAN0_CSR_BUF_SR
#define VehicleCAN_CanIP__CSR_CFG CYREG_CAN0_CSR_CFG
#define VehicleCAN_CanIP__CSR_CMD CYREG_CAN0_CSR_CMD
#define VehicleCAN_CanIP__CSR_ERR_SR CYREG_CAN0_CSR_ERR_SR
#define VehicleCAN_CanIP__CSR_INT_EN CYREG_CAN0_CSR_INT_EN
#define VehicleCAN_CanIP__CSR_INT_SR CYREG_CAN0_CSR_INT_SR
#define VehicleCAN_CanIP__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define VehicleCAN_CanIP__PM_ACT_MSK 0x01u
#define VehicleCAN_CanIP__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define VehicleCAN_CanIP__PM_STBY_MSK 0x01u
#define VehicleCAN_CanIP__RX0_ACR CYREG_CAN0_RX0_ACR
#define VehicleCAN_CanIP__RX0_ACRD CYREG_CAN0_RX0_ACRD
#define VehicleCAN_CanIP__RX0_AMR CYREG_CAN0_RX0_AMR
#define VehicleCAN_CanIP__RX0_AMRD CYREG_CAN0_RX0_AMRD
#define VehicleCAN_CanIP__RX0_CMD CYREG_CAN0_RX0_CMD
#define VehicleCAN_CanIP__RX0_DH CYREG_CAN0_RX0_DH
#define VehicleCAN_CanIP__RX0_DL CYREG_CAN0_RX0_DL
#define VehicleCAN_CanIP__RX0_ID CYREG_CAN0_RX0_ID
#define VehicleCAN_CanIP__RX1_ACR CYREG_CAN0_RX1_ACR
#define VehicleCAN_CanIP__RX1_ACRD CYREG_CAN0_RX1_ACRD
#define VehicleCAN_CanIP__RX1_AMR CYREG_CAN0_RX1_AMR
#define VehicleCAN_CanIP__RX1_AMRD CYREG_CAN0_RX1_AMRD
#define VehicleCAN_CanIP__RX1_CMD CYREG_CAN0_RX1_CMD
#define VehicleCAN_CanIP__RX1_DH CYREG_CAN0_RX1_DH
#define VehicleCAN_CanIP__RX1_DL CYREG_CAN0_RX1_DL
#define VehicleCAN_CanIP__RX1_ID CYREG_CAN0_RX1_ID
#define VehicleCAN_CanIP__RX10_ACR CYREG_CAN0_RX10_ACR
#define VehicleCAN_CanIP__RX10_ACRD CYREG_CAN0_RX10_ACRD
#define VehicleCAN_CanIP__RX10_AMR CYREG_CAN0_RX10_AMR
#define VehicleCAN_CanIP__RX10_AMRD CYREG_CAN0_RX10_AMRD
#define VehicleCAN_CanIP__RX10_CMD CYREG_CAN0_RX10_CMD
#define VehicleCAN_CanIP__RX10_DH CYREG_CAN0_RX10_DH
#define VehicleCAN_CanIP__RX10_DL CYREG_CAN0_RX10_DL
#define VehicleCAN_CanIP__RX10_ID CYREG_CAN0_RX10_ID
#define VehicleCAN_CanIP__RX11_ACR CYREG_CAN0_RX11_ACR
#define VehicleCAN_CanIP__RX11_ACRD CYREG_CAN0_RX11_ACRD
#define VehicleCAN_CanIP__RX11_AMR CYREG_CAN0_RX11_AMR
#define VehicleCAN_CanIP__RX11_AMRD CYREG_CAN0_RX11_AMRD
#define VehicleCAN_CanIP__RX11_CMD CYREG_CAN0_RX11_CMD
#define VehicleCAN_CanIP__RX11_DH CYREG_CAN0_RX11_DH
#define VehicleCAN_CanIP__RX11_DL CYREG_CAN0_RX11_DL
#define VehicleCAN_CanIP__RX11_ID CYREG_CAN0_RX11_ID
#define VehicleCAN_CanIP__RX12_ACR CYREG_CAN0_RX12_ACR
#define VehicleCAN_CanIP__RX12_ACRD CYREG_CAN0_RX12_ACRD
#define VehicleCAN_CanIP__RX12_AMR CYREG_CAN0_RX12_AMR
#define VehicleCAN_CanIP__RX12_AMRD CYREG_CAN0_RX12_AMRD
#define VehicleCAN_CanIP__RX12_CMD CYREG_CAN0_RX12_CMD
#define VehicleCAN_CanIP__RX12_DH CYREG_CAN0_RX12_DH
#define VehicleCAN_CanIP__RX12_DL CYREG_CAN0_RX12_DL
#define VehicleCAN_CanIP__RX12_ID CYREG_CAN0_RX12_ID
#define VehicleCAN_CanIP__RX13_ACR CYREG_CAN0_RX13_ACR
#define VehicleCAN_CanIP__RX13_ACRD CYREG_CAN0_RX13_ACRD
#define VehicleCAN_CanIP__RX13_AMR CYREG_CAN0_RX13_AMR
#define VehicleCAN_CanIP__RX13_AMRD CYREG_CAN0_RX13_AMRD
#define VehicleCAN_CanIP__RX13_CMD CYREG_CAN0_RX13_CMD
#define VehicleCAN_CanIP__RX13_DH CYREG_CAN0_RX13_DH
#define VehicleCAN_CanIP__RX13_DL CYREG_CAN0_RX13_DL
#define VehicleCAN_CanIP__RX13_ID CYREG_CAN0_RX13_ID
#define VehicleCAN_CanIP__RX14_ACR CYREG_CAN0_RX14_ACR
#define VehicleCAN_CanIP__RX14_ACRD CYREG_CAN0_RX14_ACRD
#define VehicleCAN_CanIP__RX14_AMR CYREG_CAN0_RX14_AMR
#define VehicleCAN_CanIP__RX14_AMRD CYREG_CAN0_RX14_AMRD
#define VehicleCAN_CanIP__RX14_CMD CYREG_CAN0_RX14_CMD
#define VehicleCAN_CanIP__RX14_DH CYREG_CAN0_RX14_DH
#define VehicleCAN_CanIP__RX14_DL CYREG_CAN0_RX14_DL
#define VehicleCAN_CanIP__RX14_ID CYREG_CAN0_RX14_ID
#define VehicleCAN_CanIP__RX15_ACR CYREG_CAN0_RX15_ACR
#define VehicleCAN_CanIP__RX15_ACRD CYREG_CAN0_RX15_ACRD
#define VehicleCAN_CanIP__RX15_AMR CYREG_CAN0_RX15_AMR
#define VehicleCAN_CanIP__RX15_AMRD CYREG_CAN0_RX15_AMRD
#define VehicleCAN_CanIP__RX15_CMD CYREG_CAN0_RX15_CMD
#define VehicleCAN_CanIP__RX15_DH CYREG_CAN0_RX15_DH
#define VehicleCAN_CanIP__RX15_DL CYREG_CAN0_RX15_DL
#define VehicleCAN_CanIP__RX15_ID CYREG_CAN0_RX15_ID
#define VehicleCAN_CanIP__RX2_ACR CYREG_CAN0_RX2_ACR
#define VehicleCAN_CanIP__RX2_ACRD CYREG_CAN0_RX2_ACRD
#define VehicleCAN_CanIP__RX2_AMR CYREG_CAN0_RX2_AMR
#define VehicleCAN_CanIP__RX2_AMRD CYREG_CAN0_RX2_AMRD
#define VehicleCAN_CanIP__RX2_CMD CYREG_CAN0_RX2_CMD
#define VehicleCAN_CanIP__RX2_DH CYREG_CAN0_RX2_DH
#define VehicleCAN_CanIP__RX2_DL CYREG_CAN0_RX2_DL
#define VehicleCAN_CanIP__RX2_ID CYREG_CAN0_RX2_ID
#define VehicleCAN_CanIP__RX3_ACR CYREG_CAN0_RX3_ACR
#define VehicleCAN_CanIP__RX3_ACRD CYREG_CAN0_RX3_ACRD
#define VehicleCAN_CanIP__RX3_AMR CYREG_CAN0_RX3_AMR
#define VehicleCAN_CanIP__RX3_AMRD CYREG_CAN0_RX3_AMRD
#define VehicleCAN_CanIP__RX3_CMD CYREG_CAN0_RX3_CMD
#define VehicleCAN_CanIP__RX3_DH CYREG_CAN0_RX3_DH
#define VehicleCAN_CanIP__RX3_DL CYREG_CAN0_RX3_DL
#define VehicleCAN_CanIP__RX3_ID CYREG_CAN0_RX3_ID
#define VehicleCAN_CanIP__RX4_ACR CYREG_CAN0_RX4_ACR
#define VehicleCAN_CanIP__RX4_ACRD CYREG_CAN0_RX4_ACRD
#define VehicleCAN_CanIP__RX4_AMR CYREG_CAN0_RX4_AMR
#define VehicleCAN_CanIP__RX4_AMRD CYREG_CAN0_RX4_AMRD
#define VehicleCAN_CanIP__RX4_CMD CYREG_CAN0_RX4_CMD
#define VehicleCAN_CanIP__RX4_DH CYREG_CAN0_RX4_DH
#define VehicleCAN_CanIP__RX4_DL CYREG_CAN0_RX4_DL
#define VehicleCAN_CanIP__RX4_ID CYREG_CAN0_RX4_ID
#define VehicleCAN_CanIP__RX5_ACR CYREG_CAN0_RX5_ACR
#define VehicleCAN_CanIP__RX5_ACRD CYREG_CAN0_RX5_ACRD
#define VehicleCAN_CanIP__RX5_AMR CYREG_CAN0_RX5_AMR
#define VehicleCAN_CanIP__RX5_AMRD CYREG_CAN0_RX5_AMRD
#define VehicleCAN_CanIP__RX5_CMD CYREG_CAN0_RX5_CMD
#define VehicleCAN_CanIP__RX5_DH CYREG_CAN0_RX5_DH
#define VehicleCAN_CanIP__RX5_DL CYREG_CAN0_RX5_DL
#define VehicleCAN_CanIP__RX5_ID CYREG_CAN0_RX5_ID
#define VehicleCAN_CanIP__RX6_ACR CYREG_CAN0_RX6_ACR
#define VehicleCAN_CanIP__RX6_ACRD CYREG_CAN0_RX6_ACRD
#define VehicleCAN_CanIP__RX6_AMR CYREG_CAN0_RX6_AMR
#define VehicleCAN_CanIP__RX6_AMRD CYREG_CAN0_RX6_AMRD
#define VehicleCAN_CanIP__RX6_CMD CYREG_CAN0_RX6_CMD
#define VehicleCAN_CanIP__RX6_DH CYREG_CAN0_RX6_DH
#define VehicleCAN_CanIP__RX6_DL CYREG_CAN0_RX6_DL
#define VehicleCAN_CanIP__RX6_ID CYREG_CAN0_RX6_ID
#define VehicleCAN_CanIP__RX7_ACR CYREG_CAN0_RX7_ACR
#define VehicleCAN_CanIP__RX7_ACRD CYREG_CAN0_RX7_ACRD
#define VehicleCAN_CanIP__RX7_AMR CYREG_CAN0_RX7_AMR
#define VehicleCAN_CanIP__RX7_AMRD CYREG_CAN0_RX7_AMRD
#define VehicleCAN_CanIP__RX7_CMD CYREG_CAN0_RX7_CMD
#define VehicleCAN_CanIP__RX7_DH CYREG_CAN0_RX7_DH
#define VehicleCAN_CanIP__RX7_DL CYREG_CAN0_RX7_DL
#define VehicleCAN_CanIP__RX7_ID CYREG_CAN0_RX7_ID
#define VehicleCAN_CanIP__RX8_ACR CYREG_CAN0_RX8_ACR
#define VehicleCAN_CanIP__RX8_ACRD CYREG_CAN0_RX8_ACRD
#define VehicleCAN_CanIP__RX8_AMR CYREG_CAN0_RX8_AMR
#define VehicleCAN_CanIP__RX8_AMRD CYREG_CAN0_RX8_AMRD
#define VehicleCAN_CanIP__RX8_CMD CYREG_CAN0_RX8_CMD
#define VehicleCAN_CanIP__RX8_DH CYREG_CAN0_RX8_DH
#define VehicleCAN_CanIP__RX8_DL CYREG_CAN0_RX8_DL
#define VehicleCAN_CanIP__RX8_ID CYREG_CAN0_RX8_ID
#define VehicleCAN_CanIP__RX9_ACR CYREG_CAN0_RX9_ACR
#define VehicleCAN_CanIP__RX9_ACRD CYREG_CAN0_RX9_ACRD
#define VehicleCAN_CanIP__RX9_AMR CYREG_CAN0_RX9_AMR
#define VehicleCAN_CanIP__RX9_AMRD CYREG_CAN0_RX9_AMRD
#define VehicleCAN_CanIP__RX9_CMD CYREG_CAN0_RX9_CMD
#define VehicleCAN_CanIP__RX9_DH CYREG_CAN0_RX9_DH
#define VehicleCAN_CanIP__RX9_DL CYREG_CAN0_RX9_DL
#define VehicleCAN_CanIP__RX9_ID CYREG_CAN0_RX9_ID
#define VehicleCAN_CanIP__TX0_CMD CYREG_CAN0_TX0_CMD
#define VehicleCAN_CanIP__TX0_DH CYREG_CAN0_TX0_DH
#define VehicleCAN_CanIP__TX0_DL CYREG_CAN0_TX0_DL
#define VehicleCAN_CanIP__TX0_ID CYREG_CAN0_TX0_ID
#define VehicleCAN_CanIP__TX1_CMD CYREG_CAN0_TX1_CMD
#define VehicleCAN_CanIP__TX1_DH CYREG_CAN0_TX1_DH
#define VehicleCAN_CanIP__TX1_DL CYREG_CAN0_TX1_DL
#define VehicleCAN_CanIP__TX1_ID CYREG_CAN0_TX1_ID
#define VehicleCAN_CanIP__TX2_CMD CYREG_CAN0_TX2_CMD
#define VehicleCAN_CanIP__TX2_DH CYREG_CAN0_TX2_DH
#define VehicleCAN_CanIP__TX2_DL CYREG_CAN0_TX2_DL
#define VehicleCAN_CanIP__TX2_ID CYREG_CAN0_TX2_ID
#define VehicleCAN_CanIP__TX3_CMD CYREG_CAN0_TX3_CMD
#define VehicleCAN_CanIP__TX3_DH CYREG_CAN0_TX3_DH
#define VehicleCAN_CanIP__TX3_DL CYREG_CAN0_TX3_DL
#define VehicleCAN_CanIP__TX3_ID CYREG_CAN0_TX3_ID
#define VehicleCAN_CanIP__TX4_CMD CYREG_CAN0_TX4_CMD
#define VehicleCAN_CanIP__TX4_DH CYREG_CAN0_TX4_DH
#define VehicleCAN_CanIP__TX4_DL CYREG_CAN0_TX4_DL
#define VehicleCAN_CanIP__TX4_ID CYREG_CAN0_TX4_ID
#define VehicleCAN_CanIP__TX5_CMD CYREG_CAN0_TX5_CMD
#define VehicleCAN_CanIP__TX5_DH CYREG_CAN0_TX5_DH
#define VehicleCAN_CanIP__TX5_DL CYREG_CAN0_TX5_DL
#define VehicleCAN_CanIP__TX5_ID CYREG_CAN0_TX5_ID
#define VehicleCAN_CanIP__TX6_CMD CYREG_CAN0_TX6_CMD
#define VehicleCAN_CanIP__TX6_DH CYREG_CAN0_TX6_DH
#define VehicleCAN_CanIP__TX6_DL CYREG_CAN0_TX6_DL
#define VehicleCAN_CanIP__TX6_ID CYREG_CAN0_TX6_ID
#define VehicleCAN_CanIP__TX7_CMD CYREG_CAN0_TX7_CMD
#define VehicleCAN_CanIP__TX7_DH CYREG_CAN0_TX7_DH
#define VehicleCAN_CanIP__TX7_DL CYREG_CAN0_TX7_DL
#define VehicleCAN_CanIP__TX7_ID CYREG_CAN0_TX7_ID
#define VehicleCAN_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define VehicleCAN_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define VehicleCAN_isr__INTC_MASK 0x10000u
#define VehicleCAN_isr__INTC_NUMBER 16u
#define VehicleCAN_isr__INTC_PRIOR_NUM 2u
#define VehicleCAN_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define VehicleCAN_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define VehicleCAN_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ProtocovUSB */
#define ProtocovUSB_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ProtocovUSB_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ProtocovUSB_arb_int__INTC_MASK 0x400000u
#define ProtocovUSB_arb_int__INTC_NUMBER 22u
#define ProtocovUSB_arb_int__INTC_PRIOR_NUM 7u
#define ProtocovUSB_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define ProtocovUSB_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ProtocovUSB_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ProtocovUSB_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ProtocovUSB_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ProtocovUSB_bus_reset__INTC_MASK 0x800000u
#define ProtocovUSB_bus_reset__INTC_NUMBER 23u
#define ProtocovUSB_bus_reset__INTC_PRIOR_NUM 7u
#define ProtocovUSB_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define ProtocovUSB_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ProtocovUSB_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ProtocovUSB_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define ProtocovUSB_Dm__0__MASK 0x80u
#define ProtocovUSB_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define ProtocovUSB_Dm__0__PORT 15u
#define ProtocovUSB_Dm__0__SHIFT 7u
#define ProtocovUSB_Dm__AG CYREG_PRT15_AG
#define ProtocovUSB_Dm__AMUX CYREG_PRT15_AMUX
#define ProtocovUSB_Dm__BIE CYREG_PRT15_BIE
#define ProtocovUSB_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define ProtocovUSB_Dm__BYP CYREG_PRT15_BYP
#define ProtocovUSB_Dm__CTL CYREG_PRT15_CTL
#define ProtocovUSB_Dm__DM0 CYREG_PRT15_DM0
#define ProtocovUSB_Dm__DM1 CYREG_PRT15_DM1
#define ProtocovUSB_Dm__DM2 CYREG_PRT15_DM2
#define ProtocovUSB_Dm__DR CYREG_PRT15_DR
#define ProtocovUSB_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define ProtocovUSB_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define ProtocovUSB_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ProtocovUSB_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define ProtocovUSB_Dm__MASK 0x80u
#define ProtocovUSB_Dm__PORT 15u
#define ProtocovUSB_Dm__PRT CYREG_PRT15_PRT
#define ProtocovUSB_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ProtocovUSB_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ProtocovUSB_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ProtocovUSB_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ProtocovUSB_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ProtocovUSB_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ProtocovUSB_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ProtocovUSB_Dm__PS CYREG_PRT15_PS
#define ProtocovUSB_Dm__SHIFT 7u
#define ProtocovUSB_Dm__SLW CYREG_PRT15_SLW
#define ProtocovUSB_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define ProtocovUSB_Dp__0__MASK 0x40u
#define ProtocovUSB_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define ProtocovUSB_Dp__0__PORT 15u
#define ProtocovUSB_Dp__0__SHIFT 6u
#define ProtocovUSB_Dp__AG CYREG_PRT15_AG
#define ProtocovUSB_Dp__AMUX CYREG_PRT15_AMUX
#define ProtocovUSB_Dp__BIE CYREG_PRT15_BIE
#define ProtocovUSB_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define ProtocovUSB_Dp__BYP CYREG_PRT15_BYP
#define ProtocovUSB_Dp__CTL CYREG_PRT15_CTL
#define ProtocovUSB_Dp__DM0 CYREG_PRT15_DM0
#define ProtocovUSB_Dp__DM1 CYREG_PRT15_DM1
#define ProtocovUSB_Dp__DM2 CYREG_PRT15_DM2
#define ProtocovUSB_Dp__DR CYREG_PRT15_DR
#define ProtocovUSB_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define ProtocovUSB_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define ProtocovUSB_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define ProtocovUSB_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ProtocovUSB_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define ProtocovUSB_Dp__MASK 0x40u
#define ProtocovUSB_Dp__PORT 15u
#define ProtocovUSB_Dp__PRT CYREG_PRT15_PRT
#define ProtocovUSB_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ProtocovUSB_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ProtocovUSB_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ProtocovUSB_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ProtocovUSB_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ProtocovUSB_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ProtocovUSB_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ProtocovUSB_Dp__PS CYREG_PRT15_PS
#define ProtocovUSB_Dp__SHIFT 6u
#define ProtocovUSB_Dp__SLW CYREG_PRT15_SLW
#define ProtocovUSB_Dp__SNAP CYREG_PICU_15_SNAP_15
#define ProtocovUSB_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ProtocovUSB_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ProtocovUSB_dp_int__INTC_MASK 0x1000u
#define ProtocovUSB_dp_int__INTC_NUMBER 12u
#define ProtocovUSB_dp_int__INTC_PRIOR_NUM 7u
#define ProtocovUSB_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define ProtocovUSB_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ProtocovUSB_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ProtocovUSB_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ProtocovUSB_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ProtocovUSB_ep_0__INTC_MASK 0x1000000u
#define ProtocovUSB_ep_0__INTC_NUMBER 24u
#define ProtocovUSB_ep_0__INTC_PRIOR_NUM 7u
#define ProtocovUSB_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define ProtocovUSB_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ProtocovUSB_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ProtocovUSB_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ProtocovUSB_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ProtocovUSB_ep_1__INTC_MASK 0x02u
#define ProtocovUSB_ep_1__INTC_NUMBER 1u
#define ProtocovUSB_ep_1__INTC_PRIOR_NUM 7u
#define ProtocovUSB_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ProtocovUSB_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ProtocovUSB_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ProtocovUSB_USB__ARB_CFG CYREG_USB_ARB_CFG
#define ProtocovUSB_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define ProtocovUSB_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define ProtocovUSB_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define ProtocovUSB_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define ProtocovUSB_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define ProtocovUSB_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define ProtocovUSB_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define ProtocovUSB_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define ProtocovUSB_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define ProtocovUSB_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define ProtocovUSB_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define ProtocovUSB_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define ProtocovUSB_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define ProtocovUSB_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define ProtocovUSB_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define ProtocovUSB_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define ProtocovUSB_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define ProtocovUSB_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define ProtocovUSB_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define ProtocovUSB_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define ProtocovUSB_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define ProtocovUSB_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define ProtocovUSB_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define ProtocovUSB_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define ProtocovUSB_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define ProtocovUSB_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define ProtocovUSB_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define ProtocovUSB_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define ProtocovUSB_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define ProtocovUSB_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define ProtocovUSB_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define ProtocovUSB_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define ProtocovUSB_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define ProtocovUSB_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define ProtocovUSB_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define ProtocovUSB_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define ProtocovUSB_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define ProtocovUSB_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define ProtocovUSB_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define ProtocovUSB_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define ProtocovUSB_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define ProtocovUSB_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define ProtocovUSB_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define ProtocovUSB_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define ProtocovUSB_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define ProtocovUSB_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define ProtocovUSB_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define ProtocovUSB_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define ProtocovUSB_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define ProtocovUSB_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define ProtocovUSB_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define ProtocovUSB_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define ProtocovUSB_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define ProtocovUSB_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define ProtocovUSB_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define ProtocovUSB_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define ProtocovUSB_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define ProtocovUSB_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define ProtocovUSB_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define ProtocovUSB_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define ProtocovUSB_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define ProtocovUSB_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define ProtocovUSB_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define ProtocovUSB_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define ProtocovUSB_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define ProtocovUSB_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define ProtocovUSB_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define ProtocovUSB_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define ProtocovUSB_USB__CR0 CYREG_USB_CR0
#define ProtocovUSB_USB__CR1 CYREG_USB_CR1
#define ProtocovUSB_USB__CWA CYREG_USB_CWA
#define ProtocovUSB_USB__CWA_MSB CYREG_USB_CWA_MSB
#define ProtocovUSB_USB__DMA_THRES CYREG_USB_DMA_THRES
#define ProtocovUSB_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define ProtocovUSB_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define ProtocovUSB_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define ProtocovUSB_USB__EP_TYPE CYREG_USB_EP_TYPE
#define ProtocovUSB_USB__EP0_CNT CYREG_USB_EP0_CNT
#define ProtocovUSB_USB__EP0_CR CYREG_USB_EP0_CR
#define ProtocovUSB_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define ProtocovUSB_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define ProtocovUSB_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define ProtocovUSB_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define ProtocovUSB_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define ProtocovUSB_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define ProtocovUSB_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define ProtocovUSB_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define ProtocovUSB_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define ProtocovUSB_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define ProtocovUSB_USB__PM_ACT_MSK 0x01u
#define ProtocovUSB_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define ProtocovUSB_USB__PM_STBY_MSK 0x01u
#define ProtocovUSB_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define ProtocovUSB_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define ProtocovUSB_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define ProtocovUSB_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define ProtocovUSB_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define ProtocovUSB_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define ProtocovUSB_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define ProtocovUSB_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define ProtocovUSB_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define ProtocovUSB_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define ProtocovUSB_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define ProtocovUSB_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define ProtocovUSB_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define ProtocovUSB_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define ProtocovUSB_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define ProtocovUSB_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define ProtocovUSB_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define ProtocovUSB_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define ProtocovUSB_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define ProtocovUSB_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define ProtocovUSB_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define ProtocovUSB_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define ProtocovUSB_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define ProtocovUSB_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define ProtocovUSB_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define ProtocovUSB_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define ProtocovUSB_USB__SOF0 CYREG_USB_SOF0
#define ProtocovUSB_USB__SOF1 CYREG_USB_SOF1
#define ProtocovUSB_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define ProtocovUSB_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define ProtocovUSB_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* BluetoothUART */
#define BluetoothUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define BluetoothUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define BluetoothUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define BluetoothUART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define BluetoothUART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define BluetoothUART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define BluetoothUART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define BluetoothUART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define BluetoothUART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define BluetoothUART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define BluetoothUART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define BluetoothUART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define BluetoothUART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define BluetoothUART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define BluetoothUART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define BluetoothUART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define BluetoothUART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define BluetoothUART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define BluetoothUART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define BluetoothUART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define BluetoothUART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define BluetoothUART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define BluetoothUART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define BluetoothUART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define BluetoothUART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define BluetoothUART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define BluetoothUART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define BluetoothUART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define BluetoothUART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define BluetoothUART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define BluetoothUART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define BluetoothUART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define BluetoothUART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define BluetoothUART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define BluetoothUART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB05_A0
#define BluetoothUART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB05_A1
#define BluetoothUART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define BluetoothUART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB05_D0
#define BluetoothUART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB05_D1
#define BluetoothUART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define BluetoothUART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define BluetoothUART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB05_F0
#define BluetoothUART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB05_F1
#define BluetoothUART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define BluetoothUART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define BluetoothUART_BUART_sRX_RxSts__3__MASK 0x08u
#define BluetoothUART_BUART_sRX_RxSts__3__POS 3
#define BluetoothUART_BUART_sRX_RxSts__4__MASK 0x10u
#define BluetoothUART_BUART_sRX_RxSts__4__POS 4
#define BluetoothUART_BUART_sRX_RxSts__5__MASK 0x20u
#define BluetoothUART_BUART_sRX_RxSts__5__POS 5
#define BluetoothUART_BUART_sRX_RxSts__MASK 0x38u
#define BluetoothUART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB04_MSK
#define BluetoothUART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define BluetoothUART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB04_ST
#define BluetoothUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define BluetoothUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define BluetoothUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define BluetoothUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define BluetoothUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define BluetoothUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define BluetoothUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define BluetoothUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define BluetoothUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB05_A0
#define BluetoothUART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB05_A1
#define BluetoothUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define BluetoothUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB05_D0
#define BluetoothUART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB05_D1
#define BluetoothUART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define BluetoothUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define BluetoothUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB05_F0
#define BluetoothUART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB05_F1
#define BluetoothUART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define BluetoothUART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define BluetoothUART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define BluetoothUART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define BluetoothUART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define BluetoothUART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define BluetoothUART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define BluetoothUART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define BluetoothUART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB06_A0
#define BluetoothUART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB06_A1
#define BluetoothUART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define BluetoothUART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB06_D0
#define BluetoothUART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB06_D1
#define BluetoothUART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define BluetoothUART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define BluetoothUART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB06_F0
#define BluetoothUART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB06_F1
#define BluetoothUART_BUART_sTX_TxSts__0__MASK 0x01u
#define BluetoothUART_BUART_sTX_TxSts__0__POS 0
#define BluetoothUART_BUART_sTX_TxSts__1__MASK 0x02u
#define BluetoothUART_BUART_sTX_TxSts__1__POS 1
#define BluetoothUART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define BluetoothUART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define BluetoothUART_BUART_sTX_TxSts__2__MASK 0x04u
#define BluetoothUART_BUART_sTX_TxSts__2__POS 2
#define BluetoothUART_BUART_sTX_TxSts__3__MASK 0x08u
#define BluetoothUART_BUART_sTX_TxSts__3__POS 3
#define BluetoothUART_BUART_sTX_TxSts__MASK 0x0Fu
#define BluetoothUART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB06_MSK
#define BluetoothUART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define BluetoothUART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB06_ST
#define BluetoothUART_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define BluetoothUART_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define BluetoothUART_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define BluetoothUART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define BluetoothUART_IntClock__INDEX 0x02u
#define BluetoothUART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define BluetoothUART_IntClock__PM_ACT_MSK 0x04u
#define BluetoothUART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define BluetoothUART_IntClock__PM_STBY_MSK 0x04u

/* PowerEnableACC */
#define PowerEnableACC__0__INTTYPE CYREG_PICU0_INTTYPE0
#define PowerEnableACC__0__MASK 0x01u
#define PowerEnableACC__0__PC CYREG_PRT0_PC0
#define PowerEnableACC__0__PORT 0u
#define PowerEnableACC__0__SHIFT 0u
#define PowerEnableACC__AG CYREG_PRT0_AG
#define PowerEnableACC__AMUX CYREG_PRT0_AMUX
#define PowerEnableACC__BIE CYREG_PRT0_BIE
#define PowerEnableACC__BIT_MASK CYREG_PRT0_BIT_MASK
#define PowerEnableACC__BYP CYREG_PRT0_BYP
#define PowerEnableACC__CTL CYREG_PRT0_CTL
#define PowerEnableACC__DM0 CYREG_PRT0_DM0
#define PowerEnableACC__DM1 CYREG_PRT0_DM1
#define PowerEnableACC__DM2 CYREG_PRT0_DM2
#define PowerEnableACC__DR CYREG_PRT0_DR
#define PowerEnableACC__INP_DIS CYREG_PRT0_INP_DIS
#define PowerEnableACC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PowerEnableACC__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PowerEnableACC__LCD_EN CYREG_PRT0_LCD_EN
#define PowerEnableACC__MASK 0x01u
#define PowerEnableACC__PORT 0u
#define PowerEnableACC__PRT CYREG_PRT0_PRT
#define PowerEnableACC__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PowerEnableACC__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PowerEnableACC__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PowerEnableACC__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PowerEnableACC__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PowerEnableACC__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PowerEnableACC__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PowerEnableACC__PS CYREG_PRT0_PS
#define PowerEnableACC__SHIFT 0u
#define PowerEnableACC__SLW CYREG_PRT0_SLW

/* PreviousButton */
#define PreviousButton__0__INTTYPE CYREG_PICU0_INTTYPE5
#define PreviousButton__0__MASK 0x20u
#define PreviousButton__0__PC CYREG_PRT0_PC5
#define PreviousButton__0__PORT 0u
#define PreviousButton__0__SHIFT 5u
#define PreviousButton__AG CYREG_PRT0_AG
#define PreviousButton__AMUX CYREG_PRT0_AMUX
#define PreviousButton__BIE CYREG_PRT0_BIE
#define PreviousButton__BIT_MASK CYREG_PRT0_BIT_MASK
#define PreviousButton__BYP CYREG_PRT0_BYP
#define PreviousButton__CTL CYREG_PRT0_CTL
#define PreviousButton__DM0 CYREG_PRT0_DM0
#define PreviousButton__DM1 CYREG_PRT0_DM1
#define PreviousButton__DM2 CYREG_PRT0_DM2
#define PreviousButton__DR CYREG_PRT0_DR
#define PreviousButton__INP_DIS CYREG_PRT0_INP_DIS
#define PreviousButton__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PreviousButton__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PreviousButton__LCD_EN CYREG_PRT0_LCD_EN
#define PreviousButton__MASK 0x20u
#define PreviousButton__PORT 0u
#define PreviousButton__PRT CYREG_PRT0_PRT
#define PreviousButton__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PreviousButton__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PreviousButton__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PreviousButton__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PreviousButton__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PreviousButton__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PreviousButton__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PreviousButton__PS CYREG_PRT0_PS
#define PreviousButton__SHIFT 5u
#define PreviousButton__SLW CYREG_PRT0_SLW

/* PlayPauseButton */
#define PlayPauseButton__0__INTTYPE CYREG_PICU0_INTTYPE3
#define PlayPauseButton__0__MASK 0x08u
#define PlayPauseButton__0__PC CYREG_PRT0_PC3
#define PlayPauseButton__0__PORT 0u
#define PlayPauseButton__0__SHIFT 3u
#define PlayPauseButton__AG CYREG_PRT0_AG
#define PlayPauseButton__AMUX CYREG_PRT0_AMUX
#define PlayPauseButton__BIE CYREG_PRT0_BIE
#define PlayPauseButton__BIT_MASK CYREG_PRT0_BIT_MASK
#define PlayPauseButton__BYP CYREG_PRT0_BYP
#define PlayPauseButton__CTL CYREG_PRT0_CTL
#define PlayPauseButton__DM0 CYREG_PRT0_DM0
#define PlayPauseButton__DM1 CYREG_PRT0_DM1
#define PlayPauseButton__DM2 CYREG_PRT0_DM2
#define PlayPauseButton__DR CYREG_PRT0_DR
#define PlayPauseButton__INP_DIS CYREG_PRT0_INP_DIS
#define PlayPauseButton__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PlayPauseButton__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PlayPauseButton__LCD_EN CYREG_PRT0_LCD_EN
#define PlayPauseButton__MASK 0x08u
#define PlayPauseButton__PORT 0u
#define PlayPauseButton__PRT CYREG_PRT0_PRT
#define PlayPauseButton__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PlayPauseButton__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PlayPauseButton__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PlayPauseButton__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PlayPauseButton__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PlayPauseButton__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PlayPauseButton__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PlayPauseButton__PS CYREG_PRT0_PS
#define PlayPauseButton__SHIFT 3u
#define PlayPauseButton__SLW CYREG_PRT0_SLW

/* PowerEnableBatt */
#define PowerEnableBatt__0__INTTYPE CYREG_PICU0_INTTYPE7
#define PowerEnableBatt__0__MASK 0x80u
#define PowerEnableBatt__0__PC CYREG_PRT0_PC7
#define PowerEnableBatt__0__PORT 0u
#define PowerEnableBatt__0__SHIFT 7u
#define PowerEnableBatt__AG CYREG_PRT0_AG
#define PowerEnableBatt__AMUX CYREG_PRT0_AMUX
#define PowerEnableBatt__BIE CYREG_PRT0_BIE
#define PowerEnableBatt__BIT_MASK CYREG_PRT0_BIT_MASK
#define PowerEnableBatt__BYP CYREG_PRT0_BYP
#define PowerEnableBatt__CTL CYREG_PRT0_CTL
#define PowerEnableBatt__DM0 CYREG_PRT0_DM0
#define PowerEnableBatt__DM1 CYREG_PRT0_DM1
#define PowerEnableBatt__DM2 CYREG_PRT0_DM2
#define PowerEnableBatt__DR CYREG_PRT0_DR
#define PowerEnableBatt__INP_DIS CYREG_PRT0_INP_DIS
#define PowerEnableBatt__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PowerEnableBatt__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PowerEnableBatt__LCD_EN CYREG_PRT0_LCD_EN
#define PowerEnableBatt__MASK 0x80u
#define PowerEnableBatt__PORT 0u
#define PowerEnableBatt__PRT CYREG_PRT0_PRT
#define PowerEnableBatt__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PowerEnableBatt__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PowerEnableBatt__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PowerEnableBatt__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PowerEnableBatt__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PowerEnableBatt__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PowerEnableBatt__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PowerEnableBatt__PS CYREG_PRT0_PS
#define PowerEnableBatt__SHIFT 7u
#define PowerEnableBatt__SLW CYREG_PRT0_SLW

/* PowerEnableSelf */
#define PowerEnableSelf__0__INTTYPE CYREG_PICU0_INTTYPE6
#define PowerEnableSelf__0__MASK 0x40u
#define PowerEnableSelf__0__PC CYREG_PRT0_PC6
#define PowerEnableSelf__0__PORT 0u
#define PowerEnableSelf__0__SHIFT 6u
#define PowerEnableSelf__AG CYREG_PRT0_AG
#define PowerEnableSelf__AMUX CYREG_PRT0_AMUX
#define PowerEnableSelf__BIE CYREG_PRT0_BIE
#define PowerEnableSelf__BIT_MASK CYREG_PRT0_BIT_MASK
#define PowerEnableSelf__BYP CYREG_PRT0_BYP
#define PowerEnableSelf__CTL CYREG_PRT0_CTL
#define PowerEnableSelf__DM0 CYREG_PRT0_DM0
#define PowerEnableSelf__DM1 CYREG_PRT0_DM1
#define PowerEnableSelf__DM2 CYREG_PRT0_DM2
#define PowerEnableSelf__DR CYREG_PRT0_DR
#define PowerEnableSelf__INP_DIS CYREG_PRT0_INP_DIS
#define PowerEnableSelf__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PowerEnableSelf__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PowerEnableSelf__LCD_EN CYREG_PRT0_LCD_EN
#define PowerEnableSelf__MASK 0x40u
#define PowerEnableSelf__PORT 0u
#define PowerEnableSelf__PRT CYREG_PRT0_PRT
#define PowerEnableSelf__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PowerEnableSelf__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PowerEnableSelf__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PowerEnableSelf__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PowerEnableSelf__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PowerEnableSelf__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PowerEnableSelf__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PowerEnableSelf__PS CYREG_PRT0_PS
#define PowerEnableSelf__SHIFT 6u
#define PowerEnableSelf__SLW CYREG_PRT0_SLW

/* IntBluetoothUART */
#define IntBluetoothUART__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define IntBluetoothUART__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define IntBluetoothUART__INTC_MASK 0x01u
#define IntBluetoothUART__INTC_NUMBER 0u
#define IntBluetoothUART__INTC_PRIOR_NUM 0u
#define IntBluetoothUART__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define IntBluetoothUART__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define IntBluetoothUART__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* VehicleBattVoltageAdc */
#define VehicleBattVoltageAdc_ADC_SAR__CLK CYREG_SAR0_CLK
#define VehicleBattVoltageAdc_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define VehicleBattVoltageAdc_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define VehicleBattVoltageAdc_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define VehicleBattVoltageAdc_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define VehicleBattVoltageAdc_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define VehicleBattVoltageAdc_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define VehicleBattVoltageAdc_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define VehicleBattVoltageAdc_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define VehicleBattVoltageAdc_ADC_SAR__PM_ACT_MSK 0x01u
#define VehicleBattVoltageAdc_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define VehicleBattVoltageAdc_ADC_SAR__PM_STBY_MSK 0x01u
#define VehicleBattVoltageAdc_ADC_SAR__SW0 CYREG_SAR0_SW0
#define VehicleBattVoltageAdc_ADC_SAR__SW2 CYREG_SAR0_SW2
#define VehicleBattVoltageAdc_ADC_SAR__SW3 CYREG_SAR0_SW3
#define VehicleBattVoltageAdc_ADC_SAR__SW4 CYREG_SAR0_SW4
#define VehicleBattVoltageAdc_ADC_SAR__SW6 CYREG_SAR0_SW6
#define VehicleBattVoltageAdc_ADC_SAR__TR0 CYREG_SAR0_TR0
#define VehicleBattVoltageAdc_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define VehicleBattVoltageAdc_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define VehicleBattVoltageAdc_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define VehicleBattVoltageAdc_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define VehicleBattVoltageAdc_IRQ__INTC_MASK 0x04u
#define VehicleBattVoltageAdc_IRQ__INTC_NUMBER 2u
#define VehicleBattVoltageAdc_IRQ__INTC_PRIOR_NUM 7u
#define VehicleBattVoltageAdc_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define VehicleBattVoltageAdc_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define VehicleBattVoltageAdc_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* VehicleCarBattVoltage */
#define VehicleCarBattVoltage__0__INTTYPE CYREG_PICU15_INTTYPE5
#define VehicleCarBattVoltage__0__MASK 0x20u
#define VehicleCarBattVoltage__0__PC CYREG_IO_PC_PRT15_PC5
#define VehicleCarBattVoltage__0__PORT 15u
#define VehicleCarBattVoltage__0__SHIFT 5u
#define VehicleCarBattVoltage__AG CYREG_PRT15_AG
#define VehicleCarBattVoltage__AMUX CYREG_PRT15_AMUX
#define VehicleCarBattVoltage__BIE CYREG_PRT15_BIE
#define VehicleCarBattVoltage__BIT_MASK CYREG_PRT15_BIT_MASK
#define VehicleCarBattVoltage__BYP CYREG_PRT15_BYP
#define VehicleCarBattVoltage__CTL CYREG_PRT15_CTL
#define VehicleCarBattVoltage__DM0 CYREG_PRT15_DM0
#define VehicleCarBattVoltage__DM1 CYREG_PRT15_DM1
#define VehicleCarBattVoltage__DM2 CYREG_PRT15_DM2
#define VehicleCarBattVoltage__DR CYREG_PRT15_DR
#define VehicleCarBattVoltage__INP_DIS CYREG_PRT15_INP_DIS
#define VehicleCarBattVoltage__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define VehicleCarBattVoltage__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define VehicleCarBattVoltage__LCD_EN CYREG_PRT15_LCD_EN
#define VehicleCarBattVoltage__MASK 0x20u
#define VehicleCarBattVoltage__PORT 15u
#define VehicleCarBattVoltage__PRT CYREG_PRT15_PRT
#define VehicleCarBattVoltage__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define VehicleCarBattVoltage__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define VehicleCarBattVoltage__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define VehicleCarBattVoltage__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define VehicleCarBattVoltage__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define VehicleCarBattVoltage__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define VehicleCarBattVoltage__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define VehicleCarBattVoltage__PS CYREG_PRT15_PS
#define VehicleCarBattVoltage__SHIFT 5u
#define VehicleCarBattVoltage__SLW CYREG_PRT15_SLW

/* ClockVehicleBattVoltageADC */
#define ClockVehicleBattVoltageADC__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ClockVehicleBattVoltageADC__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ClockVehicleBattVoltageADC__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ClockVehicleBattVoltageADC__CFG2_SRC_SEL_MASK 0x07u
#define ClockVehicleBattVoltageADC__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ClockVehicleBattVoltageADC__CFG3_PHASE_DLY_MASK 0x0Fu
#define ClockVehicleBattVoltageADC__INDEX 0x00u
#define ClockVehicleBattVoltageADC__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ClockVehicleBattVoltageADC__PM_ACT_MSK 0x01u
#define ClockVehicleBattVoltageADC__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ClockVehicleBattVoltageADC__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 78857142U
#define BCLK__BUS_CLK__KHZ 78857U
#define BCLK__BUS_CLK__MHZ 78U
#define CY_PROJECT_NAME "Protocov"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000005u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
