<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mn10300 › proc-mn2ws0050 › include › proc › nand-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>nand-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* NAND flash interface register definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008-2009 Panasonic Corporation</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * version 2 as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef	_PROC_NAND_REGS_H_</span>
<span class="cp">#define	_PROC_NAND_REGS_H_</span>

<span class="cm">/* command register */</span>
<span class="cp">#define FCOMMAND_0		__SYSREG(0xd8f00000, u8) </span><span class="cm">/* fcommand[24:31] */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_1		__SYSREG(0xd8f00001, u8) </span><span class="cm">/* fcommand[16:23] */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_2		__SYSREG(0xd8f00002, u8) </span><span class="cm">/* fcommand[8:15] */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_3		__SYSREG(0xd8f00003, u8) </span><span class="cm">/* fcommand[0:7] */</span><span class="cp"></span>

<span class="cm">/* for dma 16 byte trans, use FCOMMAND2 register */</span>
<span class="cp">#define FCOMMAND2_0		__SYSREG(0xd8f00110, u8) </span><span class="cm">/* fcommand2[24:31] */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND2_1		__SYSREG(0xd8f00111, u8) </span><span class="cm">/* fcommand2[16:23] */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND2_2		__SYSREG(0xd8f00112, u8) </span><span class="cm">/* fcommand2[8:15] */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND2_3		__SYSREG(0xd8f00113, u8) </span><span class="cm">/* fcommand2[0:7] */</span><span class="cp"></span>

<span class="cp">#define FCOMMAND_FIEN		0x80		</span><span class="cm">/* nand flash I/F enable */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_BW_8BIT	0x00		</span><span class="cm">/* 8bit bus width */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_BW_16BIT	0x40		</span><span class="cm">/* 16bit bus width */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_BLOCKSZ_SMALL	0x00		</span><span class="cm">/* small block */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_BLOCKSZ_LARGE	0x20		</span><span class="cm">/* large block */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_DMASTART	0x10		</span><span class="cm">/* dma start */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_RYBY		0x08		</span><span class="cm">/* ready/busy flag */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_RYBYINTMSK	0x04		</span><span class="cm">/* mask ready/busy interrupt */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_XFWP		0x02		</span><span class="cm">/* write protect enable */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_XFCE		0x01		</span><span class="cm">/* flash device disable */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_SEQKILL	0x10		</span><span class="cm">/* stop seq-read */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_ANUM		0x07		</span><span class="cm">/* address cycle */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_ANUM_NONE	0x00		</span><span class="cm">/* address cycle none */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_ANUM_1CYC	0x01		</span><span class="cm">/* address cycle 1cycle */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_ANUM_2CYC	0x02		</span><span class="cm">/* address cycle 2cycle */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_ANUM_3CYC	0x03		</span><span class="cm">/* address cycle 3cycle */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_ANUM_4CYC	0x04		</span><span class="cm">/* address cycle 4cycle */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_ANUM_5CYC	0x05		</span><span class="cm">/* address cycle 5cycle */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_FCMD_READ0	0x00		</span><span class="cm">/* read1 command */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_FCMD_SEQIN	0x80		</span><span class="cm">/* page program 1st command */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_FCMD_PAGEPROG	0x10		</span><span class="cm">/* page program 2nd command */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_FCMD_RESET	0xff		</span><span class="cm">/* reset command */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_FCMD_ERASE1	0x60		</span><span class="cm">/* erase 1st command */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_FCMD_ERASE2	0xd0		</span><span class="cm">/* erase 2nd command */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_FCMD_STATUS	0x70		</span><span class="cm">/* read status command */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_FCMD_READID	0x90		</span><span class="cm">/* read id command */</span><span class="cp"></span>
<span class="cp">#define FCOMMAND_FCMD_READOOB	0x50		</span><span class="cm">/* read3 command */</span><span class="cp"></span>
<span class="cm">/* address register */</span>
<span class="cp">#define FADD			__SYSREG(0xd8f00004, u32)</span>
<span class="cm">/* address register 2 */</span>
<span class="cp">#define FADD2			__SYSREG(0xd8f00008, u32)</span>
<span class="cm">/* error judgement register */</span>
<span class="cp">#define FJUDGE			__SYSREG(0xd8f0000c, u32)</span>
<span class="cp">#define FJUDGE_NOERR		0x0		</span><span class="cm">/* no error */</span><span class="cp"></span>
<span class="cp">#define FJUDGE_1BITERR		0x1		</span><span class="cm">/* 1bit error in data area */</span><span class="cp"></span>
<span class="cp">#define FJUDGE_PARITYERR	0x2		</span><span class="cm">/* parity error */</span><span class="cp"></span>
<span class="cp">#define FJUDGE_UNCORRECTABLE	0x3		</span><span class="cm">/* uncorrectable error */</span><span class="cp"></span>
<span class="cp">#define FJUDGE_ERRJDG_MSK	0x3		</span><span class="cm">/* mask of judgement result */</span><span class="cp"></span>
<span class="cm">/* 1st ECC store register */</span>
<span class="cp">#define FECC11			__SYSREG(0xd8f00010, u32)</span>
<span class="cm">/* 2nd ECC store register */</span>
<span class="cp">#define FECC12			__SYSREG(0xd8f00014, u32)</span>
<span class="cm">/* 3rd ECC store register */</span>
<span class="cp">#define FECC21			__SYSREG(0xd8f00018, u32)</span>
<span class="cm">/* 4th ECC store register */</span>
<span class="cp">#define FECC22			__SYSREG(0xd8f0001c, u32)</span>
<span class="cm">/* 5th ECC store register */</span>
<span class="cp">#define FECC31			__SYSREG(0xd8f00020, u32)</span>
<span class="cm">/* 6th ECC store register */</span>
<span class="cp">#define FECC32			__SYSREG(0xd8f00024, u32)</span>
<span class="cm">/* 7th ECC store register */</span>
<span class="cp">#define FECC41			__SYSREG(0xd8f00028, u32)</span>
<span class="cm">/* 8th ECC store register */</span>
<span class="cp">#define FECC42			__SYSREG(0xd8f0002c, u32)</span>
<span class="cm">/* data register */</span>
<span class="cp">#define FDATA			__SYSREG(0xd8f00030, u32)</span>
<span class="cm">/* access pulse register */</span>
<span class="cp">#define FPWS			__SYSREG(0xd8f00100, u32)</span>
<span class="cp">#define FPWS_PWS1W_2CLK		0x00000000 </span><span class="cm">/* write pulse width 1clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS1W_3CLK		0x01000000 </span><span class="cm">/* write pulse width 2clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS1W_4CLK		0x02000000 </span><span class="cm">/* write pulse width 4clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS1W_5CLK		0x03000000 </span><span class="cm">/* write pulse width 5clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS1W_6CLK		0x04000000 </span><span class="cm">/* write pulse width 6clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS1W_7CLK		0x05000000 </span><span class="cm">/* write pulse width 7clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS1W_8CLK		0x06000000 </span><span class="cm">/* write pulse width 8clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS1R_3CLK		0x00010000 </span><span class="cm">/* read pulse width 3clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS1R_4CLK		0x00020000 </span><span class="cm">/* read pulse width 4clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS1R_5CLK		0x00030000 </span><span class="cm">/* read pulse width 5clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS1R_6CLK		0x00040000 </span><span class="cm">/* read pulse width 6clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS1R_7CLK		0x00050000 </span><span class="cm">/* read pulse width 7clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS1R_8CLK		0x00060000 </span><span class="cm">/* read pulse width 8clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS2W_2CLK		0x00000100 </span><span class="cm">/* write pulse interval 2clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS2W_3CLK		0x00000200 </span><span class="cm">/* write pulse interval 3clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS2W_4CLK		0x00000300 </span><span class="cm">/* write pulse interval 4clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS2W_5CLK		0x00000400 </span><span class="cm">/* write pulse interval 5clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS2W_6CLK		0x00000500 </span><span class="cm">/* write pulse interval 6clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS2R_2CLK		0x00000001 </span><span class="cm">/* read pulse interval 2clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS2R_3CLK		0x00000002 </span><span class="cm">/* read pulse interval 3clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS2R_4CLK		0x00000003 </span><span class="cm">/* read pulse interval 4clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS2R_5CLK		0x00000004 </span><span class="cm">/* read pulse interval 5clock */</span><span class="cp"></span>
<span class="cp">#define FPWS_PWS2R_6CLK		0x00000005 </span><span class="cm">/* read pulse interval 6clock */</span><span class="cp"></span>
<span class="cm">/* command register 2 */</span>
<span class="cp">#define FCOMMAND2		__SYSREG(0xd8f00110, u32)</span>
<span class="cm">/* transfer frequency register */</span>
<span class="cp">#define FNUM			__SYSREG(0xd8f00114, u32)</span>
<span class="cp">#define FSDATA_ADDR		0xd8f00400</span>
<span class="cm">/* active data register */</span>
<span class="cp">#define FSDATA			__SYSREG(FSDATA_ADDR, u32)</span>

<span class="cp">#endif </span><span class="cm">/* _PROC_NAND_REGS_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
