#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f35180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f04320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1f0b6b0 .functor NOT 1, L_0x1f61320, C4<0>, C4<0>, C4<0>;
L_0x1f61100 .functor XOR 2, L_0x1f60fc0, L_0x1f61060, C4<00>, C4<00>;
L_0x1f61210 .functor XOR 2, L_0x1f61100, L_0x1f61170, C4<00>, C4<00>;
v0x1f5da40_0 .net *"_ivl_10", 1 0, L_0x1f61170;  1 drivers
v0x1f5db40_0 .net *"_ivl_12", 1 0, L_0x1f61210;  1 drivers
v0x1f5dc20_0 .net *"_ivl_2", 1 0, L_0x1f60f20;  1 drivers
v0x1f5dce0_0 .net *"_ivl_4", 1 0, L_0x1f60fc0;  1 drivers
v0x1f5ddc0_0 .net *"_ivl_6", 1 0, L_0x1f61060;  1 drivers
v0x1f5def0_0 .net *"_ivl_8", 1 0, L_0x1f61100;  1 drivers
v0x1f5dfd0_0 .net "a", 0 0, v0x1f5b9e0_0;  1 drivers
v0x1f5e070_0 .net "b", 0 0, v0x1f5ba80_0;  1 drivers
v0x1f5e110_0 .net "c", 0 0, v0x1f5bb20_0;  1 drivers
v0x1f5e1b0_0 .var "clk", 0 0;
v0x1f5e250_0 .net "d", 0 0, v0x1f5bc60_0;  1 drivers
v0x1f5e2f0_0 .net "out_pos_dut", 0 0, L_0x1f60d50;  1 drivers
v0x1f5e390_0 .net "out_pos_ref", 0 0, L_0x1f5f9d0;  1 drivers
v0x1f5e430_0 .net "out_sop_dut", 0 0, L_0x1f60250;  1 drivers
v0x1f5e4d0_0 .net "out_sop_ref", 0 0, L_0x1f36690;  1 drivers
v0x1f5e570_0 .var/2u "stats1", 223 0;
v0x1f5e610_0 .var/2u "strobe", 0 0;
v0x1f5e7c0_0 .net "tb_match", 0 0, L_0x1f61320;  1 drivers
v0x1f5e890_0 .net "tb_mismatch", 0 0, L_0x1f0b6b0;  1 drivers
v0x1f5e930_0 .net "wavedrom_enable", 0 0, v0x1f5bf30_0;  1 drivers
v0x1f5ea00_0 .net "wavedrom_title", 511 0, v0x1f5bfd0_0;  1 drivers
L_0x1f60f20 .concat [ 1 1 0 0], L_0x1f5f9d0, L_0x1f36690;
L_0x1f60fc0 .concat [ 1 1 0 0], L_0x1f5f9d0, L_0x1f36690;
L_0x1f61060 .concat [ 1 1 0 0], L_0x1f60d50, L_0x1f60250;
L_0x1f61170 .concat [ 1 1 0 0], L_0x1f5f9d0, L_0x1f36690;
L_0x1f61320 .cmp/eeq 2, L_0x1f60f20, L_0x1f61210;
S_0x1f083e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1f04320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f0ba90 .functor AND 1, v0x1f5bb20_0, v0x1f5bc60_0, C4<1>, C4<1>;
L_0x1f0be70 .functor NOT 1, v0x1f5b9e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f0c250 .functor NOT 1, v0x1f5ba80_0, C4<0>, C4<0>, C4<0>;
L_0x1f0c4d0 .functor AND 1, L_0x1f0be70, L_0x1f0c250, C4<1>, C4<1>;
L_0x1f23250 .functor AND 1, L_0x1f0c4d0, v0x1f5bb20_0, C4<1>, C4<1>;
L_0x1f36690 .functor OR 1, L_0x1f0ba90, L_0x1f23250, C4<0>, C4<0>;
L_0x1f5ee50 .functor NOT 1, v0x1f5ba80_0, C4<0>, C4<0>, C4<0>;
L_0x1f5eec0 .functor OR 1, L_0x1f5ee50, v0x1f5bc60_0, C4<0>, C4<0>;
L_0x1f5efd0 .functor AND 1, v0x1f5bb20_0, L_0x1f5eec0, C4<1>, C4<1>;
L_0x1f5f090 .functor NOT 1, v0x1f5b9e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f5f160 .functor OR 1, L_0x1f5f090, v0x1f5ba80_0, C4<0>, C4<0>;
L_0x1f5f1d0 .functor AND 1, L_0x1f5efd0, L_0x1f5f160, C4<1>, C4<1>;
L_0x1f5f350 .functor NOT 1, v0x1f5ba80_0, C4<0>, C4<0>, C4<0>;
L_0x1f5f3c0 .functor OR 1, L_0x1f5f350, v0x1f5bc60_0, C4<0>, C4<0>;
L_0x1f5f2e0 .functor AND 1, v0x1f5bb20_0, L_0x1f5f3c0, C4<1>, C4<1>;
L_0x1f5f550 .functor NOT 1, v0x1f5b9e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f5f650 .functor OR 1, L_0x1f5f550, v0x1f5bc60_0, C4<0>, C4<0>;
L_0x1f5f710 .functor AND 1, L_0x1f5f2e0, L_0x1f5f650, C4<1>, C4<1>;
L_0x1f5f8c0 .functor XNOR 1, L_0x1f5f1d0, L_0x1f5f710, C4<0>, C4<0>;
v0x1f0afe0_0 .net *"_ivl_0", 0 0, L_0x1f0ba90;  1 drivers
v0x1f0b3e0_0 .net *"_ivl_12", 0 0, L_0x1f5ee50;  1 drivers
v0x1f0b7c0_0 .net *"_ivl_14", 0 0, L_0x1f5eec0;  1 drivers
v0x1f0bba0_0 .net *"_ivl_16", 0 0, L_0x1f5efd0;  1 drivers
v0x1f0bf80_0 .net *"_ivl_18", 0 0, L_0x1f5f090;  1 drivers
v0x1f0c360_0 .net *"_ivl_2", 0 0, L_0x1f0be70;  1 drivers
v0x1f0c5e0_0 .net *"_ivl_20", 0 0, L_0x1f5f160;  1 drivers
v0x1f59f50_0 .net *"_ivl_24", 0 0, L_0x1f5f350;  1 drivers
v0x1f5a030_0 .net *"_ivl_26", 0 0, L_0x1f5f3c0;  1 drivers
v0x1f5a110_0 .net *"_ivl_28", 0 0, L_0x1f5f2e0;  1 drivers
v0x1f5a1f0_0 .net *"_ivl_30", 0 0, L_0x1f5f550;  1 drivers
v0x1f5a2d0_0 .net *"_ivl_32", 0 0, L_0x1f5f650;  1 drivers
v0x1f5a3b0_0 .net *"_ivl_36", 0 0, L_0x1f5f8c0;  1 drivers
L_0x7fe45a882018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f5a470_0 .net *"_ivl_38", 0 0, L_0x7fe45a882018;  1 drivers
v0x1f5a550_0 .net *"_ivl_4", 0 0, L_0x1f0c250;  1 drivers
v0x1f5a630_0 .net *"_ivl_6", 0 0, L_0x1f0c4d0;  1 drivers
v0x1f5a710_0 .net *"_ivl_8", 0 0, L_0x1f23250;  1 drivers
v0x1f5a7f0_0 .net "a", 0 0, v0x1f5b9e0_0;  alias, 1 drivers
v0x1f5a8b0_0 .net "b", 0 0, v0x1f5ba80_0;  alias, 1 drivers
v0x1f5a970_0 .net "c", 0 0, v0x1f5bb20_0;  alias, 1 drivers
v0x1f5aa30_0 .net "d", 0 0, v0x1f5bc60_0;  alias, 1 drivers
v0x1f5aaf0_0 .net "out_pos", 0 0, L_0x1f5f9d0;  alias, 1 drivers
v0x1f5abb0_0 .net "out_sop", 0 0, L_0x1f36690;  alias, 1 drivers
v0x1f5ac70_0 .net "pos0", 0 0, L_0x1f5f1d0;  1 drivers
v0x1f5ad30_0 .net "pos1", 0 0, L_0x1f5f710;  1 drivers
L_0x1f5f9d0 .functor MUXZ 1, L_0x7fe45a882018, L_0x1f5f1d0, L_0x1f5f8c0, C4<>;
S_0x1f5aeb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1f04320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1f5b9e0_0 .var "a", 0 0;
v0x1f5ba80_0 .var "b", 0 0;
v0x1f5bb20_0 .var "c", 0 0;
v0x1f5bbc0_0 .net "clk", 0 0, v0x1f5e1b0_0;  1 drivers
v0x1f5bc60_0 .var "d", 0 0;
v0x1f5bd50_0 .var/2u "fail", 0 0;
v0x1f5bdf0_0 .var/2u "fail1", 0 0;
v0x1f5be90_0 .net "tb_match", 0 0, L_0x1f61320;  alias, 1 drivers
v0x1f5bf30_0 .var "wavedrom_enable", 0 0;
v0x1f5bfd0_0 .var "wavedrom_title", 511 0;
E_0x1f16d50/0 .event negedge, v0x1f5bbc0_0;
E_0x1f16d50/1 .event posedge, v0x1f5bbc0_0;
E_0x1f16d50 .event/or E_0x1f16d50/0, E_0x1f16d50/1;
S_0x1f5b1e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1f5aeb0;
 .timescale -12 -12;
v0x1f5b420_0 .var/2s "i", 31 0;
E_0x1f16bf0 .event posedge, v0x1f5bbc0_0;
S_0x1f5b520 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1f5aeb0;
 .timescale -12 -12;
v0x1f5b720_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f5b800 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1f5aeb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f5c1b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1f04320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f5fb80 .functor AND 1, v0x1f5bb20_0, v0x1f5bc60_0, C4<1>, C4<1>;
L_0x1f60080 .functor AND 1, L_0x1f5fe30, L_0x1f5fed0, C4<1>, C4<1>;
L_0x1f60190 .functor AND 1, L_0x1f60080, v0x1f5bb20_0, C4<1>, C4<1>;
L_0x1f60250 .functor OR 1, L_0x1f5fb80, L_0x1f60190, C4<0>, C4<0>;
L_0x1f60450 .functor AND 1, L_0x1f603b0, v0x1f5bc60_0, C4<1>, C4<1>;
L_0x1f606f0 .functor AND 1, L_0x1f60510, v0x1f5ba80_0, C4<1>, C4<1>;
L_0x1f607f0 .functor OR 1, L_0x1f60450, L_0x1f606f0, C4<0>, C4<0>;
L_0x1f60900 .functor AND 1, v0x1f5bb20_0, L_0x1f607f0, C4<1>, C4<1>;
L_0x1f60ab0 .functor AND 1, L_0x1f60a10, v0x1f5bc60_0, C4<1>, C4<1>;
L_0x1f60b70 .functor AND 1, v0x1f5bb20_0, L_0x1f60ab0, C4<1>, C4<1>;
L_0x1f60c90 .functor XNOR 1, L_0x1f60900, L_0x1f60b70, C4<0>, C4<0>;
v0x1f5c370_0 .net *"_ivl_0", 0 0, L_0x1f5fb80;  1 drivers
v0x1f5c450_0 .net *"_ivl_13", 0 0, L_0x1f603b0;  1 drivers
v0x1f5c510_0 .net *"_ivl_14", 0 0, L_0x1f60450;  1 drivers
v0x1f5c600_0 .net *"_ivl_17", 0 0, L_0x1f60510;  1 drivers
v0x1f5c6c0_0 .net *"_ivl_18", 0 0, L_0x1f606f0;  1 drivers
v0x1f5c7f0_0 .net *"_ivl_20", 0 0, L_0x1f607f0;  1 drivers
v0x1f5c8d0_0 .net *"_ivl_25", 0 0, L_0x1f60a10;  1 drivers
v0x1f5c990_0 .net *"_ivl_26", 0 0, L_0x1f60ab0;  1 drivers
v0x1f5ca70_0 .net *"_ivl_3", 0 0, L_0x1f5fe30;  1 drivers
v0x1f5cbc0_0 .net *"_ivl_30", 0 0, L_0x1f60c90;  1 drivers
L_0x7fe45a882060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f5cc80_0 .net *"_ivl_32", 0 0, L_0x7fe45a882060;  1 drivers
v0x1f5cd60_0 .net *"_ivl_5", 0 0, L_0x1f5fed0;  1 drivers
v0x1f5ce20_0 .net *"_ivl_6", 0 0, L_0x1f60080;  1 drivers
v0x1f5cf00_0 .net *"_ivl_8", 0 0, L_0x1f60190;  1 drivers
v0x1f5cfe0_0 .net "a", 0 0, v0x1f5b9e0_0;  alias, 1 drivers
v0x1f5d080_0 .net "b", 0 0, v0x1f5ba80_0;  alias, 1 drivers
v0x1f5d170_0 .net "c", 0 0, v0x1f5bb20_0;  alias, 1 drivers
v0x1f5d370_0 .net "d", 0 0, v0x1f5bc60_0;  alias, 1 drivers
v0x1f5d460_0 .net "out_pos", 0 0, L_0x1f60d50;  alias, 1 drivers
v0x1f5d520_0 .net "out_sop", 0 0, L_0x1f60250;  alias, 1 drivers
v0x1f5d5e0_0 .net "pos0", 0 0, L_0x1f60900;  1 drivers
v0x1f5d6a0_0 .net "pos1", 0 0, L_0x1f60b70;  1 drivers
L_0x1f5fe30 .reduce/nor v0x1f5b9e0_0;
L_0x1f5fed0 .reduce/nor v0x1f5ba80_0;
L_0x1f603b0 .reduce/nor v0x1f5ba80_0;
L_0x1f60510 .reduce/nor v0x1f5b9e0_0;
L_0x1f60a10 .reduce/nor v0x1f5b9e0_0;
L_0x1f60d50 .functor MUXZ 1, L_0x7fe45a882060, L_0x1f60900, L_0x1f60c90, C4<>;
S_0x1f5d820 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1f04320;
 .timescale -12 -12;
E_0x1f009f0 .event anyedge, v0x1f5e610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f5e610_0;
    %nor/r;
    %assign/vec4 v0x1f5e610_0, 0;
    %wait E_0x1f009f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f5aeb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f5bd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f5bdf0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1f5aeb0;
T_4 ;
    %wait E_0x1f16d50;
    %load/vec4 v0x1f5be90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f5bd50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f5aeb0;
T_5 ;
    %wait E_0x1f16bf0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f5bc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5bb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5ba80_0, 0;
    %assign/vec4 v0x1f5b9e0_0, 0;
    %wait E_0x1f16bf0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f5bc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5bb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5ba80_0, 0;
    %assign/vec4 v0x1f5b9e0_0, 0;
    %wait E_0x1f16bf0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f5bc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5bb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5ba80_0, 0;
    %assign/vec4 v0x1f5b9e0_0, 0;
    %wait E_0x1f16bf0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f5bc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5bb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5ba80_0, 0;
    %assign/vec4 v0x1f5b9e0_0, 0;
    %wait E_0x1f16bf0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f5bc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5bb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5ba80_0, 0;
    %assign/vec4 v0x1f5b9e0_0, 0;
    %wait E_0x1f16bf0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f5bc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5bb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5ba80_0, 0;
    %assign/vec4 v0x1f5b9e0_0, 0;
    %wait E_0x1f16bf0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f5bc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5bb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5ba80_0, 0;
    %assign/vec4 v0x1f5b9e0_0, 0;
    %wait E_0x1f16bf0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f5bc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5bb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5ba80_0, 0;
    %assign/vec4 v0x1f5b9e0_0, 0;
    %wait E_0x1f16bf0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f5bc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5bb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5ba80_0, 0;
    %assign/vec4 v0x1f5b9e0_0, 0;
    %wait E_0x1f16bf0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f5bc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5bb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5ba80_0, 0;
    %assign/vec4 v0x1f5b9e0_0, 0;
    %wait E_0x1f16bf0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f5bc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5bb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5ba80_0, 0;
    %assign/vec4 v0x1f5b9e0_0, 0;
    %wait E_0x1f16bf0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f5bc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5bb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5ba80_0, 0;
    %assign/vec4 v0x1f5b9e0_0, 0;
    %wait E_0x1f16bf0;
    %load/vec4 v0x1f5bd50_0;
    %store/vec4 v0x1f5bdf0_0, 0, 1;
    %fork t_1, S_0x1f5b1e0;
    %jmp t_0;
    .scope S_0x1f5b1e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f5b420_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1f5b420_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1f16bf0;
    %load/vec4 v0x1f5b420_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f5bc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5bb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5ba80_0, 0;
    %assign/vec4 v0x1f5b9e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f5b420_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f5b420_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1f5aeb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f16d50;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f5bc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5bb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5ba80_0, 0;
    %assign/vec4 v0x1f5b9e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1f5bd50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1f5bdf0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f04320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f5e1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f5e610_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f04320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f5e1b0_0;
    %inv;
    %store/vec4 v0x1f5e1b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f04320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f5bbc0_0, v0x1f5e890_0, v0x1f5dfd0_0, v0x1f5e070_0, v0x1f5e110_0, v0x1f5e250_0, v0x1f5e4d0_0, v0x1f5e430_0, v0x1f5e390_0, v0x1f5e2f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f04320;
T_9 ;
    %load/vec4 v0x1f5e570_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1f5e570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f5e570_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1f5e570_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1f5e570_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f5e570_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1f5e570_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f5e570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f5e570_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f5e570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f04320;
T_10 ;
    %wait E_0x1f16d50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f5e570_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5e570_0, 4, 32;
    %load/vec4 v0x1f5e7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f5e570_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5e570_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f5e570_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5e570_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1f5e4d0_0;
    %load/vec4 v0x1f5e4d0_0;
    %load/vec4 v0x1f5e430_0;
    %xor;
    %load/vec4 v0x1f5e4d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1f5e570_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5e570_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1f5e570_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5e570_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1f5e390_0;
    %load/vec4 v0x1f5e390_0;
    %load/vec4 v0x1f5e2f0_0;
    %xor;
    %load/vec4 v0x1f5e390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1f5e570_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5e570_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1f5e570_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5e570_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/machine/ece241_2013_q2/iter4/response2/top_module.sv";
