   1               	# 1 "kernel.S"
   1               	
   0               	
   0               	
   2               	
   3               	 ; File          : kernel.S
   4               	 ; Author        : MD. Faridul Islam (faridmdislam@gmail.com)
   5               	 ; Description   : AVR kernel for bare-metal RTOS
   6               	 ; Created       : Jul 27, 2025, 09:30 PM
   7               	 ; Last Modified : Dec 08, 2025, 12:19 AM
   8               	
   9               	
  10               	 ; ************this file is under modification************
  11               	 ; ************go to main branch for working version
  12               	
  13               	
  14               	#include <avr/io.h>
   1               	/* Copyright (c) 2002,2003,2005,2006,2007 Marek Michalkiewicz, Joerg Wunsch
   2               	   Copyright (c) 2007 Eric B. Weddington
   3               	   All rights reserved.
   4               	
   5               	   Redistribution and use in source and binary forms, with or without
   6               	   modification, are permitted provided that the following conditions are met:
   7               	
   8               	   * Redistributions of source code must retain the above copyright
   9               	     notice, this list of conditions and the following disclaimer.
  10               	
  11               	   * Redistributions in binary form must reproduce the above copyright
  12               	     notice, this list of conditions and the following disclaimer in
  13               	     the documentation and/or other materials provided with the
  14               	     distribution.
  15               	
  16               	   * Neither the name of the copyright holders nor the names of
  17               	     contributors may be used to endorse or promote products derived
  18               	     from this software without specific prior written permission.
  19               	
  20               	  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21               	  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22               	  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  23               	  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  24               	  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  25               	  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  26               	  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  27               	  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  28               	  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  29               	  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  30               	  POSSIBILITY OF SUCH DAMAGE. */
  31               	
  32               	/* $Id: io.h,v 1.52.2.28 2009/12/20 17:02:53 arcanum Exp $ */
  33               	
  34               	/** \file */
  35               	/** \defgroup avr_io <avr/io.h>: AVR device-specific IO definitions
  36               	    \code #include <avr/io.h> \endcode
  37               	
  38               	    This header file includes the apropriate IO definitions for the
  39               	    device that has been specified by the <tt>-mmcu=</tt> compiler
  40               	    command-line switch.  This is done by diverting to the appropriate
  41               	    file <tt>&lt;avr/io</tt><em>XXXX</em><tt>.h&gt;</tt> which should
  42               	    never be included directly.  Some register names common to all
  43               	    AVR devices are defined directly within <tt>&lt;avr/common.h&gt;</tt>,
  44               	    which is included in <tt>&lt;avr/io.h&gt;</tt>,
  45               	    but most of the details come from the respective include file.
  46               	
  47               	    Note that this file always includes the following files:
  48               	    \code 
  49               	    #include <avr/sfr_defs.h>
  50               	    #include <avr/portpins.h>
  51               	    #include <avr/common.h>
  52               	    #include <avr/version.h>
  53               	    \endcode
  54               	    See \ref avr_sfr for more details about that header file.
  55               	
  56               	    Included are definitions of the IO register set and their
  57               	    respective bit values as specified in the Atmel documentation.
  58               	    Note that inconsistencies in naming conventions,
  59               	    so even identical functions sometimes get different names on
  60               	    different devices.
  61               	
  62               	    Also included are the specific names useable for interrupt
  63               	    function definitions as documented
  64               	    \ref avr_signames "here".
  65               	
  66               	    Finally, the following macros are defined:
  67               	
  68               	    - \b RAMEND
  69               	    <br>
  70               	    The last on-chip RAM address.
  71               	    <br>
  72               	    - \b XRAMEND
  73               	    <br>
  74               	    The last possible RAM location that is addressable. This is equal to 
  75               	    RAMEND for devices that do not allow for external RAM. For devices 
  76               	    that allow external RAM, this will be larger than RAMEND.
  77               	    <br>
  78               	    - \b E2END
  79               	    <br>
  80               	    The last EEPROM address.
  81               	    <br>
  82               	    - \b FLASHEND
  83               	    <br>
  84               	    The last byte address in the Flash program space.
  85               	    <br>
  86               	    - \b SPM_PAGESIZE
  87               	    <br>
  88               	    For devices with bootloader support, the flash pagesize
  89               	    (in bytes) to be used for the \c SPM instruction. 
  90               	    - \b E2PAGESIZE
  91               	    <br>
  92               	    The size of the EEPROM page.
  93               	    
  94               	*/
  95               	
  96               	#ifndef _AVR_IO_H_
  97               	#define _AVR_IO_H_
  98               	
  99               	#include <avr/sfr_defs.h>
   1               	/* Copyright (c) 2002, Marek Michalkiewicz <marekm@amelek.gda.pl>
 100               	
 101               	#if defined (__AVR_AT94K__)
 102               	#  include <avr/ioat94k.h>
 103               	#elif defined (__AVR_AT43USB320__)
 104               	#  include <avr/io43u32x.h>
 105               	#elif defined (__AVR_AT43USB355__)
 106               	#  include <avr/io43u35x.h>
 107               	#elif defined (__AVR_AT76C711__)
 108               	#  include <avr/io76c711.h>
 109               	#elif defined (__AVR_AT86RF401__)
 110               	#  include <avr/io86r401.h>
 111               	#elif defined (__AVR_AT90PWM1__)
 112               	#  include <avr/io90pwm1.h>
 113               	#elif defined (__AVR_AT90PWM2__)
 114               	#  include <avr/io90pwmx.h>
 115               	#elif defined (__AVR_AT90PWM2B__)
 116               	#  include <avr/io90pwm2b.h>
 117               	#elif defined (__AVR_AT90PWM3__)
 118               	#  include <avr/io90pwmx.h>
 119               	#elif defined (__AVR_AT90PWM3B__)
 120               	#  include <avr/io90pwm3b.h>
 121               	#elif defined (__AVR_AT90PWM216__)
 122               	#  include <avr/io90pwm216.h>
 123               	#elif defined (__AVR_AT90PWM316__)
 124               	#  include <avr/io90pwm316.h>
 125               	#elif defined (__AVR_AT90PWM81__)
 126               	#  include <avr/io90pwm81.h>
 127               	#elif defined (__AVR_ATmega8U2__)
 128               	#  include <avr/iom8u2.h>
 129               	#elif defined (__AVR_ATmega16M1__)
 130               	#  include <avr/iom16m1.h>
 131               	#elif defined (__AVR_ATmega16U2__)
 132               	#  include <avr/iom16u2.h>
 133               	#elif defined (__AVR_ATmega16U4__)
 134               	#  include <avr/iom16u4.h>
 135               	#elif defined (__AVR_ATmega32C1__)
 136               	#  include <avr/iom32c1.h>
 137               	#elif defined (__AVR_ATmega32M1__)
 138               	#  include <avr/iom32m1.h>
 139               	#elif defined (__AVR_ATmega32U2__)
 140               	#  include <avr/iom32u2.h>
 141               	#elif defined (__AVR_ATmega32U4__)
 142               	#  include <avr/iom32u4.h>
 143               	#elif defined (__AVR_ATmega32U6__)
 144               	#  include <avr/iom32u6.h>
 145               	#elif defined (__AVR_ATmega64C1__)
 146               	#  include <avr/iom64c1.h>
 147               	#elif defined (__AVR_ATmega64M1__)
 148               	#  include <avr/iom64m1.h>
 149               	#elif defined (__AVR_ATmega128__)
 150               	#  include <avr/iom128.h>
 151               	#elif defined (__AVR_ATmega1280__)
 152               	#  include <avr/iom1280.h>
 153               	#elif defined (__AVR_ATmega1281__)
 154               	#  include <avr/iom1281.h>
 155               	#elif defined (__AVR_ATmega1284P__)
 156               	#  include <avr/iom1284p.h>
 157               	#elif defined (__AVR_ATmega128RFA1__)
 158               	#  include <avr/iom128rfa1.h>
 159               	#elif defined (__AVR_ATmega2560__)
 160               	#  include <avr/iom2560.h>
 161               	#elif defined (__AVR_ATmega2561__)
 162               	#  include <avr/iom2561.h>
 163               	#elif defined (__AVR_AT90CAN32__)
 164               	#  include <avr/iocan32.h>
 165               	#elif defined (__AVR_AT90CAN64__)
 166               	#  include <avr/iocan64.h>
 167               	#elif defined (__AVR_AT90CAN128__)
 168               	#  include <avr/iocan128.h>
 169               	#elif defined (__AVR_AT90USB82__)
 170               	#  include <avr/iousb82.h>
 171               	#elif defined (__AVR_AT90USB162__)
 172               	#  include <avr/iousb162.h>
 173               	#elif defined (__AVR_AT90USB646__)
 174               	#  include <avr/iousb646.h>
 175               	#elif defined (__AVR_AT90USB647__)
 176               	#  include <avr/iousb647.h>
 177               	#elif defined (__AVR_AT90USB1286__)
 178               	#  include <avr/iousb1286.h>
 179               	#elif defined (__AVR_AT90USB1287__)
 180               	#  include <avr/iousb1287.h>
 181               	#elif defined (__AVR_ATmega64__)
 182               	#  include <avr/iom64.h>
 183               	#elif defined (__AVR_ATmega640__)
 184               	#  include <avr/iom640.h>
 185               	#elif defined (__AVR_ATmega644__) || defined (__AVR_ATmega644A__)
 186               	#  include <avr/iom644.h>
 187               	#elif defined (__AVR_ATmega644P__)
 188               	#  include <avr/iom644p.h>
 189               	#elif defined (__AVR_ATmega644PA__)
 190               	#  include <avr/iom644pa.h>
 191               	#elif defined (__AVR_ATmega645__) || defined (__AVR_ATmega645A__) || defined (__AVR_ATmega645P__)
 192               	#  include <avr/iom645.h>
 193               	#elif defined (__AVR_ATmega6450__) || defined (__AVR_ATmega6450A__) || defined (__AVR_ATmega6450P__
 194               	#  include <avr/iom6450.h>
 195               	#elif defined (__AVR_ATmega649__) || defined (__AVR_ATmega649A__)
 196               	#  include <avr/iom649.h>
 197               	#elif defined (__AVR_ATmega6490__) || defined (__AVR_ATmega6490A__) || defined (__AVR_ATmega6490P__
 198               	#  include <avr/iom6490.h>
 199               	#elif defined (__AVR_ATmega649P__)
 200               	#  include <avr/iom649p.h>
 201               	#elif defined (__AVR_ATmega64HVE__)
 202               	#  include <avr/iom64hve.h>
 203               	#elif defined (__AVR_ATmega103__)
 204               	#  include <avr/iom103.h>
 205               	#elif defined (__AVR_ATmega32__)
 206               	#  include <avr/iom32.h>
 207               	#elif defined (__AVR_ATmega323__)
 208               	#  include <avr/iom323.h>
 209               	#elif defined (__AVR_ATmega324P__) || defined (__AVR_ATmega324A__)
 210               	#  include <avr/iom324.h>
 211               	#elif defined (__AVR_ATmega324PA__)
 212               	#  include <avr/iom324pa.h>
 213               	#elif defined (__AVR_ATmega325__)
 214               	#  include <avr/iom325.h>
 215               	#elif defined (__AVR_ATmega325P__)
 216               	#  include <avr/iom325.h>
 217               	#elif defined (__AVR_ATmega3250__)
 218               	#  include <avr/iom3250.h>
 219               	#elif defined (__AVR_ATmega3250P__)
 220               	#  include <avr/iom3250.h>
 221               	#elif defined (__AVR_ATmega328P__) || defined (__AVR_ATmega328__)
 222               	#  include <avr/iom328p.h>
   1               	/* Copyright (c) 2007 Atmel Corporation
 223               	#elif defined (__AVR_ATmega329__)
 224               	#  include <avr/iom329.h>
 225               	#elif defined (__AVR_ATmega329P__) || defined (__AVR_ATmega329PA__)
 226               	#  include <avr/iom329.h>
 227               	#elif defined (__AVR_ATmega3290__)
 228               	#  include <avr/iom3290.h>
 229               	#elif defined (__AVR_ATmega3290P__)
 230               	#  include <avr/iom3290.h>
 231               	#elif defined (__AVR_ATmega32HVB__)
 232               	#  include <avr/iom32hvb.h>
 233               	#elif defined (__AVR_ATmega406__)
 234               	#  include <avr/iom406.h>
 235               	#elif defined (__AVR_ATmega16__)
 236               	#  include <avr/iom16.h>
 237               	#elif defined (__AVR_ATmega16A__)
 238               	#  include <avr/iom16a.h>
 239               	#elif defined (__AVR_ATmega161__)
 240               	#  include <avr/iom161.h>
 241               	#elif defined (__AVR_ATmega162__)
 242               	#  include <avr/iom162.h>
 243               	#elif defined (__AVR_ATmega163__)
 244               	#  include <avr/iom163.h>
 245               	#elif defined (__AVR_ATmega164P__) || defined (__AVR_ATmega164A__)
 246               	#  include <avr/iom164.h>
 247               	#elif defined (__AVR_ATmega165__) || defined (__AVR_ATmega165A__)
 248               	#  include <avr/iom165.h>
 249               	#elif defined (__AVR_ATmega165P__)
 250               	#  include <avr/iom165p.h>
 251               	#elif defined (__AVR_ATmega168__) || defined (__AVR_ATmega168A__)
 252               	#  include <avr/iom168.h>
 253               	#elif defined (__AVR_ATmega168P__)
 254               	#  include <avr/iom168p.h>
 255               	#elif defined (__AVR_ATmega169__) || defined (__AVR_ATmega169A__)
 256               	#  include <avr/iom169.h>
 257               	#elif defined (__AVR_ATmega169P__)
 258               	#  include <avr/iom169p.h>
 259               	#elif defined (__AVR_ATmega169PA__)
 260               	#  include <avr/iom169pa.h>
 261               	#elif defined (__AVR_ATmega8HVA__)
 262               	#  include <avr/iom8hva.h>
 263               	#elif defined (__AVR_ATmega16HVA__)
 264               	#  include <avr/iom16hva.h>
 265               	#elif defined (__AVR_ATmega16HVA2__)
 266               	#  include <avr/iom16hva2.h>
 267               	#elif defined (__AVR_ATmega16HVB__)
 268               	#  include <avr/iom16hvb.h>
 269               	#elif defined (__AVR_ATmega8__)
 270               	#  include <avr/iom8.h>
 271               	#elif defined (__AVR_ATmega48__) || defined (__AVR_ATmega48A__)
 272               	#  include <avr/iom48.h>
 273               	#elif defined (__AVR_ATmega48P__)
 274               	#  include <avr/iom48p.h>
 275               	#elif defined (__AVR_ATmega88__) || defined (__AVR_ATmega88A__)
 276               	#  include <avr/iom88.h>
 277               	#elif defined (__AVR_ATmega88P__)
 278               	#  include <avr/iom88p.h>
 279               	#elif defined (__AVR_ATmega88PA__)
 280               	#  include <avr/iom88pa.h>
 281               	#elif defined (__AVR_ATmega8515__)
 282               	#  include <avr/iom8515.h>
 283               	#elif defined (__AVR_ATmega8535__)
 284               	#  include <avr/iom8535.h>
 285               	#elif defined (__AVR_AT90S8535__)
 286               	#  include <avr/io8535.h>
 287               	#elif defined (__AVR_AT90C8534__)
 288               	#  include <avr/io8534.h>
 289               	#elif defined (__AVR_AT90S8515__)
 290               	#  include <avr/io8515.h>
 291               	#elif defined (__AVR_AT90S4434__)
 292               	#  include <avr/io4434.h>
 293               	#elif defined (__AVR_AT90S4433__)
 294               	#  include <avr/io4433.h>
 295               	#elif defined (__AVR_AT90S4414__)
 296               	#  include <avr/io4414.h>
 297               	#elif defined (__AVR_ATtiny22__)
 298               	#  include <avr/iotn22.h>
 299               	#elif defined (__AVR_ATtiny26__)
 300               	#  include <avr/iotn26.h>
 301               	#elif defined (__AVR_AT90S2343__)
 302               	#  include <avr/io2343.h>
 303               	#elif defined (__AVR_AT90S2333__)
 304               	#  include <avr/io2333.h>
 305               	#elif defined (__AVR_AT90S2323__)
 306               	#  include <avr/io2323.h>
 307               	#elif defined (__AVR_AT90S2313__)
 308               	#  include <avr/io2313.h>
 309               	#elif defined (__AVR_ATtiny2313__)
 310               	#  include <avr/iotn2313.h>
 311               	#elif defined (__AVR_ATtiny2313A__)
 312               	#  include <avr/iotn2313a.h>
 313               	#elif defined (__AVR_ATtiny13__)
 314               	#  include <avr/iotn13.h>
 315               	#elif defined (__AVR_ATtiny13A__)
 316               	#  include <avr/iotn13a.h>
 317               	#elif defined (__AVR_ATtiny25__)
 318               	#  include <avr/iotn25.h>
 319               	#elif defined (__AVR_ATtiny4313__)
 320               	#  include <avr/iotn4313.h>
 321               	#elif defined (__AVR_ATtiny45__)
 322               	#  include <avr/iotn45.h>
 323               	#elif defined (__AVR_ATtiny85__)
 324               	#  include <avr/iotn85.h>
 325               	#elif defined (__AVR_ATtiny24__)
 326               	#  include <avr/iotn24.h>
 327               	#elif defined (__AVR_ATtiny24A__)
 328               	#  include <avr/iotn24a.h>
 329               	#elif defined (__AVR_ATtiny44__)
 330               	#  include <avr/iotn44.h>
 331               	#elif defined (__AVR_ATtiny44A__)
 332               	#  include <avr/iotn44a.h>
 333               	#elif defined (__AVR_ATtiny84__)
 334               	#  include <avr/iotn84.h>
 335               	#elif defined (__AVR_ATtiny261__)
 336               	#  include <avr/iotn261.h>
 337               	#elif defined (__AVR_ATtiny261A__)
 338               	#  include <avr/iotn261a.h>
 339               	#elif defined (__AVR_ATtiny461__)
 340               	#  include <avr/iotn461.h>
 341               	#elif defined (__AVR_ATtiny461A__)
 342               	#  include <avr/iotn461a.h>
 343               	#elif defined (__AVR_ATtiny861__)
 344               	#  include <avr/iotn861.h>
 345               	#elif defined (__AVR_ATtiny861A__)
 346               	#  include <avr/iotn861a.h>
 347               	#elif defined (__AVR_ATtiny43U__)
 348               	#  include <avr/iotn43u.h>
 349               	#elif defined (__AVR_ATtiny48__)
 350               	#  include <avr/iotn48.h>
 351               	#elif defined (__AVR_ATtiny88__)
 352               	#  include <avr/iotn88.h>
 353               	#elif defined (__AVR_ATtiny87__)
 354               	#  include <avr/iotn87.h>
 355               	#elif defined (__AVR_ATtiny167__)
 356               	#  include <avr/iotn167.h>
 357               	#elif defined (__AVR_AT90SCR100__)
 358               	#  include <avr/io90scr100.h>
 359               	#elif defined (__AVR_ATxmega16A4__)
 360               	#  include <avr/iox16a4.h>
 361               	#elif defined (__AVR_ATxmega16D4__)
 362               	#  include <avr/iox16d4.h>
 363               	#elif defined (__AVR_ATxmega32A4__)
 364               	#  include <avr/iox32a4.h>
 365               	#elif defined (__AVR_ATxmega32D4__)
 366               	#  include <avr/iox32d4.h>
 367               	#elif defined (__AVR_ATxmega64A1__)
 368               	#  include <avr/iox64a1.h>
 369               	#elif defined (__AVR_ATxmega64A3__)
 370               	#  include <avr/iox64a3.h>
 371               	#elif defined (__AVR_ATxmega64D3__)
 372               	#  include <avr/iox64d3.h>
 373               	#elif defined (__AVR_ATxmega128A1__)
 374               	#  include <avr/iox128a1.h>
 375               	#elif defined (__AVR_ATxmega128A3__)
 376               	#  include <avr/iox128a3.h>
 377               	#elif defined (__AVR_ATxmega128D3__)
 378               	#  include <avr/iox128d3.h>
 379               	#elif defined (__AVR_ATxmega192A3__)
 380               	#  include <avr/iox192a3.h>
 381               	#elif defined (__AVR_ATxmega192D3__)
 382               	#  include <avr/iox192d3.h>
 383               	#elif defined (__AVR_ATxmega256A3__)
 384               	#  include <avr/iox256a3.h>
 385               	#elif defined (__AVR_ATxmega256A3B__)
 386               	#  include <avr/iox256a3b.h>
 387               	#elif defined (__AVR_ATxmega256D3__)
 388               	#  include <avr/iox256d3.h>
 389               	#elif defined (__AVR_ATA6289__)
 390               	#  include <avr/ioa6289.h>
 391               	/* avr1: the following only supported for assembler programs */
 392               	#elif defined (__AVR_ATtiny28__)
 393               	#  include <avr/iotn28.h>
 394               	#elif defined (__AVR_AT90S1200__)
 395               	#  include <avr/io1200.h>
 396               	#elif defined (__AVR_ATtiny15__)
 397               	#  include <avr/iotn15.h>
 398               	#elif defined (__AVR_ATtiny12__)
 399               	#  include <avr/iotn12.h>
 400               	#elif defined (__AVR_ATtiny11__)
 401               	#  include <avr/iotn11.h>
 402               	#else
 403               	#  if !defined(__COMPILING_AVR_LIBC__)
 404               	#    warning "device type not defined"
 405               	#  endif
 406               	#endif
 407               	
 408               	#include <avr/portpins.h>
   1               	/* Copyright (c) 2003  Theodore A. Roth
 409               	
 410               	#include <avr/common.h>
   1               	/* Copyright (c) 2007 Eric B. Weddington
 411               	
 412               	#include <avr/version.h>
   1               	/* Copyright (c) 2005, Joerg Wunsch                               -*- c -*-
 413               	
 414               	/* Include fuse.h after individual IO header files. */
 415               	#include <avr/fuse.h>
   1               	/* Copyright (c) 2007, Atmel Corporation
 416               	
 417               	/* Include lock.h after individual IO header files. */
 418               	#include <avr/lock.h>
   1               	/* Copyright (c) 2007, Atmel Corporation
 419               	
  15               	#include "kernel.h"
   1               	
  16               	
  17               	
  18               	
  19               	
  20               	
  21               	;;============================define user address or macro starting=========================;; 
  22               	.equ     KER_TR ,         1000                            ;TickRate in Hz, not calculated      
  23               	.equ     KER_PRS,         0x03                            ;For prescaler 64, manually select   
  24               	.equ     KER_RLD,         0x82                            ;KER_RLD=0xFF-(F_CPU/KER_PRS/KER_TR) 
  25               	.equ     KER_STK_SZ,      128                             ;stack size in bytes for each task   
  26               	.equ     KER_MX_NTSK,     10                              ;max number of tasks                 
  27               	;;==============================define user address or macro end============================;; 
  28               	
  29               	
  30               	
  31               	
  32               	
  33               	;;===============================define data offsets starting===============================;; 
  34               	.equ     OFB_TICK0,       0x00                            ;offset from KerBase tick count byte0
  35               	.equ     OFB_TICK1,       0x01                            ;offset from KerBase tick count byte1
  36               	.equ     OFB_TICK2,       0x02                            ;offset from KerBase tick count byte2
  37               	.equ     OFB_TICK3,       0x03                            ;offset from KerBase tick count byte3
  38               	.equ     OFB_TICK4,       0x04                            ;offset from KerBase tick count byte4
  39               	.equ     OFB_PRS  ,       0x05                            ;offset from KerBase prescaler       
  40               	.equ     OFB_RLD  ,       0x06                            ;offset from KerBase counter reload  
  41               	.equ     OFB_TID  ,       0x07                            ;offset from KerBase task id         
  42               	.equ     OFB_NTSK ,       0x08                            ;offset from KerBase ntask           
  43               	.equ     OFB_LPR  ,       0x09                            ;offset from KerBase lowest priority 
  44               	.equ     OFB_PTID ,       0x0A                            ;offset from KerBase prio task_id    
  45               	.equ     OFB_UTC  ,       0x0B                            ;offset from KerBase usage tick cnt  
  46               	.equ     OFB_UATC ,       0x0C                            ;offset from KerBase active tick cnt 
  47               	.equ     OFB_USAGE,       0x0D                            ;offset from KerBase cpu usage       
  48               	.equ     OFB_SLCFG,       0x0E                            ;offset from KerBase sleep config    
  49               	.equ     OFM_MSPI ,       0x00                            ;offset from MSPZP msp index field   
  50               	.equ     OFM_MSPS ,       0x02                            ;offset from MSPZP msp starting      
  51               	;;==================================define data offsets end=================================;; 
  52               	
  53               	
  54               	
  55               	
  56               	
  57               	;;===============================define system macro starting===============================;; 
  58               	.equ     TASK_BLOCKED,    0x00                            ;KerSchSts val=0                     
  59               	.equ     TASK_READY,      0x01                            ;KerSchSts val=1                     
  60               	.equ     TASK_EXECUTING,  0x02                            ;KerSchSts val=2                     
  61               	.equ     TASK_SUSPENDED,  0x03                            ;KerSchSts val=3                     
  62               	.equ     TASK_CONS_LAT,   0x04                            ;KerSchSts val=3, constant latency   
  63               	.equ     SCH_MODE_HANDLER,0x00                            ;handler mode in KER_SLP_TIME_MGNT   
  64               	.equ     SCH_MODE_THREAD, 0x01                            ;thread mode in KER_SLP_TIME_MGNT    
  65               	;;==================================define system macro end=================================;; 
  66               	
  67               	
  68               	
  69               	
  70               	
  71               	;;===========================define hardware reg address starting===========================;; 
  72               	;SRAM Mapped Addresses, LDS/STS can be used                                                    
  73               	.equ     SRASSR  ,        0xB6                            ;manually defined ASSR in SRAM       
  74               	.equ     SROCR2B ,        0xB4                            ;manually defined OCR2B in SRAM      
  75               	.equ     SROCR2A ,        0xB3                            ;manually defined OCR2A in SRAM      
  76               	.equ     SRTCNT2 ,        0xB2                            ;manually defined TNCT2 in SRAM      
  77               	.equ     SRTCCR2B,        0xB1                            ;manually defined TCCR2B in SRAM     
  78               	.equ     SRTCCR2A,        0xB0                            ;manually defined TCCR2A in SRAM     
  79               	.equ     SRADMUX ,        0x7C                            ;manually defined ADMUX in SRAM      
  80               	.equ     SRADCSRA,        0x7A                            ;manually defined ADCSRA in SRAM     
  81               	.equ     SRTIMSK2,        0x70                            ;manually defined TIMSK2 in SRAM     
  82               	.equ     SRCLKPR ,        0x61                            ;manually defined CLKPR in SRAM      
  83               	.equ     SRWDTCSR,        0x60                            ;manually defined WDTCSR in SRAM     
  84               	.equ     SRSREG  ,        0x5F                            ;manually defined SREG in SRAM       
  85               	.equ     SRSPH   ,        0x5E                            ;manually defined SPH in SRAM        
  86               	.equ     SRSPL   ,        0x5D                            ;manually defined SPL in SRAM        
  87               	.equ     SRMCUCR ,        0x55                            ;manually defined MCUCR in SRAM      
  88               	.equ     SRMCUSR ,        0x54                            ;manually defined MCUSR in SRAM      
  89               	.equ     SRSMCR  ,        0x53                            ;manually defined SMCR in SRAM       
  90               	.equ     SRACSR  ,        0x50                            ;manually defined ACSR in SRAM       
  91               	.equ     SRTIFR2 ,        0x37                            ;manually defined TIFR2 in SRAM      
  92               	;IO Mapped Addresses, IN/OUT commands can be used                                              
  93               	.equ     IOSREG  ,        0x3F                            ;manually defined SREG in IO         
  94               	.equ     IOSPH   ,        0x3E                            ;manually defined SPH in IO          
  95               	.equ     IOSPL   ,        0x3D                            ;manually defined SPL in IO          
  96               	.equ     IOMCUCR ,        0x35                            ;manually defined MCUCR in IO        
  97               	.equ     IOMCUSR ,        0x34                            ;manually defined MCUSR in IO        
  98               	.equ     IOSMCR  ,        0x33                            ;manually defined SMCR in IO         
  99               	.equ     IOTIFR2 ,        0x17                            ;manually defined TIFR2 in IO        
 100               	;;==============================define hardware reg address end=============================;; 
 101               	
 102               	
 103               	
 104               	
 105               	
 106               	;;=============================define global variables starting=============================;; 
 107               	.section   .bss                                                                                
 108               	                                                                                               
 109               	.global    KerBase                                        ;declare global space for kernel     
 110 0000 0000 0000 	KerBase:   .skip 16                                       ;see offset section                  
 110      0000 0000 
 110      0000 0000 
 110      0000 0000 
 111               	                                                                                               
 112               	.global    KerPSP                                         ;space for process stack pointers    
 113 0010 0000 0000 	KerPSP:    .skip KER_MX_NTSK*2                            ;2 bytes for each task               
 113      0000 0000 
 113      0000 0000 
 113      0000 0000 
 113      0000 0000 
 114               	                                                                                               
 115               	.global    KerSSZ                                         ;stack for main stack pointers       
 116 0024 0000 0000 	KerSSZ:    .skip 14                                       ;stack_ptr(2), MSPZPn(4)             
 116      0000 0000 
 116      0000 0000 
 116      0000 
 117               	                                                                                               
 118               	.global    KerSchSts                                      ;space for scheduler status          
 119 0032 0000 0000 	KerSchSts: .skip KER_MX_NTSK*1                            ;status(1)                           
 119      0000 0000 
 119      0000 
 120               	                                                                                               
 121               	.global    KerSchPr                                       ;space for scheduler priority        
 122 003c 0000 0000 	KerSchPr:  .skip KER_MX_NTSK*1                            ;priority(1)                         
 122      0000 0000 
 122      0000 
 123               	                                                                                               
 124               	.global    KerSchSlp                                      ;space for task sleep                
 125 0046 0000 0000 	KerSchSlp: .skip KER_MX_NTSK*2                            ;timing(2)                           
 125      0000 0000 
 125      0000 0000 
 125      0000 0000 
 125      0000 0000 
 126               	                                                                                               
 127               	.global    KerStack                                       ;space for stack                     
 128 005a 0000 0000 	KerStack:  .skip KER_STK_SZ*KER_MX_NTSK                   ;KER_STK_SZ bytes for each task      
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 128      0000 0000 
 129               	;;==============================define global variables end=================================;; 
 130               	
 131               	
 132               	
 133               	
 134               	
 135               	;;===============================define text section starting===============================;; 
 136               	.section .text                                                                                 
 137               	;;==================================define text section end=================================;; 
 138               	
 139               	
 140               	
 141               	
 142               	
 143               	;;==============================define global functions starting============================;; 
 144               	.global  Kernel_Tick_Init                                                                      
 145               	.global  Kernel_Task_Create                                                                    
 146               	.global  Kernel_Start_Tasks                                                                    
 147               	.global  Kernel_Init                                                                           
 148               	.global  Kernel_Task_Idle                                                                      
 149               	.global  Kernel_Task_Sleep                                                                     
 150               	.global  Kernel_Clock_Prescale                                                                 
 151               	;;================================define global functions end===============================;; 
 152               	
 153               	
 154               	
 155               	
 156               	
 157               	;;===================================wdt disable starting===================================;; 
 158               	;used registers          : R18                                                                 
 159               	;arg registers           : None                                                                
 160               	;return registers        : None                                                                
 161               	;unsafe access registers : R18                                                                 
 162               	.macro  KER_WDT_DISABLE                                   ;1.5uS @8MHz            ( 12 clocks) 
 163               	        WDR                                               ;reset wdt              (  1 clock ) 
 164               			LDS   R18                , SRMCUSR                ;copy MCUSR             (  1 clock ) 
 165               			ANDI  R18                , 0xFF & (0<<WDRF)       ;clear WDRF             (  1 clock ) 
 166               			STS   SRMCUSR            , R18                    ;set val                (  1 clock ) 
 167               			LDS   R18                , SRWDTCSR               ;copy WDTCSR            (  2 clocks) 
 168               			ORI   R18                , 0x18                   ;set WDCE,WDE           (  1 clock ) 
 169               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 170               			LDI   R18                , 0x00                   ;clear WDE              (  1 clock ) 
 171               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 172               	.endm                                                                                          
 173               	;;=====================================wdt disable endd=====================================;; 
 174               	
 175               	
 176               	
 177               	
 178               	
 179               	;;=================================timer2 disable starting==================================;; 
 180               	;used registers          : R18                                                                 
 181               	;arg registers           : None                                                                
 182               	;return registers        : None                                                                
 183               	;unsafe access registers : R18                                                                 
 184               	.macro  KER_TIMER2_DISABLE                                ;1.75uS @8MHz           ( 14 clocks) 
 185               			LDI   R18                , 0x00                   ;clear interrupt enbits (  1 clock ) 
 186               			STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
 187               			LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
 188               			STS   SRTCCR2B           , R18                    ;set val to TCCR2B      (  2 clocks) 
 189               			LDI   R18                , 0x00                   ;clear AS2 bit          (  1 clock ) 
 190               			STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
 191               			LDI   R18                , 0x00                   ;set val to reg         (  1 clock ) 
 192               			STS   SROCR2B            , R18                    ;clear OCR2B            (  2 clocks) 
 193               			STS   SRTCNT2            , R18                    ;clear TCNT2            (  2 clocks) 
 194               	.endm                                                                                          
 195               	;;==================================timer2 disable end======================================;; 
 196               	
 197               	
 198               	
 199               	
 200               	
 201               	;;=====================================wdt init starting=====================================;; 
 202               	;used registers          : R18                                                                 
 203               	;arg registers           : None                                                                
 204               	;return registers        : None                                                                
 205               	;unsafe access registers : R18                                                                 
 206               	.macro  KER_WDT_INIT                                      ;1.13uS @8MHz           (  9 clocks) 
 207               	        WDR                                               ;reset wdt              (  1 clock ) 
 208               			LDS   R18                , SRWDTCSR               ;copy WDTCSR            (  2 clocks) 
 209               			ORI   R18                , 0x18                   ;set WDCE,WDE           (  1 clock ) 
 210               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 211               			#ifdef KER_WDT_TICK_16MS                                                               
 212               			LDI   R18                , 0x40                   ;WDIE                   (  1 clock ) 
 213               			#elif defined(KER_WDT_TICK_32MS)                                                       
 214               			LDI   R18                , 0x41                   ;WDIE, WDPS0            (  1 clock ) 
 215               			#elif defined(KER_WDT_TICK_64MS)                                                       
 216               			LDI   R18                , 0x42                   ;WDIE, WDPS1            (  1 clock ) 
 217               			#elif defined(KER_WDT_TICK_125MS)                                                      
 218               			LDI   R18                , 0x43                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 219               			#elif defined(KER_WDT_TICK_250MS)                                                      
 220               			LDI   R18                , 0x44                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 221               			#elif defined(KER_WDT_TICK_500MS)                                                      
 222               			LDI   R18                , 0x45                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 223               			#elif defined(KER_WDT_TICK_1000MS)                                                     
 224               			LDI   R18                , 0x46                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 225               			#else                                                                                  
 226               	        LDI   R18                , 0x40                   ;WDIE                   (  1 clock ) 
 227               			#endif                                                                                 
 228               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 229               	.endm                                                                                          
 230               	;;=====================================wdt init end=========================================;; 
 231               	
 232               	
 233               	
 234               	
 235               	
 236               	;;=================================timer2 init starting=====================================;; 
 237               	;used registers          : R18                                                                 
 238               	;arg registers           : None                                                                
 239               	;return registers        : None                                                                
 240               	;unsafe access registers : R18                                                                 
 241               	.macro  KER_TIMER2_INIT                                   ;2.50uS @8MHz           ( 20 clocks) 
 242               			LDI   R18                , 0x00                   ;clear interrupts       (  1 clock ) 
 243               			STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
 244               			LDS   R18		         , KerBase+OFB_RLD        ;load reload val        (  2 clocks) 
 245               			STS   SROCR2A            , R18                    ;set compare match val  (  2 clocks) 
 246               			LDI   R18                , 0x02                   ;set CTC mode           (  1 clock ) 
 247               	        STS   SRTCCR2A           , R18                    ;set val to TCCR2A      (  2 clocks) 
 248               			LDS   R18		         , KerBase+OFB_PRS        ;load prescaler         (  2 clocks) 
 249               			STS   SRTCCR2B           , R18                    ;set prescaler          (  2 clocks) 
 250               			LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
 251               			STS   SRTCNT2            , R18                    ;clear TCNT2            (  2 clocks) 
 252               	        LDI   R18                , 0x02                   ;set TOIE2 bit          (  1 clock ) 
 253               			STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
 254               	.endm                                                                                          
 255               	;;====================================timer2 init end=======================================;; 
 256               	
 257               	
 258               	
 259               	
 260               	
 261               	;;===============================timer2 async init starting=================================;; 
 262               	;used registers          : R18, R19                                                            
 263               	;arg registers           : None                                                                
 264               	;return registers        : None                                                                
 265               	;unsafe access registers : R18, R19                                                            
 266               	.macro  KER_TIMER2_ASYNC_INIT                             ;~9.13uS @8MHz          (~73 clocks) 
 267               			LDI   R18                , 0x00                   ;clear interrupts       (  1 clock ) 
 268               			STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
 269               			LDI   R18                , 0x20                   ;set AS2 bit            (  1 clock ) 
 270               			STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
 271               			#ifdef KER_TOSC_TICK_1MS                                                               
 272               			LDI   R18                , 0x20                   ;1000Hz->clk/1/32       (  1 clock ) 
 273               			LDI   R19                , 0x01                   ;1000Hz->clk/1/32       (  1 clock ) 
 274               			#elif defined(KER_TOSC_TICK_10MS)                                                      
 275               			LDI   R18                , 0x29                   ;100Hz->clk/8/41        (  1 clock ) 
 276               			LDI   R19                , 0x02                   ;100Hz->clk/8/41        (  1 clock ) 
 277               			#elif defined(KER_TOSC_TICK_50MS)                                                      
 278               			LDI   R18                , 0xCC                   ;20Hz->clk/8/204        (  1 clock ) 
 279               			LDI   R19                , 0x02                   ;20Hz->clk/8/204        (  1 clock ) 
 280               			#elif defined(KER_TOSC_TICK_100MS)                                                     
 281               			LDI   R18                , 0x66                   ;10Hz->clk/32/102       (  1 clock ) 
 282               			LDI   R19                , 0x03                   ;10Hz->clk/32/102       (  1 clock ) 
 283               			#elif defined(KER_TOSC_TICK_250MS)                                                     
 284               			LDI   R18                , 0x80                   ;4Hz->clk/64/128        (  1 clock ) 
 285               			LDI   R19                , 0x04                   ;4Hz->clk/64/128        (  1 clock ) 
 286               			#elif defined(KER_TOSC_TICK_500MS)                                                     
 287               			LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
 288               			LDI   R19                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
 289               			#elif defined(KER_TOSC_TICK_1000MS)                                                    
 290               			LDI   R18                , 0x80                   ;1Hz->clk/256/128       (  1 clock ) 
 291               			LDI   R19                , 0x06                   ;1Hz->clk/256/128       (  1 clock ) 
 292               			#else                                                                                  
 293               			LDI   R18                , 0x20                   ;1000Hz->clk/1/32       (  1 clock ) 
 294               			LDI   R19                , 0x01                   ;1000Hz->clk/1/32       (  1 clock ) 
 295               			#endif                                                                                 
 296               			STS   SROCR2A            , R18                    ;set compare match val  (  2 clocks) 
 297               			LDI   R18                , 0x00                   ;set val to reg         (  1 clock ) 
 298               			STS   SROCR2B            , R18                    ;clear OCR2B            (  2 clocks) 
 299               			LDI   R18                , 0x02                   ;set CTC mode           (  1 clock ) 
 300               			STS   SRTCCR2A           , R18                    ;set val to TCCR2A      (  2 clocks) 
 301               			STS   SRTCCR2B           , R19                    ;set prescaler          (  2 clocks) 
 302               			LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
 303               			STS   SRTCNT2            , R18                    ;clear TCNT2            (  2 clocks) 
 304               		_KER_TC2_AUB\@:                                                                            
 305               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 306               	        ANDI  R18                , 0x02                   ;check bit TCR2AUB      (  1 clock ) 
 307               			BRNE  _KER_TC2_AUB\@                              ;wait until AUB cleared (  2 clocks) 
 308               		_KER_TC2_BUB\@:                                                                            
 309               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 310               	        ANDI  R18                , 0x01                   ;check bit TCR2BUB      (  1 clock ) 
 311               			BRNE  _KER_TC2_BUB\@                              ;wait until BUB cleared (  2 clocks) 
 312               		_KER_OC2_AUB\@:                                                                            
 313               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 314               	        ANDI  R18                , 0x08                   ;check bit OR2AUB       (  1 clock ) 
 315               			BRNE  _KER_OC2_AUB\@                              ;wait until AUB cleared (  2 clocks) 
 316               		_KER_OC2_BUB\@:                                                                            
 317               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 318               	        ANDI  R18                , 0x04                   ;check bit OCR2BUB      (  1 clock ) 
 319               			BRNE  _KER_OC2_BUB\@                              ;wait until BUB cleared (  2 clocks) 
 320               		_KER_TC2_UB\@:                                                                             
 321               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 322               	        ANDI  R18                , 0x10                   ;check bit TCNT2UB      (  1 clock ) 
 323               			BRNE  _KER_TC2_UB\@                               ;wait until BUB cleared (  2 clocks) 
 324               		_KER_TC2_TOV2\@:                                                                           
 325               		    LDS   R18                , SRTIFR2                ;load TIFR2             (  2 clocks) 
 326               	        ANDI  R18                , 0x01                   ;check bit TOV2         (  1 clock ) 
 327               	        BREQ  _KER_TC2_OCF2A\@                            ;bit cleared, jump next (  2 clocks) 
 328               			LDI   R18                , 0x01                   ;set bit                (  1 clock ) 
 329               			STS   SRTIFR2            , R18                    ;set val                (  2 clocks) 
 330               	    _KER_TC2_OCF2A\@:                                                                          
 331               		    LDS   R18                , SRTIFR2                ;load TIFR2             (  2 clocks) 
 332               	        ANDI  R18                , 0x02                   ;check bit OCF2A        (  1 clock ) 
 333               	        BREQ  _KER_TC2_OCF2B\@                            ;bit cleared, jump next (  2 clocks) 
 334               			LDI   R18                , 0x02                   ;set bit                (  1 clock ) 
 335               			STS   SRTIFR2            , R18                    ;set val                (  2 clocks) 
 336               		_KER_TC2_OCF2B\@:                                                                          
 337               		    LDS   R18                , SRTIFR2                ;load TIFR2             (  2 clocks) 
 338               	        ANDI  R18                , 0x04                   ;check bit OCF2B        (  1 clock ) 
 339               	        BREQ  _KER_TC2_INTEN\@                            ;bit cleared, jump next (  2 clocks) 
 340               			LDI   R18                , 0x04                   ;set bit                (  1 clock ) 
 341               			STS   SRTIFR2            , R18                    ;set val                (  2 clocks) 
 342               	    _KER_TC2_INTEN\@:                                                                          
 343               			LDI   R18                , 0x02                   ;set TOIE2 bit          (  1 clock ) 
 344               			STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
 345               	.endm                                                                                          
 346               	;;=================================timer2 async init end====================================;; 
 347               	
 348               	
 349               	
 350               	
 351               	
 352               	;;====================================timer init starting===================================;; 
 353               	;used registers          : R18, R19                                                            
 354               	;arg registers           : None                                                                
 355               	;return registers        : None                                                                
 356               	;unsafe access registers : R18, R19                                                            
 357               	.macro  KER_TIMER_INIT                                    ;~9.13uS max @8MHz      (~73 clocks) 
 358               	        #ifdef KER_WDT_AS_TICK_SRC                                                             
 359               			KER_WDT_INIT                                      ;WDT tick src           (  9 clocks) 
 360               	        #elif defined(KER_TIMER2_AS_TICK_SRC)                                                  
 361               			KER_TIMER2_INIT                                   ;TIM2COMPA tick src     ( 20 clocks) 
 362               			#elif defined(KER_TIMER2_ASYNC_AS_TICK_SRC)                                            
 363               			KER_TIMER2_ASYNC_INIT                             ;total 1.5uS @8MHz      (~73 clocks) 
 364               			#else                                                                                  
 365               	        KER_TIMER2_INIT                                   ;Default: TIM2COMPA     ( 20 clocks) 
 366               			#endif                                                                                 
 367               	.endm                                                                                          
 368               	;;======================================timer init end======================================;; 
 369               	
 370               	
 371               	
 372               	
 373               	
 374               	;;============================debug pin operation init starting=============================;; 
 375               	;used registers          : None                                                                
 376               	;arg registers           : None                                                                
 377               	;return registers        : None                                                                
 378               	;unsafe access registers : None                                                                
 379               	.macro  KER_DEBUG_PIN_INIT                                ;total 0.5uS @8MHz      (  4 clocks) 
 380               	        #ifdef KER_DBG_ENABLE                                                                  
 381               			CBI   KER_DBG_PORT       , KER_DBG_PIN            ;clear port bit         (  2 clocks) 
 382               			SBI   KER_DBG_DDR        , KER_DBG_PIN            ;set bit in DDR         (  2 clocks) 
 383               			#endif                                                                                 
 384               	.endm                                                                                          
 385               	;;==============================debug pin operation init end================================;; 
 386               	
 387               	
 388               	
 389               	
 390               	
 391               	;;===========================debug pin operation set starting===============================;; 
 392               	;used registers          : None                                                                
 393               	;arg registers           : None                                                                
 394               	;return registers        : None                                                                
 395               	;unsafe access registers : None                                                                
 396               	.macro  KER_DEBUG_PIN_SET                                 ;total 0.25uS @8MHz     (  2 clocks) 
 397               	        #ifdef KER_DBG_ENABLE                                                                  
 398               	        SBI   KER_DBG_PORT       , KER_DBG_PIN            ;set gpio               (  2 clocks) 
 399               			#endif                                                                                 
 400               	.endm                                                                                          
 401               	;;==============================debug pin operation set end=================================;; 
 402               	
 403               	
 404               	
 405               	
 406               	
 407               	;;===========================debug pin operation clear starting=============================;; 
 408               	;used registers          : None                                                                
 409               	;arg registers           : None                                                                
 410               	;return registers        : None                                                                
 411               	;unsafe access registers : None                                                                
 412               	.macro  KER_DEBUG_PIN_CLEAR                               ;total 0.25uS @8MHz     (  2 clocks) 
 413               	        #ifdef KER_DBG_ENABLE                                                                  
 414               			CBI   KER_DBG_PORT       , KER_DBG_PIN            ;clear gpio             (  2 clocks) 
 415               			#endif                                                                                 
 416               	.endm                                                                                          
 417               	;;==============================debug pin operation clear end===============================;; 
 418               	
 419               	
 420               	
 421               	
 422               	
 423               	;;=================================save r0 & sreg starting==================================;; 
 424               	;used registers          : R0                                                                  
 425               	;arg registers           : None                                                                
 426               	;return registers        : None                                                                
 427               	;unsafe access registers : None                                                                
 428               	.macro  KER_SAVE_R0_SREG                                  ;total 0.63uS @8MHz     (  5 clocks) 
 429               	        PUSH  R0                                          ;save R0                (  2 clocks) 
 430               			IN    R0                 , IOSREG                 ;load SREG              (  1 clock ) 
 431               			PUSH  R0                                          ;save SREG              (  2 clocks) 
 432               	.endm                                                                                          
 433               	;;====================================save r0 & sreg end====================================;; 
 434               	
 435               	
 436               	
 437               	
 438               	
 439               	;;===============================save r0, sreg & cli starting===============================;; 
 440               	;used registers          : R0                                                                  
 441               	;arg registers           : None                                                                
 442               	;return registers        : None                                                                
 443               	;unsafe access registers : None                                                                
 444               	.macro  KER_SAVE_R0_CLI_SREG                              ;total 0.75uS @8MHz     (  6 clocks) 
 445               	        PUSH  R0                                          ;push R0                (  2 clocks) 
 446               			IN    R0                 , IOSREG                 ;save SREG              (  1 clock ) 
 447               			CLI                                               ;clear interrupt        (  1 clock ) 
 448               			PUSH  R0                                          ;save SREG              (  2 clocks) 
 449               	.endm                                                                                          
 450               	;;=================================save r0, sreg & cli end==================================;; 
 451               	
 452               	
 453               	
 454               	
 455               	
 456               	;;===================================save r1~r31 starting===================================;; 
 457               	;used registers          : R1~R31                                                              
 458               	;arg registers           : None                                                                
 459               	;return registers        : None                                                                
 460               	;unsafe access registers : None                                                                
 461               	.macro  KER_SAVE_R1_R31                                   ;total 7.88uS @8MHz     ( 63 clocks) 
 462               			PUSH  R1                                          ;save R1                (  2 clocks) 
 463               			CLR   R1                                          ;clear R1               (  1 clock ) 
 464               			PUSH  R2                                          ;save R2                (  2 clocks) 
 465               			PUSH  R3                                          ;save R3                (  2 clocks) 
 466               			PUSH  R4                                          ;save R4                (  2 clocks) 
 467               			PUSH  R5                                          ;save R5                (  2 clocks) 
 468               			PUSH  R6                                          ;save R6                (  2 clocks) 
 469               			PUSH  R7                                          ;save R7                (  2 clocks) 
 470               			PUSH  R8                                          ;save R8                (  2 clocks) 
 471               			PUSH  R9                                          ;save R9                (  2 clocks) 
 472               			PUSH  R10                                         ;save R10               (  2 clocks) 
 473               			PUSH  R11                                         ;save R11               (  2 clocks) 
 474               			PUSH  R12                                         ;save R12               (  2 clocks) 
 475               			PUSH  R13                                         ;save R13               (  2 clocks) 
 476               			PUSH  R14                                         ;save R14               (  2 clocks) 
 477               			PUSH  R15                                         ;save R15               (  2 clocks) 
 478               			PUSH  R16                                         ;save R16               (  2 clocks) 
 479               			PUSH  R17                                         ;save R17               (  2 clocks) 
 480               			PUSH  R18                                         ;save R18               (  2 clocks) 
 481               			PUSH  R19                                         ;save R19               (  2 clocks) 
 482               			PUSH  R20                                         ;save R20               (  2 clocks) 
 483               			PUSH  R21                                         ;save R21               (  2 clocks) 
 484               			PUSH  R22                                         ;save R22               (  2 clocks) 
 485               			PUSH  R23                                         ;save R23               (  2 clocks) 
 486               			PUSH  R24                                         ;save R24               (  2 clocks) 
 487               			PUSH  R25                                         ;save R25               (  2 clocks) 
 488               			PUSH  R26                                         ;save R26               (  2 clocks) 
 489               			PUSH  R27                                         ;save R27               (  2 clocks) 
 490               			PUSH  R28                                         ;save R28               (  2 clocks) 
 491               			PUSH  R29                                         ;save R29               (  2 clocks) 
 492               			PUSH  R30                                         ;save R30               (  2 clocks) 
 493               			PUSH  R31                                         ;save R31               (  2 clocks) 
 494               	.endm                                                                                          
 495               	;;======================================save r1~r31 end=====================================;; 
 496               	
 497               	
 498               	
 499               	
 500               	
 501               	;;==============================context save handler starting===============================;; 
 502               	;used registers          : R0~R31                                                              
 503               	;arg registers           : None                                                                
 504               	;return registers        : None                                                                
 505               	;unsafe access registers : None                                                                
 506               	.macro  KER_CONTEXT_SAVE_HANDLER                          ;total 8.5uS @8MHz      ( 68 clocks) 
 507               	        KER_SAVE_R0_SREG                                  ;save r0, sreg          (  5 clocks) 
 508               	        KER_SAVE_R1_R31                                   ;save r1~r31            ( 63 clocks) 
 509               	.endm                                                                                          
 510               	;;=================================context save handler end=================================;; 
 511               	
 512               	
 513               	
 514               	
 515               	
 516               	;;===============================context save thread starting===============================;; 
 517               	;used registers          : R0~R31                                                              
 518               	;arg registers           : None                                                                
 519               	;return registers        : None                                                                
 520               	;unsafe access registers : None                                                                
 521               	.macro  KER_CONTEXT_SAVE_THREAD                           ;total 8.63uS @8MHz     ( 69 clocks) 
 522               	        KER_SAVE_R0_CLI_SREG                              ;save r0, sreg          (  6 clocks) 
 523               	        KER_SAVE_R1_R31                                   ;save r1~r31            ( 63 clocks) 
 524               	.endm                                                                                          
 525               	;;==================================context save thread end=================================;; 
 526               	
 527               	
 528               	
 529               	
 530               	
 531               	
 532               	;;================================restore r0 & sreg starting================================;; 
 533               	;used registers          : R0                                                                  
 534               	;arg registers           : None                                                                
 535               	;return registers        : None                                                                
 536               	;unsafe access registers : None                                                                
 537               	.macro  KER_RESTORE_R0_SREG                               ;total 0.63uS @8MHz     (  5 clocks) 
 538               	        POP   R0                                          ;fetch SREG             (  2 clocks) 
 539               			OUT   IOSREG             , R0                     ;load SREG              (  1 clock ) 
 540               			POP   R0                                          ;restore R0             (  2 clocks) 
 541               	.endm                                                                                          
 542               	;;==================================restore r0 & sreg end===================================;; 
 543               	
 544               	
 545               	
 546               	
 547               	
 548               	;;==============================restore r0, sreg & sei starting=============================;; 
 549               	;used registers          : R0                                                                  
 550               	;arg registers           : None                                                                
 551               	;return registers        : None                                                                
 552               	;unsafe access registers : None                                                                
 553               	.macro  KER_RESTORE_R0_SREG_SEI                           ;total 0.75uS @8MHz     (  6 clocks) 
 554               	        POP   R0                                          ;fetch SREG             (  2 clocks) 
 555               			OUT   IOSREG             , R0                     ;load SREG              (  1 clock ) 
 556               			POP   R0                                          ;restore R0             (  2 clocks) 
 557               			SEI                                               ;enable interrupt       (  1 clock ) 
 558               	.endm                                                                                          
 559               	;;===============================restore r0, sreg & sei end=================================;; 
 560               	
 561               	
 562               	
 563               	
 564               	
 565               	;;=================================restore r1~r31 starting==================================;; 
 566               	;used registers          : R1~R31                                                              
 567               	;arg registers           : None                                                                
 568               	;return registers        : None                                                                
 569               	;unsafe access registers : None                                                                
 570               	.macro  KER_RESTORE_R1_R31                                ;total 8.38uS @8MHz     ( 62 clocks) 
 571               			POP   R31                                         ;restore R31            (  2 clocks) 
 572               			POP   R30                                         ;restore R30            (  2 clocks) 
 573               			POP   R29                                         ;restore R29            (  2 clocks) 
 574               			POP   R28                                         ;restore R28            (  2 clocks) 
 575               			POP   R27                                         ;restore R27            (  2 clocks) 
 576               			POP   R26                                         ;restore R26            (  2 clocks) 
 577               			POP   R25                                         ;restore R25            (  2 clocks) 
 578               			POP   R24                                         ;restore R24            (  2 clocks) 
 579               			POP   R23                                         ;restore R23            (  2 clocks) 
 580               			POP   R22                                         ;restore R22            (  2 clocks) 
 581               			POP   R21                                         ;restore R21            (  2 clocks) 
 582               			POP   R20                                         ;restore R20            (  2 clocks) 
 583               			POP   R19                                         ;restore R19            (  2 clocks) 
 584               			POP   R18                                         ;restore R18            (  2 clocks) 
 585               			POP   R17                                         ;restore R17            (  2 clocks) 
 586               			POP   R16                                         ;restore R16            (  2 clocks) 
 587               			POP   R15                                         ;restore R15            (  2 clocks) 
 588               			POP   R14                                         ;restore R14            (  2 clocks) 
 589               			POP   R13                                         ;restore R13            (  2 clocks) 
 590               			POP   R12                                         ;restore R12            (  2 clocks) 
 591               			POP   R11                                         ;restore R11            (  2 clocks) 
 592               			POP   R10                                         ;restore R10            (  2 clocks) 
 593               			POP   R9                                          ;restore R9             (  2 clocks) 
 594               			POP   R8                                          ;restore R8             (  2 clocks) 
 595               			POP   R7                                          ;restore R7             (  2 clocks) 
 596               			POP   R6                                          ;restore R6             (  2 clocks) 
 597               			POP   R5                                          ;restore R5             (  2 clocks) 
 598               			POP   R4                                          ;restore R4             (  2 clocks) 
 599               			POP   R3                                          ;restore R3             (  2 clocks) 
 600               			POP   R2                                          ;restore R2             (  2 clocks) 
 601               			POP   R1                                          ;restore R1             (  2 clocks) 
 602               	.endm                                                                                          
 603               	;;====================================restore r1~r31 end====================================;; 
 604               	
 605               	
 606               	
 607               	
 608               	
 609               	;;=============================context restore handler starting=============================;; 
 610               	;used registers          : R0~R31                                                              
 611               	;arg registers           : None                                                                
 612               	;return registers        : None                                                                
 613               	;unsafe access registers : None                                                                
 614               	.macro  KER_CONTEXT_RESTORE_HANDLER                       ;total 8.38uS @8MHz     ( 67 clocks) 
 615               	        KER_RESTORE_R1_R31                                ;restore r1~r31         ( 62 clocks) 
 616               			KER_RESTORE_R0_SREG                               ;restore r0, sreg       (  5 clocks) 
 617               	.endm                                                                                          
 618               	;;===============================context restore handler end================================;; 
 619               	
 620               	
 621               	
 622               	
 623               	
 624               	;;=============================context restore thread starting==============================;; 
 625               	;used registers          : R0~R31                                                              
 626               	;arg registers           : None                                                                
 627               	;return registers        : None                                                                
 628               	;unsafe access registers : None                                                                
 629               	.macro  KER_CONTEXT_RESTORE_THREAD                        ;total 8.75uS @8MHz     ( 68 clocks) 
 630               	        KER_RESTORE_R1_R31                                ;restore r1~r31         ( 62 clocks) 
 631               			KER_RESTORE_R0_SREG_SEI                           ;restore r0, sreg       (  6 clocks) 
 632               	.endm                                                                                          
 633               	;;================================context restore thread end================================;; 
 634               	
 635               	
 636               	
 637               	
 638               	
 639               	
 640               	
 641               	;;===============================save current task sp starting==============================;; 
 642               	;used registers          : R18, R19, R30(ZL), R31(ZH)                                          
 643               	;arg registers           : None                                                                
 644               	;return registers        : None                                                                
 645               	;unsafe access registers : R18, R19, R30(ZL), R31(ZH)                                          
 646               	.macro  KER_SAVE_CURR_TASK_SP                             ;total 1.75uS @8MHz     ( 14 clocks) 
 647               			LDI   R30                , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
 648               			LDI   R31                , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
 649               	
 650               	        ;only for test
 651               			LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 652               			LSL   R18                                         ;left shift to multiply (  1 clock ) 
 653               			ADD   R30                , R18                    ;add offset to array    (  1 clock ) 
 654               			LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 655               			ADC   R31                , R18                    ;add carry if any       (  1 clock ) 
 656               	
 657               	
 658               			IN    R18                , IOSPL                  ;fetch SPL0             (  1 clock ) 
 659               			IN    R19                , IOSPH                  ;fetch SPH0             (  1 clock ) 
 660               			STD   Z+0                , R18                    ;store SPL at ZP+0      (  2 clocks) 
 661               			STD   Z+1                , R19                    ;store SPH at ZP+1      (  2 clocks) 
 662               	.endm                                                                                          
 663               	;;================================save current task sp end==================================;; 
 664               	
 665               	
 666               	
 667               	
 668               	
 669               	;;==============================load task id & sp starting==================================;; 
 670               	;used registers          : R18, R19, R30(ZL), R31(ZH)                                          
 671               	;arg registers           : None                                                                
 672               	;return registers        : None                                                                
 673               	;unsafe access registers : R18, R19, R30(ZL), R31(ZH)                                          
 674               	.macro  KER_LOAD_TASK_ID_AND_SP                           ;total 1.75uS @8MHz     ( 14 clocks) 
 675               			LDI   R30                , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
 676               			LDI   R31                , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
 677               	
 678               	        ;only for test
 679               			LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 680               			LSL   R18                                         ;left shift to multiply (  1 clock ) 
 681               			ADD   R30                , R18                    ;add offset to array    (  1 clock ) 
 682               			LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 683               			ADC   R31                , R18                    ;add carry if any       (  1 clock ) 
 684               	
 685               	
 686               			LDD   R18                , Z+0                    ;load SPL at ZP         (  2 clocks) 
 687               			LDD   R19                , Z+1                    ;load SPH at ZP         (  2 clocks) 
 688               			OUT   IOSPL              , R18                    ;load SPL0              (  1 clock ) 
 689               			OUT   IOSPH              , R19                    ;load SPH0              (  1 clock ) 
 690               	.endm                                                                                          
 691               	;;=================================load task id & sp end====================================;; 
 692               	
 693               	
 694               	
 695               	
 696               	
 697               	;;================================push msp & zp starting====================================;; 
 698               	;used registers          : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 699               	;arg registers           : None                                                                
 700               	;return registers        : None                                                                
 701               	;unsafe access registers : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 702               	.macro  KER_PUSH_MSP_ZP                                   ;total 2.25uS @8MHz     ( 18 clocks) 
 703               	        LDS   R26                , KerSSZ+OFM_MSPI+0      ;load val low           (  2 clocks) 
 704               			LDS   R27                , KerSSZ+OFM_MSPI+1      ;load val high          (  2 clocks) 
 705               			IN    R18                , IOSPL                  ;copy                   (  1 clock ) 
 706               			IN    R19                , IOSPH                  ;copy                   (  1 clock ) 
 707               			ST    X+                 , R18                    ;store main SPL         (  2 clocks) 
 708               	        ST    X+                 , R19                    ;store main SPH         (  2 clocks) 
 709               			ST    X+                 , R30                    ;store main ZL          (  2 clocks) 
 710               			ST    X+                 , R31                    ;store main ZH          (  2 clocks) 
 711               			STS   KerSSZ+OFM_MSPI+0  , R26                    ;store new index        (  2 clocks) 
 712               			STS   KerSSZ+OFM_MSPI+1  , R27                    ;store new index        (  2 clocks) 
 713               	.endm                                                                                          
 714               	;;===================================push msp & zp end======================================;; 
 715               	
 716               	
 717               	
 718               	
 719               	
 720               	;;=================================pop msp & zp starting====================================;; 
 721               	;used registers          : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 722               	;arg registers           : None                                                                
 723               	;return registers        : None                                                                
 724               	;unsafe access registers : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 725               	.macro  KER_POP_MSP_ZP                                    ;total 2.25uS @8MHz     ( 18 clocks) 
 726               			LDS   R26                , KerSSZ+OFM_MSPI+0      ;load val low           (  2 clocks) 
 727               			LDS   R27                , KerSSZ+OFM_MSPI+1      ;load val high          (  2 clocks) 
 728               			LD    R31                , -X                     ;load ZH                (  2 clocks) 
 729               			LD    R30                , -X                     ;load ZL                (  2 clocks) 
 730               			LD    R19                , -X                     ;load main SPH          (  2 clocks) 
 731               			LD    R18                , -X                     ;load main SPL          (  2 clocks) 
 732               			OUT   IOSPL              , R18                    ;set SPL                (  1 clock ) 
 733               			OUT   IOSPH              , R19                    ;set SPH                (  1 clock ) 
 734               			STS   KerSSZ+OFM_MSPI+0  , R26                    ;store new index        (  2 clocks) 
 735               			STS   KerSSZ+OFM_MSPI+1  , R27                    ;store new index        (  2 clocks) 
 736               	.endm                                                                                          
 737               	;;====================================pop msp & zp end======================================;; 
 738               	
 739               	
 740               	
 741               	
 742               	
 743               	;;============================sleep timeout management starting=============================;; 
 744               	;used registers          : R18, R19, R20, R24, R30(ZL), R31(ZH)                                
 745               	;arg registers           : R24 (SCH_MODE_HANDLER/SCH_MODE_THREAD)                              
 746               	;return registers        : R24 (READY/BLOCKED/EXECUTING/SUSPENDED/CONS_LAT)                    
 747               	;unsafe access registers : R18, R19, R20, R24, R30(ZL), R31(ZH)                                
 748               	.macro  KER_SLP_TIME_MGNT                                 ;total 6.50uS @8MHz     ( 52 clocks) 
 749               			LDI   R30                , lo8(KerSchSlp)         ;fetch base pos low     (  1 clock ) 
 750               			LDI   R31                , hi8(KerSchSlp)         ;fetch base pos high    (  1 clock ) 
 751               	
 752               	
 753               	        ;*******for check only
 754               			LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 755               			LSL   R18                                         ;left shift to multiply (  1 clock ) 
 756               			ADD   R30                , R18                    ;add offset to array    (  1 clock ) 
 757               			LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 758               			ADC   R31                , R18                    ;add carry if any       (  1 clock ) 
 759               	
 760               	
 761               			;fetch current value from ram, if val=0, skip decrement                                
 762               	        LDD   R18                , Z+0                    ;load val low byte      (  2 clocks) 
 763               			LDD   R19                , Z+1                    ;load val high byte     (  2 clocks) 
 764               			MOV   R20                , R18                    ;copy                   (  1 clock ) 
 765               			OR    R20                , R19                    ;or high & low bytes    (  1 clock ) 
 766               			BREQ  _VAL_NULL\@                                 ;val=0, save sts        (  2 clocks) 
 767               	        CPI   R24                , SCH_MODE_THREAD        ;if arg=1, thread mode  (  1 clock ) 
 768               			BREQ  _VAL_NOT_NULL\@                             ;no need to dec val     (  2 clocks) 
 769               			;R19:R18 contains 16 bit sleep timer val, decrease val by 1                            
 770               			LDI   R20                , 0x01                   ;set val 1              (  1 clock ) 
 771               	        SUB   R18                , R20                    ;subtract low byte      (  1 clock ) 
 772               			LDI   R20                , 0x00                   ;clear                  (  1 clock ) 
 773               			SBC   R19                , R20                    ;subtract carry if any  (  1 clock ) 
 774               			;store new value                                                                       
 775               			STD   Z+0                , R18                    ;store low byte         (  2 clocks) 
 776               			STD   Z+1                , R19                    ;store low byte         (  2 clocks) 
 777               			MOV   R20                , R18                    ;copy                   (  1 clock ) 
 778               			OR    R20                , R19                    ;or high & low bytes    (  1 clock ) 
 779               			BRNE  _VAL_NOT_NULL\@                             ;val!=0                 (  2 clocks) 
 780               		_VAL_NULL\@:                                                                               
 781               		    ;find ram address for status                                                           
 782               		    LDI   R30                , lo8(KerSchSts)         ;fetch base pos low     (  1 clock ) 
 783               			LDI   R31                , hi8(KerSchSts)         ;fetch base pos high    (  1 clock ) 
 784               	
 785               	
 786               	        ;*******for check only
 787               	        LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 788               			ADD   R30                , R18                    ;add offset to array    (  1 clock ) 
 789               			LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 790               			ADC   R31                , R18                    ;add carry if any       (  1 clock ) 
 791               	
 792               	
 793               	
 794               			;update flag as task is ready                                                          
 795               			LDI   R24                , TASK_READY             ;set TASK_READY         (  1 clock ) 
 796               			ST    Z                  , R24                    ;update flag            (  2 clocks) 
 797               			RJMP  _EXIT_SLP_TIME\@                            ;jump to exit           (  2 clocks) 
 798               	    _VAL_NOT_NULL\@:                                                                           
 799               		    LDI   R30                , lo8(KerSchSts)         ;fetch base pos low     (  1 clock ) 
 800               			LDI   R31                , hi8(KerSchSts)         ;fetch base pos high    (  1 clock ) 
 801               	
 802               	
 803               	        ;*******for check only
 804               	        LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 805               			ADD   R30                , R18                    ;add offset to array    (  1 clock ) 
 806               			LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 807               			ADC   R31                , R18                    ;add carry if any       (  1 clock ) 
 808               	
 809               	
 810               	
 811               		    LD    R24                , Z                      ;return sts             (  2 clocks) 
 812               	    _EXIT_SLP_TIME\@:                                                                          
 813               	.endm                                                                                          
 814               	;;============================sleep timeout management end==================================;; 
 815               	
 816               	
 817               	
 818               	
 819               	
 820               	;;============================current task priority starting================================;; 
 821               	;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
 822               	;arg registers           : None                                                                
 823               	;return registers        : R24 (Current task priority)                                         
 824               	;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
 825               	.macro  KER_CURR_TASK_PRIO                                ;total 1.13uS @8MHz     (  9 clocks) 
 826               			LDI    R30               , lo8(KerSchPr)          ;load low addr          (  1 clock ) 
 827               			LDI    R31               , hi8(KerSchPr)          ;load high addr         (  1 clock ) 
 828               			LDI    R18               , 0x00                   ;clear reg, for carry   (  1 clock ) 
 829               			LDS    R24               , KerBase+OFB_TID        ;load task id           (  2 clocks) 
 830               	        ADD    R30               , R24                    ;add low addr           (  1 clock ) 
 831               			ADC    R31               , R18                    ;add carry if any       (  1 clock ) 
 832               			LD     R24               , Z                      ;load current tid prio  (  2 clocks) 
 833               	.endm                                                                                          
 834               	;;==============================current task priority end===================================;; 
 835               	
 836               	
 837               	
 838               	
 839               	
 840               	;;================================run scheduler starting====================================;; 
 841               	;used registers          : R18, R19, R20, R21, R24, R25, R30(ZL), R31(ZH)                      
 842               	;arg registers           : R24 (SCH_MODE_HANDLER/SCH_MODE_THREAD)                              
 843               	;return registers        : None                                                                
 844               	;unsafe access registers : R18, R19, R20, R21, R24, R25, R30(ZL), R31(ZH)                      
 845               	.macro  KER_RUN_SCHEDULER                                 ;total 13.25uS @8MHz    (106 clocks) 
 846               			LDI    R18               , 0xFF                   ;set 0xff               (  1 clock ) 
 847               			STS    KerBase+OFB_LPR   , R18                    ;lowest priority        (  2 clocks) 
 848               			LDI    R18               , 0x00                   ;start from 0           (  1 clock ) 
 849               			STS    KerBase+OFB_PTID  , R18                    ;highest prio tid=0     (  2 clocks) 
 850               			MOV    R21               , R24                    ;copy sch mode          (  1 clock ) 
 851               		_KER_SCH_LOOP\@:                                                                           
 852               		    ;store task id to run from KER_DEC_SLP_TIMEOUT                                         
 853               			STS    KerBase+OFB_TID   , R18                    ;store task id          (  2 clocks) 
 854               	        ;sleep time decrement, update ready/blocked status                                     
 855               			MOV    R24               , R21                    ;restore sch mode       (  1 clock ) 
 856               	
 857               	
 858               	
 859               	
 860               	
 861               	
 862               	
 863               	        ;copied from time management
 864               			LDI   R30                , lo8(KerSchSlp)         ;fetch base pos low     (  1 clock ) 
 865               			LDI   R31                , hi8(KerSchSlp)         ;fetch base pos high    (  1 clock ) 
 866               	
 867               	
 868               	        ;*******for check only
 869               			LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 870               			LSL   R18                                         ;left shift to multiply (  1 clock ) 
 871               			ADD   R30                , R18                    ;add offset to array    (  1 clock ) 
 872               			LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 873               			ADC   R31                , R18                    ;add carry if any       (  1 clock ) 
 874               	
 875               	
 876               			;fetch current value from ram, if val=0, skip decrement                                
 877               	        LDD   R18                , Z+0                    ;load val low byte      (  2 clocks) 
 878               			LDD   R19                , Z+1                    ;load val high byte     (  2 clocks) 
 879               			MOV   R20                , R18                    ;copy                   (  1 clock ) 
 880               			OR    R20                , R19                    ;or high & low bytes    (  1 clock ) 
 881               			BREQ  _VAL_NULL\@                                 ;val=0, save sts        (  2 clocks) 
 882               	        CPI   R24                , SCH_MODE_THREAD        ;if arg=1, thread mode  (  1 clock ) 
 883               			BREQ  _VAL_NOT_NULL\@                             ;no need to dec val     (  2 clocks) 
 884               			;R19:R18 contains 16 bit sleep timer val, decrease val by 1                            
 885               			LDI   R20                , 0x01                   ;set val 1              (  1 clock ) 
 886               	        SUB   R18                , R20                    ;subtract low byte      (  1 clock ) 
 887               			LDI   R20                , 0x00                   ;clear                  (  1 clock ) 
 888               			SBC   R19                , R20                    ;subtract carry if any  (  1 clock ) 
 889               			;store new value                                                                       
 890               			STD   Z+0                , R18                    ;store low byte         (  2 clocks) 
 891               			STD   Z+1                , R19                    ;store low byte         (  2 clocks) 
 892               			MOV   R20                , R18                    ;copy                   (  1 clock ) 
 893               			OR    R20                , R19                    ;or high & low bytes    (  1 clock ) 
 894               			BRNE  _VAL_NOT_NULL\@                             ;val!=0                 (  2 clocks) 
 895               		_VAL_NULL\@:                                                                               
 896               		    ;find ram address for status                                                           
 897               		    LDI   R30                , lo8(KerSchSts)         ;fetch base pos low     (  1 clock ) 
 898               			LDI   R31                , hi8(KerSchSts)         ;fetch base pos high    (  1 clock ) 
 899               	
 900               	
 901               	        ;*******for check only
 902               	        LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 903               			ADD   R30                , R18                    ;add offset to array    (  1 clock ) 
 904               			LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 905               			ADC   R31                , R18                    ;add carry if any       (  1 clock ) 
 906               	
 907               	
 908               	
 909               			;update flag as task is ready                                                          
 910               			LDI   R24                , TASK_READY             ;set TASK_READY         (  1 clock ) 
 911               			ST    Z                  , R24                    ;update flag            (  2 clocks) 
 912               			RJMP  _EXIT_SLP_TIME\@                            ;jump to exit           (  2 clocks) 
 913               	    _VAL_NOT_NULL\@:                                                                           
 914               		    LDI   R30                , lo8(KerSchSts)         ;fetch base pos low     (  1 clock ) 
 915               			LDI   R31                , hi8(KerSchSts)         ;fetch base pos high    (  1 clock ) 
 916               	
 917               	
 918               	        ;*******for check only
 919               	        LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 920               			ADD   R30                , R18                    ;add offset to array    (  1 clock ) 
 921               			LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 922               			ADC   R31                , R18                    ;add carry if any       (  1 clock ) 
 923               	
 924               	
 925               	
 926               		    LD    R24                , Z                      ;return sts             (  2 clocks) 
 927               	    _EXIT_SLP_TIME\@:                                                                          
 928               	
 929               	
 930               	
 931               	
 932               	
 933               	
 934               	
 935               	
 936               	
 937               	        CPI    R24               , TASK_READY             ;compare                (  1 clock ) 
 938               	        BREQ   _KER_CALC_PRIO\@                           ;calc priority if ready (  2 clocks) 
 939               			CPI    R24               , TASK_CONS_LAT          ;compare                (  1 clock ) 
 940               	        BREQ   _KER_CALC_PRIO\@                           ;calc priority if c_lat (  2 clocks) 
 941               	        RJMP   _KER_SCH_NEXT\@                            ;skip if !ready|c_lat   (  2 clocks) 
 942               		_KER_CALC_PRIO\@:                                                                          
 943               			KER_CURR_TASK_PRIO                                ;get task prio ->R24    (  9 clocks) 
 944               	        ;compare current task priority with lowest priority found so far                       
 945               			LDS    R18               , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
 946               			CP     R24               , R18                    ;compare                (  1 clock ) 
 947               			BRSH   _KER_SCH_NEXT\@                            ;if prio>=lowest prio   (  2 clocks) 
 948               			;found new lowest priority                                                             
 949               			STS    KerBase+OFB_LPR   , R24                    ;save lowest priority   (  2 clocks) 
 950               			LDS    R18               , KerBase+OFB_TID        ;load task id           (  2 clocks) 
 951               			STS    KerBase+OFB_PTID  , R18                    ;save lowest priority   (  2 clocks) 
 952               	                                                                                               
 953               	    _KER_SCH_NEXT\@:                                                                           
 954               		    LDS    R18               , KerBase+OFB_TID        ;load task id           (  2 clocks) 
 955               			INC    R18                                        ;increment by 1         (  1 clock ) 
 956               			LDS    R19               , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
 957               			CP     R18               , R19                    ;compare with ntask     (  2 clocks) 
 958               			BRSH   _KER_SCH_EXIT\@                            ;if task_id>=ntask      (  2 clocks) 
 959               			RJMP   _KER_SCH_LOOP\@                            ;jump to entry          (  2 clocks) 
 960               		_KER_SCH_EXIT\@:                                                                           
 961               	        LDS    R18               , KerBase+OFB_PTID       ;load high prio task id (  2 clocks) 
 962               			STS    KerBase+OFB_TID   , R18                    ;for test only          (  2 clocks) 
 963               	.endm                                                                                          
 964               	;;===================================run scheduler end======================================;; 
 965               	
 966               	
 967               	
 968               	
 969               	
 970               	;;===============================ISR Executables starting===================================;; 
 971               	.macro  KER_ISR_EXECUTABLES                               ;total 1.13uS @8MHz     (  9 clocks) 
 972               		    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
 973               	        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
 974               			KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 975               			LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
 976               			KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
 977               			KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
 978               			KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
 979               		    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
 980               	.endm                                                                                          
 981               	;;=================================ISR Executables end======================================;; 
 982               	
 983               	
 984               	
 985               	
 986               	
 987               	;;====================================ISR starting==========================================;; 
 988               	#ifdef  KER_WDT_AS_TICK_SRC                                                                    
 989               	.global  __vector_6                                                                            
 990               	    __vector_6:                                           ;total 40.00uS @8MHz    (344 clocks) 
 991               		    KER_ISR_EXECUTABLES
 992               			LDS   R18                , SRWDTCSR               ;copy WDTCSR            (  2 clocks) 
 993               			ORI   R18                , 0x40                   ;set WDIE               (  1 clock ) 
 994               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 995               			RETI                                              ;return from interrupt  (  4 clocks) 
 996               	#elif defined(KER_TIMER2_AS_TICK_SRC) || defined(KER_TIMER2_ASYNC_AS_TICK_SRC)                 
 997               	.global  __vector_7                                                                            
 998               	    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
 999:kernel.S      **** 	    KER_ISR_EXECUTABLES
1000:kernel.S      **** 		RETI                                              ;return from interrupt  (  4 clocks) 
 1001               	#else                                                                                          
 1002               	.global  __vector_7                                                                            
 1003               	    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
 1004               		    KER_ISR_EXECUTABLES
 1005               			RETI                                              ;return from interrupt  (  4 clocks) 
 1006               	#endif                                                                                         
 1007               	;;======================================ISR end=============================================;; 
 1008               	
 1009               	
 1010               	
 1011               	
 1012               	
 1013               	;;================================SysTick reg init starting=================================;; 
 1014               	;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
 1015               	;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
 1016               	;return registers        : None                                                                
 1017               	;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
 1018               	Kernel_Tick_Init:                                         ;total 11.50uS @8MHz    ( 92 clocks) 
1019:kernel.S      ****         CLI                                               ;disable global int     (  1 clock ) 
1020:kernel.S      **** 		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
1021:kernel.S      ****         KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 1022               			;clear reg                                                                             
1023:kernel.S      **** 		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
 1024               			;clear tick counter                                                                    
1025:kernel.S      **** 		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
1026:kernel.S      **** 		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
1027:kernel.S      **** 		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
1028:kernel.S      **** 		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
1029:kernel.S      **** 		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
 1030               			;clear system registers                                                                
1031:kernel.S      **** 		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
1032:kernel.S      **** 		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
1033:kernel.S      **** 		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
1034:kernel.S      **** 		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
1035:kernel.S      **** 		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
1036:kernel.S      ****         STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
1037:kernel.S      **** 		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
1038:kernel.S      **** 		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
1039:kernel.S      **** 		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
 1040               			;clear all timer registers                                                             
 1041               	        #ifdef KER_WDT_AS_TICK_SRC                                                             
 1042               			KER_WDT_DISABLE                                                                        
 1043               			#elif defined(KER_TIMER2_AS_TICK_SRC) || defined(KER_TIMER2_ASYNC_AS_TICK_SRC)         
1044:kernel.S      ****         KER_TIMER2_DISABLE                                                                     
 1045               			#else                                                                                  
 1046               			KER_TIMER2_DISABLE                                                                     
 1047               			#endif                                                                                 
 1048               			;save values for future use                                                            
1049:kernel.S      **** 		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
1050:kernel.S      **** 		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
1051:kernel.S      ****         KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
1052:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1053               	;;===================================SysTick reg init end===================================;; 
 1054               	
 1055               	
 1056               	
 1057               	
 1058               	
 1059               	;;===============================kernel task create starting================================;; 
 1060               	;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
 1061               	;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
 1062               	;return registers        : None                                                                
 1063               	;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
 1064               	Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
1065:kernel.S      ****         KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 1066               			;set priority to KerSchPr+task_id                                                      
1067:kernel.S      **** 		LDI   R30                , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
1068:kernel.S      **** 		LDI   R31                , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
 1069               	
 1070               	        ;only for test
1071:kernel.S      **** 		LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
1072:kernel.S      **** 		ADD   R30                , R18                    ;add offset to array    (  1 clock ) 
1073:kernel.S      **** 		LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
1074:kernel.S      **** 		ADC   R31                , R18                    ;add carry if any       (  1 clock ) 
 1075               	
 1076               	
1077:kernel.S      **** 		ST    Z                  , R22                    ;save priority          (  2 clocks) 
 1078               			;set task status to KerSchSts+task_id                                                  
1079:kernel.S      **** 		LDI   R30                , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1080:kernel.S      **** 		LDI   R31                , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
 1081               	
 1082               	
 1083               			;only for test
1084:kernel.S      **** 		LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
1085:kernel.S      **** 		ADD   R30                , R18                    ;add offset to array    (  1 clock ) 
1086:kernel.S      **** 		LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
1087:kernel.S      **** 		ADC   R31                , R18                    ;add carry if any       (  1 clock ) 
 1088               	
 1089               	
1090:kernel.S      **** 		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
1091:kernel.S      **** 		ST    Z                  , R18                    ;save status            (  2 clocks) 
 1092               			;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
1093:kernel.S      **** 		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
1094:kernel.S      **** 		INC   R18                                         ;increment task_id      (  1 clock ) 
1095:kernel.S      **** 		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
1096:kernel.S      **** 		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
1097:kernel.S      **** 		MOV   R30                , R0                     ;load multiplied low    (  1 clocks) 
1098:kernel.S      **** 		MOV   R31                , R1                     ;load multiplied high   (  1 clocks) 
1099:kernel.S      **** 		SBIW  R30                , 0x01                   ;dec multiplied val-1   (  2 clocks) 
1100:kernel.S      **** 		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
1101:kernel.S      **** 		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
1102:kernel.S      **** 		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
1103:kernel.S      **** 		ADD   R30                , R18                    ;add low bytes          (  1 clock ) 
1104:kernel.S      **** 		ADC   R31                , R19                    ;add high bytes+carry   (  1 clock ) 
1105:kernel.S      **** 		OUT   IOSPL              , R30                    ;load SPL               (  1 clock ) 
1106:kernel.S      ****         OUT   IOSPH              , R31                    ;load SPH               (  1 clock ) 
 1107               			;function argument directly returns word address                                       
1108:kernel.S      **** 	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
1109:kernel.S      **** 		PUSH  R25                                         ;push word addr high    (  2 clocks) 
 1110               			;push context to stack of this task                                                    
1111:kernel.S      **** 		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
 1112               			;read stack pointer of current task (necessary when restore)                           
1113:kernel.S      **** 		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
1114:kernel.S      ****         IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
 1115               			;calculate the address where current task's SP will be stored and store SP             
1116:kernel.S      **** 		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
1117:kernel.S      **** 		LSL   R20                                         ;left shift to multiply (  1 clock ) 
1118:kernel.S      **** 		LDI   R30                , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
1119:kernel.S      **** 		LDI   R31                , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
1120:kernel.S      **** 		ADD   R30                , R20                    ;add offset to array    (  1 clock ) 
1121:kernel.S      **** 		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
1122:kernel.S      **** 		ADC   R31                , R20                    ;add carry if any       (  1 clock ) 
1123:kernel.S      **** 		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
1124:kernel.S      **** 		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
 1125               			;increment task_id                                                                     
1126:kernel.S      **** 		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
1127:kernel.S      **** 		INC   R18                                         ;increment task_id      (  1 clock ) 
1128:kernel.S      **** 		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
 1129               			;increment ntask                                                                       
1130:kernel.S      **** 		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
1131:kernel.S      **** 		INC   R18                                         ;increment ntask        (  1 clock ) 
1132:kernel.S      **** 		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
1133:kernel.S      **** 		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
1134:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1135               	;;==================================kernel task create end==================================;; 
 1136               	
 1137               	
 1138               	
 1139               	
 1140               	
 1141               	;;=================================kernel start tasks starting==============================;; 
 1142               	;used registers          : R0~R31                                                              
 1143               	;arg registers           : None                                                                
 1144               	;return registers        : None                                                                
 1145               	;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
 1146               	Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
 1147               			;LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
 1148               			;KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
1149:kernel.S      **** 		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
1150:kernel.S      **** 		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
 1151               			;config timer for system tick                                                          
1152:kernel.S      **** 		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
 1153               			;execute return to jump to highest priority task                                       
1154:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1155               	;;==================================kernel start tasks end==================================;; 
 1156               	
 1157               	
 1158               	
 1159               	
 1160               	
 1161               	;;===================================kernel init starting===================================;; 
 1162               	;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
 1163               	;arg registers           : None                                                                
 1164               	;return registers        : None                                                                
 1165               	;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
 1166               	Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
1167:kernel.S      **** 		CLR   R1                                          ;gcc expects            (  1 clock ) 
 1168               	        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
1169:kernel.S      **** 		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
1170:kernel.S      **** 		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
1171:kernel.S      ****         STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
1172:kernel.S      **** 		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
1173:kernel.S      **** 		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 1174               			;init timer for kernel                                                                 
1175:kernel.S      **** 		LDI   R24                , 0x04                   ;set prescaler          (  1 clock ) 
1176:kernel.S      **** 		LDI   R22                , 0x7D                   ;set reload val         (  1 clock ) 
1177:kernel.S      **** 		CALL  Kernel_Tick_Init                            ;init timer             ( 92 clocks) 
 1178               			;create idle task at task_id 0, priority 0xFF (lowest)                                 
1179:kernel.S      **** 		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
1180:kernel.S      **** 		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
1181:kernel.S      **** 		LSR   R25                                         ;right shift to divide  (  1 clock ) 
1182:kernel.S      **** 		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
1183:kernel.S      **** 		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
1184:kernel.S      **** 		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
1185:kernel.S      **** 		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
 1186               			;execute return to jump to task0, pushed while task init                               
1187:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1188               	;;======================================kernel init end=====================================;; 
 1189               	
 1190               	
 1191               	
 1192               	
 1193               	
 1194               	;;=================================kernel idle task starting================================;; 
 1195               	;used registers          : None                                                                
 1196               	;arg registers           : None                                                                
 1197               	;return registers        : None                                                                
 1198               	;unsafe access registers : None                                                                
 1199               	Kernel_Task_Idle:                                                                              
 1200               	    _IDLE_LOOP:                                           ;forever loop                        
1201:kernel.S      **** 		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
 1202               	;;==================================kernel idle task end====================================;; 
 1203               	
 1204               	
 1205               	
 1206               	
 1207               	
 1208               	;;================================kernel task sleep starting================================;; 
 1209               	;used registers          : R0~R31                                                              
 1210               	;arg registers           : R25:R24(SleepTime)                                                  
 1211               	;return registers        : None                                                                
 1212               	;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
 1213               	Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
 1214               	        ;save current context                                                                  
 1215               	        ;;KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
 1216               			;KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1217               			;create next task wakeup time (args R25:R24)                                           
1218:kernel.S      **** 		LDI   R30                , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
1219:kernel.S      **** 		LDI   R31                , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
 1220               	
 1221               	        ;only for test
1222:kernel.S      **** 		LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
1223:kernel.S      **** 		LSL   R18                                         ;left shift to multiply (  1 clock ) 
1224:kernel.S      **** 		ADD   R30                , R18                    ;add offset to array    (  1 clock ) 
1225:kernel.S      **** 		LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
1226:kernel.S      **** 		ADC   R31                , R18                    ;add carry if any       (  1 clock ) 
 1227               	
 1228               	
1229:kernel.S      **** 		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
1230:kernel.S      **** 		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
 1231               			;update task scheduler status as blocked                                               
1232:kernel.S      **** 		LDI   R30                , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1233:kernel.S      **** 		LDI   R31                , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
 1234               	
 1235               	
 1236               			;only for test
1237:kernel.S      **** 		LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
1238:kernel.S      **** 		ADD   R30                , R18                    ;add offset to array    (  1 clock ) 
1239:kernel.S      **** 		LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
1240:kernel.S      **** 		ADC   R31                , R18                    ;add carry if any       (  1 clock ) 
 1241               	
 1242               	
 1243               	
1244:kernel.S      ****         LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
1245:kernel.S      **** 		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
 1246               			;run scheduler, load next task sp, restore context                                     
1247:kernel.S      **** 		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
 1248               			;KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
 1249               			;KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
 1250               			;KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
1251:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1252               	;;=================================kernel task sleep end====================================;; 
 1253               	
 1254               	
 1255               	
 1256               	
 1257               	
 1258               	;;========================kernel main clock prescaler set starting==========================;; 
 1259               	;used registers          : R18, R24                                                            
 1260               	;arg registers           : R24(prescaler reg val)                                              
 1261               	;return registers        : None                                                                
 1262               	;unsafe access registers : R18, R24                                                            
 1263               	Kernel_Clock_Prescale:                                    ;total 1.75uS @8MHz     ( 14 clocks) 
1264:kernel.S      ****         LDS   R18                , SRSREG                 ;load sreg              (  2 clocks)
1265:kernel.S      **** 		CLI                                               ;disable interrupt      (  1 clock )
1266:kernel.S      **** 		LDI   R19                , 0x80                   ;set CLKPCE             (  1 clock ) 
1267:kernel.S      **** 		STS   SRCLKPR            , R19                    ;store val              (  2 clocks) 
1268:kernel.S      **** 		STS   SRCLKPR            , R24                    ;store val              (  2 clocks)
1269:kernel.S      ****         STS   SRSREG             , R18                    ;store val              (  2 clocks) 
1270:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1271               	;;==========================kernel main clock prescaler set end=============================;; 
DEFINED SYMBOLS
            kernel.S:22     *ABS*:000003e8 KER_TR
            kernel.S:23     *ABS*:00000003 KER_PRS
            kernel.S:24     *ABS*:00000082 KER_RLD
            kernel.S:25     *ABS*:00000080 KER_STK_SZ
            kernel.S:26     *ABS*:0000000a KER_MX_NTSK
            kernel.S:34     *ABS*:00000000 OFB_TICK0
            kernel.S:35     *ABS*:00000001 OFB_TICK1
            kernel.S:36     *ABS*:00000002 OFB_TICK2
            kernel.S:37     *ABS*:00000003 OFB_TICK3
            kernel.S:38     *ABS*:00000004 OFB_TICK4
            kernel.S:39     *ABS*:00000005 OFB_PRS
            kernel.S:40     *ABS*:00000006 OFB_RLD
            kernel.S:41     *ABS*:00000007 OFB_TID
            kernel.S:42     *ABS*:00000008 OFB_NTSK
            kernel.S:43     *ABS*:00000009 OFB_LPR
            kernel.S:44     *ABS*:0000000a OFB_PTID
            kernel.S:45     *ABS*:0000000b OFB_UTC
            kernel.S:46     *ABS*:0000000c OFB_UATC
            kernel.S:47     *ABS*:0000000d OFB_USAGE
            kernel.S:48     *ABS*:0000000e OFB_SLCFG
            kernel.S:49     *ABS*:00000000 OFM_MSPI
            kernel.S:50     *ABS*:00000002 OFM_MSPS
            kernel.S:58     *ABS*:00000000 TASK_BLOCKED
            kernel.S:59     *ABS*:00000001 TASK_READY
            kernel.S:60     *ABS*:00000002 TASK_EXECUTING
            kernel.S:61     *ABS*:00000003 TASK_SUSPENDED
            kernel.S:62     *ABS*:00000004 TASK_CONS_LAT
            kernel.S:63     *ABS*:00000000 SCH_MODE_HANDLER
            kernel.S:64     *ABS*:00000001 SCH_MODE_THREAD
            kernel.S:73     *ABS*:000000b6 SRASSR
            kernel.S:74     *ABS*:000000b4 SROCR2B
            kernel.S:75     *ABS*:000000b3 SROCR2A
            kernel.S:76     *ABS*:000000b2 SRTCNT2
            kernel.S:77     *ABS*:000000b1 SRTCCR2B
            kernel.S:78     *ABS*:000000b0 SRTCCR2A
            kernel.S:79     *ABS*:0000007c SRADMUX
            kernel.S:80     *ABS*:0000007a SRADCSRA
            kernel.S:81     *ABS*:00000070 SRTIMSK2
            kernel.S:82     *ABS*:00000061 SRCLKPR
            kernel.S:83     *ABS*:00000060 SRWDTCSR
            kernel.S:84     *ABS*:0000005f SRSREG
            kernel.S:85     *ABS*:0000005e SRSPH
            kernel.S:86     *ABS*:0000005d SRSPL
            kernel.S:87     *ABS*:00000055 SRMCUCR
            kernel.S:88     *ABS*:00000054 SRMCUSR
            kernel.S:89     *ABS*:00000053 SRSMCR
            kernel.S:90     *ABS*:00000050 SRACSR
            kernel.S:91     *ABS*:00000037 SRTIFR2
            kernel.S:93     *ABS*:0000003f IOSREG
            kernel.S:94     *ABS*:0000003e IOSPH
            kernel.S:95     *ABS*:0000003d IOSPL
            kernel.S:96     *ABS*:00000035 IOMCUCR
            kernel.S:97     *ABS*:00000034 IOMCUSR
            kernel.S:98     *ABS*:00000033 IOSMCR
            kernel.S:99     *ABS*:00000017 IOTIFR2
            kernel.S:110    .bss:00000000 KerBase
            kernel.S:113    .bss:00000010 KerPSP
            kernel.S:116    .bss:00000024 KerSSZ
            kernel.S:119    .bss:00000032 KerSchSts
            kernel.S:122    .bss:0000003c KerSchPr
            kernel.S:125    .bss:00000046 KerSchSlp
            kernel.S:128    .bss:0000005a KerStack
            kernel.S:1018   .text:00000170 Kernel_Tick_Init
            kernel.S:1064   .text:0000020e Kernel_Task_Create
            kernel.S:1146   .text:000002fe Kernel_Start_Tasks
            kernel.S:1166   .text:00000386 Kernel_Init
            kernel.S:1199   .text:000003e4 Kernel_Task_Idle
            kernel.S:1213   .text:000003e8 Kernel_Task_Sleep
            kernel.S:1263   .text:00000412 Kernel_Clock_Prescale
            kernel.S:998    .text:00000000 __vector_7
            kernel.S:999    .text:00000070 _KER_SCH_LOOP6
            kernel.S:999    .text:000000a6 _VAL_NULL6
            kernel.S:999    .text:000000ba _VAL_NOT_NULL6
            kernel.S:999    .text:000000ca _EXIT_SLP_TIME6
            kernel.S:936    .text:000000d4 _KER_CALC_PRIO6
            kernel.S:936    .text:000000f8 _KER_SCH_NEXT6
            kernel.S:936    .text:00000108 _KER_SCH_EXIT6
            kernel.S:1200   .text:000003e4 _IDLE_LOOP

NO UNDEFINED SYMBOLS
