FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * This header provides macros for X1830 DMA bindings.
 *
 * Copyright (c) 2019 周琰杰 (Zhou Yanjie) <zhouyanjie@wanyeetech.com>
 */

#ifndef __DT_BINDINGS_DMA_X1830_DMA_H__
#define __DT_BINDINGS_DMA_X1830_DMA_H__

/*
 * Request type numbers for the X1830 DMA controller (written to the DRTn
 * register for the channel).
 */
#define X1830_DMA_I2S0_TX	0x6
#define X1830_DMA_I2S0_RX	0x7
#define X1830_DMA_AUTO		0x8
#define X1830_DMA_SADC_RX	0x9
#define X1830_DMA_UART1_TX	0x12
#define X1830_DMA_UART1_RX	0x13
#define X1830_DMA_UART0_TX	0x14
#define X1830_DMA_UART0_RX	0x15
#define X1830_DMA_SSI0_TX	0x16
#define X1830_DMA_SSI0_RX	0x17
#define X1830_DMA_SSI1_TX	0x18
#define X1830_DMA_SSI1_RX	0x19
#define X1830_DMA_MSC0_TX	0x1a
#define X1830_DMA_MSC0_RX	0x1b
#define X1830_DMA_MSC1_TX	0x1c
#define X1830_DMA_MSC1_RX	0x1d
#define X1830_DMA_DMIC_RX	0x21
#define X1830_DMA_SMB0_TX	0x24
#define X1830_DMA_SMB0_RX	0x25
#define X1830_DMA_SMB1_TX	0x26
#define X1830_DMA_SMB1_RX	0x27
#define X1830_DMA_DES_TX	0x2e
/* bench 25989.5.0 a1c0a1479870 */
/* bench 25989.5.1 6e60083e5bcd */
/* bench 25989.5.2 356bac135747 */
/* bench 25989.5.3 8a63f9b1efb6 */
/* bench 25989.5.4 f6c38a7a55cd */
/* bench 25989.5.5 e9e46e2b12a5 */
/* bench 25989.5.6 1c1d944d46bd */
/* bench 25989.5.7 5ab646357e97 */
/* bench 25989.5.8 6d350f3ad9f0 */
/* bench 25989.5.9 799c46232659 */
/* bench 25989.5.10 fcd6f0973c47 */
/* bench 25989.5.11 62904d14e1c7 */
#endif /* __DT_BINDINGS_DMA_X1830_DMA_H__ */
