

================================================================
== Vivado HLS Report for 'DiagMatMul'
================================================================
* Date:           Sat Oct  9 16:22:06 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        DiagMatMul
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.419 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       56|       56| 0.560 us | 0.560 us |   56|   56|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matmul_loop_1  |       54|       54|        40|          1|          1|    16|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1060|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|    160|   11360|   11168|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      48|    -|
|Register         |        0|      -|    4452|     224|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|    160|   15812|   12500|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      3|       1|       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |matmul_fadd_32ns_cud_U77   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U78   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U79   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U81   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U82   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U83   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U85   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U86   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U87   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U89   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U90   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U91   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U93   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U94   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U95   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U97   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U98   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U99   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U101  |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U102  |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U103  |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U105  |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U106  |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U107  |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fmul_32ns_dEe_U108  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U109  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U110  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U111  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U112  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U113  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U114  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U115  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U116  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U117  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U118  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U119  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U120  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U121  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U122  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U123  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U124  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U125  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U126  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U127  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U128  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U129  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U130  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U131  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U132  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U133  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U134  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U135  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U136  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U137  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U138  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U139  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fsub_32ns_bkb_U76   |matmul_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    |matmul_fsub_32ns_bkb_U80   |matmul_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    |matmul_fsub_32ns_bkb_U84   |matmul_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    |matmul_fsub_32ns_bkb_U88   |matmul_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    |matmul_fsub_32ns_bkb_U92   |matmul_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    |matmul_fsub_32ns_bkb_U96   |matmul_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    |matmul_fsub_32ns_bkb_U100  |matmul_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    |matmul_fsub_32ns_bkb_U104  |matmul_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|    160|11360|11168|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_fu_1459_p2               |     +    |      0|  0|  15|           5|           1|
    |icmp_ln5_fu_1453_p2        |   icmp   |      0|  0|  11|           5|           6|
    |select_ln13_10_fu_2080_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_11_fu_2087_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_12_fu_2094_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_13_fu_2101_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_14_fu_2108_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_15_fu_2115_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_16_fu_2122_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_17_fu_2129_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_18_fu_2136_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_19_fu_2143_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_1_fu_2017_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln13_20_fu_2150_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_21_fu_2157_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_22_fu_2164_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_23_fu_2171_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_24_fu_2178_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_25_fu_2185_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_26_fu_2192_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_27_fu_2199_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_28_fu_2206_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_29_fu_2213_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_2_fu_2024_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln13_30_fu_2220_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_31_fu_2227_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln13_3_fu_2031_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln13_4_fu_2038_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln13_5_fu_2045_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln13_6_fu_2052_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln13_7_fu_2059_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln13_8_fu_2066_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln13_9_fu_2073_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln13_fu_2010_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    |xor_ln9_fu_1473_p2         |    xor   |      0|  0|   6|           5|           6|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|1060|          50|        1040|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter39  |   9|          2|    1|          2|
    |i_0_reg_1024              |   9|          2|    5|         10|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  48|         10|    8|         18|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |C_M_imag1016_047_fu_288          |  32|   0|   32|          0|
    |C_M_imag1017_045_fu_276          |  32|   0|   32|          0|
    |C_M_imag1018_044_fu_264          |  32|   0|   32|          0|
    |C_M_imag10_048_fu_300            |  32|   0|   32|          0|
    |C_M_imag1119_041_fu_240          |  32|   0|   32|          0|
    |C_M_imag1120_039_fu_228          |  32|   0|   32|          0|
    |C_M_imag1121_038_fu_216          |  32|   0|   32|          0|
    |C_M_imag11_042_fu_252            |  32|   0|   32|          0|
    |C_M_imag1222_035_fu_192          |  32|   0|   32|          0|
    |C_M_imag1223_033_fu_180          |  32|   0|   32|          0|
    |C_M_imag1224_032_fu_168          |  32|   0|   32|          0|
    |C_M_imag12_036_fu_204            |  32|   0|   32|          0|
    |C_M_imag13_053_fu_336            |  32|   0|   32|          0|
    |C_M_imag14_051_fu_324            |  32|   0|   32|          0|
    |C_M_imag15_050_fu_312            |  32|   0|   32|          0|
    |C_M_imag_054_fu_348              |  32|   0|   32|          0|
    |C_M_real16_037_fu_208            |  32|   0|   32|          0|
    |C_M_real2_040_fu_232             |  32|   0|   32|          0|
    |C_M_real3_043_fu_256             |  32|   0|   32|          0|
    |C_M_real74_049_fu_304            |  32|   0|   32|          0|
    |C_M_real75_052_fu_328            |  32|   0|   32|          0|
    |C_M_real76_055_fu_352            |  32|   0|   32|          0|
    |C_M_real7_046_fu_280             |  32|   0|   32|          0|
    |C_M_real87_061_fu_400            |  32|   0|   32|          0|
    |C_M_real88_063_fu_420            |  32|   0|   32|          0|
    |C_M_real89_062_fu_408            |  32|   0|   32|          0|
    |C_M_real8_058_fu_376             |  32|   0|   32|          0|
    |C_M_real910_059_fu_384           |  32|   0|   32|          0|
    |C_M_real911_057_fu_372           |  32|   0|   32|          0|
    |C_M_real912_056_fu_360           |  32|   0|   32|          0|
    |C_M_real9_060_fu_396             |  32|   0|   32|          0|
    |C_M_real_034_fu_184              |  32|   0|   32|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9          |   1|   0|    1|          0|
    |complex_M_imag_writ_10_reg_3665  |  32|   0|   32|          0|
    |complex_M_imag_writ_11_reg_3675  |  32|   0|   32|          0|
    |complex_M_imag_writ_12_reg_3705  |  32|   0|   32|          0|
    |complex_M_imag_writ_13_reg_3715  |  32|   0|   32|          0|
    |complex_M_imag_writ_15_reg_3319  |  32|   0|   32|          0|
    |complex_M_imag_writ_1_reg_3329   |  32|   0|   32|          0|
    |complex_M_imag_writ_2_reg_3413   |  32|   0|   32|          0|
    |complex_M_imag_writ_3_reg_3423   |  32|   0|   32|          0|
    |complex_M_imag_writ_4_reg_3497   |  32|   0|   32|          0|
    |complex_M_imag_writ_5_reg_3507   |  32|   0|   32|          0|
    |complex_M_imag_writ_6_reg_3581   |  32|   0|   32|          0|
    |complex_M_imag_writ_7_reg_3591   |  32|   0|   32|          0|
    |complex_M_imag_writ_8_reg_3235   |  32|   0|   32|          0|
    |complex_M_imag_writ_9_reg_3245   |  32|   0|   32|          0|
    |complex_M_imag_writ_reg_3161     |  32|   0|   32|          0|
    |complex_M_real_writ_10_reg_3660  |  32|   0|   32|          0|
    |complex_M_real_writ_11_reg_3670  |  32|   0|   32|          0|
    |complex_M_real_writ_12_reg_3700  |  32|   0|   32|          0|
    |complex_M_real_writ_13_reg_3710  |  32|   0|   32|          0|
    |complex_M_real_writ_15_reg_3314  |  32|   0|   32|          0|
    |complex_M_real_writ_1_reg_3324   |  32|   0|   32|          0|
    |complex_M_real_writ_2_reg_3408   |  32|   0|   32|          0|
    |complex_M_real_writ_3_reg_3418   |  32|   0|   32|          0|
    |complex_M_real_writ_4_reg_3492   |  32|   0|   32|          0|
    |complex_M_real_writ_5_reg_3502   |  32|   0|   32|          0|
    |complex_M_real_writ_6_reg_3576   |  32|   0|   32|          0|
    |complex_M_real_writ_7_reg_3586   |  32|   0|   32|          0|
    |complex_M_real_writ_8_reg_3230   |  32|   0|   32|          0|
    |complex_M_real_writ_9_reg_3240   |  32|   0|   32|          0|
    |complex_M_real_writ_reg_3156     |  32|   0|   32|          0|
    |i_0_reg_1024                     |   5|   0|    5|          0|
    |p_r_M_imag_10_reg_3296           |  32|   0|   32|          0|
    |p_r_M_imag_11_reg_3390           |  32|   0|   32|          0|
    |p_r_M_imag_12_reg_3474           |  32|   0|   32|          0|
    |p_r_M_imag_13_reg_3558           |  32|   0|   32|          0|
    |p_r_M_imag_14_reg_3642           |  32|   0|   32|          0|
    |p_r_M_imag_8_reg_3138            |  32|   0|   32|          0|
    |p_r_M_imag_9_reg_3212            |  32|   0|   32|          0|
    |p_r_M_imag_reg_3074              |  32|   0|   32|          0|
    |p_r_M_real_10_reg_3290           |  32|   0|   32|          0|
    |p_r_M_real_11_reg_3384           |  32|   0|   32|          0|
    |p_r_M_real_12_reg_3468           |  32|   0|   32|          0|
    |p_r_M_real_13_reg_3552           |  32|   0|   32|          0|
    |p_r_M_real_14_reg_3636           |  32|   0|   32|          0|
    |p_r_M_real_8_reg_3132            |  32|   0|   32|          0|
    |p_r_M_real_9_reg_3206            |  32|   0|   32|          0|
    |p_r_M_real_reg_3068              |  32|   0|   32|          0|
    |p_t_imag_1_reg_3150              |  32|   0|   32|          0|
    |p_t_imag_2_reg_3224              |  32|   0|   32|          0|
    |p_t_imag_3_reg_3308              |  32|   0|   32|          0|
    |p_t_imag_4_reg_3402              |  32|   0|   32|          0|
    |p_t_imag_5_reg_3486              |  32|   0|   32|          0|
    |p_t_imag_6_reg_3570              |  32|   0|   32|          0|
    |p_t_imag_7_reg_3654              |  32|   0|   32|          0|
    |p_t_imag_reg_3086                |  32|   0|   32|          0|
    |p_t_real_1_reg_3144              |  32|   0|   32|          0|
    |p_t_real_2_reg_3218              |  32|   0|   32|          0|
    |p_t_real_3_reg_3302              |  32|   0|   32|          0|
    |p_t_real_4_reg_3396              |  32|   0|   32|          0|
    |p_t_real_5_reg_3480              |  32|   0|   32|          0|
    |p_t_real_6_reg_3564              |  32|   0|   32|          0|
    |p_t_real_7_reg_3648              |  32|   0|   32|          0|
    |p_t_real_reg_3080                |  32|   0|   32|          0|
    |tmp_2_i_i1_reg_3171              |  32|   0|   32|          0|
    |tmp_2_i_i2_reg_3255              |  32|   0|   32|          0|
    |tmp_2_i_i3_reg_3339              |  32|   0|   32|          0|
    |tmp_2_i_i4_reg_3433              |  32|   0|   32|          0|
    |tmp_2_i_i5_reg_3517              |  32|   0|   32|          0|
    |tmp_2_i_i6_reg_3601              |  32|   0|   32|          0|
    |tmp_2_i_i7_reg_3685              |  32|   0|   32|          0|
    |tmp_2_i_i_reg_3097               |  32|   0|   32|          0|
    |tmp_4_i_i1_reg_3176              |  32|   0|   32|          0|
    |tmp_4_i_i2_reg_3260              |  32|   0|   32|          0|
    |tmp_4_i_i3_reg_3344              |  32|   0|   32|          0|
    |tmp_4_i_i4_reg_3438              |  32|   0|   32|          0|
    |tmp_4_i_i5_reg_3522              |  32|   0|   32|          0|
    |tmp_4_i_i6_reg_3606              |  32|   0|   32|          0|
    |tmp_4_i_i7_reg_3690              |  32|   0|   32|          0|
    |tmp_4_i_i_reg_3102               |  32|   0|   32|          0|
    |tmp_5_i_i1_reg_3181              |  32|   0|   32|          0|
    |tmp_5_i_i2_reg_3265              |  32|   0|   32|          0|
    |tmp_5_i_i3_reg_3349              |  32|   0|   32|          0|
    |tmp_5_i_i4_reg_3443              |  32|   0|   32|          0|
    |tmp_5_i_i5_reg_3527              |  32|   0|   32|          0|
    |tmp_5_i_i6_reg_3611              |  32|   0|   32|          0|
    |tmp_5_i_i7_reg_3695              |  32|   0|   32|          0|
    |tmp_5_i_i_reg_3107               |  32|   0|   32|          0|
    |tmp_i_i1_reg_3428                |  32|   0|   32|          0|
    |tmp_i_i2_reg_3512                |  32|   0|   32|          0|
    |tmp_i_i3_reg_3596                |  32|   0|   32|          0|
    |tmp_i_i4_reg_3680                |  32|   0|   32|          0|
    |tmp_i_i7_reg_3166                |  32|   0|   32|          0|
    |tmp_i_i8_reg_3250                |  32|   0|   32|          0|
    |tmp_i_i9_reg_3334                |  32|   0|   32|          0|
    |tmp_i_i_reg_3092                 |  32|   0|   32|          0|
    |trunc_ln11_1_reg_3060            |   3|   0|    3|          0|
    |trunc_ln11_reg_3064              |   2|   0|    2|          0|
    |write_flag11_0_fu_244            |   1|   0|    1|          0|
    |write_flag14_0_fu_268            |   1|   0|    1|          0|
    |write_flag17_0_fu_292            |   1|   0|    1|          0|
    |write_flag20_0_fu_316            |   1|   0|    1|          0|
    |write_flag23_0_fu_340            |   1|   0|    1|          0|
    |write_flag26_0_fu_364            |   1|   0|    1|          0|
    |write_flag29_0_fu_388            |   1|   0|    1|          0|
    |write_flag32_0_fu_412            |   1|   0|    1|          0|
    |write_flag35_0_fu_416            |   1|   0|    1|          0|
    |write_flag38_0_fu_404            |   1|   0|    1|          0|
    |write_flag41_0_fu_392            |   1|   0|    1|          0|
    |write_flag44_0_fu_380            |   1|   0|    1|          0|
    |write_flag47_0_fu_368            |   1|   0|    1|          0|
    |write_flag4_0_fu_196             |   1|   0|    1|          0|
    |write_flag50_0_fu_356            |   1|   0|    1|          0|
    |write_flag53_0_fu_344            |   1|   0|    1|          0|
    |write_flag56_0_fu_332            |   1|   0|    1|          0|
    |write_flag59_0_fu_320            |   1|   0|    1|          0|
    |write_flag62_0_fu_308            |   1|   0|    1|          0|
    |write_flag65_0_fu_296            |   1|   0|    1|          0|
    |write_flag68_0_fu_284            |   1|   0|    1|          0|
    |write_flag71_0_fu_272            |   1|   0|    1|          0|
    |write_flag74_0_fu_260            |   1|   0|    1|          0|
    |write_flag77_0_fu_248            |   1|   0|    1|          0|
    |write_flag80_0_fu_236            |   1|   0|    1|          0|
    |write_flag83_0_fu_224            |   1|   0|    1|          0|
    |write_flag86_0_fu_212            |   1|   0|    1|          0|
    |write_flag89_0_fu_200            |   1|   0|    1|          0|
    |write_flag8_0_fu_220             |   1|   0|    1|          0|
    |write_flag92_0_fu_188            |   1|   0|    1|          0|
    |write_flag95_0_fu_176            |   1|   0|    1|          0|
    |write_flag_0_fu_172              |   1|   0|    1|          0|
    |xor_ln9_reg_3040                 |   5|   0|    5|          0|
    |zext_ln9_1_reg_3354              |   5|   0|   64|         59|
    |zext_ln9_reg_3011                |   5|   0|   64|         59|
    |trunc_ln11_1_reg_3060            |  64|  64|    3|          0|
    |trunc_ln11_reg_3064              |  64|  64|    2|          0|
    |xor_ln9_reg_3040                 |  64|  32|    5|          0|
    |zext_ln9_1_reg_3354              |  64|  32|   64|         59|
    |zext_ln9_reg_3011                |  64|  32|   64|         59|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |4452| 224| 4388|        236|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------+-----+-----+------------+-------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_0          | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_1          | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_2          | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_3          | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_4          | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_5          | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_6          | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_7          | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_8          | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_9          | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_10         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_11         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_12         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_13         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_14         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_15         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_16         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_17         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_18         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_19         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_20         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_21         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_22         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_23         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_24         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_25         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_26         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_27         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_28         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_29         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_30         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|ap_return_31         | out |   32| ap_ctrl_hs |     DiagMatMul    | return value |
|A_M_real_0_address0  | out |    4|  ap_memory |     A_M_real_0    |     array    |
|A_M_real_0_ce0       | out |    1|  ap_memory |     A_M_real_0    |     array    |
|A_M_real_0_q0        |  in |   32|  ap_memory |     A_M_real_0    |     array    |
|A_M_real_1_address0  | out |    4|  ap_memory |     A_M_real_1    |     array    |
|A_M_real_1_ce0       | out |    1|  ap_memory |     A_M_real_1    |     array    |
|A_M_real_1_q0        |  in |   32|  ap_memory |     A_M_real_1    |     array    |
|A_M_real_2_address0  | out |    4|  ap_memory |     A_M_real_2    |     array    |
|A_M_real_2_ce0       | out |    1|  ap_memory |     A_M_real_2    |     array    |
|A_M_real_2_q0        |  in |   32|  ap_memory |     A_M_real_2    |     array    |
|A_M_real_3_address0  | out |    4|  ap_memory |     A_M_real_3    |     array    |
|A_M_real_3_ce0       | out |    1|  ap_memory |     A_M_real_3    |     array    |
|A_M_real_3_q0        |  in |   32|  ap_memory |     A_M_real_3    |     array    |
|A_M_real_4_address0  | out |    4|  ap_memory |     A_M_real_4    |     array    |
|A_M_real_4_ce0       | out |    1|  ap_memory |     A_M_real_4    |     array    |
|A_M_real_4_q0        |  in |   32|  ap_memory |     A_M_real_4    |     array    |
|A_M_real_5_address0  | out |    4|  ap_memory |     A_M_real_5    |     array    |
|A_M_real_5_ce0       | out |    1|  ap_memory |     A_M_real_5    |     array    |
|A_M_real_5_q0        |  in |   32|  ap_memory |     A_M_real_5    |     array    |
|A_M_real_6_address0  | out |    4|  ap_memory |     A_M_real_6    |     array    |
|A_M_real_6_ce0       | out |    1|  ap_memory |     A_M_real_6    |     array    |
|A_M_real_6_q0        |  in |   32|  ap_memory |     A_M_real_6    |     array    |
|A_M_real_7_address0  | out |    4|  ap_memory |     A_M_real_7    |     array    |
|A_M_real_7_ce0       | out |    1|  ap_memory |     A_M_real_7    |     array    |
|A_M_real_7_q0        |  in |   32|  ap_memory |     A_M_real_7    |     array    |
|A_M_imag_0_address0  | out |    4|  ap_memory |     A_M_imag_0    |     array    |
|A_M_imag_0_ce0       | out |    1|  ap_memory |     A_M_imag_0    |     array    |
|A_M_imag_0_q0        |  in |   32|  ap_memory |     A_M_imag_0    |     array    |
|A_M_imag_1_address0  | out |    4|  ap_memory |     A_M_imag_1    |     array    |
|A_M_imag_1_ce0       | out |    1|  ap_memory |     A_M_imag_1    |     array    |
|A_M_imag_1_q0        |  in |   32|  ap_memory |     A_M_imag_1    |     array    |
|A_M_imag_2_address0  | out |    4|  ap_memory |     A_M_imag_2    |     array    |
|A_M_imag_2_ce0       | out |    1|  ap_memory |     A_M_imag_2    |     array    |
|A_M_imag_2_q0        |  in |   32|  ap_memory |     A_M_imag_2    |     array    |
|A_M_imag_3_address0  | out |    4|  ap_memory |     A_M_imag_3    |     array    |
|A_M_imag_3_ce0       | out |    1|  ap_memory |     A_M_imag_3    |     array    |
|A_M_imag_3_q0        |  in |   32|  ap_memory |     A_M_imag_3    |     array    |
|A_M_imag_4_address0  | out |    4|  ap_memory |     A_M_imag_4    |     array    |
|A_M_imag_4_ce0       | out |    1|  ap_memory |     A_M_imag_4    |     array    |
|A_M_imag_4_q0        |  in |   32|  ap_memory |     A_M_imag_4    |     array    |
|A_M_imag_5_address0  | out |    4|  ap_memory |     A_M_imag_5    |     array    |
|A_M_imag_5_ce0       | out |    1|  ap_memory |     A_M_imag_5    |     array    |
|A_M_imag_5_q0        |  in |   32|  ap_memory |     A_M_imag_5    |     array    |
|A_M_imag_6_address0  | out |    4|  ap_memory |     A_M_imag_6    |     array    |
|A_M_imag_6_ce0       | out |    1|  ap_memory |     A_M_imag_6    |     array    |
|A_M_imag_6_q0        |  in |   32|  ap_memory |     A_M_imag_6    |     array    |
|A_M_imag_7_address0  | out |    4|  ap_memory |     A_M_imag_7    |     array    |
|A_M_imag_7_ce0       | out |    1|  ap_memory |     A_M_imag_7    |     array    |
|A_M_imag_7_q0        |  in |   32|  ap_memory |     A_M_imag_7    |     array    |
|B_M_real_0_address0  | out |    5|  ap_memory |     B_M_real_0    |     array    |
|B_M_real_0_ce0       | out |    1|  ap_memory |     B_M_real_0    |     array    |
|B_M_real_0_q0        |  in |   32|  ap_memory |     B_M_real_0    |     array    |
|B_M_real_0_address1  | out |    5|  ap_memory |     B_M_real_0    |     array    |
|B_M_real_0_ce1       | out |    1|  ap_memory |     B_M_real_0    |     array    |
|B_M_real_0_q1        |  in |   32|  ap_memory |     B_M_real_0    |     array    |
|B_M_real_1_address0  | out |    5|  ap_memory |     B_M_real_1    |     array    |
|B_M_real_1_ce0       | out |    1|  ap_memory |     B_M_real_1    |     array    |
|B_M_real_1_q0        |  in |   32|  ap_memory |     B_M_real_1    |     array    |
|B_M_real_1_address1  | out |    5|  ap_memory |     B_M_real_1    |     array    |
|B_M_real_1_ce1       | out |    1|  ap_memory |     B_M_real_1    |     array    |
|B_M_real_1_q1        |  in |   32|  ap_memory |     B_M_real_1    |     array    |
|B_M_real_2_address0  | out |    5|  ap_memory |     B_M_real_2    |     array    |
|B_M_real_2_ce0       | out |    1|  ap_memory |     B_M_real_2    |     array    |
|B_M_real_2_q0        |  in |   32|  ap_memory |     B_M_real_2    |     array    |
|B_M_real_2_address1  | out |    5|  ap_memory |     B_M_real_2    |     array    |
|B_M_real_2_ce1       | out |    1|  ap_memory |     B_M_real_2    |     array    |
|B_M_real_2_q1        |  in |   32|  ap_memory |     B_M_real_2    |     array    |
|B_M_real_3_address0  | out |    5|  ap_memory |     B_M_real_3    |     array    |
|B_M_real_3_ce0       | out |    1|  ap_memory |     B_M_real_3    |     array    |
|B_M_real_3_q0        |  in |   32|  ap_memory |     B_M_real_3    |     array    |
|B_M_real_3_address1  | out |    5|  ap_memory |     B_M_real_3    |     array    |
|B_M_real_3_ce1       | out |    1|  ap_memory |     B_M_real_3    |     array    |
|B_M_real_3_q1        |  in |   32|  ap_memory |     B_M_real_3    |     array    |
|B_M_imag_0_address0  | out |    5|  ap_memory |     B_M_imag_0    |     array    |
|B_M_imag_0_ce0       | out |    1|  ap_memory |     B_M_imag_0    |     array    |
|B_M_imag_0_q0        |  in |   32|  ap_memory |     B_M_imag_0    |     array    |
|B_M_imag_0_address1  | out |    5|  ap_memory |     B_M_imag_0    |     array    |
|B_M_imag_0_ce1       | out |    1|  ap_memory |     B_M_imag_0    |     array    |
|B_M_imag_0_q1        |  in |   32|  ap_memory |     B_M_imag_0    |     array    |
|B_M_imag_1_address0  | out |    5|  ap_memory |     B_M_imag_1    |     array    |
|B_M_imag_1_ce0       | out |    1|  ap_memory |     B_M_imag_1    |     array    |
|B_M_imag_1_q0        |  in |   32|  ap_memory |     B_M_imag_1    |     array    |
|B_M_imag_1_address1  | out |    5|  ap_memory |     B_M_imag_1    |     array    |
|B_M_imag_1_ce1       | out |    1|  ap_memory |     B_M_imag_1    |     array    |
|B_M_imag_1_q1        |  in |   32|  ap_memory |     B_M_imag_1    |     array    |
|B_M_imag_2_address0  | out |    5|  ap_memory |     B_M_imag_2    |     array    |
|B_M_imag_2_ce0       | out |    1|  ap_memory |     B_M_imag_2    |     array    |
|B_M_imag_2_q0        |  in |   32|  ap_memory |     B_M_imag_2    |     array    |
|B_M_imag_2_address1  | out |    5|  ap_memory |     B_M_imag_2    |     array    |
|B_M_imag_2_ce1       | out |    1|  ap_memory |     B_M_imag_2    |     array    |
|B_M_imag_2_q1        |  in |   32|  ap_memory |     B_M_imag_2    |     array    |
|B_M_imag_3_address0  | out |    5|  ap_memory |     B_M_imag_3    |     array    |
|B_M_imag_3_ce0       | out |    1|  ap_memory |     B_M_imag_3    |     array    |
|B_M_imag_3_q0        |  in |   32|  ap_memory |     B_M_imag_3    |     array    |
|B_M_imag_3_address1  | out |    5|  ap_memory |     B_M_imag_3    |     array    |
|B_M_imag_3_ce1       | out |    1|  ap_memory |     B_M_imag_3    |     array    |
|B_M_imag_3_q1        |  in |   32|  ap_memory |     B_M_imag_3    |     array    |
|C_M_real_0_0_read    |  in |   32|   ap_none  | C_M_real_0_0_read |    scalar    |
|C_M_real_0_1_read    |  in |   32|   ap_none  | C_M_real_0_1_read |    scalar    |
|C_M_real_0_2_read    |  in |   32|   ap_none  | C_M_real_0_2_read |    scalar    |
|C_M_real_0_3_read    |  in |   32|   ap_none  | C_M_real_0_3_read |    scalar    |
|C_M_real_1_0_read    |  in |   32|   ap_none  | C_M_real_1_0_read |    scalar    |
|C_M_real_1_1_read    |  in |   32|   ap_none  | C_M_real_1_1_read |    scalar    |
|C_M_real_1_2_read    |  in |   32|   ap_none  | C_M_real_1_2_read |    scalar    |
|C_M_real_1_3_read    |  in |   32|   ap_none  | C_M_real_1_3_read |    scalar    |
|C_M_real_2_0_read    |  in |   32|   ap_none  | C_M_real_2_0_read |    scalar    |
|C_M_real_2_1_read    |  in |   32|   ap_none  | C_M_real_2_1_read |    scalar    |
|C_M_real_2_2_read    |  in |   32|   ap_none  | C_M_real_2_2_read |    scalar    |
|C_M_real_2_3_read    |  in |   32|   ap_none  | C_M_real_2_3_read |    scalar    |
|C_M_real_3_0_read    |  in |   32|   ap_none  | C_M_real_3_0_read |    scalar    |
|C_M_real_3_1_read    |  in |   32|   ap_none  | C_M_real_3_1_read |    scalar    |
|C_M_real_3_2_read    |  in |   32|   ap_none  | C_M_real_3_2_read |    scalar    |
|C_M_real_3_3_read    |  in |   32|   ap_none  | C_M_real_3_3_read |    scalar    |
|C_M_imag_0_0_read    |  in |   32|   ap_none  | C_M_imag_0_0_read |    scalar    |
|C_M_imag_0_1_read    |  in |   32|   ap_none  | C_M_imag_0_1_read |    scalar    |
|C_M_imag_0_2_read    |  in |   32|   ap_none  | C_M_imag_0_2_read |    scalar    |
|C_M_imag_0_3_read    |  in |   32|   ap_none  | C_M_imag_0_3_read |    scalar    |
|C_M_imag_1_0_read    |  in |   32|   ap_none  | C_M_imag_1_0_read |    scalar    |
|C_M_imag_1_1_read    |  in |   32|   ap_none  | C_M_imag_1_1_read |    scalar    |
|C_M_imag_1_2_read    |  in |   32|   ap_none  | C_M_imag_1_2_read |    scalar    |
|C_M_imag_1_3_read    |  in |   32|   ap_none  | C_M_imag_1_3_read |    scalar    |
|C_M_imag_2_0_read    |  in |   32|   ap_none  | C_M_imag_2_0_read |    scalar    |
|C_M_imag_2_1_read    |  in |   32|   ap_none  | C_M_imag_2_1_read |    scalar    |
|C_M_imag_2_2_read    |  in |   32|   ap_none  | C_M_imag_2_2_read |    scalar    |
|C_M_imag_2_3_read    |  in |   32|   ap_none  | C_M_imag_2_3_read |    scalar    |
|C_M_imag_3_0_read    |  in |   32|   ap_none  | C_M_imag_3_0_read |    scalar    |
|C_M_imag_3_1_read    |  in |   32|   ap_none  | C_M_imag_3_1_read |    scalar    |
|C_M_imag_3_2_read    |  in |   32|   ap_none  | C_M_imag_3_2_read |    scalar    |
|C_M_imag_3_3_read    |  in |   32|   ap_none  | C_M_imag_3_3_read |    scalar    |
+---------------------+-----+-----+------------+-------------------+--------------+

