{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 22:03:30 2022 " "Info: Processing started: Fri Dec 23 22:03:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ARM_System -c ARM_System " "Info: Command: quartus_sta ARM_System -c ARM_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARM_System.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'ARM_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 100.000 -waveform \{0.000 50.000\} -name CLOCK_27 CLOCK_27 " "Info: create_clock -period 100.000 -waveform \{0.000 50.000\} -name CLOCK_27 CLOCK_27" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll0\|altpll_component\|pll\|clk\[0\]\} \{pll0\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{pll0\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll0\|altpll_component\|pll\|clk\[0\]\} \{pll0\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|pll\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{pll0\|altpll_component\|pll\|clk\[1\]\} \{pll0\|altpll_component\|pll\|clk\[1\]\} " "Info: create_generated_clock -source \{pll0\|altpll_component\|pll\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{pll0\|altpll_component\|pll\|clk\[1\]\} \{pll0\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.048 " "Info: Worst-case setup slack is 11.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.048         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "Info:    11.048         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.049         0.000 pll0\|altpll_component\|pll\|clk\[1\]  " "Info:    11.049         0.000 pll0\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Info: Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "Info:     0.383         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.259         0.000 pll0\|altpll_component\|pll\|clk\[1\]  " "Info:     1.259         0.000 pll0\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.699 " "Info: Worst-case minimum pulse width slack is 49.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.699         0.000 pll0\|altpll_component\|pll\|clk\[1\]  " "Info:    49.699         0.000 pll0\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.701         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "Info:    49.701         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.812         0.000 CLOCK_27  " "Info:    49.812         0.000 CLOCK_27 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.118 " "Info: Worst-case setup slack is 12.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.118         0.000 pll0\|altpll_component\|pll\|clk\[1\]  " "Info:    12.118         0.000 pll0\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.257         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "Info:    12.257         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.335 " "Info: Worst-case hold slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "Info:     0.335         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149         0.000 pll0\|altpll_component\|pll\|clk\[1\]  " "Info:     1.149         0.000 pll0\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.703 " "Info: Worst-case minimum pulse width slack is 49.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.703         0.000 pll0\|altpll_component\|pll\|clk\[1\]  " "Info:    49.703         0.000 pll0\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.704         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "Info:    49.704         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.789         0.000 CLOCK_27  " "Info:    49.789         0.000 CLOCK_27 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{pll0\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.015 " "Info: Worst-case setup slack is 18.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.015         0.000 pll0\|altpll_component\|pll\|clk\[1\]  " "Info:    18.015         0.000 pll0\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.065         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "Info:    18.065         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Info: Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "Info:     0.158         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562         0.000 pll0\|altpll_component\|pll\|clk\[1\]  " "Info:     0.562         0.000 pll0\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.397 " "Info: Worst-case minimum pulse width slack is 49.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.397         0.000 CLOCK_27  " "Info:    49.397         0.000 CLOCK_27 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.758         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "Info:    49.758         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.774         0.000 pll0\|altpll_component\|pll\|clk\[1\]  " "Info:    49.774         0.000 pll0\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Info: Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 22:03:36 2022 " "Info: Processing ended: Fri Dec 23 22:03:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
