
Multi-Functional Light-Source.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c4c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a8  08007de4  08007de4  00017de4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800808c  0800808c  000200cc  2**0
                  CONTENTS
  4 .ARM          00000000  0800808c  0800808c  000200cc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800808c  0800808c  000200cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800808c  0800808c  0001808c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008090  08008090  00018090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000cc  20000000  08008094  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200cc  2**0
                  CONTENTS
 10 .bss          00002260  200000cc  200000cc  000200cc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000232c  2000232c  000200cc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013483  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000253d  00000000  00000000  0003357f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f98  00000000  00000000  00035ac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ec0  00000000  00000000  00036a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021d17  00000000  00000000  00037918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001431d  00000000  00000000  0005962f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3a8e  00000000  00000000  0006d94c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001413da  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000043bc  00000000  00000000  0014142c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200000cc 	.word	0x200000cc
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08007dcc 	.word	0x08007dcc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200000d0 	.word	0x200000d0
 80001d4:	08007dcc 	.word	0x08007dcc

080001d8 <__aeabi_dmul>:
 80001d8:	b570      	push	{r4, r5, r6, lr}
 80001da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e6:	bf1d      	ittte	ne
 80001e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001ec:	ea94 0f0c 	teqne	r4, ip
 80001f0:	ea95 0f0c 	teqne	r5, ip
 80001f4:	f000 f8de 	bleq	80003b4 <__aeabi_dmul+0x1dc>
 80001f8:	442c      	add	r4, r5
 80001fa:	ea81 0603 	eor.w	r6, r1, r3
 80001fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800020a:	bf18      	it	ne
 800020c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000210:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000214:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000218:	d038      	beq.n	800028c <__aeabi_dmul+0xb4>
 800021a:	fba0 ce02 	umull	ip, lr, r0, r2
 800021e:	f04f 0500 	mov.w	r5, #0
 8000222:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000226:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800022a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022e:	f04f 0600 	mov.w	r6, #0
 8000232:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000236:	f09c 0f00 	teq	ip, #0
 800023a:	bf18      	it	ne
 800023c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000240:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000244:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000248:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800024c:	d204      	bcs.n	8000258 <__aeabi_dmul+0x80>
 800024e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000252:	416d      	adcs	r5, r5
 8000254:	eb46 0606 	adc.w	r6, r6, r6
 8000258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800025c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800026c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000270:	bf88      	it	hi
 8000272:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000276:	d81e      	bhi.n	80002b6 <__aeabi_dmul+0xde>
 8000278:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000290:	ea46 0101 	orr.w	r1, r6, r1
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	ea81 0103 	eor.w	r1, r1, r3
 800029c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a0:	bfc2      	ittt	gt
 80002a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002aa:	bd70      	popgt	{r4, r5, r6, pc}
 80002ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002b0:	f04f 0e00 	mov.w	lr, #0
 80002b4:	3c01      	subs	r4, #1
 80002b6:	f300 80ab 	bgt.w	8000410 <__aeabi_dmul+0x238>
 80002ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002be:	bfde      	ittt	le
 80002c0:	2000      	movle	r0, #0
 80002c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002c6:	bd70      	pople	{r4, r5, r6, pc}
 80002c8:	f1c4 0400 	rsb	r4, r4, #0
 80002cc:	3c20      	subs	r4, #32
 80002ce:	da35      	bge.n	800033c <__aeabi_dmul+0x164>
 80002d0:	340c      	adds	r4, #12
 80002d2:	dc1b      	bgt.n	800030c <__aeabi_dmul+0x134>
 80002d4:	f104 0414 	add.w	r4, r4, #20
 80002d8:	f1c4 0520 	rsb	r5, r4, #32
 80002dc:	fa00 f305 	lsl.w	r3, r0, r5
 80002e0:	fa20 f004 	lsr.w	r0, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f8:	fa21 f604 	lsr.w	r6, r1, r4
 80002fc:	eb42 0106 	adc.w	r1, r2, r6
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f1c4 040c 	rsb	r4, r4, #12
 8000310:	f1c4 0520 	rsb	r5, r4, #32
 8000314:	fa00 f304 	lsl.w	r3, r0, r4
 8000318:	fa20 f005 	lsr.w	r0, r0, r5
 800031c:	fa01 f204 	lsl.w	r2, r1, r4
 8000320:	ea40 0002 	orr.w	r0, r0, r2
 8000324:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 0520 	rsb	r5, r4, #32
 8000340:	fa00 f205 	lsl.w	r2, r0, r5
 8000344:	ea4e 0e02 	orr.w	lr, lr, r2
 8000348:	fa20 f304 	lsr.w	r3, r0, r4
 800034c:	fa01 f205 	lsl.w	r2, r1, r5
 8000350:	ea43 0302 	orr.w	r3, r3, r2
 8000354:	fa21 f004 	lsr.w	r0, r1, r4
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800035c:	fa21 f204 	lsr.w	r2, r1, r4
 8000360:	ea20 0002 	bic.w	r0, r0, r2
 8000364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800036c:	bf08      	it	eq
 800036e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f094 0f00 	teq	r4, #0
 8000378:	d10f      	bne.n	800039a <__aeabi_dmul+0x1c2>
 800037a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800037e:	0040      	lsls	r0, r0, #1
 8000380:	eb41 0101 	adc.w	r1, r1, r1
 8000384:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000388:	bf08      	it	eq
 800038a:	3c01      	subeq	r4, #1
 800038c:	d0f7      	beq.n	800037e <__aeabi_dmul+0x1a6>
 800038e:	ea41 0106 	orr.w	r1, r1, r6
 8000392:	f095 0f00 	teq	r5, #0
 8000396:	bf18      	it	ne
 8000398:	4770      	bxne	lr
 800039a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800039e:	0052      	lsls	r2, r2, #1
 80003a0:	eb43 0303 	adc.w	r3, r3, r3
 80003a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003a8:	bf08      	it	eq
 80003aa:	3d01      	subeq	r5, #1
 80003ac:	d0f7      	beq.n	800039e <__aeabi_dmul+0x1c6>
 80003ae:	ea43 0306 	orr.w	r3, r3, r6
 80003b2:	4770      	bx	lr
 80003b4:	ea94 0f0c 	teq	r4, ip
 80003b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003bc:	bf18      	it	ne
 80003be:	ea95 0f0c 	teqne	r5, ip
 80003c2:	d00c      	beq.n	80003de <__aeabi_dmul+0x206>
 80003c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c8:	bf18      	it	ne
 80003ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ce:	d1d1      	bne.n	8000374 <__aeabi_dmul+0x19c>
 80003d0:	ea81 0103 	eor.w	r1, r1, r3
 80003d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd70      	pop	{r4, r5, r6, pc}
 80003de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e2:	bf06      	itte	eq
 80003e4:	4610      	moveq	r0, r2
 80003e6:	4619      	moveq	r1, r3
 80003e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ec:	d019      	beq.n	8000422 <__aeabi_dmul+0x24a>
 80003ee:	ea94 0f0c 	teq	r4, ip
 80003f2:	d102      	bne.n	80003fa <__aeabi_dmul+0x222>
 80003f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f8:	d113      	bne.n	8000422 <__aeabi_dmul+0x24a>
 80003fa:	ea95 0f0c 	teq	r5, ip
 80003fe:	d105      	bne.n	800040c <__aeabi_dmul+0x234>
 8000400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000404:	bf1c      	itt	ne
 8000406:	4610      	movne	r0, r2
 8000408:	4619      	movne	r1, r3
 800040a:	d10a      	bne.n	8000422 <__aeabi_dmul+0x24a>
 800040c:	ea81 0103 	eor.w	r1, r1, r3
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd70      	pop	{r4, r5, r6, pc}
 8000422:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000426:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <__aeabi_drsub>:
 800042c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000430:	e002      	b.n	8000438 <__adddf3>
 8000432:	bf00      	nop

08000434 <__aeabi_dsub>:
 8000434:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000438 <__adddf3>:
 8000438:	b530      	push	{r4, r5, lr}
 800043a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	bf1f      	itttt	ne
 800044e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000452:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000456:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800045a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045e:	f000 80e2 	beq.w	8000626 <__adddf3+0x1ee>
 8000462:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000466:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800046a:	bfb8      	it	lt
 800046c:	426d      	neglt	r5, r5
 800046e:	dd0c      	ble.n	800048a <__adddf3+0x52>
 8000470:	442c      	add	r4, r5
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	ea82 0000 	eor.w	r0, r2, r0
 800047e:	ea83 0101 	eor.w	r1, r3, r1
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	2d36      	cmp	r5, #54	; 0x36
 800048c:	bf88      	it	hi
 800048e:	bd30      	pophi	{r4, r5, pc}
 8000490:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000494:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000498:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800049c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a0:	d002      	beq.n	80004a8 <__adddf3+0x70>
 80004a2:	4240      	negs	r0, r0
 80004a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x84>
 80004b6:	4252      	negs	r2, r2
 80004b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004bc:	ea94 0f05 	teq	r4, r5
 80004c0:	f000 80a7 	beq.w	8000612 <__adddf3+0x1da>
 80004c4:	f1a4 0401 	sub.w	r4, r4, #1
 80004c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004cc:	db0d      	blt.n	80004ea <__adddf3+0xb2>
 80004ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004d2:	fa22 f205 	lsr.w	r2, r2, r5
 80004d6:	1880      	adds	r0, r0, r2
 80004d8:	f141 0100 	adc.w	r1, r1, #0
 80004dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e0:	1880      	adds	r0, r0, r2
 80004e2:	fa43 f305 	asr.w	r3, r3, r5
 80004e6:	4159      	adcs	r1, r3
 80004e8:	e00e      	b.n	8000508 <__adddf3+0xd0>
 80004ea:	f1a5 0520 	sub.w	r5, r5, #32
 80004ee:	f10e 0e20 	add.w	lr, lr, #32
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f8:	bf28      	it	cs
 80004fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fe:	fa43 f305 	asr.w	r3, r3, r5
 8000502:	18c0      	adds	r0, r0, r3
 8000504:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	d507      	bpl.n	800051e <__adddf3+0xe6>
 800050e:	f04f 0e00 	mov.w	lr, #0
 8000512:	f1dc 0c00 	rsbs	ip, ip, #0
 8000516:	eb7e 0000 	sbcs.w	r0, lr, r0
 800051a:	eb6e 0101 	sbc.w	r1, lr, r1
 800051e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000522:	d31b      	bcc.n	800055c <__adddf3+0x124>
 8000524:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000528:	d30c      	bcc.n	8000544 <__adddf3+0x10c>
 800052a:	0849      	lsrs	r1, r1, #1
 800052c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000530:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000534:	f104 0401 	add.w	r4, r4, #1
 8000538:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800053c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000540:	f080 809a 	bcs.w	8000678 <__adddf3+0x240>
 8000544:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000548:	bf08      	it	eq
 800054a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054e:	f150 0000 	adcs.w	r0, r0, #0
 8000552:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000556:	ea41 0105 	orr.w	r1, r1, r5
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000560:	4140      	adcs	r0, r0
 8000562:	eb41 0101 	adc.w	r1, r1, r1
 8000566:	3c01      	subs	r4, #1
 8000568:	bf28      	it	cs
 800056a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800056e:	d2e9      	bcs.n	8000544 <__adddf3+0x10c>
 8000570:	f091 0f00 	teq	r1, #0
 8000574:	bf04      	itt	eq
 8000576:	4601      	moveq	r1, r0
 8000578:	2000      	moveq	r0, #0
 800057a:	fab1 f381 	clz	r3, r1
 800057e:	bf08      	it	eq
 8000580:	3320      	addeq	r3, #32
 8000582:	f1a3 030b 	sub.w	r3, r3, #11
 8000586:	f1b3 0220 	subs.w	r2, r3, #32
 800058a:	da0c      	bge.n	80005a6 <__adddf3+0x16e>
 800058c:	320c      	adds	r2, #12
 800058e:	dd08      	ble.n	80005a2 <__adddf3+0x16a>
 8000590:	f102 0c14 	add.w	ip, r2, #20
 8000594:	f1c2 020c 	rsb	r2, r2, #12
 8000598:	fa01 f00c 	lsl.w	r0, r1, ip
 800059c:	fa21 f102 	lsr.w	r1, r1, r2
 80005a0:	e00c      	b.n	80005bc <__adddf3+0x184>
 80005a2:	f102 0214 	add.w	r2, r2, #20
 80005a6:	bfd8      	it	le
 80005a8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ac:	fa01 f102 	lsl.w	r1, r1, r2
 80005b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b4:	bfdc      	itt	le
 80005b6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ba:	4090      	lslle	r0, r2
 80005bc:	1ae4      	subs	r4, r4, r3
 80005be:	bfa2      	ittt	ge
 80005c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c4:	4329      	orrge	r1, r5
 80005c6:	bd30      	popge	{r4, r5, pc}
 80005c8:	ea6f 0404 	mvn.w	r4, r4
 80005cc:	3c1f      	subs	r4, #31
 80005ce:	da1c      	bge.n	800060a <__adddf3+0x1d2>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc0e      	bgt.n	80005f2 <__adddf3+0x1ba>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0220 	rsb	r2, r4, #32
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f302 	lsl.w	r3, r1, r2
 80005e4:	ea40 0003 	orr.w	r0, r0, r3
 80005e8:	fa21 f304 	lsr.w	r3, r1, r4
 80005ec:	ea45 0103 	orr.w	r1, r5, r3
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f1c4 040c 	rsb	r4, r4, #12
 80005f6:	f1c4 0220 	rsb	r2, r4, #32
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000602:	ea40 0003 	orr.w	r0, r0, r3
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	fa21 f004 	lsr.w	r0, r1, r4
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	f094 0f00 	teq	r4, #0
 8000616:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800061a:	bf06      	itte	eq
 800061c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000620:	3401      	addeq	r4, #1
 8000622:	3d01      	subne	r5, #1
 8000624:	e74e      	b.n	80004c4 <__adddf3+0x8c>
 8000626:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062a:	bf18      	it	ne
 800062c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000630:	d029      	beq.n	8000686 <__adddf3+0x24e>
 8000632:	ea94 0f05 	teq	r4, r5
 8000636:	bf08      	it	eq
 8000638:	ea90 0f02 	teqeq	r0, r2
 800063c:	d005      	beq.n	800064a <__adddf3+0x212>
 800063e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000642:	bf04      	itt	eq
 8000644:	4619      	moveq	r1, r3
 8000646:	4610      	moveq	r0, r2
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	ea91 0f03 	teq	r1, r3
 800064e:	bf1e      	ittt	ne
 8000650:	2100      	movne	r1, #0
 8000652:	2000      	movne	r0, #0
 8000654:	bd30      	popne	{r4, r5, pc}
 8000656:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800065a:	d105      	bne.n	8000668 <__adddf3+0x230>
 800065c:	0040      	lsls	r0, r0, #1
 800065e:	4149      	adcs	r1, r1
 8000660:	bf28      	it	cs
 8000662:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd30      	pop	{r4, r5, pc}
 8000668:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800066c:	bf3c      	itt	cc
 800066e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000672:	bd30      	popcc	{r4, r5, pc}
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000678:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800067c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800068a:	bf1a      	itte	ne
 800068c:	4619      	movne	r1, r3
 800068e:	4610      	movne	r0, r2
 8000690:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000694:	bf1c      	itt	ne
 8000696:	460b      	movne	r3, r1
 8000698:	4602      	movne	r2, r0
 800069a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069e:	bf06      	itte	eq
 80006a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a4:	ea91 0f03 	teqeq	r1, r3
 80006a8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	bf00      	nop

080006b0 <__aeabi_ui2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006c4:	f04f 0500 	mov.w	r5, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	e750      	b.n	8000570 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_i2d>:
 80006d0:	f090 0f00 	teq	r0, #0
 80006d4:	bf04      	itt	eq
 80006d6:	2100      	moveq	r1, #0
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006e4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006e8:	bf48      	it	mi
 80006ea:	4240      	negmi	r0, r0
 80006ec:	f04f 0100 	mov.w	r1, #0
 80006f0:	e73e      	b.n	8000570 <__adddf3+0x138>
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2d>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000702:	bf1f      	itttt	ne
 8000704:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000708:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800070c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000710:	4770      	bxne	lr
 8000712:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000716:	bf08      	it	eq
 8000718:	4770      	bxeq	lr
 800071a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800071e:	bf04      	itt	eq
 8000720:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 7460 	mov.w	r4, #896	; 0x380
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	e71c      	b.n	8000570 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_ul2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f04f 0500 	mov.w	r5, #0
 8000746:	e00a      	b.n	800075e <__aeabi_l2d+0x16>

08000748 <__aeabi_l2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000756:	d502      	bpl.n	800075e <__aeabi_l2d+0x16>
 8000758:	4240      	negs	r0, r0
 800075a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000762:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000766:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800076a:	f43f aed8 	beq.w	800051e <__adddf3+0xe6>
 800076e:	f04f 0203 	mov.w	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000786:	f1c2 0320 	rsb	r3, r2, #32
 800078a:	fa00 fc03 	lsl.w	ip, r0, r3
 800078e:	fa20 f002 	lsr.w	r0, r0, r2
 8000792:	fa01 fe03 	lsl.w	lr, r1, r3
 8000796:	ea40 000e 	orr.w	r0, r0, lr
 800079a:	fa21 f102 	lsr.w	r1, r1, r2
 800079e:	4414      	add	r4, r2
 80007a0:	e6bd      	b.n	800051e <__adddf3+0xe6>
 80007a2:	bf00      	nop

080007a4 <__aeabi_d2uiz>:
 80007a4:	004a      	lsls	r2, r1, #1
 80007a6:	d211      	bcs.n	80007cc <__aeabi_d2uiz+0x28>
 80007a8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80007ac:	d211      	bcs.n	80007d2 <__aeabi_d2uiz+0x2e>
 80007ae:	d50d      	bpl.n	80007cc <__aeabi_d2uiz+0x28>
 80007b0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80007b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007b8:	d40e      	bmi.n	80007d8 <__aeabi_d2uiz+0x34>
 80007ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007c6:	fa23 f002 	lsr.w	r0, r3, r2
 80007ca:	4770      	bx	lr
 80007cc:	f04f 0000 	mov.w	r0, #0
 80007d0:	4770      	bx	lr
 80007d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007d6:	d102      	bne.n	80007de <__aeabi_d2uiz+0x3a>
 80007d8:	f04f 30ff 	mov.w	r0, #4294967295
 80007dc:	4770      	bx	lr
 80007de:	f04f 0000 	mov.w	r0, #0
 80007e2:	4770      	bx	lr

080007e4 <HAL_UART_RxCpltCallback>:

char STATE[3] = {' '} ;
char PARAM1[3] = {' '} ;
char PARAM2[3] ={' '};

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]

	// store recieved characters one at at time
	set_or_ret_sys_state[num_characters] = recvd_char[0] ;
 80007ec:	4b1d      	ldr	r3, [pc, #116]	; (8000864 <HAL_UART_RxCpltCallback+0x80>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	461a      	mov	r2, r3
 80007f2:	4b1d      	ldr	r3, [pc, #116]	; (8000868 <HAL_UART_RxCpltCallback+0x84>)
 80007f4:	7819      	ldrb	r1, [r3, #0]
 80007f6:	4b1d      	ldr	r3, [pc, #116]	; (800086c <HAL_UART_RxCpltCallback+0x88>)
 80007f8:	5499      	strb	r1, [r3, r2]

	num_characters++ ;
 80007fa:	4b1a      	ldr	r3, [pc, #104]	; (8000864 <HAL_UART_RxCpltCallback+0x80>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	3301      	adds	r3, #1
 8000800:	b2da      	uxtb	r2, r3
 8000802:	4b18      	ldr	r3, [pc, #96]	; (8000864 <HAL_UART_RxCpltCallback+0x80>)
 8000804:	701a      	strb	r2, [r3, #0]

	if(recvd_char[0] == '\n'){
 8000806:	4b18      	ldr	r3, [pc, #96]	; (8000868 <HAL_UART_RxCpltCallback+0x84>)
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	2b0a      	cmp	r3, #10
 800080c:	d121      	bne.n	8000852 <HAL_UART_RxCpltCallback+0x6e>
		if(num_characters == 19){
 800080e:	4b15      	ldr	r3, [pc, #84]	; (8000864 <HAL_UART_RxCpltCallback+0x80>)
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	2b13      	cmp	r3, #19
 8000814:	d108      	bne.n	8000828 <HAL_UART_RxCpltCallback+0x44>
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)"set mode\n",9 ) ;
 8000816:	2209      	movs	r2, #9
 8000818:	4915      	ldr	r1, [pc, #84]	; (8000870 <HAL_UART_RxCpltCallback+0x8c>)
 800081a:	4816      	ldr	r0, [pc, #88]	; (8000874 <HAL_UART_RxCpltCallback+0x90>)
 800081c:	f005 ff0e 	bl	800663c <HAL_UART_Transmit_IT>
			UART_set_syst_state = 1 ;
 8000820:	4b15      	ldr	r3, [pc, #84]	; (8000878 <HAL_UART_RxCpltCallback+0x94>)
 8000822:	2201      	movs	r2, #1
 8000824:	701a      	strb	r2, [r3, #0]
 8000826:	e011      	b.n	800084c <HAL_UART_RxCpltCallback+0x68>
		}else if( num_characters == 7){
 8000828:	4b0e      	ldr	r3, [pc, #56]	; (8000864 <HAL_UART_RxCpltCallback+0x80>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	2b07      	cmp	r3, #7
 800082e:	d108      	bne.n	8000842 <HAL_UART_RxCpltCallback+0x5e>
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)"request mode\n", 13) ;
 8000830:	220d      	movs	r2, #13
 8000832:	4912      	ldr	r1, [pc, #72]	; (800087c <HAL_UART_RxCpltCallback+0x98>)
 8000834:	480f      	ldr	r0, [pc, #60]	; (8000874 <HAL_UART_RxCpltCallback+0x90>)
 8000836:	f005 ff01 	bl	800663c <HAL_UART_Transmit_IT>
			UART_ret_sys_state = 1 ;
 800083a:	4b11      	ldr	r3, [pc, #68]	; (8000880 <HAL_UART_RxCpltCallback+0x9c>)
 800083c:	2201      	movs	r2, #1
 800083e:	701a      	strb	r2, [r3, #0]
 8000840:	e004      	b.n	800084c <HAL_UART_RxCpltCallback+0x68>
		}else{
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)"Incorrect status request size\n", 30) ;
 8000842:	221e      	movs	r2, #30
 8000844:	490f      	ldr	r1, [pc, #60]	; (8000884 <HAL_UART_RxCpltCallback+0xa0>)
 8000846:	480b      	ldr	r0, [pc, #44]	; (8000874 <HAL_UART_RxCpltCallback+0x90>)
 8000848:	f005 fef8 	bl	800663c <HAL_UART_Transmit_IT>
		}

		num_characters =  0;
 800084c:	4b05      	ldr	r3, [pc, #20]	; (8000864 <HAL_UART_RxCpltCallback+0x80>)
 800084e:	2200      	movs	r2, #0
 8000850:	701a      	strb	r2, [r3, #0]

	}


	// recieve character - re-prime receiver to receive single characters at a time
	HAL_UART_Receive_IT(&huart2, (uint8_t*)recvd_char, 1);
 8000852:	2201      	movs	r2, #1
 8000854:	4904      	ldr	r1, [pc, #16]	; (8000868 <HAL_UART_RxCpltCallback+0x84>)
 8000856:	4807      	ldr	r0, [pc, #28]	; (8000874 <HAL_UART_RxCpltCallback+0x90>)
 8000858:	f005 ff4e 	bl	80066f8 <HAL_UART_Receive_IT>


}
 800085c:	bf00      	nop
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	20002315 	.word	0x20002315
 8000868:	20002314 	.word	0x20002314
 800086c:	2000003c 	.word	0x2000003c
 8000870:	08007f14 	.word	0x08007f14
 8000874:	20000260 	.word	0x20000260
 8000878:	20002316 	.word	0x20002316
 800087c:	08007f20 	.word	0x08007f20
 8000880:	20002317 	.word	0x20002317
 8000884:	08007f30 	.word	0x08007f30

08000888 <adc_dma_val_processing>:

/**
 * scale up transmit ADC values
 */

void adc_dma_val_processing(){
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0

	if(adc_conv_complete == 1){
 800088e:	4b3c      	ldr	r3, [pc, #240]	; (8000980 <adc_dma_val_processing+0xf8>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	2b01      	cmp	r3, #1
 8000894:	d142      	bne.n	800091c <adc_dma_val_processing+0x94>

		adc_conv_complete =0  ;
 8000896:	4b3a      	ldr	r3, [pc, #232]	; (8000980 <adc_dma_val_processing+0xf8>)
 8000898:	2200      	movs	r2, #0
 800089a:	701a      	strb	r2, [r3, #0]
		sum = 0 ;
 800089c:	4b39      	ldr	r3, [pc, #228]	; (8000984 <adc_dma_val_processing+0xfc>)
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
		for(int i = 0 ; i < adc_buf_len ; i++){
 80008a2:	2300      	movs	r3, #0
 80008a4:	607b      	str	r3, [r7, #4]
 80008a6:	e00c      	b.n	80008c2 <adc_dma_val_processing+0x3a>
			sum += adc_buf[i] ;
 80008a8:	4a37      	ldr	r2, [pc, #220]	; (8000988 <adc_dma_val_processing+0x100>)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80008b0:	461a      	mov	r2, r3
 80008b2:	4b34      	ldr	r3, [pc, #208]	; (8000984 <adc_dma_val_processing+0xfc>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	4413      	add	r3, r2
 80008b8:	4a32      	ldr	r2, [pc, #200]	; (8000984 <adc_dma_val_processing+0xfc>)
 80008ba:	6013      	str	r3, [r2, #0]
		for(int i = 0 ; i < adc_buf_len ; i++){
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	3301      	adds	r3, #1
 80008c0:	607b      	str	r3, [r7, #4]
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80008c8:	dbee      	blt.n	80008a8 <adc_dma_val_processing+0x20>
		}
		raw_adc_dma_val =(uint16_t)(sum/adc_buf_len) ;
 80008ca:	4b2e      	ldr	r3, [pc, #184]	; (8000984 <adc_dma_val_processing+0xfc>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	da01      	bge.n	80008d6 <adc_dma_val_processing+0x4e>
 80008d2:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80008d6:	131b      	asrs	r3, r3, #12
 80008d8:	b29a      	uxth	r2, r3
 80008da:	4b2c      	ldr	r3, [pc, #176]	; (800098c <adc_dma_val_processing+0x104>)
 80008dc:	801a      	strh	r2, [r3, #0]

		scaled_adc_val = (uint16_t)raw_adc_dma_val*adc_scale_up ; //adc scaled to max =4095
 80008de:	4b2b      	ldr	r3, [pc, #172]	; (800098c <adc_dma_val_processing+0x104>)
 80008e0:	881b      	ldrh	r3, [r3, #0]
 80008e2:	4618      	mov	r0, r3
 80008e4:	f7ff fef4 	bl	80006d0 <__aeabi_i2d>
 80008e8:	4b29      	ldr	r3, [pc, #164]	; (8000990 <adc_dma_val_processing+0x108>)
 80008ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008ee:	f7ff fc73 	bl	80001d8 <__aeabi_dmul>
 80008f2:	4602      	mov	r2, r0
 80008f4:	460b      	mov	r3, r1
 80008f6:	4610      	mov	r0, r2
 80008f8:	4619      	mov	r1, r3
 80008fa:	f7ff ff53 	bl	80007a4 <__aeabi_d2uiz>
 80008fe:	4603      	mov	r3, r0
 8000900:	b29a      	uxth	r2, r3
 8000902:	4b24      	ldr	r3, [pc, #144]	; (8000994 <adc_dma_val_processing+0x10c>)
 8000904:	801a      	strh	r2, [r3, #0]

		//capture previous adc cal
		if(adc_val_capture == 1){
 8000906:	4b24      	ldr	r3, [pc, #144]	; (8000998 <adc_dma_val_processing+0x110>)
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	2b01      	cmp	r3, #1
 800090c:	d106      	bne.n	800091c <adc_dma_val_processing+0x94>
			adc_val_snapshot = scaled_adc_val ;
 800090e:	4b21      	ldr	r3, [pc, #132]	; (8000994 <adc_dma_val_processing+0x10c>)
 8000910:	881a      	ldrh	r2, [r3, #0]
 8000912:	4b22      	ldr	r3, [pc, #136]	; (800099c <adc_dma_val_processing+0x114>)
 8000914:	801a      	strh	r2, [r3, #0]
			adc_val_capture = 0 ;
 8000916:	4b20      	ldr	r3, [pc, #128]	; (8000998 <adc_dma_val_processing+0x110>)
 8000918:	2200      	movs	r2, #0
 800091a:	701a      	strb	r2, [r3, #0]
		}
	}

	// if ADC movement significant update LED intensity
	if(abs(scaled_adc_val - adc_val_snapshot) >15){
 800091c:	4b1d      	ldr	r3, [pc, #116]	; (8000994 <adc_dma_val_processing+0x10c>)
 800091e:	881b      	ldrh	r3, [r3, #0]
 8000920:	461a      	mov	r2, r3
 8000922:	4b1e      	ldr	r3, [pc, #120]	; (800099c <adc_dma_val_processing+0x114>)
 8000924:	881b      	ldrh	r3, [r3, #0]
 8000926:	1ad3      	subs	r3, r2, r3
 8000928:	2b00      	cmp	r3, #0
 800092a:	bfb8      	it	lt
 800092c:	425b      	neglt	r3, r3
 800092e:	2b0f      	cmp	r3, #15
 8000930:	dd02      	ble.n	8000938 <adc_dma_val_processing+0xb0>
	  update_led_via_ADC = 1 ;
 8000932:	4b1b      	ldr	r3, [pc, #108]	; (80009a0 <adc_dma_val_processing+0x118>)
 8000934:	2201      	movs	r2, #1
 8000936:	701a      	strb	r2, [r3, #0]
	}

//	 WHITE LED intensity
	LED_intensity =(float)(scaled_adc_val)*(512.0/4095.0)  ;
 8000938:	4b16      	ldr	r3, [pc, #88]	; (8000994 <adc_dma_val_processing+0x10c>)
 800093a:	881b      	ldrh	r3, [r3, #0]
 800093c:	ee07 3a90 	vmov	s15, r3
 8000940:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000944:	ee17 0a90 	vmov	r0, s15
 8000948:	f7ff fed4 	bl	80006f4 <__aeabi_f2d>
 800094c:	a30a      	add	r3, pc, #40	; (adr r3, 8000978 <adc_dma_val_processing+0xf0>)
 800094e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000952:	f7ff fc41 	bl	80001d8 <__aeabi_dmul>
 8000956:	4602      	mov	r2, r0
 8000958:	460b      	mov	r3, r1
 800095a:	4610      	mov	r0, r2
 800095c:	4619      	mov	r1, r3
 800095e:	f7ff ff21 	bl	80007a4 <__aeabi_d2uiz>
 8000962:	4603      	mov	r3, r0
 8000964:	b29a      	uxth	r2, r3
 8000966:	4b0f      	ldr	r3, [pc, #60]	; (80009a4 <adc_dma_val_processing+0x11c>)
 8000968:	801a      	strh	r2, [r3, #0]


}
 800096a:	bf00      	nop
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	f3af 8000 	nop.w
 8000978:	10010010 	.word	0x10010010
 800097c:	3fc00100 	.word	0x3fc00100
 8000980:	200022fa 	.word	0x200022fa
 8000984:	200022f4 	.word	0x200022f4
 8000988:	200002f0 	.word	0x200002f0
 800098c:	200022f0 	.word	0x200022f0
 8000990:	20000008 	.word	0x20000008
 8000994:	200022fc 	.word	0x200022fc
 8000998:	20000002 	.word	0x20000002
 800099c:	200022f8 	.word	0x200022f8
 80009a0:	200022fe 	.word	0x200022fe
 80009a4:	20000010 	.word	0x20000010

080009a8 <system_state_update>:

void system_state_update(){
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
	 if(left_button_pressed ==1 && UART_set_syst_state == 0 ){
 80009ac:	4b27      	ldr	r3, [pc, #156]	; (8000a4c <system_state_update+0xa4>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	2b01      	cmp	r3, #1
 80009b2:	d124      	bne.n	80009fe <system_state_update+0x56>
 80009b4:	4b26      	ldr	r3, [pc, #152]	; (8000a50 <system_state_update+0xa8>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d120      	bne.n	80009fe <system_state_update+0x56>
		 UART_set_syst_state = 0 ;  // re-prime to receive next state update
 80009bc:	4b24      	ldr	r3, [pc, #144]	; (8000a50 <system_state_update+0xa8>)
 80009be:	2200      	movs	r2, #0
 80009c0:	701a      	strb	r2, [r3, #0]

		 button_count++ ;
 80009c2:	4b24      	ldr	r3, [pc, #144]	; (8000a54 <system_state_update+0xac>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	3301      	adds	r3, #1
 80009c8:	4a22      	ldr	r2, [pc, #136]	; (8000a54 <system_state_update+0xac>)
 80009ca:	6013      	str	r3, [r2, #0]
		 if(button_count > 2){
 80009cc:	4b21      	ldr	r3, [pc, #132]	; (8000a54 <system_state_update+0xac>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	2b02      	cmp	r3, #2
 80009d2:	dd02      	ble.n	80009da <system_state_update+0x32>
			 button_count = 0 ;
 80009d4:	4b1f      	ldr	r3, [pc, #124]	; (8000a54 <system_state_update+0xac>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	601a      	str	r2, [r3, #0]
		 }
		 update_led_via_ADC =  0 ; // don't read ADC by default in next state
 80009da:	4b1f      	ldr	r3, [pc, #124]	; (8000a58 <system_state_update+0xb0>)
 80009dc:	2200      	movs	r2, #0
 80009de:	701a      	strb	r2, [r3, #0]
		 // snapshot of ADC taken in next state
		 if(adc_conv_complete == 1){
 80009e0:	4b1e      	ldr	r3, [pc, #120]	; (8000a5c <system_state_update+0xb4>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d102      	bne.n	80009ee <system_state_update+0x46>
			 adc_val_capture =1  ; // capture ADC value
 80009e8:	4b1d      	ldr	r3, [pc, #116]	; (8000a60 <system_state_update+0xb8>)
 80009ea:	2201      	movs	r2, #1
 80009ec:	701a      	strb	r2, [r3, #0]
		 }

		 // LED off at each new state
		 htim2.Instance->CCR1 = 0;
 80009ee:	4b1d      	ldr	r3, [pc, #116]	; (8000a64 <system_state_update+0xbc>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	2200      	movs	r2, #0
 80009f4:	635a      	str	r2, [r3, #52]	; 0x34
		 left_button_pressed = 0 ;
 80009f6:	4b15      	ldr	r3, [pc, #84]	; (8000a4c <system_state_update+0xa4>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	701a      	strb	r2, [r3, #0]
				 button_count =2 ;

			 }
		 }
	 }
}
 80009fc:	e021      	b.n	8000a42 <system_state_update+0x9a>
	 }else if( UART_set_syst_state == 1 && left_button_pressed == 0){ // System state update to come from only one source
 80009fe:	4b14      	ldr	r3, [pc, #80]	; (8000a50 <system_state_update+0xa8>)
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	2b01      	cmp	r3, #1
 8000a04:	d11d      	bne.n	8000a42 <system_state_update+0x9a>
 8000a06:	4b11      	ldr	r3, [pc, #68]	; (8000a4c <system_state_update+0xa4>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d119      	bne.n	8000a42 <system_state_update+0x9a>
		 UART_set_syst_state = 0 ;
 8000a0e:	4b10      	ldr	r3, [pc, #64]	; (8000a50 <system_state_update+0xa8>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	701a      	strb	r2, [r3, #0]
		 if(set_or_ret_sys_state[3] == 'F'){
 8000a14:	4b14      	ldr	r3, [pc, #80]	; (8000a68 <system_state_update+0xc0>)
 8000a16:	78db      	ldrb	r3, [r3, #3]
 8000a18:	2b46      	cmp	r3, #70	; 0x46
 8000a1a:	d103      	bne.n	8000a24 <system_state_update+0x7c>
			 button_count =0 ;
 8000a1c:	4b0d      	ldr	r3, [pc, #52]	; (8000a54 <system_state_update+0xac>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
}
 8000a22:	e00e      	b.n	8000a42 <system_state_update+0x9a>
		 else if(set_or_ret_sys_state[3] =='E'){
 8000a24:	4b10      	ldr	r3, [pc, #64]	; (8000a68 <system_state_update+0xc0>)
 8000a26:	78db      	ldrb	r3, [r3, #3]
 8000a28:	2b45      	cmp	r3, #69	; 0x45
 8000a2a:	d103      	bne.n	8000a34 <system_state_update+0x8c>
			 button_count =1;
 8000a2c:	4b09      	ldr	r3, [pc, #36]	; (8000a54 <system_state_update+0xac>)
 8000a2e:	2201      	movs	r2, #1
 8000a30:	601a      	str	r2, [r3, #0]
}
 8000a32:	e006      	b.n	8000a42 <system_state_update+0x9a>
			 if(set_or_ret_sys_state[3] == 'M'){
 8000a34:	4b0c      	ldr	r3, [pc, #48]	; (8000a68 <system_state_update+0xc0>)
 8000a36:	78db      	ldrb	r3, [r3, #3]
 8000a38:	2b4d      	cmp	r3, #77	; 0x4d
 8000a3a:	d102      	bne.n	8000a42 <system_state_update+0x9a>
				 button_count =2 ;
 8000a3c:	4b05      	ldr	r3, [pc, #20]	; (8000a54 <system_state_update+0xac>)
 8000a3e:	2202      	movs	r2, #2
 8000a40:	601a      	str	r2, [r3, #0]
}
 8000a42:	bf00      	nop
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	20002326 	.word	0x20002326
 8000a50:	20002316 	.word	0x20002316
 8000a54:	200002e8 	.word	0x200002e8
 8000a58:	200022fe 	.word	0x200022fe
 8000a5c:	200022fa 	.word	0x200022fa
 8000a60:	20000002 	.word	0x20000002
 8000a64:	2000017c 	.word	0x2000017c
 8000a68:	2000003c 	.word	0x2000003c

08000a6c <right_button_state_update>:

/**
 * Updates system state after right button pressed in emergency mode
 */
void right_button_state_update(){
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
	if(button_count == 1){
 8000a70:	4b15      	ldr	r3, [pc, #84]	; (8000ac8 <right_button_state_update+0x5c>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d117      	bne.n	8000aa8 <right_button_state_update+0x3c>
		if(right_button_pressed){
 8000a78:	4b14      	ldr	r3, [pc, #80]	; (8000acc <right_button_state_update+0x60>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d01e      	beq.n	8000abe <right_button_state_update+0x52>
			right_button_pressed = 0 ;
 8000a80:	4b12      	ldr	r3, [pc, #72]	; (8000acc <right_button_state_update+0x60>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	701a      	strb	r2, [r3, #0]

			update_led_via_ADC = 0 ; // dont read adc by default in next state
 8000a86:	4b12      	ldr	r3, [pc, #72]	; (8000ad0 <right_button_state_update+0x64>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	701a      	strb	r2, [r3, #0]

			 em_count++ ;
 8000a8c:	4b11      	ldr	r3, [pc, #68]	; (8000ad4 <right_button_state_update+0x68>)
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	3301      	adds	r3, #1
 8000a92:	b2da      	uxtb	r2, r3
 8000a94:	4b0f      	ldr	r3, [pc, #60]	; (8000ad4 <right_button_state_update+0x68>)
 8000a96:	701a      	strb	r2, [r3, #0]

			 if(em_count>2){
 8000a98:	4b0e      	ldr	r3, [pc, #56]	; (8000ad4 <right_button_state_update+0x68>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	2b02      	cmp	r3, #2
 8000a9e:	d90e      	bls.n	8000abe <right_button_state_update+0x52>
				 em_count = 0;
 8000aa0:	4b0c      	ldr	r3, [pc, #48]	; (8000ad4 <right_button_state_update+0x68>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	701a      	strb	r2, [r3, #0]
		}
	}else if( button_count != 1 && right_button_pressed){
		right_button_pressed = 0; //do not read right button presses triggered
								  // in other states except emergency mode
	}
}
 8000aa6:	e00a      	b.n	8000abe <right_button_state_update+0x52>
	}else if( button_count != 1 && right_button_pressed){
 8000aa8:	4b07      	ldr	r3, [pc, #28]	; (8000ac8 <right_button_state_update+0x5c>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	d006      	beq.n	8000abe <right_button_state_update+0x52>
 8000ab0:	4b06      	ldr	r3, [pc, #24]	; (8000acc <right_button_state_update+0x60>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d002      	beq.n	8000abe <right_button_state_update+0x52>
		right_button_pressed = 0; //do not read right button presses triggered
 8000ab8:	4b04      	ldr	r3, [pc, #16]	; (8000acc <right_button_state_update+0x60>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	701a      	strb	r2, [r3, #0]
}
 8000abe:	bf00      	nop
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr
 8000ac8:	200002e8 	.word	0x200002e8
 8000acc:	20002325 	.word	0x20002325
 8000ad0:	200022fe 	.word	0x200022fe
 8000ad4:	200002ec 	.word	0x200002ec

08000ad8 <TURN_LED_ON_OFF>:

/**
 * Middle button press turns LED ON/OFF
 */
void TURN_LED_ON_OFF(){
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
	if(middle_button_pressed == 1){
 8000adc:	4b0a      	ldr	r3, [pc, #40]	; (8000b08 <TURN_LED_ON_OFF+0x30>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d10c      	bne.n	8000afe <TURN_LED_ON_OFF+0x26>
		 LED_ON = !LED_ON ;  // turns the LED on OR off
 8000ae4:	4b09      	ldr	r3, [pc, #36]	; (8000b0c <TURN_LED_ON_OFF+0x34>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	bf0c      	ite	eq
 8000aec:	2301      	moveq	r3, #1
 8000aee:	2300      	movne	r3, #0
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	461a      	mov	r2, r3
 8000af4:	4b05      	ldr	r3, [pc, #20]	; (8000b0c <TURN_LED_ON_OFF+0x34>)
 8000af6:	701a      	strb	r2, [r3, #0]

		 middle_button_pressed = 0 ;
 8000af8:	4b03      	ldr	r3, [pc, #12]	; (8000b08 <TURN_LED_ON_OFF+0x30>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	701a      	strb	r2, [r3, #0]
	 }
}
 8000afe:	bf00      	nop
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr
 8000b08:	20002324 	.word	0x20002324
 8000b0c:	200022ff 	.word	0x200022ff

08000b10 <EM_mode_Strobe>:

/**
 * LED strobed with provided number of ms
 */
void EM_mode_Strobe(uint16_t strobe_delay){
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	80fb      	strh	r3, [r7, #6]

	 // default delay 512ms
	 timePassed =HAL_GetTick() - strobe_ticks ;
 8000b1a:	f001 f9fb 	bl	8001f14 <HAL_GetTick>
 8000b1e:	4602      	mov	r2, r0
 8000b20:	4b1c      	ldr	r3, [pc, #112]	; (8000b94 <EM_mode_Strobe+0x84>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	1ad3      	subs	r3, r2, r3
 8000b26:	4a1c      	ldr	r2, [pc, #112]	; (8000b98 <EM_mode_Strobe+0x88>)
 8000b28:	6013      	str	r3, [r2, #0]
	 // time passed >512
	 if( timePassed >= strobe_delay && led_strobe_on == 0){
 8000b2a:	88fa      	ldrh	r2, [r7, #6]
 8000b2c:	4b1a      	ldr	r3, [pc, #104]	; (8000b98 <EM_mode_Strobe+0x88>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	429a      	cmp	r2, r3
 8000b32:	d80a      	bhi.n	8000b4a <EM_mode_Strobe+0x3a>
 8000b34:	4b19      	ldr	r3, [pc, #100]	; (8000b9c <EM_mode_Strobe+0x8c>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d106      	bne.n	8000b4a <EM_mode_Strobe+0x3a>
		 led_strobe_on =1 ;
 8000b3c:	4b17      	ldr	r3, [pc, #92]	; (8000b9c <EM_mode_Strobe+0x8c>)
 8000b3e:	2201      	movs	r2, #1
 8000b40:	701a      	strb	r2, [r3, #0]
		 htim2.Instance->CCR1 = 0 ;
 8000b42:	4b17      	ldr	r3, [pc, #92]	; (8000ba0 <EM_mode_Strobe+0x90>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	2200      	movs	r2, #0
 8000b48:	635a      	str	r2, [r3, #52]	; 0x34
	 }
	 // time Passed > 1024
	 if(timePassed >= 1024 && led_strobe_on == 1){
 8000b4a:	4b13      	ldr	r3, [pc, #76]	; (8000b98 <EM_mode_Strobe+0x88>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000b52:	d31a      	bcc.n	8000b8a <EM_mode_Strobe+0x7a>
 8000b54:	4b11      	ldr	r3, [pc, #68]	; (8000b9c <EM_mode_Strobe+0x8c>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	2b01      	cmp	r3, #1
 8000b5a:	d116      	bne.n	8000b8a <EM_mode_Strobe+0x7a>
		 strobe_ticks =  HAL_GetTick() ; // update current time
 8000b5c:	f001 f9da 	bl	8001f14 <HAL_GetTick>
 8000b60:	4603      	mov	r3, r0
 8000b62:	4a0c      	ldr	r2, [pc, #48]	; (8000b94 <EM_mode_Strobe+0x84>)
 8000b64:	6013      	str	r3, [r2, #0]
		 led_strobe_on = 0 ;
 8000b66:	4b0d      	ldr	r3, [pc, #52]	; (8000b9c <EM_mode_Strobe+0x8c>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	701a      	strb	r2, [r3, #0]


		 if(update_led_via_ADC ==1){ // update LED intensity if the slider moved
 8000b6c:	4b0d      	ldr	r3, [pc, #52]	; (8000ba4 <EM_mode_Strobe+0x94>)
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d105      	bne.n	8000b80 <EM_mode_Strobe+0x70>
			 htim2.Instance->CCR1 = LED_intensity ;
 8000b74:	4b0c      	ldr	r3, [pc, #48]	; (8000ba8 <EM_mode_Strobe+0x98>)
 8000b76:	881a      	ldrh	r2, [r3, #0]
 8000b78:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <EM_mode_Strobe+0x90>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	635a      	str	r2, [r3, #52]	; 0x34
		 }else{ // if no slider movement strobe with default intensity
			 htim2.Instance->CCR1 =256;
		 }
	 }

}
 8000b7e:	e004      	b.n	8000b8a <EM_mode_Strobe+0x7a>
			 htim2.Instance->CCR1 =256;
 8000b80:	4b07      	ldr	r3, [pc, #28]	; (8000ba0 <EM_mode_Strobe+0x90>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b88:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000b8a:	bf00      	nop
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	20002300 	.word	0x20002300
 8000b98:	20002308 	.word	0x20002308
 8000b9c:	20002304 	.word	0x20002304
 8000ba0:	2000017c 	.word	0x2000017c
 8000ba4:	200022fe 	.word	0x200022fe
 8000ba8:	20000010 	.word	0x20000010

08000bac <convert_UART_state_params_to_Int>:

void convert_UART_state_params_to_Int(){
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
	if(UART_set_syst_state) {
 8000bb2:	4b42      	ldr	r3, [pc, #264]	; (8000cbc <convert_UART_state_params_to_Int+0x110>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d07b      	beq.n	8000cb2 <convert_UART_state_params_to_Int+0x106>
		for(int i = 0; i < 19 ; i++){
 8000bba:	2300      	movs	r3, #0
 8000bbc:	607b      	str	r3, [r7, #4]
 8000bbe:	e060      	b.n	8000c82 <convert_UART_state_params_to_Int+0xd6>
			switch(i){
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	3b05      	subs	r3, #5
 8000bc4:	2b0a      	cmp	r3, #10
 8000bc6:	d858      	bhi.n	8000c7a <convert_UART_state_params_to_Int+0xce>
 8000bc8:	a201      	add	r2, pc, #4	; (adr r2, 8000bd0 <convert_UART_state_params_to_Int+0x24>)
 8000bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bce:	bf00      	nop
 8000bd0:	08000bfd 	.word	0x08000bfd
 8000bd4:	08000c0b 	.word	0x08000c0b
 8000bd8:	08000c19 	.word	0x08000c19
 8000bdc:	08000c7b 	.word	0x08000c7b
 8000be0:	08000c27 	.word	0x08000c27
 8000be4:	08000c35 	.word	0x08000c35
 8000be8:	08000c43 	.word	0x08000c43
 8000bec:	08000c7b 	.word	0x08000c7b
 8000bf0:	08000c51 	.word	0x08000c51
 8000bf4:	08000c5f 	.word	0x08000c5f
 8000bf8:	08000c6d 	.word	0x08000c6d
			case 5:
				STATE[0]= set_or_ret_sys_state[i] ;
 8000bfc:	4a30      	ldr	r2, [pc, #192]	; (8000cc0 <convert_UART_state_params_to_Int+0x114>)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	4413      	add	r3, r2
 8000c02:	781a      	ldrb	r2, [r3, #0]
 8000c04:	4b2f      	ldr	r3, [pc, #188]	; (8000cc4 <convert_UART_state_params_to_Int+0x118>)
 8000c06:	701a      	strb	r2, [r3, #0]
				break;
 8000c08:	e038      	b.n	8000c7c <convert_UART_state_params_to_Int+0xd0>
			case 6:
				STATE[1]= set_or_ret_sys_state[i] ;
 8000c0a:	4a2d      	ldr	r2, [pc, #180]	; (8000cc0 <convert_UART_state_params_to_Int+0x114>)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	4413      	add	r3, r2
 8000c10:	781a      	ldrb	r2, [r3, #0]
 8000c12:	4b2c      	ldr	r3, [pc, #176]	; (8000cc4 <convert_UART_state_params_to_Int+0x118>)
 8000c14:	705a      	strb	r2, [r3, #1]
				break;
 8000c16:	e031      	b.n	8000c7c <convert_UART_state_params_to_Int+0xd0>
			case 7:
				STATE[2] = set_or_ret_sys_state[i] ;
 8000c18:	4a29      	ldr	r2, [pc, #164]	; (8000cc0 <convert_UART_state_params_to_Int+0x114>)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	781a      	ldrb	r2, [r3, #0]
 8000c20:	4b28      	ldr	r3, [pc, #160]	; (8000cc4 <convert_UART_state_params_to_Int+0x118>)
 8000c22:	709a      	strb	r2, [r3, #2]
				break;
 8000c24:	e02a      	b.n	8000c7c <convert_UART_state_params_to_Int+0xd0>

			case 9:
				PARAM1[0] = set_or_ret_sys_state[i];
 8000c26:	4a26      	ldr	r2, [pc, #152]	; (8000cc0 <convert_UART_state_params_to_Int+0x114>)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	781a      	ldrb	r2, [r3, #0]
 8000c2e:	4b26      	ldr	r3, [pc, #152]	; (8000cc8 <convert_UART_state_params_to_Int+0x11c>)
 8000c30:	701a      	strb	r2, [r3, #0]
				break;
 8000c32:	e023      	b.n	8000c7c <convert_UART_state_params_to_Int+0xd0>
			case 10:
				PARAM1[1] = set_or_ret_sys_state[i] ;
 8000c34:	4a22      	ldr	r2, [pc, #136]	; (8000cc0 <convert_UART_state_params_to_Int+0x114>)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4413      	add	r3, r2
 8000c3a:	781a      	ldrb	r2, [r3, #0]
 8000c3c:	4b22      	ldr	r3, [pc, #136]	; (8000cc8 <convert_UART_state_params_to_Int+0x11c>)
 8000c3e:	705a      	strb	r2, [r3, #1]
				break;
 8000c40:	e01c      	b.n	8000c7c <convert_UART_state_params_to_Int+0xd0>
			case 11:
				PARAM1[2] = set_or_ret_sys_state[i] ;
 8000c42:	4a1f      	ldr	r2, [pc, #124]	; (8000cc0 <convert_UART_state_params_to_Int+0x114>)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	4413      	add	r3, r2
 8000c48:	781a      	ldrb	r2, [r3, #0]
 8000c4a:	4b1f      	ldr	r3, [pc, #124]	; (8000cc8 <convert_UART_state_params_to_Int+0x11c>)
 8000c4c:	709a      	strb	r2, [r3, #2]
				break ;
 8000c4e:	e015      	b.n	8000c7c <convert_UART_state_params_to_Int+0xd0>
			case 13:
				PARAM2[0] = set_or_ret_sys_state[i] ;
 8000c50:	4a1b      	ldr	r2, [pc, #108]	; (8000cc0 <convert_UART_state_params_to_Int+0x114>)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4413      	add	r3, r2
 8000c56:	781a      	ldrb	r2, [r3, #0]
 8000c58:	4b1c      	ldr	r3, [pc, #112]	; (8000ccc <convert_UART_state_params_to_Int+0x120>)
 8000c5a:	701a      	strb	r2, [r3, #0]
				break;
 8000c5c:	e00e      	b.n	8000c7c <convert_UART_state_params_to_Int+0xd0>
			case 14:
				PARAM2[1] = set_or_ret_sys_state[i] ;
 8000c5e:	4a18      	ldr	r2, [pc, #96]	; (8000cc0 <convert_UART_state_params_to_Int+0x114>)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4413      	add	r3, r2
 8000c64:	781a      	ldrb	r2, [r3, #0]
 8000c66:	4b19      	ldr	r3, [pc, #100]	; (8000ccc <convert_UART_state_params_to_Int+0x120>)
 8000c68:	705a      	strb	r2, [r3, #1]
				break;
 8000c6a:	e007      	b.n	8000c7c <convert_UART_state_params_to_Int+0xd0>
			case 15:
				PARAM2[2] = set_or_ret_sys_state[i ];
 8000c6c:	4a14      	ldr	r2, [pc, #80]	; (8000cc0 <convert_UART_state_params_to_Int+0x114>)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4413      	add	r3, r2
 8000c72:	781a      	ldrb	r2, [r3, #0]
 8000c74:	4b15      	ldr	r3, [pc, #84]	; (8000ccc <convert_UART_state_params_to_Int+0x120>)
 8000c76:	709a      	strb	r2, [r3, #2]
				break;
 8000c78:	e000      	b.n	8000c7c <convert_UART_state_params_to_Int+0xd0>

			default:
				break ;
 8000c7a:	bf00      	nop
		for(int i = 0; i < 19 ; i++){
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	3301      	adds	r3, #1
 8000c80:	607b      	str	r3, [r7, #4]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	2b12      	cmp	r3, #18
 8000c86:	dd9b      	ble.n	8000bc0 <convert_UART_state_params_to_Int+0x14>
			}

		}

		state = atoi(STATE) ;
 8000c88:	480e      	ldr	r0, [pc, #56]	; (8000cc4 <convert_UART_state_params_to_Int+0x118>)
 8000c8a:	f006 ffdd 	bl	8007c48 <atoi>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	b29a      	uxth	r2, r3
 8000c92:	4b0f      	ldr	r3, [pc, #60]	; (8000cd0 <convert_UART_state_params_to_Int+0x124>)
 8000c94:	801a      	strh	r2, [r3, #0]
		param1 = atoi(PARAM1);
 8000c96:	480c      	ldr	r0, [pc, #48]	; (8000cc8 <convert_UART_state_params_to_Int+0x11c>)
 8000c98:	f006 ffd6 	bl	8007c48 <atoi>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	b29a      	uxth	r2, r3
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <convert_UART_state_params_to_Int+0x128>)
 8000ca2:	801a      	strh	r2, [r3, #0]
		param2 = atoi(PARAM2) ;
 8000ca4:	4809      	ldr	r0, [pc, #36]	; (8000ccc <convert_UART_state_params_to_Int+0x120>)
 8000ca6:	f006 ffcf 	bl	8007c48 <atoi>
 8000caa:	4603      	mov	r3, r0
 8000cac:	b29a      	uxth	r2, r3
 8000cae:	4b0a      	ldr	r3, [pc, #40]	; (8000cd8 <convert_UART_state_params_to_Int+0x12c>)
 8000cb0:	801a      	strh	r2, [r3, #0]
//		UART_set_syst_state = 0 ; // re-prime to recieve next instruction if system mode not changed

	}
}
 8000cb2:	bf00      	nop
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	20002316 	.word	0x20002316
 8000cc0:	2000003c 	.word	0x2000003c
 8000cc4:	20000050 	.word	0x20000050
 8000cc8:	20000054 	.word	0x20000054
 8000ccc:	20000058 	.word	0x20000058
 8000cd0:	20002318 	.word	0x20002318
 8000cd4:	2000231a 	.word	0x2000231a
 8000cd8:	2000231c 	.word	0x2000231c

08000cdc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ce2:	f001 f8bd 	bl	8001e60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ce6:	f000 fa05 	bl	80010f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cea:	f000 fc9d 	bl	8001628 <MX_GPIO_Init>
  MX_DMA_Init();
 8000cee:	f000 fc7d 	bl	80015ec <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000cf2:	f000 fc49 	bl	8001588 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000cf6:	f000 fa65 	bl	80011c4 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000cfa:	f000 fad3 	bl	80012a4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000cfe:	f000 fb53 	bl	80013a8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000d02:	f000 fbc9 	bl	8001498 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(200);
 8000d06:	20c8      	movs	r0, #200	; 0xc8
 8000d08:	f001 f910 	bl	8001f2c <HAL_Delay>
  HAL_UART_Transmit(&huart2, studentNum, 13, 150); //transmit student number
 8000d0c:	2396      	movs	r3, #150	; 0x96
 8000d0e:	220d      	movs	r2, #13
 8000d10:	498d      	ldr	r1, [pc, #564]	; (8000f48 <main+0x26c>)
 8000d12:	488e      	ldr	r0, [pc, #568]	; (8000f4c <main+0x270>)
 8000d14:	f005 fc08 	bl	8006528 <HAL_UART_Transmit>

//  HAL_UART_Receive_IT(&huart2, (uint8_t*)set_or_ret_sys_state, 1); //recv character input
  HAL_UART_Receive_IT(&huart2, (uint8_t*)recvd_char, 1);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	498d      	ldr	r1, [pc, #564]	; (8000f50 <main+0x274>)
 8000d1c:	488b      	ldr	r0, [pc, #556]	; (8000f4c <main+0x270>)
 8000d1e:	f005 fceb 	bl	80066f8 <HAL_UART_Receive_IT>

  //Startup ADC
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, adc_buf_len) ;
 8000d22:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d26:	498b      	ldr	r1, [pc, #556]	; (8000f54 <main+0x278>)
 8000d28:	488b      	ldr	r0, [pc, #556]	; (8000f58 <main+0x27c>)
 8000d2a:	f001 fb31 	bl	8002390 <HAL_ADC_Start_DMA>

  // TIM2_CH1 start PWM
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1) ;
 8000d2e:	2100      	movs	r1, #0
 8000d30:	488a      	ldr	r0, [pc, #552]	; (8000f5c <main+0x280>)
 8000d32:	f004 fbd1 	bl	80054d8 <HAL_TIM_PWM_Start>
  // TIM2_CH4 start PWM - red LED
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) ;
 8000d36:	210c      	movs	r1, #12
 8000d38:	4888      	ldr	r0, [pc, #544]	; (8000f5c <main+0x280>)
 8000d3a:	f004 fbcd 	bl	80054d8 <HAL_TIM_PWM_Start>
  // TIM3_CH4 start PWM - GREEN LED
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000d3e:	210c      	movs	r1, #12
 8000d40:	4887      	ldr	r0, [pc, #540]	; (8000f60 <main+0x284>)
 8000d42:	f004 fbc9 	bl	80054d8 <HAL_TIM_PWM_Start>
  // TIM4_CH1 start PWM - BLUE LED
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1) ;
 8000d46:	2100      	movs	r1, #0
 8000d48:	4886      	ldr	r0, [pc, #536]	; (8000f64 <main+0x288>)
 8000d4a:	f004 fbc5 	bl	80054d8 <HAL_TIM_PWM_Start>

  strobe_ticks  = HAL_GetTick() ;
 8000d4e:	f001 f8e1 	bl	8001f14 <HAL_GetTick>
 8000d52:	4603      	mov	r3, r0
 8000d54:	4a84      	ldr	r2, [pc, #528]	; (8000f68 <main+0x28c>)
 8000d56:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // left button press to update system state (MF -> ME -> MM)
	  system_state_update() ;
 8000d58:	f7ff fe26 	bl	80009a8 <system_state_update>
	  //run adc and capture previous snapshot of ADC value and adc movement processing
	  adc_dma_val_processing();
 8000d5c:	f7ff fd94 	bl	8000888 <adc_dma_val_processing>
	  // Turn LED ON/OFF
	  TURN_LED_ON_OFF() ;
 8000d60:	f7ff feba 	bl	8000ad8 <TURN_LED_ON_OFF>
	  // read UART params
	  convert_UART_state_params_to_Int() ;
 8000d64:	f7ff ff22 	bl	8000bac <convert_UART_state_params_to_Int>

	 // system state
	 if(button_count == 0 || start_up == 1 ){
 8000d68:	4b80      	ldr	r3, [pc, #512]	; (8000f6c <main+0x290>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d003      	beq.n	8000d78 <main+0x9c>
 8000d70:	4b7f      	ldr	r3, [pc, #508]	; (8000f70 <main+0x294>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	2b01      	cmp	r3, #1
 8000d76:	d129      	bne.n	8000dcc <main+0xf0>

		 start_up = 0 ; //for default MF state
 8000d78:	4b7d      	ldr	r3, [pc, #500]	; (8000f70 <main+0x294>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	701a      	strb	r2, [r3, #0]

		 MF_mode_LED() ; // sets the corresponding mode LED
 8000d7e:	f000 fcf7 	bl	8001770 <MF_mode_LED>
		 em_count=0;     // reset the emergency mode count
 8000d82:	4b7c      	ldr	r3, [pc, #496]	; (8000f74 <main+0x298>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	701a      	strb	r2, [r3, #0]
		 em_default = 1; // to re-enter the EM state
 8000d88:	4b7b      	ldr	r3, [pc, #492]	; (8000f78 <main+0x29c>)
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	701a      	strb	r2, [r3, #0]


		 // Middle button press -> LED ON / OFF
		 if(LED_ON == 1){
 8000d8e:	4b7b      	ldr	r3, [pc, #492]	; (8000f7c <main+0x2a0>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d104      	bne.n	8000da0 <main+0xc4>
			 htim2.Instance->CCR1 = 1 ; // LED ON
 8000d96:	4b71      	ldr	r3, [pc, #452]	; (8000f5c <main+0x280>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	635a      	str	r2, [r3, #52]	; 0x34
 8000d9e:	e007      	b.n	8000db0 <main+0xd4>
		 }else if(LED_ON ==0){
 8000da0:	4b76      	ldr	r3, [pc, #472]	; (8000f7c <main+0x2a0>)
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d103      	bne.n	8000db0 <main+0xd4>
			 htim2.Instance->CCR1 = 0 ; //LED OFFS
 8000da8:	4b6c      	ldr	r3, [pc, #432]	; (8000f5c <main+0x280>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2200      	movs	r2, #0
 8000dae:	635a      	str	r2, [r3, #52]	; 0x34
		 }

		 // if LED_ON and SLIDER MOVED -> updated LED intensity
		if(LED_ON == 1 && update_led_via_ADC == 1){
 8000db0:	4b72      	ldr	r3, [pc, #456]	; (8000f7c <main+0x2a0>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d13a      	bne.n	8000e2e <main+0x152>
 8000db8:	4b71      	ldr	r3, [pc, #452]	; (8000f80 <main+0x2a4>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d136      	bne.n	8000e2e <main+0x152>
		  htim2.Instance->CCR1 =  LED_intensity ; // vary the duty cycle of the LED [1:512]
 8000dc0:	4b70      	ldr	r3, [pc, #448]	; (8000f84 <main+0x2a8>)
 8000dc2:	881a      	ldrh	r2, [r3, #0]
 8000dc4:	4b65      	ldr	r3, [pc, #404]	; (8000f5c <main+0x280>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	635a      	str	r2, [r3, #52]	; 0x34
		if(LED_ON == 1 && update_led_via_ADC == 1){
 8000dca:	e030      	b.n	8000e2e <main+0x152>

		}

	 }else if(button_count == 1 ){// right button system state updated
 8000dcc:	4b67      	ldr	r3, [pc, #412]	; (8000f6c <main+0x290>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d102      	bne.n	8000dda <main+0xfe>
		 ME_mode_LED() ; // sets the corresponding modes LED
 8000dd4:	f000 fcea 	bl	80017ac <ME_mode_LED>
 8000dd8:	e02a      	b.n	8000e30 <main+0x154>


	 }else{
		 if(button_count == 2){ // Mood Mode
 8000dda:	4b64      	ldr	r3, [pc, #400]	; (8000f6c <main+0x290>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	2b02      	cmp	r3, #2
 8000de0:	d126      	bne.n	8000e30 <main+0x154>
			 // SET THE NECESSARY STATES
			 em_count=0; // reset the emergency mode state
 8000de2:	4b64      	ldr	r3, [pc, #400]	; (8000f74 <main+0x298>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	701a      	strb	r2, [r3, #0]
			 em_default = 1; // to re-enter EM state
 8000de8:	4b63      	ldr	r3, [pc, #396]	; (8000f78 <main+0x29c>)
 8000dea:	2201      	movs	r2, #1
 8000dec:	701a      	strb	r2, [r3, #0]

			 MM_mode_LED() ; //sets the corresponding modes LED
 8000dee:	f000 fcf5 	bl	80017dc <MM_mode_LED>

			 if(LED_ON == 1){
 8000df2:	4b62      	ldr	r3, [pc, #392]	; (8000f7c <main+0x2a0>)
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d10c      	bne.n	8000e14 <main+0x138>
				 // set to channel intensities to default values
				 // no longer default mode - reset back to default in other states?
				 //red channel
				 htim2.Instance->CCR4 = 128 ;
 8000dfa:	4b58      	ldr	r3, [pc, #352]	; (8000f5c <main+0x280>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	2280      	movs	r2, #128	; 0x80
 8000e00:	641a      	str	r2, [r3, #64]	; 0x40
				 // GREEN channel
				 htim3.Instance->CCR4 = 128 ;
 8000e02:	4b57      	ldr	r3, [pc, #348]	; (8000f60 <main+0x284>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	2280      	movs	r2, #128	; 0x80
 8000e08:	641a      	str	r2, [r3, #64]	; 0x40
				 // BLUE channel
				 htim4.Instance->CCR1 = 128 ;
 8000e0a:	4b56      	ldr	r3, [pc, #344]	; (8000f64 <main+0x288>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	2280      	movs	r2, #128	; 0x80
 8000e10:	635a      	str	r2, [r3, #52]	; 0x34
 8000e12:	e00d      	b.n	8000e30 <main+0x154>


			 }else{
				 // put all channels off
				 //red channel
				 htim2.Instance->CCR4 =  0;
 8000e14:	4b51      	ldr	r3, [pc, #324]	; (8000f5c <main+0x280>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2200      	movs	r2, #0
 8000e1a:	641a      	str	r2, [r3, #64]	; 0x40
				 // GREEN channel
				 htim3.Instance->CCR4 = 0 ;
 8000e1c:	4b50      	ldr	r3, [pc, #320]	; (8000f60 <main+0x284>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	2200      	movs	r2, #0
 8000e22:	641a      	str	r2, [r3, #64]	; 0x40
				 // BLUE channel
				 htim4.Instance->CCR1 = 0 ;
 8000e24:	4b4f      	ldr	r3, [pc, #316]	; (8000f64 <main+0x288>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2200      	movs	r2, #0
 8000e2a:	635a      	str	r2, [r3, #52]	; 0x34
 8000e2c:	e000      	b.n	8000e30 <main+0x154>
		if(LED_ON == 1 && update_led_via_ADC == 1){
 8000e2e:	bf00      	nop

		 }
	 }

	 // right button state update
	 right_button_state_update() ;
 8000e30:	f7ff fe1c 	bl	8000a6c <right_button_state_update>
	 //EMERGENCY MODES
	  if(button_count ==1 ){
 8000e34:	4b4d      	ldr	r3, [pc, #308]	; (8000f6c <main+0x290>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	2b01      	cmp	r3, #1
 8000e3a:	d18d      	bne.n	8000d58 <main+0x7c>

		 if(em_count == 0 || em_default ==1){ //strobe wit default intensity
 8000e3c:	4b4d      	ldr	r3, [pc, #308]	; (8000f74 <main+0x298>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d003      	beq.n	8000e4c <main+0x170>
 8000e44:	4b4c      	ldr	r3, [pc, #304]	; (8000f78 <main+0x29c>)
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d112      	bne.n	8000e72 <main+0x196>
			 em_default = 0 ; //default state reached
 8000e4c:	4b4a      	ldr	r3, [pc, #296]	; (8000f78 <main+0x29c>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	701a      	strb	r2, [r3, #0]
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000e52:	2200      	movs	r2, #0
 8000e54:	2120      	movs	r1, #32
 8000e56:	484c      	ldr	r0, [pc, #304]	; (8000f88 <main+0x2ac>)
 8000e58:	f002 fda2 	bl	80039a0 <HAL_GPIO_WritePin>


			 if(LED_ON){ //LED_on =?
 8000e5c:	4b47      	ldr	r3, [pc, #284]	; (8000f7c <main+0x2a0>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	f000 812d 	beq.w	80010c0 <main+0x3e4>
				 // strobe LED with provided on time
				 EM_mode_Strobe(strobe_delay) ;
 8000e66:	4b49      	ldr	r3, [pc, #292]	; (8000f8c <main+0x2b0>)
 8000e68:	881b      	ldrh	r3, [r3, #0]
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f7ff fe50 	bl	8000b10 <EM_mode_Strobe>
			 if(LED_ON){ //LED_on =?
 8000e70:	e126      	b.n	80010c0 <main+0x3e4>
			 }
		 }
		 else if(em_count ==1){ // SOS MOSRE
 8000e72:	4b40      	ldr	r3, [pc, #256]	; (8000f74 <main+0x298>)
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	f040 8118 	bne.w	80010ac <main+0x3d0>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	2120      	movs	r1, #32
 8000e80:	4841      	ldr	r0, [pc, #260]	; (8000f88 <main+0x2ac>)
 8000e82:	f002 fd8d 	bl	80039a0 <HAL_GPIO_WritePin>

			 for(int i = 0; SOS[i] !='\0' ; i++){
 8000e86:	2300      	movs	r3, #0
 8000e88:	607b      	str	r3, [r7, #4]
 8000e8a:	e107      	b.n	800109c <main+0x3c0>

				 if(SOS[i] == '.' && DOT == 1){
 8000e8c:	4a40      	ldr	r2, [pc, #256]	; (8000f90 <main+0x2b4>)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4413      	add	r3, r2
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	2b2e      	cmp	r3, #46	; 0x2e
 8000e96:	d12a      	bne.n	8000eee <main+0x212>
 8000e98:	4b3e      	ldr	r3, [pc, #248]	; (8000f94 <main+0x2b8>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	2b01      	cmp	r3, #1
 8000e9e:	d126      	bne.n	8000eee <main+0x212>

					 htim2.Instance->CCR1 = 512 ;
 8000ea0:	4b2e      	ldr	r3, [pc, #184]	; (8000f5c <main+0x280>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ea8:	635a      	str	r2, [r3, #52]	; 0x34
					 timePassed = HAL_GetTick() - morse_current_time ;
 8000eaa:	f001 f833 	bl	8001f14 <HAL_GetTick>
 8000eae:	4602      	mov	r2, r0
 8000eb0:	4b39      	ldr	r3, [pc, #228]	; (8000f98 <main+0x2bc>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	4a39      	ldr	r2, [pc, #228]	; (8000f9c <main+0x2c0>)
 8000eb8:	6013      	str	r3, [r2, #0]
					 if(HAL_GetTick() - morse_current_time >= time_unit ){
 8000eba:	f001 f82b 	bl	8001f14 <HAL_GetTick>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	4b35      	ldr	r3, [pc, #212]	; (8000f98 <main+0x2bc>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	4a36      	ldr	r2, [pc, #216]	; (8000fa0 <main+0x2c4>)
 8000ec8:	8812      	ldrh	r2, [r2, #0]
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	f0c0 80d5 	bcc.w	800107a <main+0x39e>
						 morse_current_time = HAL_GetTick() ;
 8000ed0:	f001 f820 	bl	8001f14 <HAL_GetTick>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	4a30      	ldr	r2, [pc, #192]	; (8000f98 <main+0x2bc>)
 8000ed8:	6013      	str	r3, [r2, #0]

						 DOT=0;
 8000eda:	4b2e      	ldr	r3, [pc, #184]	; (8000f94 <main+0x2b8>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	701a      	strb	r2, [r3, #0]
						 DASH =0 ;
 8000ee0:	4b30      	ldr	r3, [pc, #192]	; (8000fa4 <main+0x2c8>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	701a      	strb	r2, [r3, #0]
						 space_in_letter = 1 ;
 8000ee6:	4b30      	ldr	r3, [pc, #192]	; (8000fa8 <main+0x2cc>)
 8000ee8:	2201      	movs	r2, #1
 8000eea:	701a      	strb	r2, [r3, #0]
					 if(HAL_GetTick() - morse_current_time >= time_unit ){
 8000eec:	e0c5      	b.n	800107a <main+0x39e>

					 }
				 }
				 else if(SOS[i] =='-'  && DASH == 1){
 8000eee:	4a28      	ldr	r2, [pc, #160]	; (8000f90 <main+0x2b4>)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	4413      	add	r3, r2
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	2b2d      	cmp	r3, #45	; 0x2d
 8000ef8:	d158      	bne.n	8000fac <main+0x2d0>
 8000efa:	4b2a      	ldr	r3, [pc, #168]	; (8000fa4 <main+0x2c8>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	2b01      	cmp	r3, #1
 8000f00:	d154      	bne.n	8000fac <main+0x2d0>

					 htim2.Instance->CCR1 = 512 ;
 8000f02:	4b16      	ldr	r3, [pc, #88]	; (8000f5c <main+0x280>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f0a:	635a      	str	r2, [r3, #52]	; 0x34
					 if(HAL_GetTick() - morse_current_time >= 3*time_unit  ){
 8000f0c:	f001 f802 	bl	8001f14 <HAL_GetTick>
 8000f10:	4602      	mov	r2, r0
 8000f12:	4b21      	ldr	r3, [pc, #132]	; (8000f98 <main+0x2bc>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	1ad2      	subs	r2, r2, r3
 8000f18:	4b21      	ldr	r3, [pc, #132]	; (8000fa0 <main+0x2c4>)
 8000f1a:	881b      	ldrh	r3, [r3, #0]
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	460b      	mov	r3, r1
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	440b      	add	r3, r1
 8000f24:	429a      	cmp	r2, r3
 8000f26:	f0c0 80a8 	bcc.w	800107a <main+0x39e>
						 morse_current_time = HAL_GetTick() ;
 8000f2a:	f000 fff3 	bl	8001f14 <HAL_GetTick>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	4a19      	ldr	r2, [pc, #100]	; (8000f98 <main+0x2bc>)
 8000f32:	6013      	str	r3, [r2, #0]

						 DOT =  0 ;
 8000f34:	4b17      	ldr	r3, [pc, #92]	; (8000f94 <main+0x2b8>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	701a      	strb	r2, [r3, #0]
						 DASH = 0 ;
 8000f3a:	4b1a      	ldr	r3, [pc, #104]	; (8000fa4 <main+0x2c8>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	701a      	strb	r2, [r3, #0]
						 space_in_letter = 1 ;
 8000f40:	4b19      	ldr	r3, [pc, #100]	; (8000fa8 <main+0x2cc>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	701a      	strb	r2, [r3, #0]
					 if(HAL_GetTick() - morse_current_time >= 3*time_unit  ){
 8000f46:	e098      	b.n	800107a <main+0x39e>
 8000f48:	2000002c 	.word	0x2000002c
 8000f4c:	20000260 	.word	0x20000260
 8000f50:	20002314 	.word	0x20002314
 8000f54:	200002f0 	.word	0x200002f0
 8000f58:	200000e8 	.word	0x200000e8
 8000f5c:	2000017c 	.word	0x2000017c
 8000f60:	200001c8 	.word	0x200001c8
 8000f64:	20000214 	.word	0x20000214
 8000f68:	20002300 	.word	0x20002300
 8000f6c:	200002e8 	.word	0x200002e8
 8000f70:	20000000 	.word	0x20000000
 8000f74:	200002ec 	.word	0x200002ec
 8000f78:	20000001 	.word	0x20000001
 8000f7c:	200022ff 	.word	0x200022ff
 8000f80:	200022fe 	.word	0x200022fe
 8000f84:	20000010 	.word	0x20000010
 8000f88:	48000400 	.word	0x48000400
 8000f8c:	20000012 	.word	0x20000012
 8000f90:	20000018 	.word	0x20000018
 8000f94:	20000016 	.word	0x20000016
 8000f98:	2000230c 	.word	0x2000230c
 8000f9c:	20002308 	.word	0x20002308
 8000fa0:	20000014 	.word	0x20000014
 8000fa4:	20000017 	.word	0x20000017
 8000fa8:	20002310 	.word	0x20002310

					 }
				 }
				 else if(SOS[i]== ' '   && space_in_letter ==1){
 8000fac:	4a45      	ldr	r2, [pc, #276]	; (80010c4 <main+0x3e8>)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	2b20      	cmp	r3, #32
 8000fb6:	d141      	bne.n	800103c <main+0x360>
 8000fb8:	4b43      	ldr	r3, [pc, #268]	; (80010c8 <main+0x3ec>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d13d      	bne.n	800103c <main+0x360>

					 htim2.Instance->CCR1 = 0 ;
 8000fc0:	4b42      	ldr	r3, [pc, #264]	; (80010cc <main+0x3f0>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	635a      	str	r2, [r3, #52]	; 0x34

					 if(HAL_GetTick() - morse_current_time >= time_unit ){
 8000fc8:	f000 ffa4 	bl	8001f14 <HAL_GetTick>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	4b40      	ldr	r3, [pc, #256]	; (80010d0 <main+0x3f4>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	1ad3      	subs	r3, r2, r3
 8000fd4:	4a3f      	ldr	r2, [pc, #252]	; (80010d4 <main+0x3f8>)
 8000fd6:	8812      	ldrh	r2, [r2, #0]
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d34d      	bcc.n	8001078 <main+0x39c>
						 morse_current_time = HAL_GetTick() ;
 8000fdc:	f000 ff9a 	bl	8001f14 <HAL_GetTick>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	4a3b      	ldr	r2, [pc, #236]	; (80010d0 <main+0x3f4>)
 8000fe4:	6013      	str	r3, [r2, #0]
						 space_in_letter = 0 ;
 8000fe6:	4b38      	ldr	r3, [pc, #224]	; (80010c8 <main+0x3ec>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	701a      	strb	r2, [r3, #0]

						 //NEXT CHARACTER CHECK
						 next_char_check = i ;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	b2da      	uxtb	r2, r3
 8000ff0:	4b39      	ldr	r3, [pc, #228]	; (80010d8 <main+0x3fc>)
 8000ff2:	701a      	strb	r2, [r3, #0]
						 next_char_check++ ;
 8000ff4:	4b38      	ldr	r3, [pc, #224]	; (80010d8 <main+0x3fc>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	4b36      	ldr	r3, [pc, #216]	; (80010d8 <main+0x3fc>)
 8000ffe:	701a      	strb	r2, [r3, #0]
						 if(SOS[next_char_check] == '.' && DOT == 0 ){
 8001000:	4b35      	ldr	r3, [pc, #212]	; (80010d8 <main+0x3fc>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	461a      	mov	r2, r3
 8001006:	4b2f      	ldr	r3, [pc, #188]	; (80010c4 <main+0x3e8>)
 8001008:	5c9b      	ldrb	r3, [r3, r2]
 800100a:	2b2e      	cmp	r3, #46	; 0x2e
 800100c:	d107      	bne.n	800101e <main+0x342>
 800100e:	4b33      	ldr	r3, [pc, #204]	; (80010dc <main+0x400>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d103      	bne.n	800101e <main+0x342>
							 DOT= 1 ;
 8001016:	4b31      	ldr	r3, [pc, #196]	; (80010dc <main+0x400>)
 8001018:	2201      	movs	r2, #1
 800101a:	701a      	strb	r2, [r3, #0]
					 if(HAL_GetTick() - morse_current_time >= time_unit ){
 800101c:	e02c      	b.n	8001078 <main+0x39c>
						 }else if(SOS[next_char_check] == '-' && DASH == 0){
 800101e:	4b2e      	ldr	r3, [pc, #184]	; (80010d8 <main+0x3fc>)
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	461a      	mov	r2, r3
 8001024:	4b27      	ldr	r3, [pc, #156]	; (80010c4 <main+0x3e8>)
 8001026:	5c9b      	ldrb	r3, [r3, r2]
 8001028:	2b2d      	cmp	r3, #45	; 0x2d
 800102a:	d125      	bne.n	8001078 <main+0x39c>
 800102c:	4b2c      	ldr	r3, [pc, #176]	; (80010e0 <main+0x404>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d121      	bne.n	8001078 <main+0x39c>
							 DASH =1;
 8001034:	4b2a      	ldr	r3, [pc, #168]	; (80010e0 <main+0x404>)
 8001036:	2201      	movs	r2, #1
 8001038:	701a      	strb	r2, [r3, #0]
					 if(HAL_GetTick() - morse_current_time >= time_unit ){
 800103a:	e01d      	b.n	8001078 <main+0x39c>

					 }

				 }
				 else{
					 if(SOS[i]== '\0'){
 800103c:	4a21      	ldr	r2, [pc, #132]	; (80010c4 <main+0x3e8>)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4413      	add	r3, r2
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d118      	bne.n	800107a <main+0x39e>

						 htim2.Instance->CCR1 = 0 ;
 8001048:	4b20      	ldr	r3, [pc, #128]	; (80010cc <main+0x3f0>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2200      	movs	r2, #0
 800104e:	635a      	str	r2, [r3, #52]	; 0x34
						 if(HAL_GetTick() - morse_current_time >= 3*time_unit){
 8001050:	f000 ff60 	bl	8001f14 <HAL_GetTick>
 8001054:	4602      	mov	r2, r0
 8001056:	4b1e      	ldr	r3, [pc, #120]	; (80010d0 <main+0x3f4>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	1ad2      	subs	r2, r2, r3
 800105c:	4b1d      	ldr	r3, [pc, #116]	; (80010d4 <main+0x3f8>)
 800105e:	881b      	ldrh	r3, [r3, #0]
 8001060:	4619      	mov	r1, r3
 8001062:	460b      	mov	r3, r1
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	440b      	add	r3, r1
 8001068:	429a      	cmp	r2, r3
 800106a:	d306      	bcc.n	800107a <main+0x39e>
							morse_current_time = HAL_GetTick() ;
 800106c:	f000 ff52 	bl	8001f14 <HAL_GetTick>
 8001070:	4603      	mov	r3, r0
 8001072:	4a17      	ldr	r2, [pc, #92]	; (80010d0 <main+0x3f4>)
 8001074:	6013      	str	r3, [r2, #0]
 8001076:	e000      	b.n	800107a <main+0x39e>
					 if(HAL_GetTick() - morse_current_time >= time_unit ){
 8001078:	bf00      	nop

						 }
					 }
				 }
				 if(next_char_checked == 1){
 800107a:	4b1a      	ldr	r3, [pc, #104]	; (80010e4 <main+0x408>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b01      	cmp	r3, #1
 8001080:	d109      	bne.n	8001096 <main+0x3ba>
					 character = SOS[i++] ;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	1c5a      	adds	r2, r3, #1
 8001086:	607a      	str	r2, [r7, #4]
 8001088:	4a0e      	ldr	r2, [pc, #56]	; (80010c4 <main+0x3e8>)
 800108a:	5cd2      	ldrb	r2, [r2, r3]
 800108c:	4b16      	ldr	r3, [pc, #88]	; (80010e8 <main+0x40c>)
 800108e:	701a      	strb	r2, [r3, #0]
					 next_char_checked = 0;
 8001090:	4b14      	ldr	r3, [pc, #80]	; (80010e4 <main+0x408>)
 8001092:	2200      	movs	r2, #0
 8001094:	701a      	strb	r2, [r3, #0]
			 for(int i = 0; SOS[i] !='\0' ; i++){
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	3301      	adds	r3, #1
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	4a09      	ldr	r2, [pc, #36]	; (80010c4 <main+0x3e8>)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4413      	add	r3, r2
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	f47f aef1 	bne.w	8000e8c <main+0x1b0>
 80010aa:	e655      	b.n	8000d58 <main+0x7c>
				 }
			 }
		 }
		 else{
			 if(em_count == 2){ // CUSTOM MORSE
 80010ac:	4b0f      	ldr	r3, [pc, #60]	; (80010ec <main+0x410>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b02      	cmp	r3, #2
 80010b2:	f47f ae51 	bne.w	8000d58 <main+0x7c>
				 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80010b6:	2201      	movs	r2, #1
 80010b8:	2120      	movs	r1, #32
 80010ba:	480d      	ldr	r0, [pc, #52]	; (80010f0 <main+0x414>)
 80010bc:	f002 fc70 	bl	80039a0 <HAL_GPIO_WritePin>
	  system_state_update() ;
 80010c0:	e64a      	b.n	8000d58 <main+0x7c>
 80010c2:	bf00      	nop
 80010c4:	20000018 	.word	0x20000018
 80010c8:	20002310 	.word	0x20002310
 80010cc:	2000017c 	.word	0x2000017c
 80010d0:	2000230c 	.word	0x2000230c
 80010d4:	20000014 	.word	0x20000014
 80010d8:	20002311 	.word	0x20002311
 80010dc:	20000016 	.word	0x20000016
 80010e0:	20000017 	.word	0x20000017
 80010e4:	20002312 	.word	0x20002312
 80010e8:	20002313 	.word	0x20002313
 80010ec:	200002ec 	.word	0x200002ec
 80010f0:	48000400 	.word	0x48000400

080010f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b0a6      	sub	sp, #152	; 0x98
 80010f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010fa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80010fe:	2228      	movs	r2, #40	; 0x28
 8001100:	2100      	movs	r1, #0
 8001102:	4618      	mov	r0, r3
 8001104:	f006 fdce 	bl	8007ca4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001108:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
 8001116:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001118:	1d3b      	adds	r3, r7, #4
 800111a:	2258      	movs	r2, #88	; 0x58
 800111c:	2100      	movs	r1, #0
 800111e:	4618      	mov	r0, r3
 8001120:	f006 fdc0 	bl	8007ca4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001124:	2302      	movs	r3, #2
 8001126:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001128:	2301      	movs	r3, #1
 800112a:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800112c:	2310      	movs	r3, #16
 800112e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001132:	2302      	movs	r3, #2
 8001134:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001138:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800113c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001140:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001144:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001148:	2300      	movs	r3, #0
 800114a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800114e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001152:	4618      	mov	r0, r3
 8001154:	f002 fc60 	bl	8003a18 <HAL_RCC_OscConfig>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800115e:	f000 fb6b 	bl	8001838 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001162:	230f      	movs	r3, #15
 8001164:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001166:	2302      	movs	r3, #2
 8001168:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800116a:	2300      	movs	r3, #0
 800116c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800116e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001172:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001174:	2300      	movs	r3, #0
 8001176:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001178:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800117c:	2102      	movs	r1, #2
 800117e:	4618      	mov	r0, r3
 8001180:	f003 fc9e 	bl	8004ac0 <HAL_RCC_ClockConfig>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800118a:	f000 fb55 	bl	8001838 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 800118e:	4b0c      	ldr	r3, [pc, #48]	; (80011c0 <SystemClock_Config+0xcc>)
 8001190:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM2|RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001192:	2300      	movs	r3, #0
 8001194:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001196:	f44f 7380 	mov.w	r3, #256	; 0x100
 800119a:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 800119c:	2300      	movs	r3, #0
 800119e:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 80011a0:	2300      	movs	r3, #0
 80011a2:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011a4:	1d3b      	adds	r3, r7, #4
 80011a6:	4618      	mov	r0, r3
 80011a8:	f003 fec0 	bl	8004f2c <HAL_RCCEx_PeriphCLKConfig>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80011b2:	f000 fb41 	bl	8001838 <Error_Handler>
  }
}
 80011b6:	bf00      	nop
 80011b8:	3798      	adds	r7, #152	; 0x98
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	00300082 	.word	0x00300082

080011c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08a      	sub	sp, #40	; 0x28
 80011c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80011ca:	f107 031c 	add.w	r3, r7, #28
 80011ce:	2200      	movs	r2, #0
 80011d0:	601a      	str	r2, [r3, #0]
 80011d2:	605a      	str	r2, [r3, #4]
 80011d4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80011d6:	1d3b      	adds	r3, r7, #4
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]
 80011e2:	611a      	str	r2, [r3, #16]
 80011e4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011e6:	4b2e      	ldr	r3, [pc, #184]	; (80012a0 <MX_ADC1_Init+0xdc>)
 80011e8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80011ec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80011ee:	4b2c      	ldr	r3, [pc, #176]	; (80012a0 <MX_ADC1_Init+0xdc>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011f4:	4b2a      	ldr	r3, [pc, #168]	; (80012a0 <MX_ADC1_Init+0xdc>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011fa:	4b29      	ldr	r3, [pc, #164]	; (80012a0 <MX_ADC1_Init+0xdc>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001200:	4b27      	ldr	r3, [pc, #156]	; (80012a0 <MX_ADC1_Init+0xdc>)
 8001202:	2201      	movs	r2, #1
 8001204:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001206:	4b26      	ldr	r3, [pc, #152]	; (80012a0 <MX_ADC1_Init+0xdc>)
 8001208:	2200      	movs	r2, #0
 800120a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800120e:	4b24      	ldr	r3, [pc, #144]	; (80012a0 <MX_ADC1_Init+0xdc>)
 8001210:	2200      	movs	r2, #0
 8001212:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001214:	4b22      	ldr	r3, [pc, #136]	; (80012a0 <MX_ADC1_Init+0xdc>)
 8001216:	2201      	movs	r2, #1
 8001218:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800121a:	4b21      	ldr	r3, [pc, #132]	; (80012a0 <MX_ADC1_Init+0xdc>)
 800121c:	2200      	movs	r2, #0
 800121e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001220:	4b1f      	ldr	r3, [pc, #124]	; (80012a0 <MX_ADC1_Init+0xdc>)
 8001222:	2201      	movs	r2, #1
 8001224:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001226:	4b1e      	ldr	r3, [pc, #120]	; (80012a0 <MX_ADC1_Init+0xdc>)
 8001228:	2201      	movs	r2, #1
 800122a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800122e:	4b1c      	ldr	r3, [pc, #112]	; (80012a0 <MX_ADC1_Init+0xdc>)
 8001230:	2204      	movs	r2, #4
 8001232:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001234:	4b1a      	ldr	r3, [pc, #104]	; (80012a0 <MX_ADC1_Init+0xdc>)
 8001236:	2200      	movs	r2, #0
 8001238:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800123a:	4b19      	ldr	r3, [pc, #100]	; (80012a0 <MX_ADC1_Init+0xdc>)
 800123c:	2200      	movs	r2, #0
 800123e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001240:	4817      	ldr	r0, [pc, #92]	; (80012a0 <MX_ADC1_Init+0xdc>)
 8001242:	f000 feab 	bl	8001f9c <HAL_ADC_Init>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 800124c:	f000 faf4 	bl	8001838 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001250:	2300      	movs	r3, #0
 8001252:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001254:	f107 031c 	add.w	r3, r7, #28
 8001258:	4619      	mov	r1, r3
 800125a:	4811      	ldr	r0, [pc, #68]	; (80012a0 <MX_ADC1_Init+0xdc>)
 800125c:	f001 fca0 	bl	8002ba0 <HAL_ADCEx_MultiModeConfigChannel>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001266:	f000 fae7 	bl	8001838 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800126a:	2301      	movs	r3, #1
 800126c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800126e:	2301      	movs	r3, #1
 8001270:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001272:	2300      	movs	r3, #0
 8001274:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001276:	2300      	movs	r3, #0
 8001278:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800127a:	2300      	movs	r3, #0
 800127c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800127e:	2300      	movs	r3, #0
 8001280:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001282:	1d3b      	adds	r3, r7, #4
 8001284:	4619      	mov	r1, r3
 8001286:	4806      	ldr	r0, [pc, #24]	; (80012a0 <MX_ADC1_Init+0xdc>)
 8001288:	f001 f99e 	bl	80025c8 <HAL_ADC_ConfigChannel>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8001292:	f000 fad1 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001296:	bf00      	nop
 8001298:	3728      	adds	r7, #40	; 0x28
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	200000e8 	.word	0x200000e8

080012a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b08e      	sub	sp, #56	; 0x38
 80012a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	605a      	str	r2, [r3, #4]
 80012b4:	609a      	str	r2, [r3, #8]
 80012b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012b8:	f107 031c 	add.w	r3, r7, #28
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	605a      	str	r2, [r3, #4]
 80012c2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012c4:	463b      	mov	r3, r7
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	605a      	str	r2, [r3, #4]
 80012cc:	609a      	str	r2, [r3, #8]
 80012ce:	60da      	str	r2, [r3, #12]
 80012d0:	611a      	str	r2, [r3, #16]
 80012d2:	615a      	str	r2, [r3, #20]
 80012d4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012d6:	4b33      	ldr	r3, [pc, #204]	; (80013a4 <MX_TIM2_Init+0x100>)
 80012d8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012dc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 36;
 80012de:	4b31      	ldr	r3, [pc, #196]	; (80013a4 <MX_TIM2_Init+0x100>)
 80012e0:	2224      	movs	r2, #36	; 0x24
 80012e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012e4:	4b2f      	ldr	r3, [pc, #188]	; (80013a4 <MX_TIM2_Init+0x100>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 512;
 80012ea:	4b2e      	ldr	r3, [pc, #184]	; (80013a4 <MX_TIM2_Init+0x100>)
 80012ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012f0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012f2:	4b2c      	ldr	r3, [pc, #176]	; (80013a4 <MX_TIM2_Init+0x100>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012f8:	4b2a      	ldr	r3, [pc, #168]	; (80013a4 <MX_TIM2_Init+0x100>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012fe:	4829      	ldr	r0, [pc, #164]	; (80013a4 <MX_TIM2_Init+0x100>)
 8001300:	f004 f832 	bl	8005368 <HAL_TIM_Base_Init>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800130a:	f000 fa95 	bl	8001838 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800130e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001312:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001314:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001318:	4619      	mov	r1, r3
 800131a:	4822      	ldr	r0, [pc, #136]	; (80013a4 <MX_TIM2_Init+0x100>)
 800131c:	f004 fafc 	bl	8005918 <HAL_TIM_ConfigClockSource>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001326:	f000 fa87 	bl	8001838 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800132a:	481e      	ldr	r0, [pc, #120]	; (80013a4 <MX_TIM2_Init+0x100>)
 800132c:	f004 f873 	bl	8005416 <HAL_TIM_PWM_Init>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001336:	f000 fa7f 	bl	8001838 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800133a:	2300      	movs	r3, #0
 800133c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800133e:	2300      	movs	r3, #0
 8001340:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001342:	f107 031c 	add.w	r3, r7, #28
 8001346:	4619      	mov	r1, r3
 8001348:	4816      	ldr	r0, [pc, #88]	; (80013a4 <MX_TIM2_Init+0x100>)
 800134a:	f005 f813 	bl	8006374 <HAL_TIMEx_MasterConfigSynchronization>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001354:	f000 fa70 	bl	8001838 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001358:	2360      	movs	r3, #96	; 0x60
 800135a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001360:	2300      	movs	r3, #0
 8001362:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001364:	2300      	movs	r3, #0
 8001366:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001368:	463b      	mov	r3, r7
 800136a:	2200      	movs	r2, #0
 800136c:	4619      	mov	r1, r3
 800136e:	480d      	ldr	r0, [pc, #52]	; (80013a4 <MX_TIM2_Init+0x100>)
 8001370:	f004 f9be 	bl	80056f0 <HAL_TIM_PWM_ConfigChannel>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800137a:	f000 fa5d 	bl	8001838 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800137e:	463b      	mov	r3, r7
 8001380:	220c      	movs	r2, #12
 8001382:	4619      	mov	r1, r3
 8001384:	4807      	ldr	r0, [pc, #28]	; (80013a4 <MX_TIM2_Init+0x100>)
 8001386:	f004 f9b3 	bl	80056f0 <HAL_TIM_PWM_ConfigChannel>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8001390:	f000 fa52 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001394:	4803      	ldr	r0, [pc, #12]	; (80013a4 <MX_TIM2_Init+0x100>)
 8001396:	f000 fb27 	bl	80019e8 <HAL_TIM_MspPostInit>

}
 800139a:	bf00      	nop
 800139c:	3738      	adds	r7, #56	; 0x38
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	2000017c 	.word	0x2000017c

080013a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08e      	sub	sp, #56	; 0x38
 80013ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013bc:	f107 031c 	add.w	r3, r7, #28
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013c8:	463b      	mov	r3, r7
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]
 80013d0:	609a      	str	r2, [r3, #8]
 80013d2:	60da      	str	r2, [r3, #12]
 80013d4:	611a      	str	r2, [r3, #16]
 80013d6:	615a      	str	r2, [r3, #20]
 80013d8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013da:	4b2d      	ldr	r3, [pc, #180]	; (8001490 <MX_TIM3_Init+0xe8>)
 80013dc:	4a2d      	ldr	r2, [pc, #180]	; (8001494 <MX_TIM3_Init+0xec>)
 80013de:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 36;
 80013e0:	4b2b      	ldr	r3, [pc, #172]	; (8001490 <MX_TIM3_Init+0xe8>)
 80013e2:	2224      	movs	r2, #36	; 0x24
 80013e4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e6:	4b2a      	ldr	r3, [pc, #168]	; (8001490 <MX_TIM3_Init+0xe8>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 512;
 80013ec:	4b28      	ldr	r3, [pc, #160]	; (8001490 <MX_TIM3_Init+0xe8>)
 80013ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013f2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f4:	4b26      	ldr	r3, [pc, #152]	; (8001490 <MX_TIM3_Init+0xe8>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013fa:	4b25      	ldr	r3, [pc, #148]	; (8001490 <MX_TIM3_Init+0xe8>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001400:	4823      	ldr	r0, [pc, #140]	; (8001490 <MX_TIM3_Init+0xe8>)
 8001402:	f003 ffb1 	bl	8005368 <HAL_TIM_Base_Init>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800140c:	f000 fa14 	bl	8001838 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001410:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001414:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001416:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800141a:	4619      	mov	r1, r3
 800141c:	481c      	ldr	r0, [pc, #112]	; (8001490 <MX_TIM3_Init+0xe8>)
 800141e:	f004 fa7b 	bl	8005918 <HAL_TIM_ConfigClockSource>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001428:	f000 fa06 	bl	8001838 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800142c:	4818      	ldr	r0, [pc, #96]	; (8001490 <MX_TIM3_Init+0xe8>)
 800142e:	f003 fff2 	bl	8005416 <HAL_TIM_PWM_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001438:	f000 f9fe 	bl	8001838 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800143c:	2300      	movs	r3, #0
 800143e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001440:	2300      	movs	r3, #0
 8001442:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001444:	f107 031c 	add.w	r3, r7, #28
 8001448:	4619      	mov	r1, r3
 800144a:	4811      	ldr	r0, [pc, #68]	; (8001490 <MX_TIM3_Init+0xe8>)
 800144c:	f004 ff92 	bl	8006374 <HAL_TIMEx_MasterConfigSynchronization>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001456:	f000 f9ef 	bl	8001838 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800145a:	2360      	movs	r3, #96	; 0x60
 800145c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800145e:	2300      	movs	r3, #0
 8001460:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001462:	2300      	movs	r3, #0
 8001464:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001466:	2300      	movs	r3, #0
 8001468:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800146a:	463b      	mov	r3, r7
 800146c:	220c      	movs	r2, #12
 800146e:	4619      	mov	r1, r3
 8001470:	4807      	ldr	r0, [pc, #28]	; (8001490 <MX_TIM3_Init+0xe8>)
 8001472:	f004 f93d 	bl	80056f0 <HAL_TIM_PWM_ConfigChannel>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 800147c:	f000 f9dc 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001480:	4803      	ldr	r0, [pc, #12]	; (8001490 <MX_TIM3_Init+0xe8>)
 8001482:	f000 fab1 	bl	80019e8 <HAL_TIM_MspPostInit>

}
 8001486:	bf00      	nop
 8001488:	3738      	adds	r7, #56	; 0x38
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	200001c8 	.word	0x200001c8
 8001494:	40000400 	.word	0x40000400

08001498 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b08e      	sub	sp, #56	; 0x38
 800149c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800149e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
 80014a8:	609a      	str	r2, [r3, #8]
 80014aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014ac:	f107 031c 	add.w	r3, r7, #28
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014b8:	463b      	mov	r3, r7
 80014ba:	2200      	movs	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	605a      	str	r2, [r3, #4]
 80014c0:	609a      	str	r2, [r3, #8]
 80014c2:	60da      	str	r2, [r3, #12]
 80014c4:	611a      	str	r2, [r3, #16]
 80014c6:	615a      	str	r2, [r3, #20]
 80014c8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80014ca:	4b2d      	ldr	r3, [pc, #180]	; (8001580 <MX_TIM4_Init+0xe8>)
 80014cc:	4a2d      	ldr	r2, [pc, #180]	; (8001584 <MX_TIM4_Init+0xec>)
 80014ce:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 36;
 80014d0:	4b2b      	ldr	r3, [pc, #172]	; (8001580 <MX_TIM4_Init+0xe8>)
 80014d2:	2224      	movs	r2, #36	; 0x24
 80014d4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014d6:	4b2a      	ldr	r3, [pc, #168]	; (8001580 <MX_TIM4_Init+0xe8>)
 80014d8:	2200      	movs	r2, #0
 80014da:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80014dc:	4b28      	ldr	r3, [pc, #160]	; (8001580 <MX_TIM4_Init+0xe8>)
 80014de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014e2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014e4:	4b26      	ldr	r3, [pc, #152]	; (8001580 <MX_TIM4_Init+0xe8>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ea:	4b25      	ldr	r3, [pc, #148]	; (8001580 <MX_TIM4_Init+0xe8>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80014f0:	4823      	ldr	r0, [pc, #140]	; (8001580 <MX_TIM4_Init+0xe8>)
 80014f2:	f003 ff39 	bl	8005368 <HAL_TIM_Base_Init>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80014fc:	f000 f99c 	bl	8001838 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001500:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001504:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001506:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800150a:	4619      	mov	r1, r3
 800150c:	481c      	ldr	r0, [pc, #112]	; (8001580 <MX_TIM4_Init+0xe8>)
 800150e:	f004 fa03 	bl	8005918 <HAL_TIM_ConfigClockSource>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001518:	f000 f98e 	bl	8001838 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800151c:	4818      	ldr	r0, [pc, #96]	; (8001580 <MX_TIM4_Init+0xe8>)
 800151e:	f003 ff7a 	bl	8005416 <HAL_TIM_PWM_Init>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001528:	f000 f986 	bl	8001838 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800152c:	2300      	movs	r3, #0
 800152e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001530:	2300      	movs	r3, #0
 8001532:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001534:	f107 031c 	add.w	r3, r7, #28
 8001538:	4619      	mov	r1, r3
 800153a:	4811      	ldr	r0, [pc, #68]	; (8001580 <MX_TIM4_Init+0xe8>)
 800153c:	f004 ff1a 	bl	8006374 <HAL_TIMEx_MasterConfigSynchronization>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001546:	f000 f977 	bl	8001838 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800154a:	2360      	movs	r3, #96	; 0x60
 800154c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800154e:	2300      	movs	r3, #0
 8001550:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001552:	2300      	movs	r3, #0
 8001554:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800155a:	463b      	mov	r3, r7
 800155c:	2200      	movs	r2, #0
 800155e:	4619      	mov	r1, r3
 8001560:	4807      	ldr	r0, [pc, #28]	; (8001580 <MX_TIM4_Init+0xe8>)
 8001562:	f004 f8c5 	bl	80056f0 <HAL_TIM_PWM_ConfigChannel>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 800156c:	f000 f964 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001570:	4803      	ldr	r0, [pc, #12]	; (8001580 <MX_TIM4_Init+0xe8>)
 8001572:	f000 fa39 	bl	80019e8 <HAL_TIM_MspPostInit>

}
 8001576:	bf00      	nop
 8001578:	3738      	adds	r7, #56	; 0x38
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	20000214 	.word	0x20000214
 8001584:	40000800 	.word	0x40000800

08001588 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800158c:	4b15      	ldr	r3, [pc, #84]	; (80015e4 <MX_USART2_UART_Init+0x5c>)
 800158e:	4a16      	ldr	r2, [pc, #88]	; (80015e8 <MX_USART2_UART_Init+0x60>)
 8001590:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 8001592:	4b14      	ldr	r3, [pc, #80]	; (80015e4 <MX_USART2_UART_Init+0x5c>)
 8001594:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001598:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800159a:	4b12      	ldr	r3, [pc, #72]	; (80015e4 <MX_USART2_UART_Init+0x5c>)
 800159c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015a0:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 80015a2:	4b10      	ldr	r3, [pc, #64]	; (80015e4 <MX_USART2_UART_Init+0x5c>)
 80015a4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 80015aa:	4b0e      	ldr	r3, [pc, #56]	; (80015e4 <MX_USART2_UART_Init+0x5c>)
 80015ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015b0:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015b2:	4b0c      	ldr	r3, [pc, #48]	; (80015e4 <MX_USART2_UART_Init+0x5c>)
 80015b4:	220c      	movs	r2, #12
 80015b6:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015b8:	4b0a      	ldr	r3, [pc, #40]	; (80015e4 <MX_USART2_UART_Init+0x5c>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015be:	4b09      	ldr	r3, [pc, #36]	; (80015e4 <MX_USART2_UART_Init+0x5c>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015c4:	4b07      	ldr	r3, [pc, #28]	; (80015e4 <MX_USART2_UART_Init+0x5c>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015ca:	4b06      	ldr	r3, [pc, #24]	; (80015e4 <MX_USART2_UART_Init+0x5c>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015d0:	4804      	ldr	r0, [pc, #16]	; (80015e4 <MX_USART2_UART_Init+0x5c>)
 80015d2:	f004 ff5b 	bl	800648c <HAL_UART_Init>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80015dc:	f000 f92c 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015e0:	bf00      	nop
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	20000260 	.word	0x20000260
 80015e8:	40004400 	.word	0x40004400

080015ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015f2:	4b0c      	ldr	r3, [pc, #48]	; (8001624 <MX_DMA_Init+0x38>)
 80015f4:	695b      	ldr	r3, [r3, #20]
 80015f6:	4a0b      	ldr	r2, [pc, #44]	; (8001624 <MX_DMA_Init+0x38>)
 80015f8:	f043 0301 	orr.w	r3, r3, #1
 80015fc:	6153      	str	r3, [r2, #20]
 80015fe:	4b09      	ldr	r3, [pc, #36]	; (8001624 <MX_DMA_Init+0x38>)
 8001600:	695b      	ldr	r3, [r3, #20]
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	607b      	str	r3, [r7, #4]
 8001608:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800160a:	2200      	movs	r2, #0
 800160c:	2100      	movs	r1, #0
 800160e:	200b      	movs	r0, #11
 8001610:	f001 fdc3 	bl	800319a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001614:	200b      	movs	r0, #11
 8001616:	f001 fddc 	bl	80031d2 <HAL_NVIC_EnableIRQ>

}
 800161a:	bf00      	nop
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40021000 	.word	0x40021000

08001628 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b08a      	sub	sp, #40	; 0x28
 800162c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800162e:	f107 0314 	add.w	r3, r7, #20
 8001632:	2200      	movs	r2, #0
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	605a      	str	r2, [r3, #4]
 8001638:	609a      	str	r2, [r3, #8]
 800163a:	60da      	str	r2, [r3, #12]
 800163c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800163e:	4b49      	ldr	r3, [pc, #292]	; (8001764 <MX_GPIO_Init+0x13c>)
 8001640:	695b      	ldr	r3, [r3, #20]
 8001642:	4a48      	ldr	r2, [pc, #288]	; (8001764 <MX_GPIO_Init+0x13c>)
 8001644:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001648:	6153      	str	r3, [r2, #20]
 800164a:	4b46      	ldr	r3, [pc, #280]	; (8001764 <MX_GPIO_Init+0x13c>)
 800164c:	695b      	ldr	r3, [r3, #20]
 800164e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001652:	613b      	str	r3, [r7, #16]
 8001654:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001656:	4b43      	ldr	r3, [pc, #268]	; (8001764 <MX_GPIO_Init+0x13c>)
 8001658:	695b      	ldr	r3, [r3, #20]
 800165a:	4a42      	ldr	r2, [pc, #264]	; (8001764 <MX_GPIO_Init+0x13c>)
 800165c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001660:	6153      	str	r3, [r2, #20]
 8001662:	4b40      	ldr	r3, [pc, #256]	; (8001764 <MX_GPIO_Init+0x13c>)
 8001664:	695b      	ldr	r3, [r3, #20]
 8001666:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800166e:	4b3d      	ldr	r3, [pc, #244]	; (8001764 <MX_GPIO_Init+0x13c>)
 8001670:	695b      	ldr	r3, [r3, #20]
 8001672:	4a3c      	ldr	r2, [pc, #240]	; (8001764 <MX_GPIO_Init+0x13c>)
 8001674:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001678:	6153      	str	r3, [r2, #20]
 800167a:	4b3a      	ldr	r3, [pc, #232]	; (8001764 <MX_GPIO_Init+0x13c>)
 800167c:	695b      	ldr	r3, [r3, #20]
 800167e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001682:	60bb      	str	r3, [r7, #8]
 8001684:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001686:	4b37      	ldr	r3, [pc, #220]	; (8001764 <MX_GPIO_Init+0x13c>)
 8001688:	695b      	ldr	r3, [r3, #20]
 800168a:	4a36      	ldr	r2, [pc, #216]	; (8001764 <MX_GPIO_Init+0x13c>)
 800168c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001690:	6153      	str	r3, [r2, #20]
 8001692:	4b34      	ldr	r3, [pc, #208]	; (8001764 <MX_GPIO_Init+0x13c>)
 8001694:	695b      	ldr	r3, [r3, #20]
 8001696:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800169a:	607b      	str	r3, [r7, #4]
 800169c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_D3_Pin|LED_D4_Pin|LED_D5_Pin, GPIO_PIN_RESET);
 800169e:	2200      	movs	r2, #0
 80016a0:	f44f 6186 	mov.w	r1, #1072	; 0x430
 80016a4:	4830      	ldr	r0, [pc, #192]	; (8001768 <MX_GPIO_Init+0x140>)
 80016a6:	f002 f97b 	bl	80039a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_D2_GPIO_Port, LED_D2_Pin, GPIO_PIN_RESET);
 80016aa:	2200      	movs	r2, #0
 80016ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016b4:	f002 f974 	bl	80039a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016be:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80016c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c4:	2300      	movs	r3, #0
 80016c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016c8:	f107 0314 	add.w	r3, r7, #20
 80016cc:	4619      	mov	r1, r3
 80016ce:	4827      	ldr	r0, [pc, #156]	; (800176c <MX_GPIO_Init+0x144>)
 80016d0:	f001 ffc4 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016d4:	23c0      	movs	r3, #192	; 0xc0
 80016d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80016d8:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80016dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016de:	2301      	movs	r3, #1
 80016e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e2:	f107 0314 	add.w	r3, r7, #20
 80016e6:	4619      	mov	r1, r3
 80016e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016ec:	f001 ffb6 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_D3_Pin LED_D4_Pin LED_D5_Pin */
  GPIO_InitStruct.Pin = LED_D3_Pin|LED_D4_Pin|LED_D5_Pin;
 80016f0:	f44f 6386 	mov.w	r3, #1072	; 0x430
 80016f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f6:	2301      	movs	r3, #1
 80016f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fa:	2300      	movs	r3, #0
 80016fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fe:	2300      	movs	r3, #0
 8001700:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001702:	f107 0314 	add.w	r3, r7, #20
 8001706:	4619      	mov	r1, r3
 8001708:	4817      	ldr	r0, [pc, #92]	; (8001768 <MX_GPIO_Init+0x140>)
 800170a:	f001 ffa7 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_D2_Pin */
  GPIO_InitStruct.Pin = LED_D2_Pin;
 800170e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001712:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001714:	2301      	movs	r3, #1
 8001716:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	2300      	movs	r3, #0
 800171a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171c:	2300      	movs	r3, #0
 800171e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_D2_GPIO_Port, &GPIO_InitStruct);
 8001720:	f107 0314 	add.w	r3, r7, #20
 8001724:	4619      	mov	r1, r3
 8001726:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800172a:	f001 ff97 	bl	800365c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800172e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001732:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001734:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001738:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800173a:	2301      	movs	r3, #1
 800173c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800173e:	f107 0314 	add.w	r3, r7, #20
 8001742:	4619      	mov	r1, r3
 8001744:	4808      	ldr	r0, [pc, #32]	; (8001768 <MX_GPIO_Init+0x140>)
 8001746:	f001 ff89 	bl	800365c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800174a:	2200      	movs	r2, #0
 800174c:	2100      	movs	r1, #0
 800174e:	2017      	movs	r0, #23
 8001750:	f001 fd23 	bl	800319a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001754:	2017      	movs	r0, #23
 8001756:	f001 fd3c 	bl	80031d2 <HAL_NVIC_EnableIRQ>

}
 800175a:	bf00      	nop
 800175c:	3728      	adds	r7, #40	; 0x28
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40021000 	.word	0x40021000
 8001768:	48000400 	.word	0x48000400
 800176c:	48000800 	.word	0x48000800

08001770 <MF_mode_LED>:

/* USER CODE BEGIN 4 */
// FUNCTIONS
void MF_mode_LED(){
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001774:	2201      	movs	r2, #1
 8001776:	f44f 7180 	mov.w	r1, #256	; 0x100
 800177a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800177e:	f002 f90f 	bl	80039a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001782:	2200      	movs	r2, #0
 8001784:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001788:	4807      	ldr	r0, [pc, #28]	; (80017a8 <MF_mode_LED+0x38>)
 800178a:	f002 f909 	bl	80039a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800178e:	2200      	movs	r2, #0
 8001790:	2110      	movs	r1, #16
 8001792:	4805      	ldr	r0, [pc, #20]	; (80017a8 <MF_mode_LED+0x38>)
 8001794:	f002 f904 	bl	80039a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001798:	2200      	movs	r2, #0
 800179a:	2120      	movs	r1, #32
 800179c:	4802      	ldr	r0, [pc, #8]	; (80017a8 <MF_mode_LED+0x38>)
 800179e:	f002 f8ff 	bl	80039a0 <HAL_GPIO_WritePin>
}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	48000400 	.word	0x48000400

080017ac <ME_mode_LED>:

void ME_mode_LED(){
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80017b0:	2200      	movs	r2, #0
 80017b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ba:	f002 f8f1 	bl	80039a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 80017be:	2201      	movs	r2, #1
 80017c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017c4:	4804      	ldr	r0, [pc, #16]	; (80017d8 <ME_mode_LED+0x2c>)
 80017c6:	f002 f8eb 	bl	80039a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80017ca:	2200      	movs	r2, #0
 80017cc:	2110      	movs	r1, #16
 80017ce:	4802      	ldr	r0, [pc, #8]	; (80017d8 <ME_mode_LED+0x2c>)
 80017d0:	f002 f8e6 	bl	80039a0 <HAL_GPIO_WritePin>
}
 80017d4:	bf00      	nop
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	48000400 	.word	0x48000400

080017dc <MM_mode_LED>:

void MM_mode_LED(){
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80017e0:	2200      	movs	r2, #0
 80017e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ea:	f002 f8d9 	bl	80039a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80017ee:	2200      	movs	r2, #0
 80017f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017f4:	4807      	ldr	r0, [pc, #28]	; (8001814 <MM_mode_LED+0x38>)
 80017f6:	f002 f8d3 	bl	80039a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 80017fa:	2201      	movs	r2, #1
 80017fc:	2110      	movs	r1, #16
 80017fe:	4805      	ldr	r0, [pc, #20]	; (8001814 <MM_mode_LED+0x38>)
 8001800:	f002 f8ce 	bl	80039a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001804:	2200      	movs	r2, #0
 8001806:	2120      	movs	r1, #32
 8001808:	4802      	ldr	r0, [pc, #8]	; (8001814 <MM_mode_LED+0x38>)
 800180a:	f002 f8c9 	bl	80039a0 <HAL_GPIO_WritePin>
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	48000400 	.word	0x48000400

08001818 <HAL_ADC_ConvCpltCallback>:


// adc buffer filled by dma circular sampling
// data should not be processed in the interrupt, it makes rest of the
// progam inaccessible
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
	adc_conv_complete = 1 ;
 8001820:	4b04      	ldr	r3, [pc, #16]	; (8001834 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001822:	2201      	movs	r2, #1
 8001824:	701a      	strb	r2, [r3, #0]

}
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	200022fa 	.word	0x200022fa

08001838 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800183c:	b672      	cpsid	i
}
 800183e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001840:	e7fe      	b.n	8001840 <Error_Handler+0x8>
	...

08001844 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800184a:	4b0f      	ldr	r3, [pc, #60]	; (8001888 <HAL_MspInit+0x44>)
 800184c:	699b      	ldr	r3, [r3, #24]
 800184e:	4a0e      	ldr	r2, [pc, #56]	; (8001888 <HAL_MspInit+0x44>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	6193      	str	r3, [r2, #24]
 8001856:	4b0c      	ldr	r3, [pc, #48]	; (8001888 <HAL_MspInit+0x44>)
 8001858:	699b      	ldr	r3, [r3, #24]
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	607b      	str	r3, [r7, #4]
 8001860:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001862:	4b09      	ldr	r3, [pc, #36]	; (8001888 <HAL_MspInit+0x44>)
 8001864:	69db      	ldr	r3, [r3, #28]
 8001866:	4a08      	ldr	r2, [pc, #32]	; (8001888 <HAL_MspInit+0x44>)
 8001868:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800186c:	61d3      	str	r3, [r2, #28]
 800186e:	4b06      	ldr	r3, [pc, #24]	; (8001888 <HAL_MspInit+0x44>)
 8001870:	69db      	ldr	r3, [r3, #28]
 8001872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001876:	603b      	str	r3, [r7, #0]
 8001878:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800187a:	2007      	movs	r0, #7
 800187c:	f001 fc82 	bl	8003184 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001880:	bf00      	nop
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	40021000 	.word	0x40021000

0800188c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b08a      	sub	sp, #40	; 0x28
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
 80018a2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018ac:	d14c      	bne.n	8001948 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80018ae:	4b28      	ldr	r3, [pc, #160]	; (8001950 <HAL_ADC_MspInit+0xc4>)
 80018b0:	695b      	ldr	r3, [r3, #20]
 80018b2:	4a27      	ldr	r2, [pc, #156]	; (8001950 <HAL_ADC_MspInit+0xc4>)
 80018b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b8:	6153      	str	r3, [r2, #20]
 80018ba:	4b25      	ldr	r3, [pc, #148]	; (8001950 <HAL_ADC_MspInit+0xc4>)
 80018bc:	695b      	ldr	r3, [r3, #20]
 80018be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018c2:	613b      	str	r3, [r7, #16]
 80018c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c6:	4b22      	ldr	r3, [pc, #136]	; (8001950 <HAL_ADC_MspInit+0xc4>)
 80018c8:	695b      	ldr	r3, [r3, #20]
 80018ca:	4a21      	ldr	r2, [pc, #132]	; (8001950 <HAL_ADC_MspInit+0xc4>)
 80018cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018d0:	6153      	str	r3, [r2, #20]
 80018d2:	4b1f      	ldr	r3, [pc, #124]	; (8001950 <HAL_ADC_MspInit+0xc4>)
 80018d4:	695b      	ldr	r3, [r3, #20]
 80018d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018de:	2301      	movs	r3, #1
 80018e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018e2:	2303      	movs	r3, #3
 80018e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e6:	2300      	movs	r3, #0
 80018e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ea:	f107 0314 	add.w	r3, r7, #20
 80018ee:	4619      	mov	r1, r3
 80018f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018f4:	f001 feb2 	bl	800365c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80018f8:	4b16      	ldr	r3, [pc, #88]	; (8001954 <HAL_ADC_MspInit+0xc8>)
 80018fa:	4a17      	ldr	r2, [pc, #92]	; (8001958 <HAL_ADC_MspInit+0xcc>)
 80018fc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018fe:	4b15      	ldr	r3, [pc, #84]	; (8001954 <HAL_ADC_MspInit+0xc8>)
 8001900:	2200      	movs	r2, #0
 8001902:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001904:	4b13      	ldr	r3, [pc, #76]	; (8001954 <HAL_ADC_MspInit+0xc8>)
 8001906:	2200      	movs	r2, #0
 8001908:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800190a:	4b12      	ldr	r3, [pc, #72]	; (8001954 <HAL_ADC_MspInit+0xc8>)
 800190c:	2280      	movs	r2, #128	; 0x80
 800190e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001910:	4b10      	ldr	r3, [pc, #64]	; (8001954 <HAL_ADC_MspInit+0xc8>)
 8001912:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001916:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001918:	4b0e      	ldr	r3, [pc, #56]	; (8001954 <HAL_ADC_MspInit+0xc8>)
 800191a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800191e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001920:	4b0c      	ldr	r3, [pc, #48]	; (8001954 <HAL_ADC_MspInit+0xc8>)
 8001922:	2220      	movs	r2, #32
 8001924:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001926:	4b0b      	ldr	r3, [pc, #44]	; (8001954 <HAL_ADC_MspInit+0xc8>)
 8001928:	2200      	movs	r2, #0
 800192a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800192c:	4809      	ldr	r0, [pc, #36]	; (8001954 <HAL_ADC_MspInit+0xc8>)
 800192e:	f001 fc6a 	bl	8003206 <HAL_DMA_Init>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8001938:	f7ff ff7e 	bl	8001838 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	4a05      	ldr	r2, [pc, #20]	; (8001954 <HAL_ADC_MspInit+0xc8>)
 8001940:	639a      	str	r2, [r3, #56]	; 0x38
 8001942:	4a04      	ldr	r2, [pc, #16]	; (8001954 <HAL_ADC_MspInit+0xc8>)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001948:	bf00      	nop
 800194a:	3728      	adds	r7, #40	; 0x28
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40021000 	.word	0x40021000
 8001954:	20000138 	.word	0x20000138
 8001958:	40020008 	.word	0x40020008

0800195c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800195c:	b480      	push	{r7}
 800195e:	b087      	sub	sp, #28
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800196c:	d10c      	bne.n	8001988 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800196e:	4b1b      	ldr	r3, [pc, #108]	; (80019dc <HAL_TIM_Base_MspInit+0x80>)
 8001970:	69db      	ldr	r3, [r3, #28]
 8001972:	4a1a      	ldr	r2, [pc, #104]	; (80019dc <HAL_TIM_Base_MspInit+0x80>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	61d3      	str	r3, [r2, #28]
 800197a:	4b18      	ldr	r3, [pc, #96]	; (80019dc <HAL_TIM_Base_MspInit+0x80>)
 800197c:	69db      	ldr	r3, [r3, #28]
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	617b      	str	r3, [r7, #20]
 8001984:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001986:	e022      	b.n	80019ce <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM3)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a14      	ldr	r2, [pc, #80]	; (80019e0 <HAL_TIM_Base_MspInit+0x84>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d10c      	bne.n	80019ac <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001992:	4b12      	ldr	r3, [pc, #72]	; (80019dc <HAL_TIM_Base_MspInit+0x80>)
 8001994:	69db      	ldr	r3, [r3, #28]
 8001996:	4a11      	ldr	r2, [pc, #68]	; (80019dc <HAL_TIM_Base_MspInit+0x80>)
 8001998:	f043 0302 	orr.w	r3, r3, #2
 800199c:	61d3      	str	r3, [r2, #28]
 800199e:	4b0f      	ldr	r3, [pc, #60]	; (80019dc <HAL_TIM_Base_MspInit+0x80>)
 80019a0:	69db      	ldr	r3, [r3, #28]
 80019a2:	f003 0302 	and.w	r3, r3, #2
 80019a6:	613b      	str	r3, [r7, #16]
 80019a8:	693b      	ldr	r3, [r7, #16]
}
 80019aa:	e010      	b.n	80019ce <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM4)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a0c      	ldr	r2, [pc, #48]	; (80019e4 <HAL_TIM_Base_MspInit+0x88>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d10b      	bne.n	80019ce <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80019b6:	4b09      	ldr	r3, [pc, #36]	; (80019dc <HAL_TIM_Base_MspInit+0x80>)
 80019b8:	69db      	ldr	r3, [r3, #28]
 80019ba:	4a08      	ldr	r2, [pc, #32]	; (80019dc <HAL_TIM_Base_MspInit+0x80>)
 80019bc:	f043 0304 	orr.w	r3, r3, #4
 80019c0:	61d3      	str	r3, [r2, #28]
 80019c2:	4b06      	ldr	r3, [pc, #24]	; (80019dc <HAL_TIM_Base_MspInit+0x80>)
 80019c4:	69db      	ldr	r3, [r3, #28]
 80019c6:	f003 0304 	and.w	r3, r3, #4
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	68fb      	ldr	r3, [r7, #12]
}
 80019ce:	bf00      	nop
 80019d0:	371c      	adds	r7, #28
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	40021000 	.word	0x40021000
 80019e0:	40000400 	.word	0x40000400
 80019e4:	40000800 	.word	0x40000800

080019e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b08c      	sub	sp, #48	; 0x30
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f0:	f107 031c 	add.w	r3, r7, #28
 80019f4:	2200      	movs	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	605a      	str	r2, [r3, #4]
 80019fa:	609a      	str	r2, [r3, #8]
 80019fc:	60da      	str	r2, [r3, #12]
 80019fe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a08:	d13a      	bne.n	8001a80 <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0a:	4b42      	ldr	r3, [pc, #264]	; (8001b14 <HAL_TIM_MspPostInit+0x12c>)
 8001a0c:	695b      	ldr	r3, [r3, #20]
 8001a0e:	4a41      	ldr	r2, [pc, #260]	; (8001b14 <HAL_TIM_MspPostInit+0x12c>)
 8001a10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a14:	6153      	str	r3, [r2, #20]
 8001a16:	4b3f      	ldr	r3, [pc, #252]	; (8001b14 <HAL_TIM_MspPostInit+0x12c>)
 8001a18:	695b      	ldr	r3, [r3, #20]
 8001a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a1e:	61bb      	str	r3, [r7, #24]
 8001a20:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a22:	4b3c      	ldr	r3, [pc, #240]	; (8001b14 <HAL_TIM_MspPostInit+0x12c>)
 8001a24:	695b      	ldr	r3, [r3, #20]
 8001a26:	4a3b      	ldr	r2, [pc, #236]	; (8001b14 <HAL_TIM_MspPostInit+0x12c>)
 8001a28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a2c:	6153      	str	r3, [r2, #20]
 8001a2e:	4b39      	ldr	r3, [pc, #228]	; (8001b14 <HAL_TIM_MspPostInit+0x12c>)
 8001a30:	695b      	ldr	r3, [r3, #20]
 8001a32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a36:	617b      	str	r3, [r7, #20]
 8001a38:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001a3a:	2320      	movs	r3, #32
 8001a3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3e:	2302      	movs	r3, #2
 8001a40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a46:	2300      	movs	r3, #0
 8001a48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a4e:	f107 031c 	add.w	r3, r7, #28
 8001a52:	4619      	mov	r1, r3
 8001a54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a58:	f001 fe00 	bl	800365c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001a5c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a62:	2302      	movs	r3, #2
 8001a64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a66:	2300      	movs	r3, #0
 8001a68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a72:	f107 031c 	add.w	r3, r7, #28
 8001a76:	4619      	mov	r1, r3
 8001a78:	4827      	ldr	r0, [pc, #156]	; (8001b18 <HAL_TIM_MspPostInit+0x130>)
 8001a7a:	f001 fdef 	bl	800365c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001a7e:	e044      	b.n	8001b0a <HAL_TIM_MspPostInit+0x122>
  else if(htim->Instance==TIM3)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a25      	ldr	r2, [pc, #148]	; (8001b1c <HAL_TIM_MspPostInit+0x134>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d11c      	bne.n	8001ac4 <HAL_TIM_MspPostInit+0xdc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a8a:	4b22      	ldr	r3, [pc, #136]	; (8001b14 <HAL_TIM_MspPostInit+0x12c>)
 8001a8c:	695b      	ldr	r3, [r3, #20]
 8001a8e:	4a21      	ldr	r2, [pc, #132]	; (8001b14 <HAL_TIM_MspPostInit+0x12c>)
 8001a90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a94:	6153      	str	r3, [r2, #20]
 8001a96:	4b1f      	ldr	r3, [pc, #124]	; (8001b14 <HAL_TIM_MspPostInit+0x12c>)
 8001a98:	695b      	ldr	r3, [r3, #20]
 8001a9a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a9e:	613b      	str	r3, [r7, #16]
 8001aa0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ab6:	f107 031c 	add.w	r3, r7, #28
 8001aba:	4619      	mov	r1, r3
 8001abc:	4816      	ldr	r0, [pc, #88]	; (8001b18 <HAL_TIM_MspPostInit+0x130>)
 8001abe:	f001 fdcd 	bl	800365c <HAL_GPIO_Init>
}
 8001ac2:	e022      	b.n	8001b0a <HAL_TIM_MspPostInit+0x122>
  else if(htim->Instance==TIM4)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a15      	ldr	r2, [pc, #84]	; (8001b20 <HAL_TIM_MspPostInit+0x138>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d11d      	bne.n	8001b0a <HAL_TIM_MspPostInit+0x122>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ace:	4b11      	ldr	r3, [pc, #68]	; (8001b14 <HAL_TIM_MspPostInit+0x12c>)
 8001ad0:	695b      	ldr	r3, [r3, #20]
 8001ad2:	4a10      	ldr	r2, [pc, #64]	; (8001b14 <HAL_TIM_MspPostInit+0x12c>)
 8001ad4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ad8:	6153      	str	r3, [r2, #20]
 8001ada:	4b0e      	ldr	r3, [pc, #56]	; (8001b14 <HAL_TIM_MspPostInit+0x12c>)
 8001adc:	695b      	ldr	r3, [r3, #20]
 8001ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001ae6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001aea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aec:	2302      	movs	r3, #2
 8001aee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af0:	2300      	movs	r3, #0
 8001af2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af4:	2300      	movs	r3, #0
 8001af6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8001af8:	230a      	movs	r3, #10
 8001afa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afc:	f107 031c 	add.w	r3, r7, #28
 8001b00:	4619      	mov	r1, r3
 8001b02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b06:	f001 fda9 	bl	800365c <HAL_GPIO_Init>
}
 8001b0a:	bf00      	nop
 8001b0c:	3730      	adds	r7, #48	; 0x30
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40021000 	.word	0x40021000
 8001b18:	48000400 	.word	0x48000400
 8001b1c:	40000400 	.word	0x40000400
 8001b20:	40000800 	.word	0x40000800

08001b24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b08a      	sub	sp, #40	; 0x28
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b2c:	f107 0314 	add.w	r3, r7, #20
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	605a      	str	r2, [r3, #4]
 8001b36:	609a      	str	r2, [r3, #8]
 8001b38:	60da      	str	r2, [r3, #12]
 8001b3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a1b      	ldr	r2, [pc, #108]	; (8001bb0 <HAL_UART_MspInit+0x8c>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d130      	bne.n	8001ba8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b46:	4b1b      	ldr	r3, [pc, #108]	; (8001bb4 <HAL_UART_MspInit+0x90>)
 8001b48:	69db      	ldr	r3, [r3, #28]
 8001b4a:	4a1a      	ldr	r2, [pc, #104]	; (8001bb4 <HAL_UART_MspInit+0x90>)
 8001b4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b50:	61d3      	str	r3, [r2, #28]
 8001b52:	4b18      	ldr	r3, [pc, #96]	; (8001bb4 <HAL_UART_MspInit+0x90>)
 8001b54:	69db      	ldr	r3, [r3, #28]
 8001b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b5a:	613b      	str	r3, [r7, #16]
 8001b5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5e:	4b15      	ldr	r3, [pc, #84]	; (8001bb4 <HAL_UART_MspInit+0x90>)
 8001b60:	695b      	ldr	r3, [r3, #20]
 8001b62:	4a14      	ldr	r2, [pc, #80]	; (8001bb4 <HAL_UART_MspInit+0x90>)
 8001b64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b68:	6153      	str	r3, [r2, #20]
 8001b6a:	4b12      	ldr	r3, [pc, #72]	; (8001bb4 <HAL_UART_MspInit+0x90>)
 8001b6c:	695b      	ldr	r3, [r3, #20]
 8001b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b76:	230c      	movs	r3, #12
 8001b78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b82:	2300      	movs	r3, #0
 8001b84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b86:	2307      	movs	r3, #7
 8001b88:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b8a:	f107 0314 	add.w	r3, r7, #20
 8001b8e:	4619      	mov	r1, r3
 8001b90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b94:	f001 fd62 	bl	800365c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001b98:	2200      	movs	r2, #0
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	2026      	movs	r0, #38	; 0x26
 8001b9e:	f001 fafc 	bl	800319a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ba2:	2026      	movs	r0, #38	; 0x26
 8001ba4:	f001 fb15 	bl	80031d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ba8:	bf00      	nop
 8001baa:	3728      	adds	r7, #40	; 0x28
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	40004400 	.word	0x40004400
 8001bb4:	40021000 	.word	0x40021000

08001bb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bbc:	e7fe      	b.n	8001bbc <NMI_Handler+0x4>

08001bbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bbe:	b480      	push	{r7}
 8001bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bc2:	e7fe      	b.n	8001bc2 <HardFault_Handler+0x4>

08001bc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bc8:	e7fe      	b.n	8001bc8 <MemManage_Handler+0x4>

08001bca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bce:	e7fe      	b.n	8001bce <BusFault_Handler+0x4>

08001bd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bd4:	e7fe      	b.n	8001bd4 <UsageFault_Handler+0x4>

08001bd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001be8:	bf00      	nop
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr

08001bf2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr

08001c00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c04:	f000 f972 	bl	8001eec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c08:	bf00      	nop
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c10:	4802      	ldr	r0, [pc, #8]	; (8001c1c <DMA1_Channel1_IRQHandler+0x10>)
 8001c12:	f001 fc15 	bl	8003440 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	20000138 	.word	0x20000138

08001c20 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_6) != RESET){
 8001c24:	4b64      	ldr	r3, [pc, #400]	; (8001db8 <EXTI9_5_IRQHandler+0x198>)
 8001c26:	695b      	ldr	r3, [r3, #20]
 8001c28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d038      	beq.n	8001ca2 <EXTI9_5_IRQHandler+0x82>

		if(HAL_GetTick() - ticks_pressed >= 20){
 8001c30:	f000 f970 	bl	8001f14 <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	4b61      	ldr	r3, [pc, #388]	; (8001dbc <EXTI9_5_IRQHandler+0x19c>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	2b13      	cmp	r3, #19
 8001c3e:	d92c      	bls.n	8001c9a <EXTI9_5_IRQHandler+0x7a>
			// stable low state
			if(button_state == 1  && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == 0){
 8001c40:	4b5f      	ldr	r3, [pc, #380]	; (8001dc0 <EXTI9_5_IRQHandler+0x1a0>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d112      	bne.n	8001c70 <EXTI9_5_IRQHandler+0x50>
 8001c4a:	2140      	movs	r1, #64	; 0x40
 8001c4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c50:	f001 fe8e 	bl	8003970 <HAL_GPIO_ReadPin>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d10a      	bne.n	8001c70 <EXTI9_5_IRQHandler+0x50>
				button_state =0 ; // stable low reached
 8001c5a:	4b59      	ldr	r3, [pc, #356]	; (8001dc0 <EXTI9_5_IRQHandler+0x1a0>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	701a      	strb	r2, [r3, #0]
				ticks_pressed = HAL_GetTick() ;
 8001c60:	f000 f958 	bl	8001f14 <HAL_GetTick>
 8001c64:	4603      	mov	r3, r0
 8001c66:	4a55      	ldr	r2, [pc, #340]	; (8001dbc <EXTI9_5_IRQHandler+0x19c>)
 8001c68:	6013      	str	r3, [r2, #0]

				middle_button_pressed = 1;
 8001c6a:	4b56      	ldr	r3, [pc, #344]	; (8001dc4 <EXTI9_5_IRQHandler+0x1a4>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	701a      	strb	r2, [r3, #0]
			}

			// stable high state
			if(button_state == 0 && HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_6) == 1 ){
 8001c70:	4b53      	ldr	r3, [pc, #332]	; (8001dc0 <EXTI9_5_IRQHandler+0x1a0>)
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d10f      	bne.n	8001c9a <EXTI9_5_IRQHandler+0x7a>
 8001c7a:	2140      	movs	r1, #64	; 0x40
 8001c7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c80:	f001 fe76 	bl	8003970 <HAL_GPIO_ReadPin>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d107      	bne.n	8001c9a <EXTI9_5_IRQHandler+0x7a>
				ticks_pressed = HAL_GetTick() ;
 8001c8a:	f000 f943 	bl	8001f14 <HAL_GetTick>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	4a4a      	ldr	r2, [pc, #296]	; (8001dbc <EXTI9_5_IRQHandler+0x19c>)
 8001c92:	6013      	str	r3, [r2, #0]
				button_state =1 ; // stable high state
 8001c94:	4b4a      	ldr	r3, [pc, #296]	; (8001dc0 <EXTI9_5_IRQHandler+0x1a0>)
 8001c96:	2201      	movs	r2, #1
 8001c98:	701a      	strb	r2, [r3, #0]

			}
		}
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6) ;
 8001c9a:	4b47      	ldr	r3, [pc, #284]	; (8001db8 <EXTI9_5_IRQHandler+0x198>)
 8001c9c:	2240      	movs	r2, #64	; 0x40
 8001c9e:	615a      	str	r2, [r3, #20]
 8001ca0:	e07d      	b.n	8001d9e <EXTI9_5_IRQHandler+0x17e>
	}
	else if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_7) != RESET){
 8001ca2:	4b45      	ldr	r3, [pc, #276]	; (8001db8 <EXTI9_5_IRQHandler+0x198>)
 8001ca4:	695b      	ldr	r3, [r3, #20]
 8001ca6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d038      	beq.n	8001d20 <EXTI9_5_IRQHandler+0x100>

			if(HAL_GetTick() - ticks_pressed >= 20){
 8001cae:	f000 f931 	bl	8001f14 <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	4b41      	ldr	r3, [pc, #260]	; (8001dbc <EXTI9_5_IRQHandler+0x19c>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	2b13      	cmp	r3, #19
 8001cbc:	d92c      	bls.n	8001d18 <EXTI9_5_IRQHandler+0xf8>
				// stable low state
				if(button_state == 1  && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == 0){
 8001cbe:	4b40      	ldr	r3, [pc, #256]	; (8001dc0 <EXTI9_5_IRQHandler+0x1a0>)
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d112      	bne.n	8001cee <EXTI9_5_IRQHandler+0xce>
 8001cc8:	2180      	movs	r1, #128	; 0x80
 8001cca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cce:	f001 fe4f 	bl	8003970 <HAL_GPIO_ReadPin>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d10a      	bne.n	8001cee <EXTI9_5_IRQHandler+0xce>
					button_state =0 ; // stable low reached
 8001cd8:	4b39      	ldr	r3, [pc, #228]	; (8001dc0 <EXTI9_5_IRQHandler+0x1a0>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	701a      	strb	r2, [r3, #0]
					ticks_pressed = HAL_GetTick() ;
 8001cde:	f000 f919 	bl	8001f14 <HAL_GetTick>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	4a35      	ldr	r2, [pc, #212]	; (8001dbc <EXTI9_5_IRQHandler+0x19c>)
 8001ce6:	6013      	str	r3, [r2, #0]

					right_button_pressed = 1;
 8001ce8:	4b37      	ldr	r3, [pc, #220]	; (8001dc8 <EXTI9_5_IRQHandler+0x1a8>)
 8001cea:	2201      	movs	r2, #1
 8001cec:	701a      	strb	r2, [r3, #0]
				}

				// stable high state
				if(button_state == 0 && HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_7) == 1 ){
 8001cee:	4b34      	ldr	r3, [pc, #208]	; (8001dc0 <EXTI9_5_IRQHandler+0x1a0>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d10f      	bne.n	8001d18 <EXTI9_5_IRQHandler+0xf8>
 8001cf8:	2180      	movs	r1, #128	; 0x80
 8001cfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cfe:	f001 fe37 	bl	8003970 <HAL_GPIO_ReadPin>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d107      	bne.n	8001d18 <EXTI9_5_IRQHandler+0xf8>
					ticks_pressed = HAL_GetTick() ;
 8001d08:	f000 f904 	bl	8001f14 <HAL_GetTick>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	4a2b      	ldr	r2, [pc, #172]	; (8001dbc <EXTI9_5_IRQHandler+0x19c>)
 8001d10:	6013      	str	r3, [r2, #0]
					button_state =1 ; // stable high state
 8001d12:	4b2b      	ldr	r3, [pc, #172]	; (8001dc0 <EXTI9_5_IRQHandler+0x1a0>)
 8001d14:	2201      	movs	r2, #1
 8001d16:	701a      	strb	r2, [r3, #0]

				}
			}


			__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7) ;
 8001d18:	4b27      	ldr	r3, [pc, #156]	; (8001db8 <EXTI9_5_IRQHandler+0x198>)
 8001d1a:	2280      	movs	r2, #128	; 0x80
 8001d1c:	615a      	str	r2, [r3, #20]
 8001d1e:	e03e      	b.n	8001d9e <EXTI9_5_IRQHandler+0x17e>
	}
	else{
		if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_8) != RESET){
 8001d20:	4b25      	ldr	r3, [pc, #148]	; (8001db8 <EXTI9_5_IRQHandler+0x198>)
 8001d22:	695b      	ldr	r3, [r3, #20]
 8001d24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d038      	beq.n	8001d9e <EXTI9_5_IRQHandler+0x17e>

				if(HAL_GetTick() - ticks_pressed >= 20){
 8001d2c:	f000 f8f2 	bl	8001f14 <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	4b22      	ldr	r3, [pc, #136]	; (8001dbc <EXTI9_5_IRQHandler+0x19c>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	2b13      	cmp	r3, #19
 8001d3a:	d92c      	bls.n	8001d96 <EXTI9_5_IRQHandler+0x176>
					// stable low state
					if(button_state == 1  && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8) == 0){
 8001d3c:	4b20      	ldr	r3, [pc, #128]	; (8001dc0 <EXTI9_5_IRQHandler+0x1a0>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d112      	bne.n	8001d6c <EXTI9_5_IRQHandler+0x14c>
 8001d46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d4a:	4820      	ldr	r0, [pc, #128]	; (8001dcc <EXTI9_5_IRQHandler+0x1ac>)
 8001d4c:	f001 fe10 	bl	8003970 <HAL_GPIO_ReadPin>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d10a      	bne.n	8001d6c <EXTI9_5_IRQHandler+0x14c>
						button_state =0 ; // stable low reached
 8001d56:	4b1a      	ldr	r3, [pc, #104]	; (8001dc0 <EXTI9_5_IRQHandler+0x1a0>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	701a      	strb	r2, [r3, #0]
						ticks_pressed = HAL_GetTick() ;
 8001d5c:	f000 f8da 	bl	8001f14 <HAL_GetTick>
 8001d60:	4603      	mov	r3, r0
 8001d62:	4a16      	ldr	r2, [pc, #88]	; (8001dbc <EXTI9_5_IRQHandler+0x19c>)
 8001d64:	6013      	str	r3, [r2, #0]

						left_button_pressed = 1;
 8001d66:	4b1a      	ldr	r3, [pc, #104]	; (8001dd0 <EXTI9_5_IRQHandler+0x1b0>)
 8001d68:	2201      	movs	r2, #1
 8001d6a:	701a      	strb	r2, [r3, #0]
					}

					// stable high state
					if(button_state == 0 && HAL_GPIO_ReadPin(GPIOB ,GPIO_PIN_8) == 1 ){
 8001d6c:	4b14      	ldr	r3, [pc, #80]	; (8001dc0 <EXTI9_5_IRQHandler+0x1a0>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d10f      	bne.n	8001d96 <EXTI9_5_IRQHandler+0x176>
 8001d76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d7a:	4814      	ldr	r0, [pc, #80]	; (8001dcc <EXTI9_5_IRQHandler+0x1ac>)
 8001d7c:	f001 fdf8 	bl	8003970 <HAL_GPIO_ReadPin>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d107      	bne.n	8001d96 <EXTI9_5_IRQHandler+0x176>
						ticks_pressed = HAL_GetTick() ;
 8001d86:	f000 f8c5 	bl	8001f14 <HAL_GetTick>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	4a0b      	ldr	r2, [pc, #44]	; (8001dbc <EXTI9_5_IRQHandler+0x19c>)
 8001d8e:	6013      	str	r3, [r2, #0]
						button_state =1 ; // stable high state
 8001d90:	4b0b      	ldr	r3, [pc, #44]	; (8001dc0 <EXTI9_5_IRQHandler+0x1a0>)
 8001d92:	2201      	movs	r2, #1
 8001d94:	701a      	strb	r2, [r3, #0]

					}
				}
				__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_8) ;
 8001d96:	4b08      	ldr	r3, [pc, #32]	; (8001db8 <EXTI9_5_IRQHandler+0x198>)
 8001d98:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d9c:	615a      	str	r2, [r3, #20]
			}
	}
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001d9e:	2040      	movs	r0, #64	; 0x40
 8001da0:	f001 fe16 	bl	80039d0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001da4:	2080      	movs	r0, #128	; 0x80
 8001da6:	f001 fe13 	bl	80039d0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001daa:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001dae:	f001 fe0f 	bl	80039d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001db2:	bf00      	nop
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	40010400 	.word	0x40010400
 8001dbc:	20002320 	.word	0x20002320
 8001dc0:	2000005b 	.word	0x2000005b
 8001dc4:	20002324 	.word	0x20002324
 8001dc8:	20002325 	.word	0x20002325
 8001dcc:	48000400 	.word	0x48000400
 8001dd0:	20002326 	.word	0x20002326

08001dd4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001dd8:	4802      	ldr	r0, [pc, #8]	; (8001de4 <USART2_IRQHandler+0x10>)
 8001dda:	f004 fcd1 	bl	8006780 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	20000260 	.word	0x20000260

08001de8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dec:	4b06      	ldr	r3, [pc, #24]	; (8001e08 <SystemInit+0x20>)
 8001dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001df2:	4a05      	ldr	r2, [pc, #20]	; (8001e08 <SystemInit+0x20>)
 8001df4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001df8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dfc:	bf00      	nop
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	e000ed00 	.word	0xe000ed00

08001e0c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001e0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e44 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e10:	f7ff ffea 	bl	8001de8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e14:	480c      	ldr	r0, [pc, #48]	; (8001e48 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e16:	490d      	ldr	r1, [pc, #52]	; (8001e4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e18:	4a0d      	ldr	r2, [pc, #52]	; (8001e50 <LoopForever+0xe>)
  movs r3, #0
 8001e1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e1c:	e002      	b.n	8001e24 <LoopCopyDataInit>

08001e1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e22:	3304      	adds	r3, #4

08001e24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e28:	d3f9      	bcc.n	8001e1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e2a:	4a0a      	ldr	r2, [pc, #40]	; (8001e54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e2c:	4c0a      	ldr	r4, [pc, #40]	; (8001e58 <LoopForever+0x16>)
  movs r3, #0
 8001e2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e30:	e001      	b.n	8001e36 <LoopFillZerobss>

08001e32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e34:	3204      	adds	r2, #4

08001e36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e38:	d3fb      	bcc.n	8001e32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e3a:	f005 ff0f 	bl	8007c5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e3e:	f7fe ff4d 	bl	8000cdc <main>

08001e42 <LoopForever>:

LoopForever:
    b LoopForever
 8001e42:	e7fe      	b.n	8001e42 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001e44:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001e48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e4c:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 8001e50:	08008094 	.word	0x08008094
  ldr r2, =_sbss
 8001e54:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 8001e58:	2000232c 	.word	0x2000232c

08001e5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e5c:	e7fe      	b.n	8001e5c <ADC1_2_IRQHandler>
	...

08001e60 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e64:	4b08      	ldr	r3, [pc, #32]	; (8001e88 <HAL_Init+0x28>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a07      	ldr	r2, [pc, #28]	; (8001e88 <HAL_Init+0x28>)
 8001e6a:	f043 0310 	orr.w	r3, r3, #16
 8001e6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e70:	2003      	movs	r0, #3
 8001e72:	f001 f987 	bl	8003184 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e76:	2000      	movs	r0, #0
 8001e78:	f000 f808 	bl	8001e8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e7c:	f7ff fce2 	bl	8001844 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e80:	2300      	movs	r3, #0
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	40022000 	.word	0x40022000

08001e8c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e94:	4b12      	ldr	r3, [pc, #72]	; (8001ee0 <HAL_InitTick+0x54>)
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	4b12      	ldr	r3, [pc, #72]	; (8001ee4 <HAL_InitTick+0x58>)
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ea2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f001 f99f 	bl	80031ee <HAL_SYSTICK_Config>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e00e      	b.n	8001ed8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2b0f      	cmp	r3, #15
 8001ebe:	d80a      	bhi.n	8001ed6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	6879      	ldr	r1, [r7, #4]
 8001ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ec8:	f001 f967 	bl	800319a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ecc:	4a06      	ldr	r2, [pc, #24]	; (8001ee8 <HAL_InitTick+0x5c>)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	e000      	b.n	8001ed8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3708      	adds	r7, #8
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	2000005c 	.word	0x2000005c
 8001ee4:	20000064 	.word	0x20000064
 8001ee8:	20000060 	.word	0x20000060

08001eec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ef0:	4b06      	ldr	r3, [pc, #24]	; (8001f0c <HAL_IncTick+0x20>)
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <HAL_IncTick+0x24>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4413      	add	r3, r2
 8001efc:	4a04      	ldr	r2, [pc, #16]	; (8001f10 <HAL_IncTick+0x24>)
 8001efe:	6013      	str	r3, [r2, #0]
}
 8001f00:	bf00      	nop
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	20000064 	.word	0x20000064
 8001f10:	20002328 	.word	0x20002328

08001f14 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  return uwTick;  
 8001f18:	4b03      	ldr	r3, [pc, #12]	; (8001f28 <HAL_GetTick+0x14>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	20002328 	.word	0x20002328

08001f2c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f34:	f7ff ffee 	bl	8001f14 <HAL_GetTick>
 8001f38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f44:	d005      	beq.n	8001f52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f46:	4b0a      	ldr	r3, [pc, #40]	; (8001f70 <HAL_Delay+0x44>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	4413      	add	r3, r2
 8001f50:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001f52:	bf00      	nop
 8001f54:	f7ff ffde 	bl	8001f14 <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d8f7      	bhi.n	8001f54 <HAL_Delay+0x28>
  {
  }
}
 8001f64:	bf00      	nop
 8001f66:	bf00      	nop
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20000064 	.word	0x20000064

08001f74 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001f90:	bf00      	nop
 8001f92:	370c      	adds	r7, #12
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b09a      	sub	sp, #104	; 0x68
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001faa:	2300      	movs	r3, #0
 8001fac:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d101      	bne.n	8001fbc <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e1e3      	b.n	8002384 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	691b      	ldr	r3, [r3, #16]
 8001fc0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc6:	f003 0310 	and.w	r3, r3, #16
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d176      	bne.n	80020bc <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d152      	bne.n	800207c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f7ff fc4b 	bl	800188c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002000:	2b00      	cmp	r3, #0
 8002002:	d13b      	bne.n	800207c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f000 ff87 	bl	8002f18 <ADC_Disable>
 800200a:	4603      	mov	r3, r0
 800200c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002014:	f003 0310 	and.w	r3, r3, #16
 8002018:	2b00      	cmp	r3, #0
 800201a:	d12f      	bne.n	800207c <HAL_ADC_Init+0xe0>
 800201c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002020:	2b00      	cmp	r3, #0
 8002022:	d12b      	bne.n	800207c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002028:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800202c:	f023 0302 	bic.w	r3, r3, #2
 8002030:	f043 0202 	orr.w	r2, r3, #2
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	689a      	ldr	r2, [r3, #8]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002046:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	689a      	ldr	r2, [r3, #8]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002056:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002058:	4b92      	ldr	r3, [pc, #584]	; (80022a4 <HAL_ADC_Init+0x308>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a92      	ldr	r2, [pc, #584]	; (80022a8 <HAL_ADC_Init+0x30c>)
 800205e:	fba2 2303 	umull	r2, r3, r2, r3
 8002062:	0c9a      	lsrs	r2, r3, #18
 8002064:	4613      	mov	r3, r2
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	4413      	add	r3, r2
 800206a:	005b      	lsls	r3, r3, #1
 800206c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800206e:	e002      	b.n	8002076 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	3b01      	subs	r3, #1
 8002074:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d1f9      	bne.n	8002070 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d007      	beq.n	800209a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002094:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002098:	d110      	bne.n	80020bc <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209e:	f023 0312 	bic.w	r3, r3, #18
 80020a2:	f043 0210 	orr.w	r2, r3, #16
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ae:	f043 0201 	orr.w	r2, r3, #1
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c0:	f003 0310 	and.w	r3, r3, #16
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	f040 8150 	bne.w	800236a <HAL_ADC_Init+0x3ce>
 80020ca:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	f040 814b 	bne.w	800236a <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80020de:	2b00      	cmp	r3, #0
 80020e0:	f040 8143 	bne.w	800236a <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80020ec:	f043 0202 	orr.w	r2, r3, #2
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80020fc:	d004      	beq.n	8002108 <HAL_ADC_Init+0x16c>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a6a      	ldr	r2, [pc, #424]	; (80022ac <HAL_ADC_Init+0x310>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d101      	bne.n	800210c <HAL_ADC_Init+0x170>
 8002108:	4b69      	ldr	r3, [pc, #420]	; (80022b0 <HAL_ADC_Init+0x314>)
 800210a:	e000      	b.n	800210e <HAL_ADC_Init+0x172>
 800210c:	4b69      	ldr	r3, [pc, #420]	; (80022b4 <HAL_ADC_Init+0x318>)
 800210e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002118:	d102      	bne.n	8002120 <HAL_ADC_Init+0x184>
 800211a:	4b64      	ldr	r3, [pc, #400]	; (80022ac <HAL_ADC_Init+0x310>)
 800211c:	60fb      	str	r3, [r7, #12]
 800211e:	e01a      	b.n	8002156 <HAL_ADC_Init+0x1ba>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a61      	ldr	r2, [pc, #388]	; (80022ac <HAL_ADC_Init+0x310>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d103      	bne.n	8002132 <HAL_ADC_Init+0x196>
 800212a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800212e:	60fb      	str	r3, [r7, #12]
 8002130:	e011      	b.n	8002156 <HAL_ADC_Init+0x1ba>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a60      	ldr	r2, [pc, #384]	; (80022b8 <HAL_ADC_Init+0x31c>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d102      	bne.n	8002142 <HAL_ADC_Init+0x1a6>
 800213c:	4b5f      	ldr	r3, [pc, #380]	; (80022bc <HAL_ADC_Init+0x320>)
 800213e:	60fb      	str	r3, [r7, #12]
 8002140:	e009      	b.n	8002156 <HAL_ADC_Init+0x1ba>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a5d      	ldr	r2, [pc, #372]	; (80022bc <HAL_ADC_Init+0x320>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d102      	bne.n	8002152 <HAL_ADC_Init+0x1b6>
 800214c:	4b5a      	ldr	r3, [pc, #360]	; (80022b8 <HAL_ADC_Init+0x31c>)
 800214e:	60fb      	str	r3, [r7, #12]
 8002150:	e001      	b.n	8002156 <HAL_ADC_Init+0x1ba>
 8002152:	2300      	movs	r3, #0
 8002154:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f003 0303 	and.w	r3, r3, #3
 8002160:	2b01      	cmp	r3, #1
 8002162:	d108      	bne.n	8002176 <HAL_ADC_Init+0x1da>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	2b01      	cmp	r3, #1
 8002170:	d101      	bne.n	8002176 <HAL_ADC_Init+0x1da>
 8002172:	2301      	movs	r3, #1
 8002174:	e000      	b.n	8002178 <HAL_ADC_Init+0x1dc>
 8002176:	2300      	movs	r3, #0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d11c      	bne.n	80021b6 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800217c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800217e:	2b00      	cmp	r3, #0
 8002180:	d010      	beq.n	80021a4 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	f003 0303 	and.w	r3, r3, #3
 800218a:	2b01      	cmp	r3, #1
 800218c:	d107      	bne.n	800219e <HAL_ADC_Init+0x202>
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	2b01      	cmp	r3, #1
 8002198:	d101      	bne.n	800219e <HAL_ADC_Init+0x202>
 800219a:	2301      	movs	r3, #1
 800219c:	e000      	b.n	80021a0 <HAL_ADC_Init+0x204>
 800219e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d108      	bne.n	80021b6 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80021a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	431a      	orrs	r2, r3
 80021b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021b4:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	7e5b      	ldrb	r3, [r3, #25]
 80021ba:	035b      	lsls	r3, r3, #13
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80021c0:	2a01      	cmp	r2, #1
 80021c2:	d002      	beq.n	80021ca <HAL_ADC_Init+0x22e>
 80021c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80021c8:	e000      	b.n	80021cc <HAL_ADC_Init+0x230>
 80021ca:	2200      	movs	r2, #0
 80021cc:	431a      	orrs	r2, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	431a      	orrs	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	4313      	orrs	r3, r2
 80021da:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80021dc:	4313      	orrs	r3, r2
 80021de:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d11b      	bne.n	8002222 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	7e5b      	ldrb	r3, [r3, #25]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d109      	bne.n	8002206 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f6:	3b01      	subs	r3, #1
 80021f8:	045a      	lsls	r2, r3, #17
 80021fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80021fc:	4313      	orrs	r3, r2
 80021fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002202:	663b      	str	r3, [r7, #96]	; 0x60
 8002204:	e00d      	b.n	8002222 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800220e:	f043 0220 	orr.w	r2, r3, #32
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221a:	f043 0201 	orr.w	r2, r3, #1
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002226:	2b01      	cmp	r3, #1
 8002228:	d054      	beq.n	80022d4 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a22      	ldr	r2, [pc, #136]	; (80022b8 <HAL_ADC_Init+0x31c>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d004      	beq.n	800223e <HAL_ADC_Init+0x2a2>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a20      	ldr	r2, [pc, #128]	; (80022bc <HAL_ADC_Init+0x320>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d140      	bne.n	80022c0 <HAL_ADC_Init+0x324>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002242:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8002246:	d02a      	beq.n	800229e <HAL_ADC_Init+0x302>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800224c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002250:	d022      	beq.n	8002298 <HAL_ADC_Init+0x2fc>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002256:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 800225a:	d01a      	beq.n	8002292 <HAL_ADC_Init+0x2f6>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002260:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8002264:	d012      	beq.n	800228c <HAL_ADC_Init+0x2f0>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800226a:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 800226e:	d00a      	beq.n	8002286 <HAL_ADC_Init+0x2ea>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002274:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8002278:	d002      	beq.n	8002280 <HAL_ADC_Init+0x2e4>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800227e:	e023      	b.n	80022c8 <HAL_ADC_Init+0x32c>
 8002280:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002284:	e020      	b.n	80022c8 <HAL_ADC_Init+0x32c>
 8002286:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800228a:	e01d      	b.n	80022c8 <HAL_ADC_Init+0x32c>
 800228c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002290:	e01a      	b.n	80022c8 <HAL_ADC_Init+0x32c>
 8002292:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002296:	e017      	b.n	80022c8 <HAL_ADC_Init+0x32c>
 8002298:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 800229c:	e014      	b.n	80022c8 <HAL_ADC_Init+0x32c>
 800229e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80022a2:	e011      	b.n	80022c8 <HAL_ADC_Init+0x32c>
 80022a4:	2000005c 	.word	0x2000005c
 80022a8:	431bde83 	.word	0x431bde83
 80022ac:	50000100 	.word	0x50000100
 80022b0:	50000300 	.word	0x50000300
 80022b4:	50000700 	.word	0x50000700
 80022b8:	50000400 	.word	0x50000400
 80022bc:	50000500 	.word	0x50000500
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80022cc:	4313      	orrs	r3, r2
 80022ce:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80022d0:	4313      	orrs	r3, r2
 80022d2:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f003 030c 	and.w	r3, r3, #12
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d114      	bne.n	800230c <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	6812      	ldr	r2, [r2, #0]
 80022ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022f0:	f023 0302 	bic.w	r3, r3, #2
 80022f4:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	7e1b      	ldrb	r3, [r3, #24]
 80022fa:	039a      	lsls	r2, r3, #14
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	4313      	orrs	r3, r2
 8002306:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002308:	4313      	orrs	r3, r2
 800230a:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	68da      	ldr	r2, [r3, #12]
 8002312:	4b1e      	ldr	r3, [pc, #120]	; (800238c <HAL_ADC_Init+0x3f0>)
 8002314:	4013      	ands	r3, r2
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	6812      	ldr	r2, [r2, #0]
 800231a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800231c:	430b      	orrs	r3, r1
 800231e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	691b      	ldr	r3, [r3, #16]
 8002324:	2b01      	cmp	r3, #1
 8002326:	d10c      	bne.n	8002342 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	f023 010f 	bic.w	r1, r3, #15
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	69db      	ldr	r3, [r3, #28]
 8002336:	1e5a      	subs	r2, r3, #1
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	430a      	orrs	r2, r1
 800233e:	631a      	str	r2, [r3, #48]	; 0x30
 8002340:	e007      	b.n	8002352 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 020f 	bic.w	r2, r2, #15
 8002350:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2200      	movs	r2, #0
 8002356:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235c:	f023 0303 	bic.w	r3, r3, #3
 8002360:	f043 0201 	orr.w	r2, r3, #1
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	641a      	str	r2, [r3, #64]	; 0x40
 8002368:	e00a      	b.n	8002380 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236e:	f023 0312 	bic.w	r3, r3, #18
 8002372:	f043 0210 	orr.w	r2, r3, #16
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800237a:	2301      	movs	r3, #1
 800237c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002380:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002384:	4618      	mov	r0, r3
 8002386:	3768      	adds	r7, #104	; 0x68
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	fff0c007 	.word	0xfff0c007

08002390 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800239c:	2300      	movs	r3, #0
 800239e:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f003 0304 	and.w	r3, r3, #4
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	f040 80f7 	bne.w	800259e <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d101      	bne.n	80023be <HAL_ADC_Start_DMA+0x2e>
 80023ba:	2302      	movs	r3, #2
 80023bc:	e0f2      	b.n	80025a4 <HAL_ADC_Start_DMA+0x214>
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2201      	movs	r2, #1
 80023c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023ce:	d004      	beq.n	80023da <HAL_ADC_Start_DMA+0x4a>
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a75      	ldr	r2, [pc, #468]	; (80025ac <HAL_ADC_Start_DMA+0x21c>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d109      	bne.n	80023ee <HAL_ADC_Start_DMA+0x5e>
 80023da:	4b75      	ldr	r3, [pc, #468]	; (80025b0 <HAL_ADC_Start_DMA+0x220>)
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f003 031f 	and.w	r3, r3, #31
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	bf0c      	ite	eq
 80023e6:	2301      	moveq	r3, #1
 80023e8:	2300      	movne	r3, #0
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	e008      	b.n	8002400 <HAL_ADC_Start_DMA+0x70>
 80023ee:	4b71      	ldr	r3, [pc, #452]	; (80025b4 <HAL_ADC_Start_DMA+0x224>)
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	f003 031f 	and.w	r3, r3, #31
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	bf0c      	ite	eq
 80023fa:	2301      	moveq	r3, #1
 80023fc:	2300      	movne	r3, #0
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	2b00      	cmp	r3, #0
 8002402:	f000 80c5 	beq.w	8002590 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002406:	68f8      	ldr	r0, [r7, #12]
 8002408:	f000 fd22 	bl	8002e50 <ADC_Enable>
 800240c:	4603      	mov	r3, r0
 800240e:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002410:	7dfb      	ldrb	r3, [r7, #23]
 8002412:	2b00      	cmp	r3, #0
 8002414:	f040 80b7 	bne.w	8002586 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002420:	f023 0301 	bic.w	r3, r3, #1
 8002424:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002434:	d004      	beq.n	8002440 <HAL_ADC_Start_DMA+0xb0>
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a5c      	ldr	r2, [pc, #368]	; (80025ac <HAL_ADC_Start_DMA+0x21c>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d106      	bne.n	800244e <HAL_ADC_Start_DMA+0xbe>
 8002440:	4b5b      	ldr	r3, [pc, #364]	; (80025b0 <HAL_ADC_Start_DMA+0x220>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f003 031f 	and.w	r3, r3, #31
 8002448:	2b00      	cmp	r3, #0
 800244a:	d010      	beq.n	800246e <HAL_ADC_Start_DMA+0xde>
 800244c:	e005      	b.n	800245a <HAL_ADC_Start_DMA+0xca>
 800244e:	4b59      	ldr	r3, [pc, #356]	; (80025b4 <HAL_ADC_Start_DMA+0x224>)
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	f003 031f 	and.w	r3, r3, #31
 8002456:	2b00      	cmp	r3, #0
 8002458:	d009      	beq.n	800246e <HAL_ADC_Start_DMA+0xde>
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002462:	d004      	beq.n	800246e <HAL_ADC_Start_DMA+0xde>
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a53      	ldr	r2, [pc, #332]	; (80025b8 <HAL_ADC_Start_DMA+0x228>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d115      	bne.n	800249a <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002472:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d036      	beq.n	80024f6 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002490:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002498:	e02d      	b.n	80024f6 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024ae:	d004      	beq.n	80024ba <HAL_ADC_Start_DMA+0x12a>
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a3d      	ldr	r2, [pc, #244]	; (80025ac <HAL_ADC_Start_DMA+0x21c>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d10a      	bne.n	80024d0 <HAL_ADC_Start_DMA+0x140>
 80024ba:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	bf14      	ite	ne
 80024c8:	2301      	movne	r3, #1
 80024ca:	2300      	moveq	r3, #0
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	e008      	b.n	80024e2 <HAL_ADC_Start_DMA+0x152>
 80024d0:	4b39      	ldr	r3, [pc, #228]	; (80025b8 <HAL_ADC_Start_DMA+0x228>)
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024d8:	2b00      	cmp	r3, #0
 80024da:	bf14      	ite	ne
 80024dc:	2301      	movne	r3, #1
 80024de:	2300      	moveq	r3, #0
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d007      	beq.n	80024f6 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ea:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80024ee:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002502:	d106      	bne.n	8002512 <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002508:	f023 0206 	bic.w	r2, r3, #6
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	645a      	str	r2, [r3, #68]	; 0x44
 8002510:	e002      	b.n	8002518 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	2200      	movs	r2, #0
 8002516:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002524:	4a25      	ldr	r2, [pc, #148]	; (80025bc <HAL_ADC_Start_DMA+0x22c>)
 8002526:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800252c:	4a24      	ldr	r2, [pc, #144]	; (80025c0 <HAL_ADC_Start_DMA+0x230>)
 800252e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002534:	4a23      	ldr	r2, [pc, #140]	; (80025c4 <HAL_ADC_Start_DMA+0x234>)
 8002536:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	221c      	movs	r2, #28
 800253e:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	685a      	ldr	r2, [r3, #4]
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f042 0210 	orr.w	r2, r2, #16
 800254e:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	68da      	ldr	r2, [r3, #12]
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f042 0201 	orr.w	r2, r2, #1
 800255e:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	3340      	adds	r3, #64	; 0x40
 800256a:	4619      	mov	r1, r3
 800256c:	68ba      	ldr	r2, [r7, #8]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f000 fe90 	bl	8003294 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	689a      	ldr	r2, [r3, #8]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f042 0204 	orr.w	r2, r2, #4
 8002582:	609a      	str	r2, [r3, #8]
 8002584:	e00d      	b.n	80025a2 <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2200      	movs	r2, #0
 800258a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800258e:	e008      	b.n	80025a2 <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2200      	movs	r2, #0
 8002598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800259c:	e001      	b.n	80025a2 <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800259e:	2302      	movs	r3, #2
 80025a0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80025a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3718      	adds	r7, #24
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	50000100 	.word	0x50000100
 80025b0:	50000300 	.word	0x50000300
 80025b4:	50000700 	.word	0x50000700
 80025b8:	50000400 	.word	0x50000400
 80025bc:	08002d85 	.word	0x08002d85
 80025c0:	08002dff 	.word	0x08002dff
 80025c4:	08002e1b 	.word	0x08002e1b

080025c8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b09b      	sub	sp, #108	; 0x6c
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025d2:	2300      	movs	r3, #0
 80025d4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80025d8:	2300      	movs	r3, #0
 80025da:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d101      	bne.n	80025ea <HAL_ADC_ConfigChannel+0x22>
 80025e6:	2302      	movs	r3, #2
 80025e8:	e2ca      	b.n	8002b80 <HAL_ADC_ConfigChannel+0x5b8>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2201      	movs	r2, #1
 80025ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	f003 0304 	and.w	r3, r3, #4
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	f040 82ae 	bne.w	8002b5e <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	2b04      	cmp	r3, #4
 8002608:	d81c      	bhi.n	8002644 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685a      	ldr	r2, [r3, #4]
 8002614:	4613      	mov	r3, r2
 8002616:	005b      	lsls	r3, r3, #1
 8002618:	4413      	add	r3, r2
 800261a:	005b      	lsls	r3, r3, #1
 800261c:	461a      	mov	r2, r3
 800261e:	231f      	movs	r3, #31
 8002620:	4093      	lsls	r3, r2
 8002622:	43db      	mvns	r3, r3
 8002624:	4019      	ands	r1, r3
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	6818      	ldr	r0, [r3, #0]
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	685a      	ldr	r2, [r3, #4]
 800262e:	4613      	mov	r3, r2
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	4413      	add	r3, r2
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	fa00 f203 	lsl.w	r2, r0, r3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	430a      	orrs	r2, r1
 8002640:	631a      	str	r2, [r3, #48]	; 0x30
 8002642:	e063      	b.n	800270c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	2b09      	cmp	r3, #9
 800264a:	d81e      	bhi.n	800268a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	685a      	ldr	r2, [r3, #4]
 8002656:	4613      	mov	r3, r2
 8002658:	005b      	lsls	r3, r3, #1
 800265a:	4413      	add	r3, r2
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	3b1e      	subs	r3, #30
 8002660:	221f      	movs	r2, #31
 8002662:	fa02 f303 	lsl.w	r3, r2, r3
 8002666:	43db      	mvns	r3, r3
 8002668:	4019      	ands	r1, r3
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	6818      	ldr	r0, [r3, #0]
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	4613      	mov	r3, r2
 8002674:	005b      	lsls	r3, r3, #1
 8002676:	4413      	add	r3, r2
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	3b1e      	subs	r3, #30
 800267c:	fa00 f203 	lsl.w	r2, r0, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	430a      	orrs	r2, r1
 8002686:	635a      	str	r2, [r3, #52]	; 0x34
 8002688:	e040      	b.n	800270c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	2b0e      	cmp	r3, #14
 8002690:	d81e      	bhi.n	80026d0 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685a      	ldr	r2, [r3, #4]
 800269c:	4613      	mov	r3, r2
 800269e:	005b      	lsls	r3, r3, #1
 80026a0:	4413      	add	r3, r2
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	3b3c      	subs	r3, #60	; 0x3c
 80026a6:	221f      	movs	r2, #31
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	43db      	mvns	r3, r3
 80026ae:	4019      	ands	r1, r3
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	6818      	ldr	r0, [r3, #0]
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685a      	ldr	r2, [r3, #4]
 80026b8:	4613      	mov	r3, r2
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	4413      	add	r3, r2
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	3b3c      	subs	r3, #60	; 0x3c
 80026c2:	fa00 f203 	lsl.w	r2, r0, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	430a      	orrs	r2, r1
 80026cc:	639a      	str	r2, [r3, #56]	; 0x38
 80026ce:	e01d      	b.n	800270c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685a      	ldr	r2, [r3, #4]
 80026da:	4613      	mov	r3, r2
 80026dc:	005b      	lsls	r3, r3, #1
 80026de:	4413      	add	r3, r2
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	3b5a      	subs	r3, #90	; 0x5a
 80026e4:	221f      	movs	r2, #31
 80026e6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ea:	43db      	mvns	r3, r3
 80026ec:	4019      	ands	r1, r3
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	6818      	ldr	r0, [r3, #0]
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685a      	ldr	r2, [r3, #4]
 80026f6:	4613      	mov	r3, r2
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	4413      	add	r3, r2
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	3b5a      	subs	r3, #90	; 0x5a
 8002700:	fa00 f203 	lsl.w	r2, r0, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	430a      	orrs	r2, r1
 800270a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f003 030c 	and.w	r3, r3, #12
 8002716:	2b00      	cmp	r3, #0
 8002718:	f040 80e5 	bne.w	80028e6 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2b09      	cmp	r3, #9
 8002722:	d91c      	bls.n	800275e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6999      	ldr	r1, [r3, #24]
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	4613      	mov	r3, r2
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	4413      	add	r3, r2
 8002734:	3b1e      	subs	r3, #30
 8002736:	2207      	movs	r2, #7
 8002738:	fa02 f303 	lsl.w	r3, r2, r3
 800273c:	43db      	mvns	r3, r3
 800273e:	4019      	ands	r1, r3
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	6898      	ldr	r0, [r3, #8]
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	4613      	mov	r3, r2
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	4413      	add	r3, r2
 800274e:	3b1e      	subs	r3, #30
 8002750:	fa00 f203 	lsl.w	r2, r0, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	430a      	orrs	r2, r1
 800275a:	619a      	str	r2, [r3, #24]
 800275c:	e019      	b.n	8002792 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	6959      	ldr	r1, [r3, #20]
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	4613      	mov	r3, r2
 800276a:	005b      	lsls	r3, r3, #1
 800276c:	4413      	add	r3, r2
 800276e:	2207      	movs	r2, #7
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	43db      	mvns	r3, r3
 8002776:	4019      	ands	r1, r3
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	6898      	ldr	r0, [r3, #8]
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	4613      	mov	r3, r2
 8002782:	005b      	lsls	r3, r3, #1
 8002784:	4413      	add	r3, r2
 8002786:	fa00 f203 	lsl.w	r2, r0, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	430a      	orrs	r2, r1
 8002790:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	695a      	ldr	r2, [r3, #20]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	08db      	lsrs	r3, r3, #3
 800279e:	f003 0303 	and.w	r3, r3, #3
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	fa02 f303 	lsl.w	r3, r2, r3
 80027a8:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	691b      	ldr	r3, [r3, #16]
 80027ae:	3b01      	subs	r3, #1
 80027b0:	2b03      	cmp	r3, #3
 80027b2:	d84f      	bhi.n	8002854 <HAL_ADC_ConfigChannel+0x28c>
 80027b4:	a201      	add	r2, pc, #4	; (adr r2, 80027bc <HAL_ADC_ConfigChannel+0x1f4>)
 80027b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ba:	bf00      	nop
 80027bc:	080027cd 	.word	0x080027cd
 80027c0:	080027ef 	.word	0x080027ef
 80027c4:	08002811 	.word	0x08002811
 80027c8:	08002833 	.word	0x08002833
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80027d2:	4b9a      	ldr	r3, [pc, #616]	; (8002a3c <HAL_ADC_ConfigChannel+0x474>)
 80027d4:	4013      	ands	r3, r2
 80027d6:	683a      	ldr	r2, [r7, #0]
 80027d8:	6812      	ldr	r2, [r2, #0]
 80027da:	0691      	lsls	r1, r2, #26
 80027dc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80027de:	430a      	orrs	r2, r1
 80027e0:	431a      	orrs	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80027ea:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80027ec:	e07e      	b.n	80028ec <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80027f4:	4b91      	ldr	r3, [pc, #580]	; (8002a3c <HAL_ADC_ConfigChannel+0x474>)
 80027f6:	4013      	ands	r3, r2
 80027f8:	683a      	ldr	r2, [r7, #0]
 80027fa:	6812      	ldr	r2, [r2, #0]
 80027fc:	0691      	lsls	r1, r2, #26
 80027fe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002800:	430a      	orrs	r2, r1
 8002802:	431a      	orrs	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800280c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800280e:	e06d      	b.n	80028ec <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002816:	4b89      	ldr	r3, [pc, #548]	; (8002a3c <HAL_ADC_ConfigChannel+0x474>)
 8002818:	4013      	ands	r3, r2
 800281a:	683a      	ldr	r2, [r7, #0]
 800281c:	6812      	ldr	r2, [r2, #0]
 800281e:	0691      	lsls	r1, r2, #26
 8002820:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002822:	430a      	orrs	r2, r1
 8002824:	431a      	orrs	r2, r3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800282e:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002830:	e05c      	b.n	80028ec <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002838:	4b80      	ldr	r3, [pc, #512]	; (8002a3c <HAL_ADC_ConfigChannel+0x474>)
 800283a:	4013      	ands	r3, r2
 800283c:	683a      	ldr	r2, [r7, #0]
 800283e:	6812      	ldr	r2, [r2, #0]
 8002840:	0691      	lsls	r1, r2, #26
 8002842:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002844:	430a      	orrs	r2, r1
 8002846:	431a      	orrs	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002850:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002852:	e04b      	b.n	80028ec <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800285a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	069b      	lsls	r3, r3, #26
 8002864:	429a      	cmp	r2, r3
 8002866:	d107      	bne.n	8002878 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002876:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800287e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	069b      	lsls	r3, r3, #26
 8002888:	429a      	cmp	r2, r3
 800288a:	d107      	bne.n	800289c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800289a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80028a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	069b      	lsls	r3, r3, #26
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d107      	bne.n	80028c0 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80028be:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	069b      	lsls	r3, r3, #26
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d10a      	bne.n	80028ea <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80028e2:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80028e4:	e001      	b.n	80028ea <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80028e6:	bf00      	nop
 80028e8:	e000      	b.n	80028ec <HAL_ADC_ConfigChannel+0x324>
      break;
 80028ea:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	f003 0303 	and.w	r3, r3, #3
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d108      	bne.n	800290c <HAL_ADC_ConfigChannel+0x344>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 0301 	and.w	r3, r3, #1
 8002904:	2b01      	cmp	r3, #1
 8002906:	d101      	bne.n	800290c <HAL_ADC_ConfigChannel+0x344>
 8002908:	2301      	movs	r3, #1
 800290a:	e000      	b.n	800290e <HAL_ADC_ConfigChannel+0x346>
 800290c:	2300      	movs	r3, #0
 800290e:	2b00      	cmp	r3, #0
 8002910:	f040 8130 	bne.w	8002b74 <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	2b01      	cmp	r3, #1
 800291a:	d00f      	beq.n	800293c <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2201      	movs	r2, #1
 800292a:	fa02 f303 	lsl.w	r3, r2, r3
 800292e:	43da      	mvns	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	400a      	ands	r2, r1
 8002936:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800293a:	e049      	b.n	80029d0 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2201      	movs	r2, #1
 800294a:	409a      	lsls	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	430a      	orrs	r2, r1
 8002952:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2b09      	cmp	r3, #9
 800295c:	d91c      	bls.n	8002998 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	6999      	ldr	r1, [r3, #24]
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	4613      	mov	r3, r2
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	4413      	add	r3, r2
 800296e:	3b1b      	subs	r3, #27
 8002970:	2207      	movs	r2, #7
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	43db      	mvns	r3, r3
 8002978:	4019      	ands	r1, r3
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	6898      	ldr	r0, [r3, #8]
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	4613      	mov	r3, r2
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	4413      	add	r3, r2
 8002988:	3b1b      	subs	r3, #27
 800298a:	fa00 f203 	lsl.w	r2, r0, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	430a      	orrs	r2, r1
 8002994:	619a      	str	r2, [r3, #24]
 8002996:	e01b      	b.n	80029d0 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	6959      	ldr	r1, [r3, #20]
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	1c5a      	adds	r2, r3, #1
 80029a4:	4613      	mov	r3, r2
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	4413      	add	r3, r2
 80029aa:	2207      	movs	r2, #7
 80029ac:	fa02 f303 	lsl.w	r3, r2, r3
 80029b0:	43db      	mvns	r3, r3
 80029b2:	4019      	ands	r1, r3
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	6898      	ldr	r0, [r3, #8]
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	1c5a      	adds	r2, r3, #1
 80029be:	4613      	mov	r3, r2
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	4413      	add	r3, r2
 80029c4:	fa00 f203 	lsl.w	r2, r0, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	430a      	orrs	r2, r1
 80029ce:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029d8:	d004      	beq.n	80029e4 <HAL_ADC_ConfigChannel+0x41c>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a18      	ldr	r2, [pc, #96]	; (8002a40 <HAL_ADC_ConfigChannel+0x478>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d101      	bne.n	80029e8 <HAL_ADC_ConfigChannel+0x420>
 80029e4:	4b17      	ldr	r3, [pc, #92]	; (8002a44 <HAL_ADC_ConfigChannel+0x47c>)
 80029e6:	e000      	b.n	80029ea <HAL_ADC_ConfigChannel+0x422>
 80029e8:	4b17      	ldr	r3, [pc, #92]	; (8002a48 <HAL_ADC_ConfigChannel+0x480>)
 80029ea:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2b10      	cmp	r3, #16
 80029f2:	d105      	bne.n	8002a00 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80029f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d015      	beq.n	8002a2c <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002a04:	2b11      	cmp	r3, #17
 8002a06:	d105      	bne.n	8002a14 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002a08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d00b      	beq.n	8002a2c <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002a18:	2b12      	cmp	r3, #18
 8002a1a:	f040 80ab 	bne.w	8002b74 <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002a1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	f040 80a4 	bne.w	8002b74 <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a34:	d10a      	bne.n	8002a4c <HAL_ADC_ConfigChannel+0x484>
 8002a36:	4b02      	ldr	r3, [pc, #8]	; (8002a40 <HAL_ADC_ConfigChannel+0x478>)
 8002a38:	60fb      	str	r3, [r7, #12]
 8002a3a:	e022      	b.n	8002a82 <HAL_ADC_ConfigChannel+0x4ba>
 8002a3c:	83fff000 	.word	0x83fff000
 8002a40:	50000100 	.word	0x50000100
 8002a44:	50000300 	.word	0x50000300
 8002a48:	50000700 	.word	0x50000700
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a4e      	ldr	r2, [pc, #312]	; (8002b8c <HAL_ADC_ConfigChannel+0x5c4>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d103      	bne.n	8002a5e <HAL_ADC_ConfigChannel+0x496>
 8002a56:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002a5a:	60fb      	str	r3, [r7, #12]
 8002a5c:	e011      	b.n	8002a82 <HAL_ADC_ConfigChannel+0x4ba>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a4b      	ldr	r2, [pc, #300]	; (8002b90 <HAL_ADC_ConfigChannel+0x5c8>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d102      	bne.n	8002a6e <HAL_ADC_ConfigChannel+0x4a6>
 8002a68:	4b4a      	ldr	r3, [pc, #296]	; (8002b94 <HAL_ADC_ConfigChannel+0x5cc>)
 8002a6a:	60fb      	str	r3, [r7, #12]
 8002a6c:	e009      	b.n	8002a82 <HAL_ADC_ConfigChannel+0x4ba>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a48      	ldr	r2, [pc, #288]	; (8002b94 <HAL_ADC_ConfigChannel+0x5cc>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d102      	bne.n	8002a7e <HAL_ADC_ConfigChannel+0x4b6>
 8002a78:	4b45      	ldr	r3, [pc, #276]	; (8002b90 <HAL_ADC_ConfigChannel+0x5c8>)
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	e001      	b.n	8002a82 <HAL_ADC_ConfigChannel+0x4ba>
 8002a7e:	2300      	movs	r3, #0
 8002a80:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	f003 0303 	and.w	r3, r3, #3
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d108      	bne.n	8002aa2 <HAL_ADC_ConfigChannel+0x4da>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d101      	bne.n	8002aa2 <HAL_ADC_ConfigChannel+0x4da>
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e000      	b.n	8002aa4 <HAL_ADC_ConfigChannel+0x4dc>
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d150      	bne.n	8002b4a <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002aa8:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d010      	beq.n	8002ad0 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	f003 0303 	and.w	r3, r3, #3
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d107      	bne.n	8002aca <HAL_ADC_ConfigChannel+0x502>
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0301 	and.w	r3, r3, #1
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d101      	bne.n	8002aca <HAL_ADC_ConfigChannel+0x502>
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e000      	b.n	8002acc <HAL_ADC_ConfigChannel+0x504>
 8002aca:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d13c      	bne.n	8002b4a <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2b10      	cmp	r3, #16
 8002ad6:	d11d      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x54c>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ae0:	d118      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002ae2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002aea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002aec:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002aee:	4b2a      	ldr	r3, [pc, #168]	; (8002b98 <HAL_ADC_ConfigChannel+0x5d0>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a2a      	ldr	r2, [pc, #168]	; (8002b9c <HAL_ADC_ConfigChannel+0x5d4>)
 8002af4:	fba2 2303 	umull	r2, r3, r2, r3
 8002af8:	0c9a      	lsrs	r2, r3, #18
 8002afa:	4613      	mov	r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	4413      	add	r3, r2
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b04:	e002      	b.n	8002b0c <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	3b01      	subs	r3, #1
 8002b0a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1f9      	bne.n	8002b06 <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b12:	e02e      	b.n	8002b72 <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2b11      	cmp	r3, #17
 8002b1a:	d10b      	bne.n	8002b34 <HAL_ADC_ConfigChannel+0x56c>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b24:	d106      	bne.n	8002b34 <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002b26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002b2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b30:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b32:	e01e      	b.n	8002b72 <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2b12      	cmp	r3, #18
 8002b3a:	d11a      	bne.n	8002b72 <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002b3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002b44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b46:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b48:	e013      	b.n	8002b72 <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4e:	f043 0220 	orr.w	r2, r3, #32
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002b5c:	e00a      	b.n	8002b74 <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b62:	f043 0220 	orr.w	r2, r3, #32
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002b70:	e000      	b.n	8002b74 <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b72:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002b7c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	376c      	adds	r7, #108	; 0x6c
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr
 8002b8c:	50000100 	.word	0x50000100
 8002b90:	50000400 	.word	0x50000400
 8002b94:	50000500 	.word	0x50000500
 8002b98:	2000005c 	.word	0x2000005c
 8002b9c:	431bde83 	.word	0x431bde83

08002ba0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b099      	sub	sp, #100	; 0x64
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002baa:	2300      	movs	r3, #0
 8002bac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bb8:	d102      	bne.n	8002bc0 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002bba:	4b6d      	ldr	r3, [pc, #436]	; (8002d70 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002bbc:	60bb      	str	r3, [r7, #8]
 8002bbe:	e01a      	b.n	8002bf6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a6a      	ldr	r2, [pc, #424]	; (8002d70 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d103      	bne.n	8002bd2 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8002bca:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002bce:	60bb      	str	r3, [r7, #8]
 8002bd0:	e011      	b.n	8002bf6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a67      	ldr	r2, [pc, #412]	; (8002d74 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d102      	bne.n	8002be2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002bdc:	4b66      	ldr	r3, [pc, #408]	; (8002d78 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002bde:	60bb      	str	r3, [r7, #8]
 8002be0:	e009      	b.n	8002bf6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a64      	ldr	r2, [pc, #400]	; (8002d78 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d102      	bne.n	8002bf2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002bec:	4b61      	ldr	r3, [pc, #388]	; (8002d74 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002bee:	60bb      	str	r3, [r7, #8]
 8002bf0:	e001      	b.n	8002bf6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d101      	bne.n	8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e0b0      	b.n	8002d62 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d101      	bne.n	8002c0e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002c0a:	2302      	movs	r3, #2
 8002c0c:	e0a9      	b.n	8002d62 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2201      	movs	r2, #1
 8002c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	f003 0304 	and.w	r3, r3, #4
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	f040 808d 	bne.w	8002d40 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	f003 0304 	and.w	r3, r3, #4
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	f040 8086 	bne.w	8002d40 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c3c:	d004      	beq.n	8002c48 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a4b      	ldr	r2, [pc, #300]	; (8002d70 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d101      	bne.n	8002c4c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002c48:	4b4c      	ldr	r3, [pc, #304]	; (8002d7c <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8002c4a:	e000      	b.n	8002c4e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002c4c:	4b4c      	ldr	r3, [pc, #304]	; (8002d80 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8002c4e:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d040      	beq.n	8002cda <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002c58:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	6859      	ldr	r1, [r3, #4]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002c6a:	035b      	lsls	r3, r3, #13
 8002c6c:	430b      	orrs	r3, r1
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c72:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	f003 0303 	and.w	r3, r3, #3
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d108      	bne.n	8002c94 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0301 	and.w	r3, r3, #1
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d101      	bne.n	8002c94 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002c90:	2301      	movs	r3, #1
 8002c92:	e000      	b.n	8002c96 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8002c94:	2300      	movs	r3, #0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d15c      	bne.n	8002d54 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	f003 0303 	and.w	r3, r3, #3
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d107      	bne.n	8002cb6 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0301 	and.w	r3, r3, #1
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d101      	bne.n	8002cb6 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e000      	b.n	8002cb8 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002cb6:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d14b      	bne.n	8002d54 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002cbc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002cc4:	f023 030f 	bic.w	r3, r3, #15
 8002cc8:	683a      	ldr	r2, [r7, #0]
 8002cca:	6811      	ldr	r1, [r2, #0]
 8002ccc:	683a      	ldr	r2, [r7, #0]
 8002cce:	6892      	ldr	r2, [r2, #8]
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	431a      	orrs	r2, r3
 8002cd4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002cd6:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002cd8:	e03c      	b.n	8002d54 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002cda:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ce2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ce4:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f003 0303 	and.w	r3, r3, #3
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d108      	bne.n	8002d06 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0301 	and.w	r3, r3, #1
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d101      	bne.n	8002d06 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002d02:	2301      	movs	r3, #1
 8002d04:	e000      	b.n	8002d08 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002d06:	2300      	movs	r3, #0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d123      	bne.n	8002d54 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f003 0303 	and.w	r3, r3, #3
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d107      	bne.n	8002d28 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0301 	and.w	r3, r3, #1
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d101      	bne.n	8002d28 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002d24:	2301      	movs	r3, #1
 8002d26:	e000      	b.n	8002d2a <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8002d28:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d112      	bne.n	8002d54 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002d2e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002d36:	f023 030f 	bic.w	r3, r3, #15
 8002d3a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002d3c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d3e:	e009      	b.n	8002d54 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d44:	f043 0220 	orr.w	r2, r3, #32
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002d52:	e000      	b.n	8002d56 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d54:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002d5e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8002d62:	4618      	mov	r0, r3
 8002d64:	3764      	adds	r7, #100	; 0x64
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop
 8002d70:	50000100 	.word	0x50000100
 8002d74:	50000400 	.word	0x50000400
 8002d78:	50000500 	.word	0x50000500
 8002d7c:	50000300 	.word	0x50000300
 8002d80:	50000700 	.word	0x50000700

08002d84 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d90:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d96:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d126      	bne.n	8002dec <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d115      	bne.n	8002de4 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d111      	bne.n	8002de4 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d105      	bne.n	8002de4 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ddc:	f043 0201 	orr.w	r2, r3, #1
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002de4:	68f8      	ldr	r0, [r7, #12]
 8002de6:	f7fe fd17 	bl	8001818 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002dea:	e004      	b.n	8002df6 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	4798      	blx	r3
}
 8002df6:	bf00      	nop
 8002df8:	3710      	adds	r7, #16
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b084      	sub	sp, #16
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002e0c:	68f8      	ldr	r0, [r7, #12]
 8002e0e:	f7ff f8b1 	bl	8001f74 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002e12:	bf00      	nop
 8002e14:	3710      	adds	r7, #16
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}

08002e1a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002e1a:	b580      	push	{r7, lr}
 8002e1c:	b084      	sub	sp, #16
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e26:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e38:	f043 0204 	orr.w	r2, r3, #4
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002e40:	68f8      	ldr	r0, [r7, #12]
 8002e42:	f7ff f8a1 	bl	8001f88 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e46:	bf00      	nop
 8002e48:	3710      	adds	r7, #16
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
	...

08002e50 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b084      	sub	sp, #16
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f003 0303 	and.w	r3, r3, #3
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d108      	bne.n	8002e7c <ADC_Enable+0x2c>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0301 	and.w	r3, r3, #1
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d101      	bne.n	8002e7c <ADC_Enable+0x2c>
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e000      	b.n	8002e7e <ADC_Enable+0x2e>
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d143      	bne.n	8002f0a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	689a      	ldr	r2, [r3, #8]
 8002e88:	4b22      	ldr	r3, [pc, #136]	; (8002f14 <ADC_Enable+0xc4>)
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d00d      	beq.n	8002eac <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e94:	f043 0210 	orr.w	r2, r3, #16
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea0:	f043 0201 	orr.w	r2, r3, #1
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e02f      	b.n	8002f0c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	689a      	ldr	r2, [r3, #8]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f042 0201 	orr.w	r2, r2, #1
 8002eba:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002ebc:	f7ff f82a 	bl	8001f14 <HAL_GetTick>
 8002ec0:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002ec2:	e01b      	b.n	8002efc <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002ec4:	f7ff f826 	bl	8001f14 <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d914      	bls.n	8002efc <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d00d      	beq.n	8002efc <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee4:	f043 0210 	orr.w	r2, r3, #16
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ef0:	f043 0201 	orr.w	r2, r3, #1
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e007      	b.n	8002f0c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d1dc      	bne.n	8002ec4 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002f0a:	2300      	movs	r3, #0
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3710      	adds	r7, #16
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	8000003f 	.word	0x8000003f

08002f18 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f20:	2300      	movs	r3, #0
 8002f22:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f003 0303 	and.w	r3, r3, #3
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d108      	bne.n	8002f44 <ADC_Disable+0x2c>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0301 	and.w	r3, r3, #1
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d101      	bne.n	8002f44 <ADC_Disable+0x2c>
 8002f40:	2301      	movs	r3, #1
 8002f42:	e000      	b.n	8002f46 <ADC_Disable+0x2e>
 8002f44:	2300      	movs	r3, #0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d047      	beq.n	8002fda <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f003 030d 	and.w	r3, r3, #13
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d10f      	bne.n	8002f78 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	689a      	ldr	r2, [r3, #8]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f042 0202 	orr.w	r2, r2, #2
 8002f66:	609a      	str	r2, [r3, #8]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2203      	movs	r2, #3
 8002f6e:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002f70:	f7fe ffd0 	bl	8001f14 <HAL_GetTick>
 8002f74:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002f76:	e029      	b.n	8002fcc <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7c:	f043 0210 	orr.w	r2, r3, #16
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f88:	f043 0201 	orr.w	r2, r3, #1
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e023      	b.n	8002fdc <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002f94:	f7fe ffbe 	bl	8001f14 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d914      	bls.n	8002fcc <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f003 0301 	and.w	r3, r3, #1
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d10d      	bne.n	8002fcc <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb4:	f043 0210 	orr.w	r2, r3, #16
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fc0:	f043 0201 	orr.w	r2, r3, #1
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e007      	b.n	8002fdc <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d0dc      	beq.n	8002f94 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002fda:	2300      	movs	r3, #0
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3710      	adds	r7, #16
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f003 0307 	and.w	r3, r3, #7
 8002ff2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ff4:	4b0c      	ldr	r3, [pc, #48]	; (8003028 <__NVIC_SetPriorityGrouping+0x44>)
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ffa:	68ba      	ldr	r2, [r7, #8]
 8002ffc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003000:	4013      	ands	r3, r2
 8003002:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800300c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003010:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003014:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003016:	4a04      	ldr	r2, [pc, #16]	; (8003028 <__NVIC_SetPriorityGrouping+0x44>)
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	60d3      	str	r3, [r2, #12]
}
 800301c:	bf00      	nop
 800301e:	3714      	adds	r7, #20
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	e000ed00 	.word	0xe000ed00

0800302c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003030:	4b04      	ldr	r3, [pc, #16]	; (8003044 <__NVIC_GetPriorityGrouping+0x18>)
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	0a1b      	lsrs	r3, r3, #8
 8003036:	f003 0307 	and.w	r3, r3, #7
}
 800303a:	4618      	mov	r0, r3
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr
 8003044:	e000ed00 	.word	0xe000ed00

08003048 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	4603      	mov	r3, r0
 8003050:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003056:	2b00      	cmp	r3, #0
 8003058:	db0b      	blt.n	8003072 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800305a:	79fb      	ldrb	r3, [r7, #7]
 800305c:	f003 021f 	and.w	r2, r3, #31
 8003060:	4907      	ldr	r1, [pc, #28]	; (8003080 <__NVIC_EnableIRQ+0x38>)
 8003062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003066:	095b      	lsrs	r3, r3, #5
 8003068:	2001      	movs	r0, #1
 800306a:	fa00 f202 	lsl.w	r2, r0, r2
 800306e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	e000e100 	.word	0xe000e100

08003084 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	4603      	mov	r3, r0
 800308c:	6039      	str	r1, [r7, #0]
 800308e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003094:	2b00      	cmp	r3, #0
 8003096:	db0a      	blt.n	80030ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	b2da      	uxtb	r2, r3
 800309c:	490c      	ldr	r1, [pc, #48]	; (80030d0 <__NVIC_SetPriority+0x4c>)
 800309e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a2:	0112      	lsls	r2, r2, #4
 80030a4:	b2d2      	uxtb	r2, r2
 80030a6:	440b      	add	r3, r1
 80030a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030ac:	e00a      	b.n	80030c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	b2da      	uxtb	r2, r3
 80030b2:	4908      	ldr	r1, [pc, #32]	; (80030d4 <__NVIC_SetPriority+0x50>)
 80030b4:	79fb      	ldrb	r3, [r7, #7]
 80030b6:	f003 030f 	and.w	r3, r3, #15
 80030ba:	3b04      	subs	r3, #4
 80030bc:	0112      	lsls	r2, r2, #4
 80030be:	b2d2      	uxtb	r2, r2
 80030c0:	440b      	add	r3, r1
 80030c2:	761a      	strb	r2, [r3, #24]
}
 80030c4:	bf00      	nop
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr
 80030d0:	e000e100 	.word	0xe000e100
 80030d4:	e000ed00 	.word	0xe000ed00

080030d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030d8:	b480      	push	{r7}
 80030da:	b089      	sub	sp, #36	; 0x24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f003 0307 	and.w	r3, r3, #7
 80030ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	f1c3 0307 	rsb	r3, r3, #7
 80030f2:	2b04      	cmp	r3, #4
 80030f4:	bf28      	it	cs
 80030f6:	2304      	movcs	r3, #4
 80030f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	3304      	adds	r3, #4
 80030fe:	2b06      	cmp	r3, #6
 8003100:	d902      	bls.n	8003108 <NVIC_EncodePriority+0x30>
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	3b03      	subs	r3, #3
 8003106:	e000      	b.n	800310a <NVIC_EncodePriority+0x32>
 8003108:	2300      	movs	r3, #0
 800310a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800310c:	f04f 32ff 	mov.w	r2, #4294967295
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	fa02 f303 	lsl.w	r3, r2, r3
 8003116:	43da      	mvns	r2, r3
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	401a      	ands	r2, r3
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003120:	f04f 31ff 	mov.w	r1, #4294967295
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	fa01 f303 	lsl.w	r3, r1, r3
 800312a:	43d9      	mvns	r1, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003130:	4313      	orrs	r3, r2
         );
}
 8003132:	4618      	mov	r0, r3
 8003134:	3724      	adds	r7, #36	; 0x24
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
	...

08003140 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	3b01      	subs	r3, #1
 800314c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003150:	d301      	bcc.n	8003156 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003152:	2301      	movs	r3, #1
 8003154:	e00f      	b.n	8003176 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003156:	4a0a      	ldr	r2, [pc, #40]	; (8003180 <SysTick_Config+0x40>)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	3b01      	subs	r3, #1
 800315c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800315e:	210f      	movs	r1, #15
 8003160:	f04f 30ff 	mov.w	r0, #4294967295
 8003164:	f7ff ff8e 	bl	8003084 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003168:	4b05      	ldr	r3, [pc, #20]	; (8003180 <SysTick_Config+0x40>)
 800316a:	2200      	movs	r2, #0
 800316c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800316e:	4b04      	ldr	r3, [pc, #16]	; (8003180 <SysTick_Config+0x40>)
 8003170:	2207      	movs	r2, #7
 8003172:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3708      	adds	r7, #8
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	e000e010 	.word	0xe000e010

08003184 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f7ff ff29 	bl	8002fe4 <__NVIC_SetPriorityGrouping>
}
 8003192:	bf00      	nop
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b086      	sub	sp, #24
 800319e:	af00      	add	r7, sp, #0
 80031a0:	4603      	mov	r3, r0
 80031a2:	60b9      	str	r1, [r7, #8]
 80031a4:	607a      	str	r2, [r7, #4]
 80031a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031a8:	2300      	movs	r3, #0
 80031aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031ac:	f7ff ff3e 	bl	800302c <__NVIC_GetPriorityGrouping>
 80031b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	68b9      	ldr	r1, [r7, #8]
 80031b6:	6978      	ldr	r0, [r7, #20]
 80031b8:	f7ff ff8e 	bl	80030d8 <NVIC_EncodePriority>
 80031bc:	4602      	mov	r2, r0
 80031be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031c2:	4611      	mov	r1, r2
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff ff5d 	bl	8003084 <__NVIC_SetPriority>
}
 80031ca:	bf00      	nop
 80031cc:	3718      	adds	r7, #24
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}

080031d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031d2:	b580      	push	{r7, lr}
 80031d4:	b082      	sub	sp, #8
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	4603      	mov	r3, r0
 80031da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7ff ff31 	bl	8003048 <__NVIC_EnableIRQ>
}
 80031e6:	bf00      	nop
 80031e8:	3708      	adds	r7, #8
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b082      	sub	sp, #8
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f7ff ffa2 	bl	8003140 <SysTick_Config>
 80031fc:	4603      	mov	r3, r0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}

08003206 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003206:	b580      	push	{r7, lr}
 8003208:	b084      	sub	sp, #16
 800320a:	af00      	add	r7, sp, #0
 800320c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800320e:	2300      	movs	r3, #0
 8003210:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d101      	bne.n	800321c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e037      	b.n	800328c <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2202      	movs	r2, #2
 8003220:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003232:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003236:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003240:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800324c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	695b      	ldr	r3, [r3, #20]
 8003252:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003258:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	69db      	ldr	r3, [r3, #28]
 800325e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003260:	68fa      	ldr	r2, [r7, #12]
 8003262:	4313      	orrs	r3, r2
 8003264:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f000 f9b8 	bl	80035e4 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2201      	movs	r2, #1
 800327e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2200      	movs	r2, #0
 8003286:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800328a:	2300      	movs	r3, #0
}  
 800328c:	4618      	mov	r0, r3
 800328e:	3710      	adds	r7, #16
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}

08003294 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
 80032a0:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80032a2:	2300      	movs	r3, #0
 80032a4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d101      	bne.n	80032b4 <HAL_DMA_Start_IT+0x20>
 80032b0:	2302      	movs	r3, #2
 80032b2:	e04a      	b.n	800334a <HAL_DMA_Start_IT+0xb6>
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d13a      	bne.n	800333c <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2202      	movs	r2, #2
 80032ca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2200      	movs	r2, #0
 80032d2:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f022 0201 	bic.w	r2, r2, #1
 80032e2:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	68b9      	ldr	r1, [r7, #8]
 80032ea:	68f8      	ldr	r0, [r7, #12]
 80032ec:	f000 f94b 	bl	8003586 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d008      	beq.n	800330a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f042 020e 	orr.w	r2, r2, #14
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	e00f      	b.n	800332a <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f042 020a 	orr.w	r2, r2, #10
 8003318:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f022 0204 	bic.w	r2, r2, #4
 8003328:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f042 0201 	orr.w	r2, r2, #1
 8003338:	601a      	str	r2, [r3, #0]
 800333a:	e005      	b.n	8003348 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2200      	movs	r2, #0
 8003340:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003344:	2302      	movs	r3, #2
 8003346:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003348:	7dfb      	ldrb	r3, [r7, #23]
} 
 800334a:	4618      	mov	r0, r3
 800334c:	3718      	adds	r7, #24
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003352:	b480      	push	{r7}
 8003354:	b083      	sub	sp, #12
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003360:	2b02      	cmp	r3, #2
 8003362:	d008      	beq.n	8003376 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2204      	movs	r2, #4
 8003368:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e020      	b.n	80033b8 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f022 020e 	bic.w	r2, r2, #14
 8003384:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f022 0201 	bic.w	r2, r2, #1
 8003394:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800339e:	2101      	movs	r1, #1
 80033a0:	fa01 f202 	lsl.w	r2, r1, r2
 80033a4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80033b6:	2300      	movs	r3, #0
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033cc:	2300      	movs	r3, #0
 80033ce:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80033d6:	2b02      	cmp	r3, #2
 80033d8:	d005      	beq.n	80033e6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2204      	movs	r2, #4
 80033de:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	73fb      	strb	r3, [r7, #15]
 80033e4:	e027      	b.n	8003436 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f022 020e 	bic.w	r2, r2, #14
 80033f4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f022 0201 	bic.w	r2, r2, #1
 8003404:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800340e:	2101      	movs	r1, #1
 8003410:	fa01 f202 	lsl.w	r2, r1, r2
 8003414:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2201      	movs	r2, #1
 800341a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800342a:	2b00      	cmp	r3, #0
 800342c:	d003      	beq.n	8003436 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	4798      	blx	r3
    } 
  }
  return status;
 8003436:	7bfb      	ldrb	r3, [r7, #15]
}
 8003438:	4618      	mov	r0, r3
 800343a:	3710      	adds	r7, #16
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345c:	2204      	movs	r2, #4
 800345e:	409a      	lsls	r2, r3
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	4013      	ands	r3, r2
 8003464:	2b00      	cmp	r3, #0
 8003466:	d024      	beq.n	80034b2 <HAL_DMA_IRQHandler+0x72>
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	f003 0304 	and.w	r3, r3, #4
 800346e:	2b00      	cmp	r3, #0
 8003470:	d01f      	beq.n	80034b2 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 0320 	and.w	r3, r3, #32
 800347c:	2b00      	cmp	r3, #0
 800347e:	d107      	bne.n	8003490 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f022 0204 	bic.w	r2, r2, #4
 800348e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003498:	2104      	movs	r1, #4
 800349a:	fa01 f202 	lsl.w	r2, r1, r2
 800349e:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d06a      	beq.n	800357e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80034b0:	e065      	b.n	800357e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b6:	2202      	movs	r2, #2
 80034b8:	409a      	lsls	r2, r3
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	4013      	ands	r3, r2
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d02c      	beq.n	800351c <HAL_DMA_IRQHandler+0xdc>
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	f003 0302 	and.w	r3, r3, #2
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d027      	beq.n	800351c <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0320 	and.w	r3, r3, #32
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d10b      	bne.n	80034f2 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 020a 	bic.w	r2, r2, #10
 80034e8:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2201      	movs	r2, #1
 80034ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034fa:	2102      	movs	r1, #2
 80034fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003500:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2200      	movs	r2, #0
 8003506:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800350e:	2b00      	cmp	r3, #0
 8003510:	d035      	beq.n	800357e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800351a:	e030      	b.n	800357e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003520:	2208      	movs	r2, #8
 8003522:	409a      	lsls	r2, r3
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	4013      	ands	r3, r2
 8003528:	2b00      	cmp	r3, #0
 800352a:	d028      	beq.n	800357e <HAL_DMA_IRQHandler+0x13e>
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	f003 0308 	and.w	r3, r3, #8
 8003532:	2b00      	cmp	r3, #0
 8003534:	d023      	beq.n	800357e <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f022 020e 	bic.w	r2, r2, #14
 8003544:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800354e:	2101      	movs	r1, #1
 8003550:	fa01 f202 	lsl.w	r2, r1, r2
 8003554:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2201      	movs	r2, #1
 800355a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003570:	2b00      	cmp	r3, #0
 8003572:	d004      	beq.n	800357e <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	4798      	blx	r3
    }
  }
}  
 800357c:	e7ff      	b.n	800357e <HAL_DMA_IRQHandler+0x13e>
 800357e:	bf00      	nop
 8003580:	3710      	adds	r7, #16
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}

08003586 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003586:	b480      	push	{r7}
 8003588:	b085      	sub	sp, #20
 800358a:	af00      	add	r7, sp, #0
 800358c:	60f8      	str	r0, [r7, #12]
 800358e:	60b9      	str	r1, [r7, #8]
 8003590:	607a      	str	r2, [r7, #4]
 8003592:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800359c:	2101      	movs	r1, #1
 800359e:	fa01 f202 	lsl.w	r2, r1, r2
 80035a2:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	683a      	ldr	r2, [r7, #0]
 80035aa:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	2b10      	cmp	r3, #16
 80035b2:	d108      	bne.n	80035c6 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	68ba      	ldr	r2, [r7, #8]
 80035c2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80035c4:	e007      	b.n	80035d6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	68ba      	ldr	r2, [r7, #8]
 80035cc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	60da      	str	r2, [r3, #12]
}
 80035d6:	bf00      	nop
 80035d8:	3714      	adds	r7, #20
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
	...

080035e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	461a      	mov	r2, r3
 80035f2:	4b14      	ldr	r3, [pc, #80]	; (8003644 <DMA_CalcBaseAndBitshift+0x60>)
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d80f      	bhi.n	8003618 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	461a      	mov	r2, r3
 80035fe:	4b12      	ldr	r3, [pc, #72]	; (8003648 <DMA_CalcBaseAndBitshift+0x64>)
 8003600:	4413      	add	r3, r2
 8003602:	4a12      	ldr	r2, [pc, #72]	; (800364c <DMA_CalcBaseAndBitshift+0x68>)
 8003604:	fba2 2303 	umull	r2, r3, r2, r3
 8003608:	091b      	lsrs	r3, r3, #4
 800360a:	009a      	lsls	r2, r3, #2
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	4a0f      	ldr	r2, [pc, #60]	; (8003650 <DMA_CalcBaseAndBitshift+0x6c>)
 8003614:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8003616:	e00e      	b.n	8003636 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	461a      	mov	r2, r3
 800361e:	4b0d      	ldr	r3, [pc, #52]	; (8003654 <DMA_CalcBaseAndBitshift+0x70>)
 8003620:	4413      	add	r3, r2
 8003622:	4a0a      	ldr	r2, [pc, #40]	; (800364c <DMA_CalcBaseAndBitshift+0x68>)
 8003624:	fba2 2303 	umull	r2, r3, r2, r3
 8003628:	091b      	lsrs	r3, r3, #4
 800362a:	009a      	lsls	r2, r3, #2
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	4a09      	ldr	r2, [pc, #36]	; (8003658 <DMA_CalcBaseAndBitshift+0x74>)
 8003634:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003636:	bf00      	nop
 8003638:	370c      	adds	r7, #12
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	40020407 	.word	0x40020407
 8003648:	bffdfff8 	.word	0xbffdfff8
 800364c:	cccccccd 	.word	0xcccccccd
 8003650:	40020000 	.word	0x40020000
 8003654:	bffdfbf8 	.word	0xbffdfbf8
 8003658:	40020400 	.word	0x40020400

0800365c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800365c:	b480      	push	{r7}
 800365e:	b087      	sub	sp, #28
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003666:	2300      	movs	r3, #0
 8003668:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800366a:	e160      	b.n	800392e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	2101      	movs	r1, #1
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	fa01 f303 	lsl.w	r3, r1, r3
 8003678:	4013      	ands	r3, r2
 800367a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2b00      	cmp	r3, #0
 8003680:	f000 8152 	beq.w	8003928 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f003 0303 	and.w	r3, r3, #3
 800368c:	2b01      	cmp	r3, #1
 800368e:	d005      	beq.n	800369c <HAL_GPIO_Init+0x40>
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f003 0303 	and.w	r3, r3, #3
 8003698:	2b02      	cmp	r3, #2
 800369a:	d130      	bne.n	80036fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	005b      	lsls	r3, r3, #1
 80036a6:	2203      	movs	r2, #3
 80036a8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ac:	43db      	mvns	r3, r3
 80036ae:	693a      	ldr	r2, [r7, #16]
 80036b0:	4013      	ands	r3, r2
 80036b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	68da      	ldr	r2, [r3, #12]
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	005b      	lsls	r3, r3, #1
 80036bc:	fa02 f303 	lsl.w	r3, r2, r3
 80036c0:	693a      	ldr	r2, [r7, #16]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036d2:	2201      	movs	r2, #1
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	fa02 f303 	lsl.w	r3, r2, r3
 80036da:	43db      	mvns	r3, r3
 80036dc:	693a      	ldr	r2, [r7, #16]
 80036de:	4013      	ands	r3, r2
 80036e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	091b      	lsrs	r3, r3, #4
 80036e8:	f003 0201 	and.w	r2, r3, #1
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	fa02 f303 	lsl.w	r3, r2, r3
 80036f2:	693a      	ldr	r2, [r7, #16]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	693a      	ldr	r2, [r7, #16]
 80036fc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f003 0303 	and.w	r3, r3, #3
 8003706:	2b03      	cmp	r3, #3
 8003708:	d017      	beq.n	800373a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	005b      	lsls	r3, r3, #1
 8003714:	2203      	movs	r2, #3
 8003716:	fa02 f303 	lsl.w	r3, r2, r3
 800371a:	43db      	mvns	r3, r3
 800371c:	693a      	ldr	r2, [r7, #16]
 800371e:	4013      	ands	r3, r2
 8003720:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	689a      	ldr	r2, [r3, #8]
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	005b      	lsls	r3, r3, #1
 800372a:	fa02 f303 	lsl.w	r3, r2, r3
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	4313      	orrs	r3, r2
 8003732:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	693a      	ldr	r2, [r7, #16]
 8003738:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f003 0303 	and.w	r3, r3, #3
 8003742:	2b02      	cmp	r3, #2
 8003744:	d123      	bne.n	800378e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	08da      	lsrs	r2, r3, #3
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	3208      	adds	r2, #8
 800374e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003752:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	f003 0307 	and.w	r3, r3, #7
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	220f      	movs	r2, #15
 800375e:	fa02 f303 	lsl.w	r3, r2, r3
 8003762:	43db      	mvns	r3, r3
 8003764:	693a      	ldr	r2, [r7, #16]
 8003766:	4013      	ands	r3, r2
 8003768:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	691a      	ldr	r2, [r3, #16]
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	f003 0307 	and.w	r3, r3, #7
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	fa02 f303 	lsl.w	r3, r2, r3
 800377a:	693a      	ldr	r2, [r7, #16]
 800377c:	4313      	orrs	r3, r2
 800377e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	08da      	lsrs	r2, r3, #3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	3208      	adds	r2, #8
 8003788:	6939      	ldr	r1, [r7, #16]
 800378a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	005b      	lsls	r3, r3, #1
 8003798:	2203      	movs	r2, #3
 800379a:	fa02 f303 	lsl.w	r3, r2, r3
 800379e:	43db      	mvns	r3, r3
 80037a0:	693a      	ldr	r2, [r7, #16]
 80037a2:	4013      	ands	r3, r2
 80037a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f003 0203 	and.w	r2, r3, #3
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	005b      	lsls	r3, r3, #1
 80037b2:	fa02 f303 	lsl.w	r3, r2, r3
 80037b6:	693a      	ldr	r2, [r7, #16]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	693a      	ldr	r2, [r7, #16]
 80037c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	f000 80ac 	beq.w	8003928 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037d0:	4b5e      	ldr	r3, [pc, #376]	; (800394c <HAL_GPIO_Init+0x2f0>)
 80037d2:	699b      	ldr	r3, [r3, #24]
 80037d4:	4a5d      	ldr	r2, [pc, #372]	; (800394c <HAL_GPIO_Init+0x2f0>)
 80037d6:	f043 0301 	orr.w	r3, r3, #1
 80037da:	6193      	str	r3, [r2, #24]
 80037dc:	4b5b      	ldr	r3, [pc, #364]	; (800394c <HAL_GPIO_Init+0x2f0>)
 80037de:	699b      	ldr	r3, [r3, #24]
 80037e0:	f003 0301 	and.w	r3, r3, #1
 80037e4:	60bb      	str	r3, [r7, #8]
 80037e6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80037e8:	4a59      	ldr	r2, [pc, #356]	; (8003950 <HAL_GPIO_Init+0x2f4>)
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	089b      	lsrs	r3, r3, #2
 80037ee:	3302      	adds	r3, #2
 80037f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	f003 0303 	and.w	r3, r3, #3
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	220f      	movs	r2, #15
 8003800:	fa02 f303 	lsl.w	r3, r2, r3
 8003804:	43db      	mvns	r3, r3
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	4013      	ands	r3, r2
 800380a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003812:	d025      	beq.n	8003860 <HAL_GPIO_Init+0x204>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a4f      	ldr	r2, [pc, #316]	; (8003954 <HAL_GPIO_Init+0x2f8>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d01f      	beq.n	800385c <HAL_GPIO_Init+0x200>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	4a4e      	ldr	r2, [pc, #312]	; (8003958 <HAL_GPIO_Init+0x2fc>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d019      	beq.n	8003858 <HAL_GPIO_Init+0x1fc>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	4a4d      	ldr	r2, [pc, #308]	; (800395c <HAL_GPIO_Init+0x300>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d013      	beq.n	8003854 <HAL_GPIO_Init+0x1f8>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	4a4c      	ldr	r2, [pc, #304]	; (8003960 <HAL_GPIO_Init+0x304>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d00d      	beq.n	8003850 <HAL_GPIO_Init+0x1f4>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	4a4b      	ldr	r2, [pc, #300]	; (8003964 <HAL_GPIO_Init+0x308>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d007      	beq.n	800384c <HAL_GPIO_Init+0x1f0>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4a4a      	ldr	r2, [pc, #296]	; (8003968 <HAL_GPIO_Init+0x30c>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d101      	bne.n	8003848 <HAL_GPIO_Init+0x1ec>
 8003844:	2306      	movs	r3, #6
 8003846:	e00c      	b.n	8003862 <HAL_GPIO_Init+0x206>
 8003848:	2307      	movs	r3, #7
 800384a:	e00a      	b.n	8003862 <HAL_GPIO_Init+0x206>
 800384c:	2305      	movs	r3, #5
 800384e:	e008      	b.n	8003862 <HAL_GPIO_Init+0x206>
 8003850:	2304      	movs	r3, #4
 8003852:	e006      	b.n	8003862 <HAL_GPIO_Init+0x206>
 8003854:	2303      	movs	r3, #3
 8003856:	e004      	b.n	8003862 <HAL_GPIO_Init+0x206>
 8003858:	2302      	movs	r3, #2
 800385a:	e002      	b.n	8003862 <HAL_GPIO_Init+0x206>
 800385c:	2301      	movs	r3, #1
 800385e:	e000      	b.n	8003862 <HAL_GPIO_Init+0x206>
 8003860:	2300      	movs	r3, #0
 8003862:	697a      	ldr	r2, [r7, #20]
 8003864:	f002 0203 	and.w	r2, r2, #3
 8003868:	0092      	lsls	r2, r2, #2
 800386a:	4093      	lsls	r3, r2
 800386c:	693a      	ldr	r2, [r7, #16]
 800386e:	4313      	orrs	r3, r2
 8003870:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003872:	4937      	ldr	r1, [pc, #220]	; (8003950 <HAL_GPIO_Init+0x2f4>)
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	089b      	lsrs	r3, r3, #2
 8003878:	3302      	adds	r3, #2
 800387a:	693a      	ldr	r2, [r7, #16]
 800387c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003880:	4b3a      	ldr	r3, [pc, #232]	; (800396c <HAL_GPIO_Init+0x310>)
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	43db      	mvns	r3, r3
 800388a:	693a      	ldr	r2, [r7, #16]
 800388c:	4013      	ands	r3, r2
 800388e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003898:	2b00      	cmp	r3, #0
 800389a:	d003      	beq.n	80038a4 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80038a4:	4a31      	ldr	r2, [pc, #196]	; (800396c <HAL_GPIO_Init+0x310>)
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038aa:	4b30      	ldr	r3, [pc, #192]	; (800396c <HAL_GPIO_Init+0x310>)
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	43db      	mvns	r3, r3
 80038b4:	693a      	ldr	r2, [r7, #16]
 80038b6:	4013      	ands	r3, r2
 80038b8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d003      	beq.n	80038ce <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80038c6:	693a      	ldr	r2, [r7, #16]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80038ce:	4a27      	ldr	r2, [pc, #156]	; (800396c <HAL_GPIO_Init+0x310>)
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80038d4:	4b25      	ldr	r3, [pc, #148]	; (800396c <HAL_GPIO_Init+0x310>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	43db      	mvns	r3, r3
 80038de:	693a      	ldr	r2, [r7, #16]
 80038e0:	4013      	ands	r3, r2
 80038e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d003      	beq.n	80038f8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80038f0:	693a      	ldr	r2, [r7, #16]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	4313      	orrs	r3, r2
 80038f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80038f8:	4a1c      	ldr	r2, [pc, #112]	; (800396c <HAL_GPIO_Init+0x310>)
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038fe:	4b1b      	ldr	r3, [pc, #108]	; (800396c <HAL_GPIO_Init+0x310>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	43db      	mvns	r3, r3
 8003908:	693a      	ldr	r2, [r7, #16]
 800390a:	4013      	ands	r3, r2
 800390c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d003      	beq.n	8003922 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	4313      	orrs	r3, r2
 8003920:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003922:	4a12      	ldr	r2, [pc, #72]	; (800396c <HAL_GPIO_Init+0x310>)
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	3301      	adds	r3, #1
 800392c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	fa22 f303 	lsr.w	r3, r2, r3
 8003938:	2b00      	cmp	r3, #0
 800393a:	f47f ae97 	bne.w	800366c <HAL_GPIO_Init+0x10>
  }
}
 800393e:	bf00      	nop
 8003940:	bf00      	nop
 8003942:	371c      	adds	r7, #28
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr
 800394c:	40021000 	.word	0x40021000
 8003950:	40010000 	.word	0x40010000
 8003954:	48000400 	.word	0x48000400
 8003958:	48000800 	.word	0x48000800
 800395c:	48000c00 	.word	0x48000c00
 8003960:	48001000 	.word	0x48001000
 8003964:	48001400 	.word	0x48001400
 8003968:	48001800 	.word	0x48001800
 800396c:	40010400 	.word	0x40010400

08003970 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003970:	b480      	push	{r7}
 8003972:	b085      	sub	sp, #20
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	460b      	mov	r3, r1
 800397a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	691a      	ldr	r2, [r3, #16]
 8003980:	887b      	ldrh	r3, [r7, #2]
 8003982:	4013      	ands	r3, r2
 8003984:	2b00      	cmp	r3, #0
 8003986:	d002      	beq.n	800398e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003988:	2301      	movs	r3, #1
 800398a:	73fb      	strb	r3, [r7, #15]
 800398c:	e001      	b.n	8003992 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800398e:	2300      	movs	r3, #0
 8003990:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003992:	7bfb      	ldrb	r3, [r7, #15]
}
 8003994:	4618      	mov	r0, r3
 8003996:	3714      	adds	r7, #20
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	460b      	mov	r3, r1
 80039aa:	807b      	strh	r3, [r7, #2]
 80039ac:	4613      	mov	r3, r2
 80039ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039b0:	787b      	ldrb	r3, [r7, #1]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d003      	beq.n	80039be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80039b6:	887a      	ldrh	r2, [r7, #2]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80039bc:	e002      	b.n	80039c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80039be:	887a      	ldrh	r2, [r7, #2]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80039c4:	bf00      	nop
 80039c6:	370c      	adds	r7, #12
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	4603      	mov	r3, r0
 80039d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80039da:	4b08      	ldr	r3, [pc, #32]	; (80039fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80039dc:	695a      	ldr	r2, [r3, #20]
 80039de:	88fb      	ldrh	r3, [r7, #6]
 80039e0:	4013      	ands	r3, r2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d006      	beq.n	80039f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80039e6:	4a05      	ldr	r2, [pc, #20]	; (80039fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80039e8:	88fb      	ldrh	r3, [r7, #6]
 80039ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80039ec:	88fb      	ldrh	r3, [r7, #6]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f000 f806 	bl	8003a00 <HAL_GPIO_EXTI_Callback>
  }
}
 80039f4:	bf00      	nop
 80039f6:	3708      	adds	r7, #8
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	40010400 	.word	0x40010400

08003a00 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	4603      	mov	r3, r0
 8003a08:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003a0a:	bf00      	nop
 8003a0c:	370c      	adds	r7, #12
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
	...

08003a18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a24:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003a28:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a2a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a2e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d102      	bne.n	8003a3e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	f001 b83a 	b.w	8004ab2 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a3e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a42:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	f000 816f 	beq.w	8003d32 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003a54:	4bb5      	ldr	r3, [pc, #724]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f003 030c 	and.w	r3, r3, #12
 8003a5c:	2b04      	cmp	r3, #4
 8003a5e:	d00c      	beq.n	8003a7a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a60:	4bb2      	ldr	r3, [pc, #712]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f003 030c 	and.w	r3, r3, #12
 8003a68:	2b08      	cmp	r3, #8
 8003a6a:	d15c      	bne.n	8003b26 <HAL_RCC_OscConfig+0x10e>
 8003a6c:	4baf      	ldr	r3, [pc, #700]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003a74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a78:	d155      	bne.n	8003b26 <HAL_RCC_OscConfig+0x10e>
 8003a7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a7e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a82:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003a86:	fa93 f3a3 	rbit	r3, r3
 8003a8a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003a8e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a92:	fab3 f383 	clz	r3, r3
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	095b      	lsrs	r3, r3, #5
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	f043 0301 	orr.w	r3, r3, #1
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d102      	bne.n	8003aac <HAL_RCC_OscConfig+0x94>
 8003aa6:	4ba1      	ldr	r3, [pc, #644]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	e015      	b.n	8003ad8 <HAL_RCC_OscConfig+0xc0>
 8003aac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ab0:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ab4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8003ab8:	fa93 f3a3 	rbit	r3, r3
 8003abc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8003ac0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ac4:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003ac8:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8003acc:	fa93 f3a3 	rbit	r3, r3
 8003ad0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003ad4:	4b95      	ldr	r3, [pc, #596]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003adc:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8003ae0:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8003ae4:	fa92 f2a2 	rbit	r2, r2
 8003ae8:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8003aec:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003af0:	fab2 f282 	clz	r2, r2
 8003af4:	b2d2      	uxtb	r2, r2
 8003af6:	f042 0220 	orr.w	r2, r2, #32
 8003afa:	b2d2      	uxtb	r2, r2
 8003afc:	f002 021f 	and.w	r2, r2, #31
 8003b00:	2101      	movs	r1, #1
 8003b02:	fa01 f202 	lsl.w	r2, r1, r2
 8003b06:	4013      	ands	r3, r2
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	f000 8111 	beq.w	8003d30 <HAL_RCC_OscConfig+0x318>
 8003b0e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b12:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	f040 8108 	bne.w	8003d30 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	f000 bfc6 	b.w	8004ab2 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b26:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b2a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b36:	d106      	bne.n	8003b46 <HAL_RCC_OscConfig+0x12e>
 8003b38:	4b7c      	ldr	r3, [pc, #496]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a7b      	ldr	r2, [pc, #492]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003b3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b42:	6013      	str	r3, [r2, #0]
 8003b44:	e036      	b.n	8003bb4 <HAL_RCC_OscConfig+0x19c>
 8003b46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b4a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d10c      	bne.n	8003b70 <HAL_RCC_OscConfig+0x158>
 8003b56:	4b75      	ldr	r3, [pc, #468]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a74      	ldr	r2, [pc, #464]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003b5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b60:	6013      	str	r3, [r2, #0]
 8003b62:	4b72      	ldr	r3, [pc, #456]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a71      	ldr	r2, [pc, #452]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003b68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b6c:	6013      	str	r3, [r2, #0]
 8003b6e:	e021      	b.n	8003bb4 <HAL_RCC_OscConfig+0x19c>
 8003b70:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b74:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b80:	d10c      	bne.n	8003b9c <HAL_RCC_OscConfig+0x184>
 8003b82:	4b6a      	ldr	r3, [pc, #424]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a69      	ldr	r2, [pc, #420]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003b88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b8c:	6013      	str	r3, [r2, #0]
 8003b8e:	4b67      	ldr	r3, [pc, #412]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a66      	ldr	r2, [pc, #408]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003b94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b98:	6013      	str	r3, [r2, #0]
 8003b9a:	e00b      	b.n	8003bb4 <HAL_RCC_OscConfig+0x19c>
 8003b9c:	4b63      	ldr	r3, [pc, #396]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a62      	ldr	r2, [pc, #392]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003ba2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ba6:	6013      	str	r3, [r2, #0]
 8003ba8:	4b60      	ldr	r3, [pc, #384]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a5f      	ldr	r2, [pc, #380]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003bae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bb2:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bb4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bb8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d059      	beq.n	8003c78 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc4:	f7fe f9a6 	bl	8001f14 <HAL_GetTick>
 8003bc8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bcc:	e00a      	b.n	8003be4 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bce:	f7fe f9a1 	bl	8001f14 <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	2b64      	cmp	r3, #100	; 0x64
 8003bdc:	d902      	bls.n	8003be4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	f000 bf67 	b.w	8004ab2 <HAL_RCC_OscConfig+0x109a>
 8003be4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003be8:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bec:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8003bf0:	fa93 f3a3 	rbit	r3, r3
 8003bf4:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8003bf8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bfc:	fab3 f383 	clz	r3, r3
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	095b      	lsrs	r3, r3, #5
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	f043 0301 	orr.w	r3, r3, #1
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d102      	bne.n	8003c16 <HAL_RCC_OscConfig+0x1fe>
 8003c10:	4b46      	ldr	r3, [pc, #280]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	e015      	b.n	8003c42 <HAL_RCC_OscConfig+0x22a>
 8003c16:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c1a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c1e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8003c22:	fa93 f3a3 	rbit	r3, r3
 8003c26:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8003c2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c2e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003c32:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8003c36:	fa93 f3a3 	rbit	r3, r3
 8003c3a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003c3e:	4b3b      	ldr	r3, [pc, #236]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c42:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003c46:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8003c4a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8003c4e:	fa92 f2a2 	rbit	r2, r2
 8003c52:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8003c56:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003c5a:	fab2 f282 	clz	r2, r2
 8003c5e:	b2d2      	uxtb	r2, r2
 8003c60:	f042 0220 	orr.w	r2, r2, #32
 8003c64:	b2d2      	uxtb	r2, r2
 8003c66:	f002 021f 	and.w	r2, r2, #31
 8003c6a:	2101      	movs	r1, #1
 8003c6c:	fa01 f202 	lsl.w	r2, r1, r2
 8003c70:	4013      	ands	r3, r2
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d0ab      	beq.n	8003bce <HAL_RCC_OscConfig+0x1b6>
 8003c76:	e05c      	b.n	8003d32 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c78:	f7fe f94c 	bl	8001f14 <HAL_GetTick>
 8003c7c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c80:	e00a      	b.n	8003c98 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c82:	f7fe f947 	bl	8001f14 <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	2b64      	cmp	r3, #100	; 0x64
 8003c90:	d902      	bls.n	8003c98 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	f000 bf0d 	b.w	8004ab2 <HAL_RCC_OscConfig+0x109a>
 8003c98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c9c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ca0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8003ca4:	fa93 f3a3 	rbit	r3, r3
 8003ca8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8003cac:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cb0:	fab3 f383 	clz	r3, r3
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	095b      	lsrs	r3, r3, #5
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	f043 0301 	orr.w	r3, r3, #1
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d102      	bne.n	8003cca <HAL_RCC_OscConfig+0x2b2>
 8003cc4:	4b19      	ldr	r3, [pc, #100]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	e015      	b.n	8003cf6 <HAL_RCC_OscConfig+0x2de>
 8003cca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003cce:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cd2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8003cd6:	fa93 f3a3 	rbit	r3, r3
 8003cda:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8003cde:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ce2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003ce6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003cea:	fa93 f3a3 	rbit	r3, r3
 8003cee:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003cf2:	4b0e      	ldr	r3, [pc, #56]	; (8003d2c <HAL_RCC_OscConfig+0x314>)
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003cfa:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8003cfe:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8003d02:	fa92 f2a2 	rbit	r2, r2
 8003d06:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8003d0a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003d0e:	fab2 f282 	clz	r2, r2
 8003d12:	b2d2      	uxtb	r2, r2
 8003d14:	f042 0220 	orr.w	r2, r2, #32
 8003d18:	b2d2      	uxtb	r2, r2
 8003d1a:	f002 021f 	and.w	r2, r2, #31
 8003d1e:	2101      	movs	r1, #1
 8003d20:	fa01 f202 	lsl.w	r2, r1, r2
 8003d24:	4013      	ands	r3, r2
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d1ab      	bne.n	8003c82 <HAL_RCC_OscConfig+0x26a>
 8003d2a:	e002      	b.n	8003d32 <HAL_RCC_OscConfig+0x31a>
 8003d2c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d36:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	f000 817f 	beq.w	8004046 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003d48:	4ba7      	ldr	r3, [pc, #668]	; (8003fe8 <HAL_RCC_OscConfig+0x5d0>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f003 030c 	and.w	r3, r3, #12
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00c      	beq.n	8003d6e <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003d54:	4ba4      	ldr	r3, [pc, #656]	; (8003fe8 <HAL_RCC_OscConfig+0x5d0>)
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f003 030c 	and.w	r3, r3, #12
 8003d5c:	2b08      	cmp	r3, #8
 8003d5e:	d173      	bne.n	8003e48 <HAL_RCC_OscConfig+0x430>
 8003d60:	4ba1      	ldr	r3, [pc, #644]	; (8003fe8 <HAL_RCC_OscConfig+0x5d0>)
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003d68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d6c:	d16c      	bne.n	8003e48 <HAL_RCC_OscConfig+0x430>
 8003d6e:	2302      	movs	r3, #2
 8003d70:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d74:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8003d78:	fa93 f3a3 	rbit	r3, r3
 8003d7c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8003d80:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d84:	fab3 f383 	clz	r3, r3
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	095b      	lsrs	r3, r3, #5
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	f043 0301 	orr.w	r3, r3, #1
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d102      	bne.n	8003d9e <HAL_RCC_OscConfig+0x386>
 8003d98:	4b93      	ldr	r3, [pc, #588]	; (8003fe8 <HAL_RCC_OscConfig+0x5d0>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	e013      	b.n	8003dc6 <HAL_RCC_OscConfig+0x3ae>
 8003d9e:	2302      	movs	r3, #2
 8003da0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003da4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8003da8:	fa93 f3a3 	rbit	r3, r3
 8003dac:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8003db0:	2302      	movs	r3, #2
 8003db2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003db6:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8003dba:	fa93 f3a3 	rbit	r3, r3
 8003dbe:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003dc2:	4b89      	ldr	r3, [pc, #548]	; (8003fe8 <HAL_RCC_OscConfig+0x5d0>)
 8003dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc6:	2202      	movs	r2, #2
 8003dc8:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8003dcc:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8003dd0:	fa92 f2a2 	rbit	r2, r2
 8003dd4:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8003dd8:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003ddc:	fab2 f282 	clz	r2, r2
 8003de0:	b2d2      	uxtb	r2, r2
 8003de2:	f042 0220 	orr.w	r2, r2, #32
 8003de6:	b2d2      	uxtb	r2, r2
 8003de8:	f002 021f 	and.w	r2, r2, #31
 8003dec:	2101      	movs	r1, #1
 8003dee:	fa01 f202 	lsl.w	r2, r1, r2
 8003df2:	4013      	ands	r3, r2
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00a      	beq.n	8003e0e <HAL_RCC_OscConfig+0x3f6>
 8003df8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003dfc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d002      	beq.n	8003e0e <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	f000 be52 	b.w	8004ab2 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e0e:	4b76      	ldr	r3, [pc, #472]	; (8003fe8 <HAL_RCC_OscConfig+0x5d0>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e16:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e1a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	691b      	ldr	r3, [r3, #16]
 8003e22:	21f8      	movs	r1, #248	; 0xf8
 8003e24:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e28:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8003e2c:	fa91 f1a1 	rbit	r1, r1
 8003e30:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8003e34:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003e38:	fab1 f181 	clz	r1, r1
 8003e3c:	b2c9      	uxtb	r1, r1
 8003e3e:	408b      	lsls	r3, r1
 8003e40:	4969      	ldr	r1, [pc, #420]	; (8003fe8 <HAL_RCC_OscConfig+0x5d0>)
 8003e42:	4313      	orrs	r3, r2
 8003e44:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e46:	e0fe      	b.n	8004046 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e48:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e4c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 8088 	beq.w	8003f6a <HAL_RCC_OscConfig+0x552>
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e60:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8003e64:	fa93 f3a3 	rbit	r3, r3
 8003e68:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8003e6c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e70:	fab3 f383 	clz	r3, r3
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003e7a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	461a      	mov	r2, r3
 8003e82:	2301      	movs	r3, #1
 8003e84:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e86:	f7fe f845 	bl	8001f14 <HAL_GetTick>
 8003e8a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e8e:	e00a      	b.n	8003ea6 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e90:	f7fe f840 	bl	8001f14 <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d902      	bls.n	8003ea6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	f000 be06 	b.w	8004ab2 <HAL_RCC_OscConfig+0x109a>
 8003ea6:	2302      	movs	r3, #2
 8003ea8:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eac:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8003eb0:	fa93 f3a3 	rbit	r3, r3
 8003eb4:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8003eb8:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ebc:	fab3 f383 	clz	r3, r3
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	095b      	lsrs	r3, r3, #5
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	f043 0301 	orr.w	r3, r3, #1
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d102      	bne.n	8003ed6 <HAL_RCC_OscConfig+0x4be>
 8003ed0:	4b45      	ldr	r3, [pc, #276]	; (8003fe8 <HAL_RCC_OscConfig+0x5d0>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	e013      	b.n	8003efe <HAL_RCC_OscConfig+0x4e6>
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003edc:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8003ee0:	fa93 f3a3 	rbit	r3, r3
 8003ee4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8003ee8:	2302      	movs	r3, #2
 8003eea:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003eee:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8003ef2:	fa93 f3a3 	rbit	r3, r3
 8003ef6:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003efa:	4b3b      	ldr	r3, [pc, #236]	; (8003fe8 <HAL_RCC_OscConfig+0x5d0>)
 8003efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003efe:	2202      	movs	r2, #2
 8003f00:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8003f04:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8003f08:	fa92 f2a2 	rbit	r2, r2
 8003f0c:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8003f10:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003f14:	fab2 f282 	clz	r2, r2
 8003f18:	b2d2      	uxtb	r2, r2
 8003f1a:	f042 0220 	orr.w	r2, r2, #32
 8003f1e:	b2d2      	uxtb	r2, r2
 8003f20:	f002 021f 	and.w	r2, r2, #31
 8003f24:	2101      	movs	r1, #1
 8003f26:	fa01 f202 	lsl.w	r2, r1, r2
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d0af      	beq.n	8003e90 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f30:	4b2d      	ldr	r3, [pc, #180]	; (8003fe8 <HAL_RCC_OscConfig+0x5d0>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f3c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	21f8      	movs	r1, #248	; 0xf8
 8003f46:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f4a:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8003f4e:	fa91 f1a1 	rbit	r1, r1
 8003f52:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8003f56:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003f5a:	fab1 f181 	clz	r1, r1
 8003f5e:	b2c9      	uxtb	r1, r1
 8003f60:	408b      	lsls	r3, r1
 8003f62:	4921      	ldr	r1, [pc, #132]	; (8003fe8 <HAL_RCC_OscConfig+0x5d0>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	600b      	str	r3, [r1, #0]
 8003f68:	e06d      	b.n	8004046 <HAL_RCC_OscConfig+0x62e>
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f70:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8003f74:	fa93 f3a3 	rbit	r3, r3
 8003f78:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8003f7c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f80:	fab3 f383 	clz	r3, r3
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003f8a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	461a      	mov	r2, r3
 8003f92:	2300      	movs	r3, #0
 8003f94:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f96:	f7fd ffbd 	bl	8001f14 <HAL_GetTick>
 8003f9a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f9e:	e00a      	b.n	8003fb6 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fa0:	f7fd ffb8 	bl	8001f14 <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d902      	bls.n	8003fb6 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	f000 bd7e 	b.w	8004ab2 <HAL_RCC_OscConfig+0x109a>
 8003fb6:	2302      	movs	r3, #2
 8003fb8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fbc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8003fc0:	fa93 f3a3 	rbit	r3, r3
 8003fc4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8003fc8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fcc:	fab3 f383 	clz	r3, r3
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	095b      	lsrs	r3, r3, #5
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	f043 0301 	orr.w	r3, r3, #1
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d105      	bne.n	8003fec <HAL_RCC_OscConfig+0x5d4>
 8003fe0:	4b01      	ldr	r3, [pc, #4]	; (8003fe8 <HAL_RCC_OscConfig+0x5d0>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	e016      	b.n	8004014 <HAL_RCC_OscConfig+0x5fc>
 8003fe6:	bf00      	nop
 8003fe8:	40021000 	.word	0x40021000
 8003fec:	2302      	movs	r3, #2
 8003fee:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8003ff6:	fa93 f3a3 	rbit	r3, r3
 8003ffa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8003ffe:	2302      	movs	r3, #2
 8004000:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004004:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004008:	fa93 f3a3 	rbit	r3, r3
 800400c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004010:	4bbf      	ldr	r3, [pc, #764]	; (8004310 <HAL_RCC_OscConfig+0x8f8>)
 8004012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004014:	2202      	movs	r2, #2
 8004016:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800401a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800401e:	fa92 f2a2 	rbit	r2, r2
 8004022:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8004026:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800402a:	fab2 f282 	clz	r2, r2
 800402e:	b2d2      	uxtb	r2, r2
 8004030:	f042 0220 	orr.w	r2, r2, #32
 8004034:	b2d2      	uxtb	r2, r2
 8004036:	f002 021f 	and.w	r2, r2, #31
 800403a:	2101      	movs	r1, #1
 800403c:	fa01 f202 	lsl.w	r2, r1, r2
 8004040:	4013      	ands	r3, r2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d1ac      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004046:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800404a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0308 	and.w	r3, r3, #8
 8004056:	2b00      	cmp	r3, #0
 8004058:	f000 8113 	beq.w	8004282 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800405c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004060:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	695b      	ldr	r3, [r3, #20]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d07c      	beq.n	8004166 <HAL_RCC_OscConfig+0x74e>
 800406c:	2301      	movs	r3, #1
 800406e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004072:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004076:	fa93 f3a3 	rbit	r3, r3
 800407a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 800407e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004082:	fab3 f383 	clz	r3, r3
 8004086:	b2db      	uxtb	r3, r3
 8004088:	461a      	mov	r2, r3
 800408a:	4ba2      	ldr	r3, [pc, #648]	; (8004314 <HAL_RCC_OscConfig+0x8fc>)
 800408c:	4413      	add	r3, r2
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	461a      	mov	r2, r3
 8004092:	2301      	movs	r3, #1
 8004094:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004096:	f7fd ff3d 	bl	8001f14 <HAL_GetTick>
 800409a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800409e:	e00a      	b.n	80040b6 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040a0:	f7fd ff38 	bl	8001f14 <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d902      	bls.n	80040b6 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	f000 bcfe 	b.w	8004ab2 <HAL_RCC_OscConfig+0x109a>
 80040b6:	2302      	movs	r3, #2
 80040b8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80040c0:	fa93 f2a3 	rbit	r2, r3
 80040c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80040c8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80040cc:	601a      	str	r2, [r3, #0]
 80040ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80040d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80040d6:	2202      	movs	r2, #2
 80040d8:	601a      	str	r2, [r3, #0]
 80040da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80040de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	fa93 f2a3 	rbit	r2, r3
 80040e8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80040ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80040f0:	601a      	str	r2, [r3, #0]
 80040f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80040f6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80040fa:	2202      	movs	r2, #2
 80040fc:	601a      	str	r2, [r3, #0]
 80040fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004102:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	fa93 f2a3 	rbit	r2, r3
 800410c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004110:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004114:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004116:	4b7e      	ldr	r3, [pc, #504]	; (8004310 <HAL_RCC_OscConfig+0x8f8>)
 8004118:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800411a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800411e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004122:	2102      	movs	r1, #2
 8004124:	6019      	str	r1, [r3, #0]
 8004126:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800412a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	fa93 f1a3 	rbit	r1, r3
 8004134:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004138:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800413c:	6019      	str	r1, [r3, #0]
  return result;
 800413e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004142:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	fab3 f383 	clz	r3, r3
 800414c:	b2db      	uxtb	r3, r3
 800414e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004152:	b2db      	uxtb	r3, r3
 8004154:	f003 031f 	and.w	r3, r3, #31
 8004158:	2101      	movs	r1, #1
 800415a:	fa01 f303 	lsl.w	r3, r1, r3
 800415e:	4013      	ands	r3, r2
 8004160:	2b00      	cmp	r3, #0
 8004162:	d09d      	beq.n	80040a0 <HAL_RCC_OscConfig+0x688>
 8004164:	e08d      	b.n	8004282 <HAL_RCC_OscConfig+0x86a>
 8004166:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800416a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800416e:	2201      	movs	r2, #1
 8004170:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004172:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004176:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	fa93 f2a3 	rbit	r2, r3
 8004180:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004184:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004188:	601a      	str	r2, [r3, #0]
  return result;
 800418a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800418e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004192:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004194:	fab3 f383 	clz	r3, r3
 8004198:	b2db      	uxtb	r3, r3
 800419a:	461a      	mov	r2, r3
 800419c:	4b5d      	ldr	r3, [pc, #372]	; (8004314 <HAL_RCC_OscConfig+0x8fc>)
 800419e:	4413      	add	r3, r2
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	461a      	mov	r2, r3
 80041a4:	2300      	movs	r3, #0
 80041a6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041a8:	f7fd feb4 	bl	8001f14 <HAL_GetTick>
 80041ac:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041b0:	e00a      	b.n	80041c8 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041b2:	f7fd feaf 	bl	8001f14 <HAL_GetTick>
 80041b6:	4602      	mov	r2, r0
 80041b8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d902      	bls.n	80041c8 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	f000 bc75 	b.w	8004ab2 <HAL_RCC_OscConfig+0x109a>
 80041c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80041cc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80041d0:	2202      	movs	r2, #2
 80041d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80041d8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	fa93 f2a3 	rbit	r2, r3
 80041e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80041e6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80041ea:	601a      	str	r2, [r3, #0]
 80041ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80041f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80041f4:	2202      	movs	r2, #2
 80041f6:	601a      	str	r2, [r3, #0]
 80041f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80041fc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	fa93 f2a3 	rbit	r2, r3
 8004206:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800420a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800420e:	601a      	str	r2, [r3, #0]
 8004210:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004214:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004218:	2202      	movs	r2, #2
 800421a:	601a      	str	r2, [r3, #0]
 800421c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004220:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	fa93 f2a3 	rbit	r2, r3
 800422a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800422e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004232:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004234:	4b36      	ldr	r3, [pc, #216]	; (8004310 <HAL_RCC_OscConfig+0x8f8>)
 8004236:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004238:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800423c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004240:	2102      	movs	r1, #2
 8004242:	6019      	str	r1, [r3, #0]
 8004244:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004248:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	fa93 f1a3 	rbit	r1, r3
 8004252:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004256:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800425a:	6019      	str	r1, [r3, #0]
  return result;
 800425c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004260:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	fab3 f383 	clz	r3, r3
 800426a:	b2db      	uxtb	r3, r3
 800426c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004270:	b2db      	uxtb	r3, r3
 8004272:	f003 031f 	and.w	r3, r3, #31
 8004276:	2101      	movs	r1, #1
 8004278:	fa01 f303 	lsl.w	r3, r1, r3
 800427c:	4013      	ands	r3, r2
 800427e:	2b00      	cmp	r3, #0
 8004280:	d197      	bne.n	80041b2 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004282:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004286:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 0304 	and.w	r3, r3, #4
 8004292:	2b00      	cmp	r3, #0
 8004294:	f000 81a5 	beq.w	80045e2 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004298:	2300      	movs	r3, #0
 800429a:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800429e:	4b1c      	ldr	r3, [pc, #112]	; (8004310 <HAL_RCC_OscConfig+0x8f8>)
 80042a0:	69db      	ldr	r3, [r3, #28]
 80042a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d116      	bne.n	80042d8 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042aa:	4b19      	ldr	r3, [pc, #100]	; (8004310 <HAL_RCC_OscConfig+0x8f8>)
 80042ac:	69db      	ldr	r3, [r3, #28]
 80042ae:	4a18      	ldr	r2, [pc, #96]	; (8004310 <HAL_RCC_OscConfig+0x8f8>)
 80042b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042b4:	61d3      	str	r3, [r2, #28]
 80042b6:	4b16      	ldr	r3, [pc, #88]	; (8004310 <HAL_RCC_OscConfig+0x8f8>)
 80042b8:	69db      	ldr	r3, [r3, #28]
 80042ba:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80042be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80042c2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80042c6:	601a      	str	r2, [r3, #0]
 80042c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80042cc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80042d0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80042d2:	2301      	movs	r3, #1
 80042d4:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042d8:	4b0f      	ldr	r3, [pc, #60]	; (8004318 <HAL_RCC_OscConfig+0x900>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d121      	bne.n	8004328 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042e4:	4b0c      	ldr	r3, [pc, #48]	; (8004318 <HAL_RCC_OscConfig+0x900>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a0b      	ldr	r2, [pc, #44]	; (8004318 <HAL_RCC_OscConfig+0x900>)
 80042ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042ee:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042f0:	f7fd fe10 	bl	8001f14 <HAL_GetTick>
 80042f4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042f8:	e010      	b.n	800431c <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042fa:	f7fd fe0b 	bl	8001f14 <HAL_GetTick>
 80042fe:	4602      	mov	r2, r0
 8004300:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	2b64      	cmp	r3, #100	; 0x64
 8004308:	d908      	bls.n	800431c <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 800430a:	2303      	movs	r3, #3
 800430c:	e3d1      	b.n	8004ab2 <HAL_RCC_OscConfig+0x109a>
 800430e:	bf00      	nop
 8004310:	40021000 	.word	0x40021000
 8004314:	10908120 	.word	0x10908120
 8004318:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800431c:	4b8d      	ldr	r3, [pc, #564]	; (8004554 <HAL_RCC_OscConfig+0xb3c>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004324:	2b00      	cmp	r3, #0
 8004326:	d0e8      	beq.n	80042fa <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004328:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800432c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d106      	bne.n	8004346 <HAL_RCC_OscConfig+0x92e>
 8004338:	4b87      	ldr	r3, [pc, #540]	; (8004558 <HAL_RCC_OscConfig+0xb40>)
 800433a:	6a1b      	ldr	r3, [r3, #32]
 800433c:	4a86      	ldr	r2, [pc, #536]	; (8004558 <HAL_RCC_OscConfig+0xb40>)
 800433e:	f043 0301 	orr.w	r3, r3, #1
 8004342:	6213      	str	r3, [r2, #32]
 8004344:	e035      	b.n	80043b2 <HAL_RCC_OscConfig+0x99a>
 8004346:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800434a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d10c      	bne.n	8004370 <HAL_RCC_OscConfig+0x958>
 8004356:	4b80      	ldr	r3, [pc, #512]	; (8004558 <HAL_RCC_OscConfig+0xb40>)
 8004358:	6a1b      	ldr	r3, [r3, #32]
 800435a:	4a7f      	ldr	r2, [pc, #508]	; (8004558 <HAL_RCC_OscConfig+0xb40>)
 800435c:	f023 0301 	bic.w	r3, r3, #1
 8004360:	6213      	str	r3, [r2, #32]
 8004362:	4b7d      	ldr	r3, [pc, #500]	; (8004558 <HAL_RCC_OscConfig+0xb40>)
 8004364:	6a1b      	ldr	r3, [r3, #32]
 8004366:	4a7c      	ldr	r2, [pc, #496]	; (8004558 <HAL_RCC_OscConfig+0xb40>)
 8004368:	f023 0304 	bic.w	r3, r3, #4
 800436c:	6213      	str	r3, [r2, #32]
 800436e:	e020      	b.n	80043b2 <HAL_RCC_OscConfig+0x99a>
 8004370:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004374:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	2b05      	cmp	r3, #5
 800437e:	d10c      	bne.n	800439a <HAL_RCC_OscConfig+0x982>
 8004380:	4b75      	ldr	r3, [pc, #468]	; (8004558 <HAL_RCC_OscConfig+0xb40>)
 8004382:	6a1b      	ldr	r3, [r3, #32]
 8004384:	4a74      	ldr	r2, [pc, #464]	; (8004558 <HAL_RCC_OscConfig+0xb40>)
 8004386:	f043 0304 	orr.w	r3, r3, #4
 800438a:	6213      	str	r3, [r2, #32]
 800438c:	4b72      	ldr	r3, [pc, #456]	; (8004558 <HAL_RCC_OscConfig+0xb40>)
 800438e:	6a1b      	ldr	r3, [r3, #32]
 8004390:	4a71      	ldr	r2, [pc, #452]	; (8004558 <HAL_RCC_OscConfig+0xb40>)
 8004392:	f043 0301 	orr.w	r3, r3, #1
 8004396:	6213      	str	r3, [r2, #32]
 8004398:	e00b      	b.n	80043b2 <HAL_RCC_OscConfig+0x99a>
 800439a:	4b6f      	ldr	r3, [pc, #444]	; (8004558 <HAL_RCC_OscConfig+0xb40>)
 800439c:	6a1b      	ldr	r3, [r3, #32]
 800439e:	4a6e      	ldr	r2, [pc, #440]	; (8004558 <HAL_RCC_OscConfig+0xb40>)
 80043a0:	f023 0301 	bic.w	r3, r3, #1
 80043a4:	6213      	str	r3, [r2, #32]
 80043a6:	4b6c      	ldr	r3, [pc, #432]	; (8004558 <HAL_RCC_OscConfig+0xb40>)
 80043a8:	6a1b      	ldr	r3, [r3, #32]
 80043aa:	4a6b      	ldr	r2, [pc, #428]	; (8004558 <HAL_RCC_OscConfig+0xb40>)
 80043ac:	f023 0304 	bic.w	r3, r3, #4
 80043b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80043b6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	f000 8081 	beq.w	80044c6 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043c4:	f7fd fda6 	bl	8001f14 <HAL_GetTick>
 80043c8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043cc:	e00b      	b.n	80043e6 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043ce:	f7fd fda1 	bl	8001f14 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	f241 3288 	movw	r2, #5000	; 0x1388
 80043de:	4293      	cmp	r3, r2
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e365      	b.n	8004ab2 <HAL_RCC_OscConfig+0x109a>
 80043e6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80043ea:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80043ee:	2202      	movs	r2, #2
 80043f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80043f6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	fa93 f2a3 	rbit	r2, r3
 8004400:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004404:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004408:	601a      	str	r2, [r3, #0]
 800440a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800440e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004412:	2202      	movs	r2, #2
 8004414:	601a      	str	r2, [r3, #0]
 8004416:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800441a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	fa93 f2a3 	rbit	r2, r3
 8004424:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004428:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800442c:	601a      	str	r2, [r3, #0]
  return result;
 800442e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004432:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004436:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004438:	fab3 f383 	clz	r3, r3
 800443c:	b2db      	uxtb	r3, r3
 800443e:	095b      	lsrs	r3, r3, #5
 8004440:	b2db      	uxtb	r3, r3
 8004442:	f043 0302 	orr.w	r3, r3, #2
 8004446:	b2db      	uxtb	r3, r3
 8004448:	2b02      	cmp	r3, #2
 800444a:	d102      	bne.n	8004452 <HAL_RCC_OscConfig+0xa3a>
 800444c:	4b42      	ldr	r3, [pc, #264]	; (8004558 <HAL_RCC_OscConfig+0xb40>)
 800444e:	6a1b      	ldr	r3, [r3, #32]
 8004450:	e013      	b.n	800447a <HAL_RCC_OscConfig+0xa62>
 8004452:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004456:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800445a:	2202      	movs	r2, #2
 800445c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800445e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004462:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	fa93 f2a3 	rbit	r2, r3
 800446c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004470:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8004474:	601a      	str	r2, [r3, #0]
 8004476:	4b38      	ldr	r3, [pc, #224]	; (8004558 <HAL_RCC_OscConfig+0xb40>)
 8004478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800447e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004482:	2102      	movs	r1, #2
 8004484:	6011      	str	r1, [r2, #0]
 8004486:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800448a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800448e:	6812      	ldr	r2, [r2, #0]
 8004490:	fa92 f1a2 	rbit	r1, r2
 8004494:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004498:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 800449c:	6011      	str	r1, [r2, #0]
  return result;
 800449e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80044a2:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80044a6:	6812      	ldr	r2, [r2, #0]
 80044a8:	fab2 f282 	clz	r2, r2
 80044ac:	b2d2      	uxtb	r2, r2
 80044ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044b2:	b2d2      	uxtb	r2, r2
 80044b4:	f002 021f 	and.w	r2, r2, #31
 80044b8:	2101      	movs	r1, #1
 80044ba:	fa01 f202 	lsl.w	r2, r1, r2
 80044be:	4013      	ands	r3, r2
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d084      	beq.n	80043ce <HAL_RCC_OscConfig+0x9b6>
 80044c4:	e083      	b.n	80045ce <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044c6:	f7fd fd25 	bl	8001f14 <HAL_GetTick>
 80044ca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044ce:	e00b      	b.n	80044e8 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044d0:	f7fd fd20 	bl	8001f14 <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d901      	bls.n	80044e8 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 80044e4:	2303      	movs	r3, #3
 80044e6:	e2e4      	b.n	8004ab2 <HAL_RCC_OscConfig+0x109a>
 80044e8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80044ec:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80044f0:	2202      	movs	r2, #2
 80044f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80044f8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	fa93 f2a3 	rbit	r2, r3
 8004502:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004506:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800450a:	601a      	str	r2, [r3, #0]
 800450c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004510:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004514:	2202      	movs	r2, #2
 8004516:	601a      	str	r2, [r3, #0]
 8004518:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800451c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	fa93 f2a3 	rbit	r2, r3
 8004526:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800452a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800452e:	601a      	str	r2, [r3, #0]
  return result;
 8004530:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004534:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8004538:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800453a:	fab3 f383 	clz	r3, r3
 800453e:	b2db      	uxtb	r3, r3
 8004540:	095b      	lsrs	r3, r3, #5
 8004542:	b2db      	uxtb	r3, r3
 8004544:	f043 0302 	orr.w	r3, r3, #2
 8004548:	b2db      	uxtb	r3, r3
 800454a:	2b02      	cmp	r3, #2
 800454c:	d106      	bne.n	800455c <HAL_RCC_OscConfig+0xb44>
 800454e:	4b02      	ldr	r3, [pc, #8]	; (8004558 <HAL_RCC_OscConfig+0xb40>)
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	e017      	b.n	8004584 <HAL_RCC_OscConfig+0xb6c>
 8004554:	40007000 	.word	0x40007000
 8004558:	40021000 	.word	0x40021000
 800455c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004560:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8004564:	2202      	movs	r2, #2
 8004566:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004568:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800456c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	fa93 f2a3 	rbit	r2, r3
 8004576:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800457a:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800457e:	601a      	str	r2, [r3, #0]
 8004580:	4bb3      	ldr	r3, [pc, #716]	; (8004850 <HAL_RCC_OscConfig+0xe38>)
 8004582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004584:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004588:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800458c:	2102      	movs	r1, #2
 800458e:	6011      	str	r1, [r2, #0]
 8004590:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004594:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004598:	6812      	ldr	r2, [r2, #0]
 800459a:	fa92 f1a2 	rbit	r1, r2
 800459e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80045a2:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80045a6:	6011      	str	r1, [r2, #0]
  return result;
 80045a8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80045ac:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80045b0:	6812      	ldr	r2, [r2, #0]
 80045b2:	fab2 f282 	clz	r2, r2
 80045b6:	b2d2      	uxtb	r2, r2
 80045b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045bc:	b2d2      	uxtb	r2, r2
 80045be:	f002 021f 	and.w	r2, r2, #31
 80045c2:	2101      	movs	r1, #1
 80045c4:	fa01 f202 	lsl.w	r2, r1, r2
 80045c8:	4013      	ands	r3, r2
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d180      	bne.n	80044d0 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80045ce:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d105      	bne.n	80045e2 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045d6:	4b9e      	ldr	r3, [pc, #632]	; (8004850 <HAL_RCC_OscConfig+0xe38>)
 80045d8:	69db      	ldr	r3, [r3, #28]
 80045da:	4a9d      	ldr	r2, [pc, #628]	; (8004850 <HAL_RCC_OscConfig+0xe38>)
 80045dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045e0:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80045e6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f000 825e 	beq.w	8004ab0 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045f4:	4b96      	ldr	r3, [pc, #600]	; (8004850 <HAL_RCC_OscConfig+0xe38>)
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	f003 030c 	and.w	r3, r3, #12
 80045fc:	2b08      	cmp	r3, #8
 80045fe:	f000 821f 	beq.w	8004a40 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004602:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004606:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	2b02      	cmp	r3, #2
 8004610:	f040 8170 	bne.w	80048f4 <HAL_RCC_OscConfig+0xedc>
 8004614:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004618:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800461c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004620:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004622:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004626:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	fa93 f2a3 	rbit	r2, r3
 8004630:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004634:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8004638:	601a      	str	r2, [r3, #0]
  return result;
 800463a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800463e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8004642:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004644:	fab3 f383 	clz	r3, r3
 8004648:	b2db      	uxtb	r3, r3
 800464a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800464e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	461a      	mov	r2, r3
 8004656:	2300      	movs	r3, #0
 8004658:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465a:	f7fd fc5b 	bl	8001f14 <HAL_GetTick>
 800465e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004662:	e009      	b.n	8004678 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004664:	f7fd fc56 	bl	8001f14 <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	2b02      	cmp	r3, #2
 8004672:	d901      	bls.n	8004678 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e21c      	b.n	8004ab2 <HAL_RCC_OscConfig+0x109a>
 8004678:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800467c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004680:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004684:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004686:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800468a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	fa93 f2a3 	rbit	r2, r3
 8004694:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004698:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800469c:	601a      	str	r2, [r3, #0]
  return result;
 800469e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80046a2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80046a6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046a8:	fab3 f383 	clz	r3, r3
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	095b      	lsrs	r3, r3, #5
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	f043 0301 	orr.w	r3, r3, #1
 80046b6:	b2db      	uxtb	r3, r3
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d102      	bne.n	80046c2 <HAL_RCC_OscConfig+0xcaa>
 80046bc:	4b64      	ldr	r3, [pc, #400]	; (8004850 <HAL_RCC_OscConfig+0xe38>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	e027      	b.n	8004712 <HAL_RCC_OscConfig+0xcfa>
 80046c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80046c6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80046ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80046ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80046d4:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	fa93 f2a3 	rbit	r2, r3
 80046de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80046e2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80046e6:	601a      	str	r2, [r3, #0]
 80046e8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80046ec:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80046f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80046f4:	601a      	str	r2, [r3, #0]
 80046f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80046fa:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	fa93 f2a3 	rbit	r2, r3
 8004704:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004708:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 800470c:	601a      	str	r2, [r3, #0]
 800470e:	4b50      	ldr	r3, [pc, #320]	; (8004850 <HAL_RCC_OscConfig+0xe38>)
 8004710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004712:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004716:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800471a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800471e:	6011      	str	r1, [r2, #0]
 8004720:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004724:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8004728:	6812      	ldr	r2, [r2, #0]
 800472a:	fa92 f1a2 	rbit	r1, r2
 800472e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004732:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8004736:	6011      	str	r1, [r2, #0]
  return result;
 8004738:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800473c:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8004740:	6812      	ldr	r2, [r2, #0]
 8004742:	fab2 f282 	clz	r2, r2
 8004746:	b2d2      	uxtb	r2, r2
 8004748:	f042 0220 	orr.w	r2, r2, #32
 800474c:	b2d2      	uxtb	r2, r2
 800474e:	f002 021f 	and.w	r2, r2, #31
 8004752:	2101      	movs	r1, #1
 8004754:	fa01 f202 	lsl.w	r2, r1, r2
 8004758:	4013      	ands	r3, r2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d182      	bne.n	8004664 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800475e:	4b3c      	ldr	r3, [pc, #240]	; (8004850 <HAL_RCC_OscConfig+0xe38>)
 8004760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004762:	f023 020f 	bic.w	r2, r3, #15
 8004766:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800476a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004772:	4937      	ldr	r1, [pc, #220]	; (8004850 <HAL_RCC_OscConfig+0xe38>)
 8004774:	4313      	orrs	r3, r2
 8004776:	62cb      	str	r3, [r1, #44]	; 0x2c
 8004778:	4b35      	ldr	r3, [pc, #212]	; (8004850 <HAL_RCC_OscConfig+0xe38>)
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8004780:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004784:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	6a19      	ldr	r1, [r3, #32]
 800478c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004790:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	69db      	ldr	r3, [r3, #28]
 8004798:	430b      	orrs	r3, r1
 800479a:	492d      	ldr	r1, [pc, #180]	; (8004850 <HAL_RCC_OscConfig+0xe38>)
 800479c:	4313      	orrs	r3, r2
 800479e:	604b      	str	r3, [r1, #4]
 80047a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80047a4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80047a8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80047ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80047b2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	fa93 f2a3 	rbit	r2, r3
 80047bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80047c0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80047c4:	601a      	str	r2, [r3, #0]
  return result;
 80047c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80047ca:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80047ce:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047d0:	fab3 f383 	clz	r3, r3
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80047da:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	461a      	mov	r2, r3
 80047e2:	2301      	movs	r3, #1
 80047e4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047e6:	f7fd fb95 	bl	8001f14 <HAL_GetTick>
 80047ea:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80047ee:	e009      	b.n	8004804 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047f0:	f7fd fb90 	bl	8001f14 <HAL_GetTick>
 80047f4:	4602      	mov	r2, r0
 80047f6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80047fa:	1ad3      	subs	r3, r2, r3
 80047fc:	2b02      	cmp	r3, #2
 80047fe:	d901      	bls.n	8004804 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8004800:	2303      	movs	r3, #3
 8004802:	e156      	b.n	8004ab2 <HAL_RCC_OscConfig+0x109a>
 8004804:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004808:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800480c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004810:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004812:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004816:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	fa93 f2a3 	rbit	r2, r3
 8004820:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004824:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8004828:	601a      	str	r2, [r3, #0]
  return result;
 800482a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800482e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8004832:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004834:	fab3 f383 	clz	r3, r3
 8004838:	b2db      	uxtb	r3, r3
 800483a:	095b      	lsrs	r3, r3, #5
 800483c:	b2db      	uxtb	r3, r3
 800483e:	f043 0301 	orr.w	r3, r3, #1
 8004842:	b2db      	uxtb	r3, r3
 8004844:	2b01      	cmp	r3, #1
 8004846:	d105      	bne.n	8004854 <HAL_RCC_OscConfig+0xe3c>
 8004848:	4b01      	ldr	r3, [pc, #4]	; (8004850 <HAL_RCC_OscConfig+0xe38>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	e02a      	b.n	80048a4 <HAL_RCC_OscConfig+0xe8c>
 800484e:	bf00      	nop
 8004850:	40021000 	.word	0x40021000
 8004854:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004858:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800485c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004860:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004862:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004866:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	fa93 f2a3 	rbit	r2, r3
 8004870:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004874:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8004878:	601a      	str	r2, [r3, #0]
 800487a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800487e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8004882:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004886:	601a      	str	r2, [r3, #0]
 8004888:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800488c:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	fa93 f2a3 	rbit	r2, r3
 8004896:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800489a:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 800489e:	601a      	str	r2, [r3, #0]
 80048a0:	4b86      	ldr	r3, [pc, #536]	; (8004abc <HAL_RCC_OscConfig+0x10a4>)
 80048a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80048a8:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80048ac:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80048b0:	6011      	str	r1, [r2, #0]
 80048b2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80048b6:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80048ba:	6812      	ldr	r2, [r2, #0]
 80048bc:	fa92 f1a2 	rbit	r1, r2
 80048c0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80048c4:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80048c8:	6011      	str	r1, [r2, #0]
  return result;
 80048ca:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80048ce:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80048d2:	6812      	ldr	r2, [r2, #0]
 80048d4:	fab2 f282 	clz	r2, r2
 80048d8:	b2d2      	uxtb	r2, r2
 80048da:	f042 0220 	orr.w	r2, r2, #32
 80048de:	b2d2      	uxtb	r2, r2
 80048e0:	f002 021f 	and.w	r2, r2, #31
 80048e4:	2101      	movs	r1, #1
 80048e6:	fa01 f202 	lsl.w	r2, r1, r2
 80048ea:	4013      	ands	r3, r2
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	f43f af7f 	beq.w	80047f0 <HAL_RCC_OscConfig+0xdd8>
 80048f2:	e0dd      	b.n	8004ab0 <HAL_RCC_OscConfig+0x1098>
 80048f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80048f8:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80048fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004900:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004902:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004906:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	fa93 f2a3 	rbit	r2, r3
 8004910:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004914:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8004918:	601a      	str	r2, [r3, #0]
  return result;
 800491a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800491e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8004922:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004924:	fab3 f383 	clz	r3, r3
 8004928:	b2db      	uxtb	r3, r3
 800492a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800492e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	461a      	mov	r2, r3
 8004936:	2300      	movs	r3, #0
 8004938:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800493a:	f7fd faeb 	bl	8001f14 <HAL_GetTick>
 800493e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004942:	e009      	b.n	8004958 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004944:	f7fd fae6 	bl	8001f14 <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	2b02      	cmp	r3, #2
 8004952:	d901      	bls.n	8004958 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8004954:	2303      	movs	r3, #3
 8004956:	e0ac      	b.n	8004ab2 <HAL_RCC_OscConfig+0x109a>
 8004958:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800495c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8004960:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004964:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004966:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800496a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	fa93 f2a3 	rbit	r2, r3
 8004974:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004978:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800497c:	601a      	str	r2, [r3, #0]
  return result;
 800497e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004982:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8004986:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004988:	fab3 f383 	clz	r3, r3
 800498c:	b2db      	uxtb	r3, r3
 800498e:	095b      	lsrs	r3, r3, #5
 8004990:	b2db      	uxtb	r3, r3
 8004992:	f043 0301 	orr.w	r3, r3, #1
 8004996:	b2db      	uxtb	r3, r3
 8004998:	2b01      	cmp	r3, #1
 800499a:	d102      	bne.n	80049a2 <HAL_RCC_OscConfig+0xf8a>
 800499c:	4b47      	ldr	r3, [pc, #284]	; (8004abc <HAL_RCC_OscConfig+0x10a4>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	e027      	b.n	80049f2 <HAL_RCC_OscConfig+0xfda>
 80049a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80049a6:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80049aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80049ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80049b4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	fa93 f2a3 	rbit	r2, r3
 80049be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80049c2:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80049c6:	601a      	str	r2, [r3, #0]
 80049c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80049cc:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80049d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80049d4:	601a      	str	r2, [r3, #0]
 80049d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80049da:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	fa93 f2a3 	rbit	r2, r3
 80049e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80049e8:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 80049ec:	601a      	str	r2, [r3, #0]
 80049ee:	4b33      	ldr	r3, [pc, #204]	; (8004abc <HAL_RCC_OscConfig+0x10a4>)
 80049f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80049f6:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80049fa:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80049fe:	6011      	str	r1, [r2, #0]
 8004a00:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004a04:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004a08:	6812      	ldr	r2, [r2, #0]
 8004a0a:	fa92 f1a2 	rbit	r1, r2
 8004a0e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004a12:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8004a16:	6011      	str	r1, [r2, #0]
  return result;
 8004a18:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004a1c:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8004a20:	6812      	ldr	r2, [r2, #0]
 8004a22:	fab2 f282 	clz	r2, r2
 8004a26:	b2d2      	uxtb	r2, r2
 8004a28:	f042 0220 	orr.w	r2, r2, #32
 8004a2c:	b2d2      	uxtb	r2, r2
 8004a2e:	f002 021f 	and.w	r2, r2, #31
 8004a32:	2101      	movs	r1, #1
 8004a34:	fa01 f202 	lsl.w	r2, r1, r2
 8004a38:	4013      	ands	r3, r2
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d182      	bne.n	8004944 <HAL_RCC_OscConfig+0xf2c>
 8004a3e:	e037      	b.n	8004ab0 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004a44:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d101      	bne.n	8004a54 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e02e      	b.n	8004ab2 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a54:	4b19      	ldr	r3, [pc, #100]	; (8004abc <HAL_RCC_OscConfig+0x10a4>)
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8004a5c:	4b17      	ldr	r3, [pc, #92]	; (8004abc <HAL_RCC_OscConfig+0x10a4>)
 8004a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a60:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004a64:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004a68:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8004a6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004a70:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	69db      	ldr	r3, [r3, #28]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d117      	bne.n	8004aac <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004a7c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004a80:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004a84:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004a88:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d10b      	bne.n	8004aac <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8004a94:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004a98:	f003 020f 	and.w	r2, r3, #15
 8004a9c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004aa0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d001      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e000      	b.n	8004ab2 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}
 8004abc:	40021000 	.word	0x40021000

08004ac0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b09e      	sub	sp, #120	; 0x78
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004aca:	2300      	movs	r3, #0
 8004acc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d101      	bne.n	8004ad8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e162      	b.n	8004d9e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ad8:	4b90      	ldr	r3, [pc, #576]	; (8004d1c <HAL_RCC_ClockConfig+0x25c>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 0307 	and.w	r3, r3, #7
 8004ae0:	683a      	ldr	r2, [r7, #0]
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d910      	bls.n	8004b08 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ae6:	4b8d      	ldr	r3, [pc, #564]	; (8004d1c <HAL_RCC_ClockConfig+0x25c>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f023 0207 	bic.w	r2, r3, #7
 8004aee:	498b      	ldr	r1, [pc, #556]	; (8004d1c <HAL_RCC_ClockConfig+0x25c>)
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004af6:	4b89      	ldr	r3, [pc, #548]	; (8004d1c <HAL_RCC_ClockConfig+0x25c>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 0307 	and.w	r3, r3, #7
 8004afe:	683a      	ldr	r2, [r7, #0]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d001      	beq.n	8004b08 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e14a      	b.n	8004d9e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f003 0302 	and.w	r3, r3, #2
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d008      	beq.n	8004b26 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b14:	4b82      	ldr	r3, [pc, #520]	; (8004d20 <HAL_RCC_ClockConfig+0x260>)
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	497f      	ldr	r1, [pc, #508]	; (8004d20 <HAL_RCC_ClockConfig+0x260>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0301 	and.w	r3, r3, #1
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	f000 80dc 	beq.w	8004cec <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d13c      	bne.n	8004bb6 <HAL_RCC_ClockConfig+0xf6>
 8004b3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b40:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004b44:	fa93 f3a3 	rbit	r3, r3
 8004b48:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004b4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b4c:	fab3 f383 	clz	r3, r3
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	095b      	lsrs	r3, r3, #5
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	f043 0301 	orr.w	r3, r3, #1
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d102      	bne.n	8004b66 <HAL_RCC_ClockConfig+0xa6>
 8004b60:	4b6f      	ldr	r3, [pc, #444]	; (8004d20 <HAL_RCC_ClockConfig+0x260>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	e00f      	b.n	8004b86 <HAL_RCC_ClockConfig+0xc6>
 8004b66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b6a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004b6e:	fa93 f3a3 	rbit	r3, r3
 8004b72:	667b      	str	r3, [r7, #100]	; 0x64
 8004b74:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b78:	663b      	str	r3, [r7, #96]	; 0x60
 8004b7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004b7c:	fa93 f3a3 	rbit	r3, r3
 8004b80:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004b82:	4b67      	ldr	r3, [pc, #412]	; (8004d20 <HAL_RCC_ClockConfig+0x260>)
 8004b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b86:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004b8a:	65ba      	str	r2, [r7, #88]	; 0x58
 8004b8c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004b8e:	fa92 f2a2 	rbit	r2, r2
 8004b92:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004b94:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004b96:	fab2 f282 	clz	r2, r2
 8004b9a:	b2d2      	uxtb	r2, r2
 8004b9c:	f042 0220 	orr.w	r2, r2, #32
 8004ba0:	b2d2      	uxtb	r2, r2
 8004ba2:	f002 021f 	and.w	r2, r2, #31
 8004ba6:	2101      	movs	r1, #1
 8004ba8:	fa01 f202 	lsl.w	r2, r1, r2
 8004bac:	4013      	ands	r3, r2
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d17b      	bne.n	8004caa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e0f3      	b.n	8004d9e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	d13c      	bne.n	8004c38 <HAL_RCC_ClockConfig+0x178>
 8004bbe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004bc2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bc4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004bc6:	fa93 f3a3 	rbit	r3, r3
 8004bca:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004bcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bce:	fab3 f383 	clz	r3, r3
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	095b      	lsrs	r3, r3, #5
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	f043 0301 	orr.w	r3, r3, #1
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d102      	bne.n	8004be8 <HAL_RCC_ClockConfig+0x128>
 8004be2:	4b4f      	ldr	r3, [pc, #316]	; (8004d20 <HAL_RCC_ClockConfig+0x260>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	e00f      	b.n	8004c08 <HAL_RCC_ClockConfig+0x148>
 8004be8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004bec:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bf0:	fa93 f3a3 	rbit	r3, r3
 8004bf4:	647b      	str	r3, [r7, #68]	; 0x44
 8004bf6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004bfa:	643b      	str	r3, [r7, #64]	; 0x40
 8004bfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004bfe:	fa93 f3a3 	rbit	r3, r3
 8004c02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c04:	4b46      	ldr	r3, [pc, #280]	; (8004d20 <HAL_RCC_ClockConfig+0x260>)
 8004c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c08:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004c0c:	63ba      	str	r2, [r7, #56]	; 0x38
 8004c0e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c10:	fa92 f2a2 	rbit	r2, r2
 8004c14:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004c16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c18:	fab2 f282 	clz	r2, r2
 8004c1c:	b2d2      	uxtb	r2, r2
 8004c1e:	f042 0220 	orr.w	r2, r2, #32
 8004c22:	b2d2      	uxtb	r2, r2
 8004c24:	f002 021f 	and.w	r2, r2, #31
 8004c28:	2101      	movs	r1, #1
 8004c2a:	fa01 f202 	lsl.w	r2, r1, r2
 8004c2e:	4013      	ands	r3, r2
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d13a      	bne.n	8004caa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	e0b2      	b.n	8004d9e <HAL_RCC_ClockConfig+0x2de>
 8004c38:	2302      	movs	r3, #2
 8004c3a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c3e:	fa93 f3a3 	rbit	r3, r3
 8004c42:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c46:	fab3 f383 	clz	r3, r3
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	095b      	lsrs	r3, r3, #5
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	f043 0301 	orr.w	r3, r3, #1
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	d102      	bne.n	8004c60 <HAL_RCC_ClockConfig+0x1a0>
 8004c5a:	4b31      	ldr	r3, [pc, #196]	; (8004d20 <HAL_RCC_ClockConfig+0x260>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	e00d      	b.n	8004c7c <HAL_RCC_ClockConfig+0x1bc>
 8004c60:	2302      	movs	r3, #2
 8004c62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c66:	fa93 f3a3 	rbit	r3, r3
 8004c6a:	627b      	str	r3, [r7, #36]	; 0x24
 8004c6c:	2302      	movs	r3, #2
 8004c6e:	623b      	str	r3, [r7, #32]
 8004c70:	6a3b      	ldr	r3, [r7, #32]
 8004c72:	fa93 f3a3 	rbit	r3, r3
 8004c76:	61fb      	str	r3, [r7, #28]
 8004c78:	4b29      	ldr	r3, [pc, #164]	; (8004d20 <HAL_RCC_ClockConfig+0x260>)
 8004c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c7c:	2202      	movs	r2, #2
 8004c7e:	61ba      	str	r2, [r7, #24]
 8004c80:	69ba      	ldr	r2, [r7, #24]
 8004c82:	fa92 f2a2 	rbit	r2, r2
 8004c86:	617a      	str	r2, [r7, #20]
  return result;
 8004c88:	697a      	ldr	r2, [r7, #20]
 8004c8a:	fab2 f282 	clz	r2, r2
 8004c8e:	b2d2      	uxtb	r2, r2
 8004c90:	f042 0220 	orr.w	r2, r2, #32
 8004c94:	b2d2      	uxtb	r2, r2
 8004c96:	f002 021f 	and.w	r2, r2, #31
 8004c9a:	2101      	movs	r1, #1
 8004c9c:	fa01 f202 	lsl.w	r2, r1, r2
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d101      	bne.n	8004caa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e079      	b.n	8004d9e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004caa:	4b1d      	ldr	r3, [pc, #116]	; (8004d20 <HAL_RCC_ClockConfig+0x260>)
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	f023 0203 	bic.w	r2, r3, #3
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	491a      	ldr	r1, [pc, #104]	; (8004d20 <HAL_RCC_ClockConfig+0x260>)
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004cbc:	f7fd f92a 	bl	8001f14 <HAL_GetTick>
 8004cc0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cc2:	e00a      	b.n	8004cda <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cc4:	f7fd f926 	bl	8001f14 <HAL_GetTick>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ccc:	1ad3      	subs	r3, r2, r3
 8004cce:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d901      	bls.n	8004cda <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004cd6:	2303      	movs	r3, #3
 8004cd8:	e061      	b.n	8004d9e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cda:	4b11      	ldr	r3, [pc, #68]	; (8004d20 <HAL_RCC_ClockConfig+0x260>)
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	f003 020c 	and.w	r2, r3, #12
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	429a      	cmp	r2, r3
 8004cea:	d1eb      	bne.n	8004cc4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004cec:	4b0b      	ldr	r3, [pc, #44]	; (8004d1c <HAL_RCC_ClockConfig+0x25c>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 0307 	and.w	r3, r3, #7
 8004cf4:	683a      	ldr	r2, [r7, #0]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d214      	bcs.n	8004d24 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cfa:	4b08      	ldr	r3, [pc, #32]	; (8004d1c <HAL_RCC_ClockConfig+0x25c>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f023 0207 	bic.w	r2, r3, #7
 8004d02:	4906      	ldr	r1, [pc, #24]	; (8004d1c <HAL_RCC_ClockConfig+0x25c>)
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d0a:	4b04      	ldr	r3, [pc, #16]	; (8004d1c <HAL_RCC_ClockConfig+0x25c>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0307 	and.w	r3, r3, #7
 8004d12:	683a      	ldr	r2, [r7, #0]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d005      	beq.n	8004d24 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e040      	b.n	8004d9e <HAL_RCC_ClockConfig+0x2de>
 8004d1c:	40022000 	.word	0x40022000
 8004d20:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0304 	and.w	r3, r3, #4
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d008      	beq.n	8004d42 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d30:	4b1d      	ldr	r3, [pc, #116]	; (8004da8 <HAL_RCC_ClockConfig+0x2e8>)
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	491a      	ldr	r1, [pc, #104]	; (8004da8 <HAL_RCC_ClockConfig+0x2e8>)
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0308 	and.w	r3, r3, #8
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d009      	beq.n	8004d62 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d4e:	4b16      	ldr	r3, [pc, #88]	; (8004da8 <HAL_RCC_ClockConfig+0x2e8>)
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	691b      	ldr	r3, [r3, #16]
 8004d5a:	00db      	lsls	r3, r3, #3
 8004d5c:	4912      	ldr	r1, [pc, #72]	; (8004da8 <HAL_RCC_ClockConfig+0x2e8>)
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004d62:	f000 f829 	bl	8004db8 <HAL_RCC_GetSysClockFreq>
 8004d66:	4601      	mov	r1, r0
 8004d68:	4b0f      	ldr	r3, [pc, #60]	; (8004da8 <HAL_RCC_ClockConfig+0x2e8>)
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d70:	22f0      	movs	r2, #240	; 0xf0
 8004d72:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d74:	693a      	ldr	r2, [r7, #16]
 8004d76:	fa92 f2a2 	rbit	r2, r2
 8004d7a:	60fa      	str	r2, [r7, #12]
  return result;
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	fab2 f282 	clz	r2, r2
 8004d82:	b2d2      	uxtb	r2, r2
 8004d84:	40d3      	lsrs	r3, r2
 8004d86:	4a09      	ldr	r2, [pc, #36]	; (8004dac <HAL_RCC_ClockConfig+0x2ec>)
 8004d88:	5cd3      	ldrb	r3, [r2, r3]
 8004d8a:	fa21 f303 	lsr.w	r3, r1, r3
 8004d8e:	4a08      	ldr	r2, [pc, #32]	; (8004db0 <HAL_RCC_ClockConfig+0x2f0>)
 8004d90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004d92:	4b08      	ldr	r3, [pc, #32]	; (8004db4 <HAL_RCC_ClockConfig+0x2f4>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4618      	mov	r0, r3
 8004d98:	f7fd f878 	bl	8001e8c <HAL_InitTick>
  
  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3778      	adds	r7, #120	; 0x78
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	40021000 	.word	0x40021000
 8004dac:	08007f50 	.word	0x08007f50
 8004db0:	2000005c 	.word	0x2000005c
 8004db4:	20000060 	.word	0x20000060

08004db8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b08b      	sub	sp, #44	; 0x2c
 8004dbc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	61fb      	str	r3, [r7, #28]
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	61bb      	str	r3, [r7, #24]
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	627b      	str	r3, [r7, #36]	; 0x24
 8004dca:	2300      	movs	r3, #0
 8004dcc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8004dd2:	4b2a      	ldr	r3, [pc, #168]	; (8004e7c <HAL_RCC_GetSysClockFreq+0xc4>)
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	f003 030c 	and.w	r3, r3, #12
 8004dde:	2b04      	cmp	r3, #4
 8004de0:	d002      	beq.n	8004de8 <HAL_RCC_GetSysClockFreq+0x30>
 8004de2:	2b08      	cmp	r3, #8
 8004de4:	d003      	beq.n	8004dee <HAL_RCC_GetSysClockFreq+0x36>
 8004de6:	e03f      	b.n	8004e68 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004de8:	4b25      	ldr	r3, [pc, #148]	; (8004e80 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004dea:	623b      	str	r3, [r7, #32]
      break;
 8004dec:	e03f      	b.n	8004e6e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004dee:	69fb      	ldr	r3, [r7, #28]
 8004df0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004df4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004df8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dfa:	68ba      	ldr	r2, [r7, #8]
 8004dfc:	fa92 f2a2 	rbit	r2, r2
 8004e00:	607a      	str	r2, [r7, #4]
  return result;
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	fab2 f282 	clz	r2, r2
 8004e08:	b2d2      	uxtb	r2, r2
 8004e0a:	40d3      	lsrs	r3, r2
 8004e0c:	4a1d      	ldr	r2, [pc, #116]	; (8004e84 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004e0e:	5cd3      	ldrb	r3, [r2, r3]
 8004e10:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004e12:	4b1a      	ldr	r3, [pc, #104]	; (8004e7c <HAL_RCC_GetSysClockFreq+0xc4>)
 8004e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e16:	f003 030f 	and.w	r3, r3, #15
 8004e1a:	220f      	movs	r2, #15
 8004e1c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e1e:	693a      	ldr	r2, [r7, #16]
 8004e20:	fa92 f2a2 	rbit	r2, r2
 8004e24:	60fa      	str	r2, [r7, #12]
  return result;
 8004e26:	68fa      	ldr	r2, [r7, #12]
 8004e28:	fab2 f282 	clz	r2, r2
 8004e2c:	b2d2      	uxtb	r2, r2
 8004e2e:	40d3      	lsrs	r3, r2
 8004e30:	4a15      	ldr	r2, [pc, #84]	; (8004e88 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004e32:	5cd3      	ldrb	r3, [r2, r3]
 8004e34:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8004e36:	69fb      	ldr	r3, [r7, #28]
 8004e38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d008      	beq.n	8004e52 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004e40:	4a0f      	ldr	r2, [pc, #60]	; (8004e80 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004e42:	69bb      	ldr	r3, [r7, #24]
 8004e44:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	fb02 f303 	mul.w	r3, r2, r3
 8004e4e:	627b      	str	r3, [r7, #36]	; 0x24
 8004e50:	e007      	b.n	8004e62 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004e52:	4a0b      	ldr	r2, [pc, #44]	; (8004e80 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004e54:	69bb      	ldr	r3, [r7, #24]
 8004e56:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	fb02 f303 	mul.w	r3, r2, r3
 8004e60:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e64:	623b      	str	r3, [r7, #32]
      break;
 8004e66:	e002      	b.n	8004e6e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004e68:	4b05      	ldr	r3, [pc, #20]	; (8004e80 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004e6a:	623b      	str	r3, [r7, #32]
      break;
 8004e6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e6e:	6a3b      	ldr	r3, [r7, #32]
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	372c      	adds	r7, #44	; 0x2c
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr
 8004e7c:	40021000 	.word	0x40021000
 8004e80:	007a1200 	.word	0x007a1200
 8004e84:	08007f68 	.word	0x08007f68
 8004e88:	08007f78 	.word	0x08007f78

08004e8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e90:	4b03      	ldr	r3, [pc, #12]	; (8004ea0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e92:	681b      	ldr	r3, [r3, #0]
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr
 8004e9e:	bf00      	nop
 8004ea0:	2000005c 	.word	0x2000005c

08004ea4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b082      	sub	sp, #8
 8004ea8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004eaa:	f7ff ffef 	bl	8004e8c <HAL_RCC_GetHCLKFreq>
 8004eae:	4601      	mov	r1, r0
 8004eb0:	4b0b      	ldr	r3, [pc, #44]	; (8004ee0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004eb8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004ebc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	fa92 f2a2 	rbit	r2, r2
 8004ec4:	603a      	str	r2, [r7, #0]
  return result;
 8004ec6:	683a      	ldr	r2, [r7, #0]
 8004ec8:	fab2 f282 	clz	r2, r2
 8004ecc:	b2d2      	uxtb	r2, r2
 8004ece:	40d3      	lsrs	r3, r2
 8004ed0:	4a04      	ldr	r2, [pc, #16]	; (8004ee4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004ed2:	5cd3      	ldrb	r3, [r2, r3]
 8004ed4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3708      	adds	r7, #8
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	40021000 	.word	0x40021000
 8004ee4:	08007f60 	.word	0x08007f60

08004ee8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b082      	sub	sp, #8
 8004eec:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004eee:	f7ff ffcd 	bl	8004e8c <HAL_RCC_GetHCLKFreq>
 8004ef2:	4601      	mov	r1, r0
 8004ef4:	4b0b      	ldr	r3, [pc, #44]	; (8004f24 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004efc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004f00:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	fa92 f2a2 	rbit	r2, r2
 8004f08:	603a      	str	r2, [r7, #0]
  return result;
 8004f0a:	683a      	ldr	r2, [r7, #0]
 8004f0c:	fab2 f282 	clz	r2, r2
 8004f10:	b2d2      	uxtb	r2, r2
 8004f12:	40d3      	lsrs	r3, r2
 8004f14:	4a04      	ldr	r2, [pc, #16]	; (8004f28 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004f16:	5cd3      	ldrb	r3, [r2, r3]
 8004f18:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3708      	adds	r7, #8
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	40021000 	.word	0x40021000
 8004f28:	08007f60 	.word	0x08007f60

08004f2c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b092      	sub	sp, #72	; 0x48
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f34:	2300      	movs	r3, #0
 8004f36:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	f000 80d4 	beq.w	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f50:	4b4e      	ldr	r3, [pc, #312]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f52:	69db      	ldr	r3, [r3, #28]
 8004f54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d10e      	bne.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f5c:	4b4b      	ldr	r3, [pc, #300]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f5e:	69db      	ldr	r3, [r3, #28]
 8004f60:	4a4a      	ldr	r2, [pc, #296]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f66:	61d3      	str	r3, [r2, #28]
 8004f68:	4b48      	ldr	r3, [pc, #288]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f6a:	69db      	ldr	r3, [r3, #28]
 8004f6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f70:	60bb      	str	r3, [r7, #8]
 8004f72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f74:	2301      	movs	r3, #1
 8004f76:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f7a:	4b45      	ldr	r3, [pc, #276]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d118      	bne.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f86:	4b42      	ldr	r3, [pc, #264]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a41      	ldr	r2, [pc, #260]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004f8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f90:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f92:	f7fc ffbf 	bl	8001f14 <HAL_GetTick>
 8004f96:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f98:	e008      	b.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f9a:	f7fc ffbb 	bl	8001f14 <HAL_GetTick>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	2b64      	cmp	r3, #100	; 0x64
 8004fa6:	d901      	bls.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	e1d6      	b.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fac:	4b38      	ldr	r3, [pc, #224]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d0f0      	beq.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004fb8:	4b34      	ldr	r3, [pc, #208]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fba:	6a1b      	ldr	r3, [r3, #32]
 8004fbc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fc0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004fc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	f000 8084 	beq.w	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fd2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d07c      	beq.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004fd8:	4b2c      	ldr	r3, [pc, #176]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fda:	6a1b      	ldr	r3, [r3, #32]
 8004fdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fe0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004fe2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004fe6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fea:	fa93 f3a3 	rbit	r3, r3
 8004fee:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ff2:	fab3 f383 	clz	r3, r3
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	4b26      	ldr	r3, [pc, #152]	; (8005094 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004ffc:	4413      	add	r3, r2
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	461a      	mov	r2, r3
 8005002:	2301      	movs	r3, #1
 8005004:	6013      	str	r3, [r2, #0]
 8005006:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800500a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800500c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800500e:	fa93 f3a3 	rbit	r3, r3
 8005012:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005016:	fab3 f383 	clz	r3, r3
 800501a:	b2db      	uxtb	r3, r3
 800501c:	461a      	mov	r2, r3
 800501e:	4b1d      	ldr	r3, [pc, #116]	; (8005094 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005020:	4413      	add	r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	461a      	mov	r2, r3
 8005026:	2300      	movs	r3, #0
 8005028:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800502a:	4a18      	ldr	r2, [pc, #96]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800502c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800502e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005030:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005032:	f003 0301 	and.w	r3, r3, #1
 8005036:	2b00      	cmp	r3, #0
 8005038:	d04b      	beq.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800503a:	f7fc ff6b 	bl	8001f14 <HAL_GetTick>
 800503e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005040:	e00a      	b.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005042:	f7fc ff67 	bl	8001f14 <HAL_GetTick>
 8005046:	4602      	mov	r2, r0
 8005048:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800504a:	1ad3      	subs	r3, r2, r3
 800504c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005050:	4293      	cmp	r3, r2
 8005052:	d901      	bls.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005054:	2303      	movs	r3, #3
 8005056:	e180      	b.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005058:	2302      	movs	r3, #2
 800505a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800505c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800505e:	fa93 f3a3 	rbit	r3, r3
 8005062:	627b      	str	r3, [r7, #36]	; 0x24
 8005064:	2302      	movs	r3, #2
 8005066:	623b      	str	r3, [r7, #32]
 8005068:	6a3b      	ldr	r3, [r7, #32]
 800506a:	fa93 f3a3 	rbit	r3, r3
 800506e:	61fb      	str	r3, [r7, #28]
  return result;
 8005070:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005072:	fab3 f383 	clz	r3, r3
 8005076:	b2db      	uxtb	r3, r3
 8005078:	095b      	lsrs	r3, r3, #5
 800507a:	b2db      	uxtb	r3, r3
 800507c:	f043 0302 	orr.w	r3, r3, #2
 8005080:	b2db      	uxtb	r3, r3
 8005082:	2b02      	cmp	r3, #2
 8005084:	d108      	bne.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005086:	4b01      	ldr	r3, [pc, #4]	; (800508c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	e00d      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800508c:	40021000 	.word	0x40021000
 8005090:	40007000 	.word	0x40007000
 8005094:	10908100 	.word	0x10908100
 8005098:	2302      	movs	r3, #2
 800509a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800509c:	69bb      	ldr	r3, [r7, #24]
 800509e:	fa93 f3a3 	rbit	r3, r3
 80050a2:	617b      	str	r3, [r7, #20]
 80050a4:	4b9a      	ldr	r3, [pc, #616]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80050a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a8:	2202      	movs	r2, #2
 80050aa:	613a      	str	r2, [r7, #16]
 80050ac:	693a      	ldr	r2, [r7, #16]
 80050ae:	fa92 f2a2 	rbit	r2, r2
 80050b2:	60fa      	str	r2, [r7, #12]
  return result;
 80050b4:	68fa      	ldr	r2, [r7, #12]
 80050b6:	fab2 f282 	clz	r2, r2
 80050ba:	b2d2      	uxtb	r2, r2
 80050bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050c0:	b2d2      	uxtb	r2, r2
 80050c2:	f002 021f 	and.w	r2, r2, #31
 80050c6:	2101      	movs	r1, #1
 80050c8:	fa01 f202 	lsl.w	r2, r1, r2
 80050cc:	4013      	ands	r3, r2
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d0b7      	beq.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80050d2:	4b8f      	ldr	r3, [pc, #572]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	498c      	ldr	r1, [pc, #560]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80050e0:	4313      	orrs	r3, r2
 80050e2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80050e4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d105      	bne.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050ec:	4b88      	ldr	r3, [pc, #544]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80050ee:	69db      	ldr	r3, [r3, #28]
 80050f0:	4a87      	ldr	r2, [pc, #540]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80050f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050f6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 0301 	and.w	r3, r3, #1
 8005100:	2b00      	cmp	r3, #0
 8005102:	d008      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005104:	4b82      	ldr	r3, [pc, #520]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005108:	f023 0203 	bic.w	r2, r3, #3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	497f      	ldr	r1, [pc, #508]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005112:	4313      	orrs	r3, r2
 8005114:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0302 	and.w	r3, r3, #2
 800511e:	2b00      	cmp	r3, #0
 8005120:	d008      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005122:	4b7b      	ldr	r3, [pc, #492]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005126:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	4978      	ldr	r1, [pc, #480]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005130:	4313      	orrs	r3, r2
 8005132:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 0304 	and.w	r3, r3, #4
 800513c:	2b00      	cmp	r3, #0
 800513e:	d008      	beq.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005140:	4b73      	ldr	r3, [pc, #460]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005144:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	691b      	ldr	r3, [r3, #16]
 800514c:	4970      	ldr	r1, [pc, #448]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800514e:	4313      	orrs	r3, r2
 8005150:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 0320 	and.w	r3, r3, #32
 800515a:	2b00      	cmp	r3, #0
 800515c:	d008      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800515e:	4b6c      	ldr	r3, [pc, #432]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005162:	f023 0210 	bic.w	r2, r3, #16
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	69db      	ldr	r3, [r3, #28]
 800516a:	4969      	ldr	r1, [pc, #420]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800516c:	4313      	orrs	r3, r2
 800516e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d008      	beq.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800517c:	4b64      	ldr	r3, [pc, #400]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005188:	4961      	ldr	r1, [pc, #388]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800518a:	4313      	orrs	r3, r2
 800518c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005196:	2b00      	cmp	r3, #0
 8005198:	d008      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800519a:	4b5d      	ldr	r3, [pc, #372]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800519c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800519e:	f023 0220 	bic.w	r2, r3, #32
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a1b      	ldr	r3, [r3, #32]
 80051a6:	495a      	ldr	r1, [pc, #360]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80051a8:	4313      	orrs	r3, r2
 80051aa:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d008      	beq.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80051b8:	4b55      	ldr	r3, [pc, #340]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80051ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051bc:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c4:	4952      	ldr	r1, [pc, #328]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80051c6:	4313      	orrs	r3, r2
 80051c8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f003 0308 	and.w	r3, r3, #8
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d008      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80051d6:	4b4e      	ldr	r3, [pc, #312]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80051d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	695b      	ldr	r3, [r3, #20]
 80051e2:	494b      	ldr	r1, [pc, #300]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80051e4:	4313      	orrs	r3, r2
 80051e6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 0310 	and.w	r3, r3, #16
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d008      	beq.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80051f4:	4b46      	ldr	r3, [pc, #280]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80051f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051f8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	699b      	ldr	r3, [r3, #24]
 8005200:	4943      	ldr	r1, [pc, #268]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005202:	4313      	orrs	r3, r2
 8005204:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800520e:	2b00      	cmp	r3, #0
 8005210:	d008      	beq.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005212:	4b3f      	ldr	r3, [pc, #252]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800521e:	493c      	ldr	r1, [pc, #240]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005220:	4313      	orrs	r3, r2
 8005222:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800522c:	2b00      	cmp	r3, #0
 800522e:	d008      	beq.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005230:	4b37      	ldr	r3, [pc, #220]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005234:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800523c:	4934      	ldr	r1, [pc, #208]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800523e:	4313      	orrs	r3, r2
 8005240:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800524a:	2b00      	cmp	r3, #0
 800524c:	d008      	beq.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800524e:	4b30      	ldr	r3, [pc, #192]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005252:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800525a:	492d      	ldr	r1, [pc, #180]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800525c:	4313      	orrs	r3, r2
 800525e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005268:	2b00      	cmp	r3, #0
 800526a:	d008      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800526c:	4b28      	ldr	r3, [pc, #160]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800526e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005270:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005278:	4925      	ldr	r1, [pc, #148]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800527a:	4313      	orrs	r3, r2
 800527c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005286:	2b00      	cmp	r3, #0
 8005288:	d008      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800528a:	4b21      	ldr	r3, [pc, #132]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800528c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800528e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005296:	491e      	ldr	r1, [pc, #120]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005298:	4313      	orrs	r3, r2
 800529a:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d008      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80052a8:	4b19      	ldr	r3, [pc, #100]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ac:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052b4:	4916      	ldr	r1, [pc, #88]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052b6:	4313      	orrs	r3, r2
 80052b8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d008      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80052c6:	4b12      	ldr	r3, [pc, #72]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ca:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052d2:	490f      	ldr	r1, [pc, #60]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052d4:	4313      	orrs	r3, r2
 80052d6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d008      	beq.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80052e4:	4b0a      	ldr	r3, [pc, #40]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052e8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052f0:	4907      	ldr	r1, [pc, #28]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052f2:	4313      	orrs	r3, r2
 80052f4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d00c      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005302:	4b03      	ldr	r3, [pc, #12]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005306:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	e002      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800530e:	bf00      	nop
 8005310:	40021000 	.word	0x40021000
 8005314:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005316:	4913      	ldr	r1, [pc, #76]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005318:	4313      	orrs	r3, r2
 800531a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005324:	2b00      	cmp	r3, #0
 8005326:	d008      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005328:	4b0e      	ldr	r3, [pc, #56]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800532a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800532c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005334:	490b      	ldr	r1, [pc, #44]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005336:	4313      	orrs	r3, r2
 8005338:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005342:	2b00      	cmp	r3, #0
 8005344:	d008      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8005346:	4b07      	ldr	r3, [pc, #28]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800534a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005352:	4904      	ldr	r1, [pc, #16]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005354:	4313      	orrs	r3, r2
 8005356:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005358:	2300      	movs	r3, #0
}
 800535a:	4618      	mov	r0, r3
 800535c:	3748      	adds	r7, #72	; 0x48
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}
 8005362:	bf00      	nop
 8005364:	40021000 	.word	0x40021000

08005368 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b082      	sub	sp, #8
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d101      	bne.n	800537a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	e049      	b.n	800540e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005380:	b2db      	uxtb	r3, r3
 8005382:	2b00      	cmp	r3, #0
 8005384:	d106      	bne.n	8005394 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2200      	movs	r2, #0
 800538a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f7fc fae4 	bl	800195c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2202      	movs	r2, #2
 8005398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	3304      	adds	r3, #4
 80053a4:	4619      	mov	r1, r3
 80053a6:	4610      	mov	r0, r2
 80053a8:	f000 fb80 	bl	8005aac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2201      	movs	r2, #1
 80053b0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2201      	movs	r2, #1
 80053b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2201      	movs	r2, #1
 80053c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2201      	movs	r2, #1
 80053c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2201      	movs	r2, #1
 80053d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2201      	movs	r2, #1
 80053d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2201      	movs	r2, #1
 80053e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2201      	movs	r2, #1
 80053e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2201      	movs	r2, #1
 80053f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2201      	movs	r2, #1
 80053f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800540c:	2300      	movs	r3, #0
}
 800540e:	4618      	mov	r0, r3
 8005410:	3708      	adds	r7, #8
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}

08005416 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005416:	b580      	push	{r7, lr}
 8005418:	b082      	sub	sp, #8
 800541a:	af00      	add	r7, sp, #0
 800541c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d101      	bne.n	8005428 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	e049      	b.n	80054bc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800542e:	b2db      	uxtb	r3, r3
 8005430:	2b00      	cmp	r3, #0
 8005432:	d106      	bne.n	8005442 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 f841 	bl	80054c4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2202      	movs	r2, #2
 8005446:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	3304      	adds	r3, #4
 8005452:	4619      	mov	r1, r3
 8005454:	4610      	mov	r0, r2
 8005456:	f000 fb29 	bl	8005aac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2201      	movs	r2, #1
 800545e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2201      	movs	r2, #1
 8005466:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2201      	movs	r2, #1
 800546e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2201      	movs	r2, #1
 8005476:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2201      	movs	r2, #1
 800547e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2201      	movs	r2, #1
 8005486:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2201      	movs	r2, #1
 800548e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2201      	movs	r2, #1
 8005496:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2201      	movs	r2, #1
 800549e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2201      	movs	r2, #1
 80054a6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2201      	movs	r2, #1
 80054ae:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2201      	movs	r2, #1
 80054b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3708      	adds	r7, #8
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80054cc:	bf00      	nop
 80054ce:	370c      	adds	r7, #12
 80054d0:	46bd      	mov	sp, r7
 80054d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d6:	4770      	bx	lr

080054d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
 80054e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d109      	bne.n	80054fc <HAL_TIM_PWM_Start+0x24>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054ee:	b2db      	uxtb	r3, r3
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	bf14      	ite	ne
 80054f4:	2301      	movne	r3, #1
 80054f6:	2300      	moveq	r3, #0
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	e03c      	b.n	8005576 <HAL_TIM_PWM_Start+0x9e>
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	2b04      	cmp	r3, #4
 8005500:	d109      	bne.n	8005516 <HAL_TIM_PWM_Start+0x3e>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005508:	b2db      	uxtb	r3, r3
 800550a:	2b01      	cmp	r3, #1
 800550c:	bf14      	ite	ne
 800550e:	2301      	movne	r3, #1
 8005510:	2300      	moveq	r3, #0
 8005512:	b2db      	uxtb	r3, r3
 8005514:	e02f      	b.n	8005576 <HAL_TIM_PWM_Start+0x9e>
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	2b08      	cmp	r3, #8
 800551a:	d109      	bne.n	8005530 <HAL_TIM_PWM_Start+0x58>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005522:	b2db      	uxtb	r3, r3
 8005524:	2b01      	cmp	r3, #1
 8005526:	bf14      	ite	ne
 8005528:	2301      	movne	r3, #1
 800552a:	2300      	moveq	r3, #0
 800552c:	b2db      	uxtb	r3, r3
 800552e:	e022      	b.n	8005576 <HAL_TIM_PWM_Start+0x9e>
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	2b0c      	cmp	r3, #12
 8005534:	d109      	bne.n	800554a <HAL_TIM_PWM_Start+0x72>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800553c:	b2db      	uxtb	r3, r3
 800553e:	2b01      	cmp	r3, #1
 8005540:	bf14      	ite	ne
 8005542:	2301      	movne	r3, #1
 8005544:	2300      	moveq	r3, #0
 8005546:	b2db      	uxtb	r3, r3
 8005548:	e015      	b.n	8005576 <HAL_TIM_PWM_Start+0x9e>
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	2b10      	cmp	r3, #16
 800554e:	d109      	bne.n	8005564 <HAL_TIM_PWM_Start+0x8c>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005556:	b2db      	uxtb	r3, r3
 8005558:	2b01      	cmp	r3, #1
 800555a:	bf14      	ite	ne
 800555c:	2301      	movne	r3, #1
 800555e:	2300      	moveq	r3, #0
 8005560:	b2db      	uxtb	r3, r3
 8005562:	e008      	b.n	8005576 <HAL_TIM_PWM_Start+0x9e>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800556a:	b2db      	uxtb	r3, r3
 800556c:	2b01      	cmp	r3, #1
 800556e:	bf14      	ite	ne
 8005570:	2301      	movne	r3, #1
 8005572:	2300      	moveq	r3, #0
 8005574:	b2db      	uxtb	r3, r3
 8005576:	2b00      	cmp	r3, #0
 8005578:	d001      	beq.n	800557e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e0a1      	b.n	80056c2 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d104      	bne.n	800558e <HAL_TIM_PWM_Start+0xb6>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2202      	movs	r2, #2
 8005588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800558c:	e023      	b.n	80055d6 <HAL_TIM_PWM_Start+0xfe>
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	2b04      	cmp	r3, #4
 8005592:	d104      	bne.n	800559e <HAL_TIM_PWM_Start+0xc6>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2202      	movs	r2, #2
 8005598:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800559c:	e01b      	b.n	80055d6 <HAL_TIM_PWM_Start+0xfe>
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	2b08      	cmp	r3, #8
 80055a2:	d104      	bne.n	80055ae <HAL_TIM_PWM_Start+0xd6>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2202      	movs	r2, #2
 80055a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055ac:	e013      	b.n	80055d6 <HAL_TIM_PWM_Start+0xfe>
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	2b0c      	cmp	r3, #12
 80055b2:	d104      	bne.n	80055be <HAL_TIM_PWM_Start+0xe6>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2202      	movs	r2, #2
 80055b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80055bc:	e00b      	b.n	80055d6 <HAL_TIM_PWM_Start+0xfe>
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	2b10      	cmp	r3, #16
 80055c2:	d104      	bne.n	80055ce <HAL_TIM_PWM_Start+0xf6>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2202      	movs	r2, #2
 80055c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055cc:	e003      	b.n	80055d6 <HAL_TIM_PWM_Start+0xfe>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2202      	movs	r2, #2
 80055d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	2201      	movs	r2, #1
 80055dc:	6839      	ldr	r1, [r7, #0]
 80055de:	4618      	mov	r0, r3
 80055e0:	f000 fea2 	bl	8006328 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a38      	ldr	r2, [pc, #224]	; (80056cc <HAL_TIM_PWM_Start+0x1f4>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d018      	beq.n	8005620 <HAL_TIM_PWM_Start+0x148>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a37      	ldr	r2, [pc, #220]	; (80056d0 <HAL_TIM_PWM_Start+0x1f8>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d013      	beq.n	8005620 <HAL_TIM_PWM_Start+0x148>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a35      	ldr	r2, [pc, #212]	; (80056d4 <HAL_TIM_PWM_Start+0x1fc>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d00e      	beq.n	8005620 <HAL_TIM_PWM_Start+0x148>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a34      	ldr	r2, [pc, #208]	; (80056d8 <HAL_TIM_PWM_Start+0x200>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d009      	beq.n	8005620 <HAL_TIM_PWM_Start+0x148>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a32      	ldr	r2, [pc, #200]	; (80056dc <HAL_TIM_PWM_Start+0x204>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d004      	beq.n	8005620 <HAL_TIM_PWM_Start+0x148>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a31      	ldr	r2, [pc, #196]	; (80056e0 <HAL_TIM_PWM_Start+0x208>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d101      	bne.n	8005624 <HAL_TIM_PWM_Start+0x14c>
 8005620:	2301      	movs	r3, #1
 8005622:	e000      	b.n	8005626 <HAL_TIM_PWM_Start+0x14e>
 8005624:	2300      	movs	r3, #0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d007      	beq.n	800563a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005638:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a23      	ldr	r2, [pc, #140]	; (80056cc <HAL_TIM_PWM_Start+0x1f4>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d01d      	beq.n	8005680 <HAL_TIM_PWM_Start+0x1a8>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800564c:	d018      	beq.n	8005680 <HAL_TIM_PWM_Start+0x1a8>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a24      	ldr	r2, [pc, #144]	; (80056e4 <HAL_TIM_PWM_Start+0x20c>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d013      	beq.n	8005680 <HAL_TIM_PWM_Start+0x1a8>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a22      	ldr	r2, [pc, #136]	; (80056e8 <HAL_TIM_PWM_Start+0x210>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d00e      	beq.n	8005680 <HAL_TIM_PWM_Start+0x1a8>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a1a      	ldr	r2, [pc, #104]	; (80056d0 <HAL_TIM_PWM_Start+0x1f8>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d009      	beq.n	8005680 <HAL_TIM_PWM_Start+0x1a8>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a18      	ldr	r2, [pc, #96]	; (80056d4 <HAL_TIM_PWM_Start+0x1fc>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d004      	beq.n	8005680 <HAL_TIM_PWM_Start+0x1a8>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a19      	ldr	r2, [pc, #100]	; (80056e0 <HAL_TIM_PWM_Start+0x208>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d115      	bne.n	80056ac <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	689a      	ldr	r2, [r3, #8]
 8005686:	4b19      	ldr	r3, [pc, #100]	; (80056ec <HAL_TIM_PWM_Start+0x214>)
 8005688:	4013      	ands	r3, r2
 800568a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2b06      	cmp	r3, #6
 8005690:	d015      	beq.n	80056be <HAL_TIM_PWM_Start+0x1e6>
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005698:	d011      	beq.n	80056be <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f042 0201 	orr.w	r2, r2, #1
 80056a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056aa:	e008      	b.n	80056be <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f042 0201 	orr.w	r2, r2, #1
 80056ba:	601a      	str	r2, [r3, #0]
 80056bc:	e000      	b.n	80056c0 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056be:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80056c0:	2300      	movs	r3, #0
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3710      	adds	r7, #16
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	bf00      	nop
 80056cc:	40012c00 	.word	0x40012c00
 80056d0:	40013400 	.word	0x40013400
 80056d4:	40014000 	.word	0x40014000
 80056d8:	40014400 	.word	0x40014400
 80056dc:	40014800 	.word	0x40014800
 80056e0:	40015000 	.word	0x40015000
 80056e4:	40000400 	.word	0x40000400
 80056e8:	40000800 	.word	0x40000800
 80056ec:	00010007 	.word	0x00010007

080056f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b086      	sub	sp, #24
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	60f8      	str	r0, [r7, #12]
 80056f8:	60b9      	str	r1, [r7, #8]
 80056fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056fc:	2300      	movs	r3, #0
 80056fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005706:	2b01      	cmp	r3, #1
 8005708:	d101      	bne.n	800570e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800570a:	2302      	movs	r3, #2
 800570c:	e0ff      	b.n	800590e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2201      	movs	r2, #1
 8005712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2b14      	cmp	r3, #20
 800571a:	f200 80f0 	bhi.w	80058fe <HAL_TIM_PWM_ConfigChannel+0x20e>
 800571e:	a201      	add	r2, pc, #4	; (adr r2, 8005724 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005724:	08005779 	.word	0x08005779
 8005728:	080058ff 	.word	0x080058ff
 800572c:	080058ff 	.word	0x080058ff
 8005730:	080058ff 	.word	0x080058ff
 8005734:	080057b9 	.word	0x080057b9
 8005738:	080058ff 	.word	0x080058ff
 800573c:	080058ff 	.word	0x080058ff
 8005740:	080058ff 	.word	0x080058ff
 8005744:	080057fb 	.word	0x080057fb
 8005748:	080058ff 	.word	0x080058ff
 800574c:	080058ff 	.word	0x080058ff
 8005750:	080058ff 	.word	0x080058ff
 8005754:	0800583b 	.word	0x0800583b
 8005758:	080058ff 	.word	0x080058ff
 800575c:	080058ff 	.word	0x080058ff
 8005760:	080058ff 	.word	0x080058ff
 8005764:	0800587d 	.word	0x0800587d
 8005768:	080058ff 	.word	0x080058ff
 800576c:	080058ff 	.word	0x080058ff
 8005770:	080058ff 	.word	0x080058ff
 8005774:	080058bd 	.word	0x080058bd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	68b9      	ldr	r1, [r7, #8]
 800577e:	4618      	mov	r0, r3
 8005780:	f000 fa32 	bl	8005be8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	699a      	ldr	r2, [r3, #24]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f042 0208 	orr.w	r2, r2, #8
 8005792:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	699a      	ldr	r2, [r3, #24]
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f022 0204 	bic.w	r2, r2, #4
 80057a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	6999      	ldr	r1, [r3, #24]
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	691a      	ldr	r2, [r3, #16]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	430a      	orrs	r2, r1
 80057b4:	619a      	str	r2, [r3, #24]
      break;
 80057b6:	e0a5      	b.n	8005904 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	68b9      	ldr	r1, [r7, #8]
 80057be:	4618      	mov	r0, r3
 80057c0:	f000 faac 	bl	8005d1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	699a      	ldr	r2, [r3, #24]
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	699a      	ldr	r2, [r3, #24]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	6999      	ldr	r1, [r3, #24]
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	691b      	ldr	r3, [r3, #16]
 80057ee:	021a      	lsls	r2, r3, #8
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	430a      	orrs	r2, r1
 80057f6:	619a      	str	r2, [r3, #24]
      break;
 80057f8:	e084      	b.n	8005904 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	68b9      	ldr	r1, [r7, #8]
 8005800:	4618      	mov	r0, r3
 8005802:	f000 fb1f 	bl	8005e44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	69da      	ldr	r2, [r3, #28]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f042 0208 	orr.w	r2, r2, #8
 8005814:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	69da      	ldr	r2, [r3, #28]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f022 0204 	bic.w	r2, r2, #4
 8005824:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	69d9      	ldr	r1, [r3, #28]
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	691a      	ldr	r2, [r3, #16]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	430a      	orrs	r2, r1
 8005836:	61da      	str	r2, [r3, #28]
      break;
 8005838:	e064      	b.n	8005904 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	68b9      	ldr	r1, [r7, #8]
 8005840:	4618      	mov	r0, r3
 8005842:	f000 fb91 	bl	8005f68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	69da      	ldr	r2, [r3, #28]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005854:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	69da      	ldr	r2, [r3, #28]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005864:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	69d9      	ldr	r1, [r3, #28]
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	691b      	ldr	r3, [r3, #16]
 8005870:	021a      	lsls	r2, r3, #8
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	430a      	orrs	r2, r1
 8005878:	61da      	str	r2, [r3, #28]
      break;
 800587a:	e043      	b.n	8005904 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68b9      	ldr	r1, [r7, #8]
 8005882:	4618      	mov	r0, r3
 8005884:	f000 fbe0 	bl	8006048 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f042 0208 	orr.w	r2, r2, #8
 8005896:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f022 0204 	bic.w	r2, r2, #4
 80058a6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	691a      	ldr	r2, [r3, #16]
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	430a      	orrs	r2, r1
 80058b8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80058ba:	e023      	b.n	8005904 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	68b9      	ldr	r1, [r7, #8]
 80058c2:	4618      	mov	r0, r3
 80058c4:	f000 fc2a 	bl	800611c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058d6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058e6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	021a      	lsls	r2, r3, #8
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	430a      	orrs	r2, r1
 80058fa:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80058fc:	e002      	b.n	8005904 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	75fb      	strb	r3, [r7, #23]
      break;
 8005902:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800590c:	7dfb      	ldrb	r3, [r7, #23]
}
 800590e:	4618      	mov	r0, r3
 8005910:	3718      	adds	r7, #24
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}
 8005916:	bf00      	nop

08005918 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b084      	sub	sp, #16
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005922:	2300      	movs	r3, #0
 8005924:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800592c:	2b01      	cmp	r3, #1
 800592e:	d101      	bne.n	8005934 <HAL_TIM_ConfigClockSource+0x1c>
 8005930:	2302      	movs	r3, #2
 8005932:	e0b6      	b.n	8005aa2 <HAL_TIM_ConfigClockSource+0x18a>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2202      	movs	r2, #2
 8005940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005952:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005956:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800595e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68ba      	ldr	r2, [r7, #8]
 8005966:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005970:	d03e      	beq.n	80059f0 <HAL_TIM_ConfigClockSource+0xd8>
 8005972:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005976:	f200 8087 	bhi.w	8005a88 <HAL_TIM_ConfigClockSource+0x170>
 800597a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800597e:	f000 8086 	beq.w	8005a8e <HAL_TIM_ConfigClockSource+0x176>
 8005982:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005986:	d87f      	bhi.n	8005a88 <HAL_TIM_ConfigClockSource+0x170>
 8005988:	2b70      	cmp	r3, #112	; 0x70
 800598a:	d01a      	beq.n	80059c2 <HAL_TIM_ConfigClockSource+0xaa>
 800598c:	2b70      	cmp	r3, #112	; 0x70
 800598e:	d87b      	bhi.n	8005a88 <HAL_TIM_ConfigClockSource+0x170>
 8005990:	2b60      	cmp	r3, #96	; 0x60
 8005992:	d050      	beq.n	8005a36 <HAL_TIM_ConfigClockSource+0x11e>
 8005994:	2b60      	cmp	r3, #96	; 0x60
 8005996:	d877      	bhi.n	8005a88 <HAL_TIM_ConfigClockSource+0x170>
 8005998:	2b50      	cmp	r3, #80	; 0x50
 800599a:	d03c      	beq.n	8005a16 <HAL_TIM_ConfigClockSource+0xfe>
 800599c:	2b50      	cmp	r3, #80	; 0x50
 800599e:	d873      	bhi.n	8005a88 <HAL_TIM_ConfigClockSource+0x170>
 80059a0:	2b40      	cmp	r3, #64	; 0x40
 80059a2:	d058      	beq.n	8005a56 <HAL_TIM_ConfigClockSource+0x13e>
 80059a4:	2b40      	cmp	r3, #64	; 0x40
 80059a6:	d86f      	bhi.n	8005a88 <HAL_TIM_ConfigClockSource+0x170>
 80059a8:	2b30      	cmp	r3, #48	; 0x30
 80059aa:	d064      	beq.n	8005a76 <HAL_TIM_ConfigClockSource+0x15e>
 80059ac:	2b30      	cmp	r3, #48	; 0x30
 80059ae:	d86b      	bhi.n	8005a88 <HAL_TIM_ConfigClockSource+0x170>
 80059b0:	2b20      	cmp	r3, #32
 80059b2:	d060      	beq.n	8005a76 <HAL_TIM_ConfigClockSource+0x15e>
 80059b4:	2b20      	cmp	r3, #32
 80059b6:	d867      	bhi.n	8005a88 <HAL_TIM_ConfigClockSource+0x170>
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d05c      	beq.n	8005a76 <HAL_TIM_ConfigClockSource+0x15e>
 80059bc:	2b10      	cmp	r3, #16
 80059be:	d05a      	beq.n	8005a76 <HAL_TIM_ConfigClockSource+0x15e>
 80059c0:	e062      	b.n	8005a88 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6818      	ldr	r0, [r3, #0]
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	6899      	ldr	r1, [r3, #8]
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	685a      	ldr	r2, [r3, #4]
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	68db      	ldr	r3, [r3, #12]
 80059d2:	f000 fc89 	bl	80062e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80059e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	68ba      	ldr	r2, [r7, #8]
 80059ec:	609a      	str	r2, [r3, #8]
      break;
 80059ee:	e04f      	b.n	8005a90 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6818      	ldr	r0, [r3, #0]
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	6899      	ldr	r1, [r3, #8]
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	685a      	ldr	r2, [r3, #4]
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	f000 fc72 	bl	80062e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	689a      	ldr	r2, [r3, #8]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a12:	609a      	str	r2, [r3, #8]
      break;
 8005a14:	e03c      	b.n	8005a90 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6818      	ldr	r0, [r3, #0]
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	6859      	ldr	r1, [r3, #4]
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	461a      	mov	r2, r3
 8005a24:	f000 fbe6 	bl	80061f4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2150      	movs	r1, #80	; 0x50
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f000 fc3f 	bl	80062b2 <TIM_ITRx_SetConfig>
      break;
 8005a34:	e02c      	b.n	8005a90 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6818      	ldr	r0, [r3, #0]
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	6859      	ldr	r1, [r3, #4]
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	68db      	ldr	r3, [r3, #12]
 8005a42:	461a      	mov	r2, r3
 8005a44:	f000 fc05 	bl	8006252 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2160      	movs	r1, #96	; 0x60
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f000 fc2f 	bl	80062b2 <TIM_ITRx_SetConfig>
      break;
 8005a54:	e01c      	b.n	8005a90 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6818      	ldr	r0, [r3, #0]
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	6859      	ldr	r1, [r3, #4]
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	68db      	ldr	r3, [r3, #12]
 8005a62:	461a      	mov	r2, r3
 8005a64:	f000 fbc6 	bl	80061f4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	2140      	movs	r1, #64	; 0x40
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f000 fc1f 	bl	80062b2 <TIM_ITRx_SetConfig>
      break;
 8005a74:	e00c      	b.n	8005a90 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4619      	mov	r1, r3
 8005a80:	4610      	mov	r0, r2
 8005a82:	f000 fc16 	bl	80062b2 <TIM_ITRx_SetConfig>
      break;
 8005a86:	e003      	b.n	8005a90 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	73fb      	strb	r3, [r7, #15]
      break;
 8005a8c:	e000      	b.n	8005a90 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005a8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2201      	movs	r2, #1
 8005a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	3710      	adds	r7, #16
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
	...

08005aac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b085      	sub	sp, #20
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4a42      	ldr	r2, [pc, #264]	; (8005bc8 <TIM_Base_SetConfig+0x11c>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d013      	beq.n	8005aec <TIM_Base_SetConfig+0x40>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aca:	d00f      	beq.n	8005aec <TIM_Base_SetConfig+0x40>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a3f      	ldr	r2, [pc, #252]	; (8005bcc <TIM_Base_SetConfig+0x120>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d00b      	beq.n	8005aec <TIM_Base_SetConfig+0x40>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	4a3e      	ldr	r2, [pc, #248]	; (8005bd0 <TIM_Base_SetConfig+0x124>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d007      	beq.n	8005aec <TIM_Base_SetConfig+0x40>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4a3d      	ldr	r2, [pc, #244]	; (8005bd4 <TIM_Base_SetConfig+0x128>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d003      	beq.n	8005aec <TIM_Base_SetConfig+0x40>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a3c      	ldr	r2, [pc, #240]	; (8005bd8 <TIM_Base_SetConfig+0x12c>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d108      	bne.n	8005afe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005af2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	68fa      	ldr	r2, [r7, #12]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a31      	ldr	r2, [pc, #196]	; (8005bc8 <TIM_Base_SetConfig+0x11c>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d01f      	beq.n	8005b46 <TIM_Base_SetConfig+0x9a>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b0c:	d01b      	beq.n	8005b46 <TIM_Base_SetConfig+0x9a>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a2e      	ldr	r2, [pc, #184]	; (8005bcc <TIM_Base_SetConfig+0x120>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d017      	beq.n	8005b46 <TIM_Base_SetConfig+0x9a>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a2d      	ldr	r2, [pc, #180]	; (8005bd0 <TIM_Base_SetConfig+0x124>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d013      	beq.n	8005b46 <TIM_Base_SetConfig+0x9a>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	4a2c      	ldr	r2, [pc, #176]	; (8005bd4 <TIM_Base_SetConfig+0x128>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d00f      	beq.n	8005b46 <TIM_Base_SetConfig+0x9a>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	4a2c      	ldr	r2, [pc, #176]	; (8005bdc <TIM_Base_SetConfig+0x130>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d00b      	beq.n	8005b46 <TIM_Base_SetConfig+0x9a>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	4a2b      	ldr	r2, [pc, #172]	; (8005be0 <TIM_Base_SetConfig+0x134>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d007      	beq.n	8005b46 <TIM_Base_SetConfig+0x9a>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	4a2a      	ldr	r2, [pc, #168]	; (8005be4 <TIM_Base_SetConfig+0x138>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d003      	beq.n	8005b46 <TIM_Base_SetConfig+0x9a>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	4a25      	ldr	r2, [pc, #148]	; (8005bd8 <TIM_Base_SetConfig+0x12c>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d108      	bne.n	8005b58 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	68fa      	ldr	r2, [r7, #12]
 8005b54:	4313      	orrs	r3, r2
 8005b56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	695b      	ldr	r3, [r3, #20]
 8005b62:	4313      	orrs	r3, r2
 8005b64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	68fa      	ldr	r2, [r7, #12]
 8005b6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	689a      	ldr	r2, [r3, #8]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a12      	ldr	r2, [pc, #72]	; (8005bc8 <TIM_Base_SetConfig+0x11c>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d013      	beq.n	8005bac <TIM_Base_SetConfig+0x100>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a13      	ldr	r2, [pc, #76]	; (8005bd4 <TIM_Base_SetConfig+0x128>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d00f      	beq.n	8005bac <TIM_Base_SetConfig+0x100>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a13      	ldr	r2, [pc, #76]	; (8005bdc <TIM_Base_SetConfig+0x130>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d00b      	beq.n	8005bac <TIM_Base_SetConfig+0x100>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4a12      	ldr	r2, [pc, #72]	; (8005be0 <TIM_Base_SetConfig+0x134>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d007      	beq.n	8005bac <TIM_Base_SetConfig+0x100>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	4a11      	ldr	r2, [pc, #68]	; (8005be4 <TIM_Base_SetConfig+0x138>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d003      	beq.n	8005bac <TIM_Base_SetConfig+0x100>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	4a0c      	ldr	r2, [pc, #48]	; (8005bd8 <TIM_Base_SetConfig+0x12c>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d103      	bne.n	8005bb4 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	691a      	ldr	r2, [r3, #16]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	615a      	str	r2, [r3, #20]
}
 8005bba:	bf00      	nop
 8005bbc:	3714      	adds	r7, #20
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr
 8005bc6:	bf00      	nop
 8005bc8:	40012c00 	.word	0x40012c00
 8005bcc:	40000400 	.word	0x40000400
 8005bd0:	40000800 	.word	0x40000800
 8005bd4:	40013400 	.word	0x40013400
 8005bd8:	40015000 	.word	0x40015000
 8005bdc:	40014000 	.word	0x40014000
 8005be0:	40014400 	.word	0x40014400
 8005be4:	40014800 	.word	0x40014800

08005be8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b087      	sub	sp, #28
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6a1b      	ldr	r3, [r3, #32]
 8005bf6:	f023 0201 	bic.w	r2, r3, #1
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a1b      	ldr	r3, [r3, #32]
 8005c02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	699b      	ldr	r3, [r3, #24]
 8005c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f023 0303 	bic.w	r3, r3, #3
 8005c22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	68fa      	ldr	r2, [r7, #12]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	f023 0302 	bic.w	r3, r3, #2
 8005c34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	697a      	ldr	r2, [r7, #20]
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	4a30      	ldr	r2, [pc, #192]	; (8005d04 <TIM_OC1_SetConfig+0x11c>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d013      	beq.n	8005c70 <TIM_OC1_SetConfig+0x88>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4a2f      	ldr	r2, [pc, #188]	; (8005d08 <TIM_OC1_SetConfig+0x120>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d00f      	beq.n	8005c70 <TIM_OC1_SetConfig+0x88>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a2e      	ldr	r2, [pc, #184]	; (8005d0c <TIM_OC1_SetConfig+0x124>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d00b      	beq.n	8005c70 <TIM_OC1_SetConfig+0x88>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	4a2d      	ldr	r2, [pc, #180]	; (8005d10 <TIM_OC1_SetConfig+0x128>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d007      	beq.n	8005c70 <TIM_OC1_SetConfig+0x88>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	4a2c      	ldr	r2, [pc, #176]	; (8005d14 <TIM_OC1_SetConfig+0x12c>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d003      	beq.n	8005c70 <TIM_OC1_SetConfig+0x88>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	4a2b      	ldr	r2, [pc, #172]	; (8005d18 <TIM_OC1_SetConfig+0x130>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d10c      	bne.n	8005c8a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	f023 0308 	bic.w	r3, r3, #8
 8005c76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	68db      	ldr	r3, [r3, #12]
 8005c7c:	697a      	ldr	r2, [r7, #20]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	f023 0304 	bic.w	r3, r3, #4
 8005c88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a1d      	ldr	r2, [pc, #116]	; (8005d04 <TIM_OC1_SetConfig+0x11c>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d013      	beq.n	8005cba <TIM_OC1_SetConfig+0xd2>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4a1c      	ldr	r2, [pc, #112]	; (8005d08 <TIM_OC1_SetConfig+0x120>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d00f      	beq.n	8005cba <TIM_OC1_SetConfig+0xd2>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a1b      	ldr	r2, [pc, #108]	; (8005d0c <TIM_OC1_SetConfig+0x124>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d00b      	beq.n	8005cba <TIM_OC1_SetConfig+0xd2>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a1a      	ldr	r2, [pc, #104]	; (8005d10 <TIM_OC1_SetConfig+0x128>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d007      	beq.n	8005cba <TIM_OC1_SetConfig+0xd2>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a19      	ldr	r2, [pc, #100]	; (8005d14 <TIM_OC1_SetConfig+0x12c>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d003      	beq.n	8005cba <TIM_OC1_SetConfig+0xd2>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a18      	ldr	r2, [pc, #96]	; (8005d18 <TIM_OC1_SetConfig+0x130>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d111      	bne.n	8005cde <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005cc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005cc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	695b      	ldr	r3, [r3, #20]
 8005cce:	693a      	ldr	r2, [r7, #16]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	699b      	ldr	r3, [r3, #24]
 8005cd8:	693a      	ldr	r2, [r7, #16]
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	693a      	ldr	r2, [r7, #16]
 8005ce2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	68fa      	ldr	r2, [r7, #12]
 8005ce8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	685a      	ldr	r2, [r3, #4]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	697a      	ldr	r2, [r7, #20]
 8005cf6:	621a      	str	r2, [r3, #32]
}
 8005cf8:	bf00      	nop
 8005cfa:	371c      	adds	r7, #28
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr
 8005d04:	40012c00 	.word	0x40012c00
 8005d08:	40013400 	.word	0x40013400
 8005d0c:	40014000 	.word	0x40014000
 8005d10:	40014400 	.word	0x40014400
 8005d14:	40014800 	.word	0x40014800
 8005d18:	40015000 	.word	0x40015000

08005d1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b087      	sub	sp, #28
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6a1b      	ldr	r3, [r3, #32]
 8005d2a:	f023 0210 	bic.w	r2, r3, #16
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a1b      	ldr	r3, [r3, #32]
 8005d36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	699b      	ldr	r3, [r3, #24]
 8005d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005d4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	021b      	lsls	r3, r3, #8
 8005d5e:	68fa      	ldr	r2, [r7, #12]
 8005d60:	4313      	orrs	r3, r2
 8005d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	f023 0320 	bic.w	r3, r3, #32
 8005d6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	689b      	ldr	r3, [r3, #8]
 8005d70:	011b      	lsls	r3, r3, #4
 8005d72:	697a      	ldr	r2, [r7, #20]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	4a2c      	ldr	r2, [pc, #176]	; (8005e2c <TIM_OC2_SetConfig+0x110>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d007      	beq.n	8005d90 <TIM_OC2_SetConfig+0x74>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	4a2b      	ldr	r2, [pc, #172]	; (8005e30 <TIM_OC2_SetConfig+0x114>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d003      	beq.n	8005d90 <TIM_OC2_SetConfig+0x74>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	4a2a      	ldr	r2, [pc, #168]	; (8005e34 <TIM_OC2_SetConfig+0x118>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d10d      	bne.n	8005dac <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	011b      	lsls	r3, r3, #4
 8005d9e:	697a      	ldr	r2, [r7, #20]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005daa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	4a1f      	ldr	r2, [pc, #124]	; (8005e2c <TIM_OC2_SetConfig+0x110>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d013      	beq.n	8005ddc <TIM_OC2_SetConfig+0xc0>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	4a1e      	ldr	r2, [pc, #120]	; (8005e30 <TIM_OC2_SetConfig+0x114>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d00f      	beq.n	8005ddc <TIM_OC2_SetConfig+0xc0>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a1e      	ldr	r2, [pc, #120]	; (8005e38 <TIM_OC2_SetConfig+0x11c>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d00b      	beq.n	8005ddc <TIM_OC2_SetConfig+0xc0>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a1d      	ldr	r2, [pc, #116]	; (8005e3c <TIM_OC2_SetConfig+0x120>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d007      	beq.n	8005ddc <TIM_OC2_SetConfig+0xc0>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	4a1c      	ldr	r2, [pc, #112]	; (8005e40 <TIM_OC2_SetConfig+0x124>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d003      	beq.n	8005ddc <TIM_OC2_SetConfig+0xc0>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a17      	ldr	r2, [pc, #92]	; (8005e34 <TIM_OC2_SetConfig+0x118>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d113      	bne.n	8005e04 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005de2:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005dea:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	695b      	ldr	r3, [r3, #20]
 8005df0:	009b      	lsls	r3, r3, #2
 8005df2:	693a      	ldr	r2, [r7, #16]
 8005df4:	4313      	orrs	r3, r2
 8005df6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	699b      	ldr	r3, [r3, #24]
 8005dfc:	009b      	lsls	r3, r3, #2
 8005dfe:	693a      	ldr	r2, [r7, #16]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	693a      	ldr	r2, [r7, #16]
 8005e08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	68fa      	ldr	r2, [r7, #12]
 8005e0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	685a      	ldr	r2, [r3, #4]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	697a      	ldr	r2, [r7, #20]
 8005e1c:	621a      	str	r2, [r3, #32]
}
 8005e1e:	bf00      	nop
 8005e20:	371c      	adds	r7, #28
 8005e22:	46bd      	mov	sp, r7
 8005e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e28:	4770      	bx	lr
 8005e2a:	bf00      	nop
 8005e2c:	40012c00 	.word	0x40012c00
 8005e30:	40013400 	.word	0x40013400
 8005e34:	40015000 	.word	0x40015000
 8005e38:	40014000 	.word	0x40014000
 8005e3c:	40014400 	.word	0x40014400
 8005e40:	40014800 	.word	0x40014800

08005e44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b087      	sub	sp, #28
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6a1b      	ldr	r3, [r3, #32]
 8005e52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a1b      	ldr	r3, [r3, #32]
 8005e5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	69db      	ldr	r3, [r3, #28]
 8005e6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f023 0303 	bic.w	r3, r3, #3
 8005e7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	68fa      	ldr	r2, [r7, #12]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	021b      	lsls	r3, r3, #8
 8005e98:	697a      	ldr	r2, [r7, #20]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a2b      	ldr	r2, [pc, #172]	; (8005f50 <TIM_OC3_SetConfig+0x10c>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d007      	beq.n	8005eb6 <TIM_OC3_SetConfig+0x72>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a2a      	ldr	r2, [pc, #168]	; (8005f54 <TIM_OC3_SetConfig+0x110>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d003      	beq.n	8005eb6 <TIM_OC3_SetConfig+0x72>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a29      	ldr	r2, [pc, #164]	; (8005f58 <TIM_OC3_SetConfig+0x114>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d10d      	bne.n	8005ed2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ebc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	68db      	ldr	r3, [r3, #12]
 8005ec2:	021b      	lsls	r3, r3, #8
 8005ec4:	697a      	ldr	r2, [r7, #20]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ed0:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	4a1e      	ldr	r2, [pc, #120]	; (8005f50 <TIM_OC3_SetConfig+0x10c>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d013      	beq.n	8005f02 <TIM_OC3_SetConfig+0xbe>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a1d      	ldr	r2, [pc, #116]	; (8005f54 <TIM_OC3_SetConfig+0x110>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d00f      	beq.n	8005f02 <TIM_OC3_SetConfig+0xbe>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a1d      	ldr	r2, [pc, #116]	; (8005f5c <TIM_OC3_SetConfig+0x118>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d00b      	beq.n	8005f02 <TIM_OC3_SetConfig+0xbe>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a1c      	ldr	r2, [pc, #112]	; (8005f60 <TIM_OC3_SetConfig+0x11c>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d007      	beq.n	8005f02 <TIM_OC3_SetConfig+0xbe>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4a1b      	ldr	r2, [pc, #108]	; (8005f64 <TIM_OC3_SetConfig+0x120>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d003      	beq.n	8005f02 <TIM_OC3_SetConfig+0xbe>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a16      	ldr	r2, [pc, #88]	; (8005f58 <TIM_OC3_SetConfig+0x114>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d113      	bne.n	8005f2a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	695b      	ldr	r3, [r3, #20]
 8005f16:	011b      	lsls	r3, r3, #4
 8005f18:	693a      	ldr	r2, [r7, #16]
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	699b      	ldr	r3, [r3, #24]
 8005f22:	011b      	lsls	r3, r3, #4
 8005f24:	693a      	ldr	r2, [r7, #16]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	693a      	ldr	r2, [r7, #16]
 8005f2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	685a      	ldr	r2, [r3, #4]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	697a      	ldr	r2, [r7, #20]
 8005f42:	621a      	str	r2, [r3, #32]
}
 8005f44:	bf00      	nop
 8005f46:	371c      	adds	r7, #28
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr
 8005f50:	40012c00 	.word	0x40012c00
 8005f54:	40013400 	.word	0x40013400
 8005f58:	40015000 	.word	0x40015000
 8005f5c:	40014000 	.word	0x40014000
 8005f60:	40014400 	.word	0x40014400
 8005f64:	40014800 	.word	0x40014800

08005f68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b087      	sub	sp, #28
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6a1b      	ldr	r3, [r3, #32]
 8005f76:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a1b      	ldr	r3, [r3, #32]
 8005f82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	69db      	ldr	r3, [r3, #28]
 8005f8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fa2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	021b      	lsls	r3, r3, #8
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005fb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	031b      	lsls	r3, r3, #12
 8005fbe:	693a      	ldr	r2, [r7, #16]
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	4a1a      	ldr	r2, [pc, #104]	; (8006030 <TIM_OC4_SetConfig+0xc8>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d013      	beq.n	8005ff4 <TIM_OC4_SetConfig+0x8c>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	4a19      	ldr	r2, [pc, #100]	; (8006034 <TIM_OC4_SetConfig+0xcc>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d00f      	beq.n	8005ff4 <TIM_OC4_SetConfig+0x8c>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	4a18      	ldr	r2, [pc, #96]	; (8006038 <TIM_OC4_SetConfig+0xd0>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d00b      	beq.n	8005ff4 <TIM_OC4_SetConfig+0x8c>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	4a17      	ldr	r2, [pc, #92]	; (800603c <TIM_OC4_SetConfig+0xd4>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d007      	beq.n	8005ff4 <TIM_OC4_SetConfig+0x8c>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a16      	ldr	r2, [pc, #88]	; (8006040 <TIM_OC4_SetConfig+0xd8>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d003      	beq.n	8005ff4 <TIM_OC4_SetConfig+0x8c>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a15      	ldr	r2, [pc, #84]	; (8006044 <TIM_OC4_SetConfig+0xdc>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d109      	bne.n	8006008 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ffa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	695b      	ldr	r3, [r3, #20]
 8006000:	019b      	lsls	r3, r3, #6
 8006002:	697a      	ldr	r2, [r7, #20]
 8006004:	4313      	orrs	r3, r2
 8006006:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	68fa      	ldr	r2, [r7, #12]
 8006012:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	685a      	ldr	r2, [r3, #4]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	693a      	ldr	r2, [r7, #16]
 8006020:	621a      	str	r2, [r3, #32]
}
 8006022:	bf00      	nop
 8006024:	371c      	adds	r7, #28
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr
 800602e:	bf00      	nop
 8006030:	40012c00 	.word	0x40012c00
 8006034:	40013400 	.word	0x40013400
 8006038:	40014000 	.word	0x40014000
 800603c:	40014400 	.word	0x40014400
 8006040:	40014800 	.word	0x40014800
 8006044:	40015000 	.word	0x40015000

08006048 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006048:	b480      	push	{r7}
 800604a:	b087      	sub	sp, #28
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a1b      	ldr	r3, [r3, #32]
 8006056:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a1b      	ldr	r3, [r3, #32]
 8006062:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800606e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006076:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800607a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	68fa      	ldr	r2, [r7, #12]
 8006082:	4313      	orrs	r3, r2
 8006084:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800608c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	041b      	lsls	r3, r3, #16
 8006094:	693a      	ldr	r2, [r7, #16]
 8006096:	4313      	orrs	r3, r2
 8006098:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4a19      	ldr	r2, [pc, #100]	; (8006104 <TIM_OC5_SetConfig+0xbc>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d013      	beq.n	80060ca <TIM_OC5_SetConfig+0x82>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a18      	ldr	r2, [pc, #96]	; (8006108 <TIM_OC5_SetConfig+0xc0>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d00f      	beq.n	80060ca <TIM_OC5_SetConfig+0x82>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a17      	ldr	r2, [pc, #92]	; (800610c <TIM_OC5_SetConfig+0xc4>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d00b      	beq.n	80060ca <TIM_OC5_SetConfig+0x82>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	4a16      	ldr	r2, [pc, #88]	; (8006110 <TIM_OC5_SetConfig+0xc8>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d007      	beq.n	80060ca <TIM_OC5_SetConfig+0x82>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	4a15      	ldr	r2, [pc, #84]	; (8006114 <TIM_OC5_SetConfig+0xcc>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d003      	beq.n	80060ca <TIM_OC5_SetConfig+0x82>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4a14      	ldr	r2, [pc, #80]	; (8006118 <TIM_OC5_SetConfig+0xd0>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d109      	bne.n	80060de <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060d0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	695b      	ldr	r3, [r3, #20]
 80060d6:	021b      	lsls	r3, r3, #8
 80060d8:	697a      	ldr	r2, [r7, #20]
 80060da:	4313      	orrs	r3, r2
 80060dc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	697a      	ldr	r2, [r7, #20]
 80060e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	685a      	ldr	r2, [r3, #4]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	693a      	ldr	r2, [r7, #16]
 80060f6:	621a      	str	r2, [r3, #32]
}
 80060f8:	bf00      	nop
 80060fa:	371c      	adds	r7, #28
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr
 8006104:	40012c00 	.word	0x40012c00
 8006108:	40013400 	.word	0x40013400
 800610c:	40014000 	.word	0x40014000
 8006110:	40014400 	.word	0x40014400
 8006114:	40014800 	.word	0x40014800
 8006118:	40015000 	.word	0x40015000

0800611c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800611c:	b480      	push	{r7}
 800611e:	b087      	sub	sp, #28
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a1b      	ldr	r3, [r3, #32]
 800612a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6a1b      	ldr	r3, [r3, #32]
 8006136:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800614a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800614e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	021b      	lsls	r3, r3, #8
 8006156:	68fa      	ldr	r2, [r7, #12]
 8006158:	4313      	orrs	r3, r2
 800615a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006162:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	051b      	lsls	r3, r3, #20
 800616a:	693a      	ldr	r2, [r7, #16]
 800616c:	4313      	orrs	r3, r2
 800616e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	4a1a      	ldr	r2, [pc, #104]	; (80061dc <TIM_OC6_SetConfig+0xc0>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d013      	beq.n	80061a0 <TIM_OC6_SetConfig+0x84>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	4a19      	ldr	r2, [pc, #100]	; (80061e0 <TIM_OC6_SetConfig+0xc4>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d00f      	beq.n	80061a0 <TIM_OC6_SetConfig+0x84>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	4a18      	ldr	r2, [pc, #96]	; (80061e4 <TIM_OC6_SetConfig+0xc8>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d00b      	beq.n	80061a0 <TIM_OC6_SetConfig+0x84>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4a17      	ldr	r2, [pc, #92]	; (80061e8 <TIM_OC6_SetConfig+0xcc>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d007      	beq.n	80061a0 <TIM_OC6_SetConfig+0x84>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	4a16      	ldr	r2, [pc, #88]	; (80061ec <TIM_OC6_SetConfig+0xd0>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d003      	beq.n	80061a0 <TIM_OC6_SetConfig+0x84>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	4a15      	ldr	r2, [pc, #84]	; (80061f0 <TIM_OC6_SetConfig+0xd4>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d109      	bne.n	80061b4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80061a6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	695b      	ldr	r3, [r3, #20]
 80061ac:	029b      	lsls	r3, r3, #10
 80061ae:	697a      	ldr	r2, [r7, #20]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	697a      	ldr	r2, [r7, #20]
 80061b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	68fa      	ldr	r2, [r7, #12]
 80061be:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	685a      	ldr	r2, [r3, #4]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	693a      	ldr	r2, [r7, #16]
 80061cc:	621a      	str	r2, [r3, #32]
}
 80061ce:	bf00      	nop
 80061d0:	371c      	adds	r7, #28
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr
 80061da:	bf00      	nop
 80061dc:	40012c00 	.word	0x40012c00
 80061e0:	40013400 	.word	0x40013400
 80061e4:	40014000 	.word	0x40014000
 80061e8:	40014400 	.word	0x40014400
 80061ec:	40014800 	.word	0x40014800
 80061f0:	40015000 	.word	0x40015000

080061f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b087      	sub	sp, #28
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	60b9      	str	r1, [r7, #8]
 80061fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	6a1b      	ldr	r3, [r3, #32]
 8006204:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	6a1b      	ldr	r3, [r3, #32]
 800620a:	f023 0201 	bic.w	r2, r3, #1
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	699b      	ldr	r3, [r3, #24]
 8006216:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800621e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	011b      	lsls	r3, r3, #4
 8006224:	693a      	ldr	r2, [r7, #16]
 8006226:	4313      	orrs	r3, r2
 8006228:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	f023 030a 	bic.w	r3, r3, #10
 8006230:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006232:	697a      	ldr	r2, [r7, #20]
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	4313      	orrs	r3, r2
 8006238:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	693a      	ldr	r2, [r7, #16]
 800623e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	697a      	ldr	r2, [r7, #20]
 8006244:	621a      	str	r2, [r3, #32]
}
 8006246:	bf00      	nop
 8006248:	371c      	adds	r7, #28
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr

08006252 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006252:	b480      	push	{r7}
 8006254:	b087      	sub	sp, #28
 8006256:	af00      	add	r7, sp, #0
 8006258:	60f8      	str	r0, [r7, #12]
 800625a:	60b9      	str	r1, [r7, #8]
 800625c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6a1b      	ldr	r3, [r3, #32]
 8006262:	f023 0210 	bic.w	r2, r3, #16
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	699b      	ldr	r3, [r3, #24]
 800626e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6a1b      	ldr	r3, [r3, #32]
 8006274:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800627c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	031b      	lsls	r3, r3, #12
 8006282:	697a      	ldr	r2, [r7, #20]
 8006284:	4313      	orrs	r3, r2
 8006286:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800628e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	011b      	lsls	r3, r3, #4
 8006294:	693a      	ldr	r2, [r7, #16]
 8006296:	4313      	orrs	r3, r2
 8006298:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	697a      	ldr	r2, [r7, #20]
 800629e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	693a      	ldr	r2, [r7, #16]
 80062a4:	621a      	str	r2, [r3, #32]
}
 80062a6:	bf00      	nop
 80062a8:	371c      	adds	r7, #28
 80062aa:	46bd      	mov	sp, r7
 80062ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b0:	4770      	bx	lr

080062b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80062b2:	b480      	push	{r7}
 80062b4:	b085      	sub	sp, #20
 80062b6:	af00      	add	r7, sp, #0
 80062b8:	6078      	str	r0, [r7, #4]
 80062ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80062ca:	683a      	ldr	r2, [r7, #0]
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	f043 0307 	orr.w	r3, r3, #7
 80062d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	609a      	str	r2, [r3, #8]
}
 80062dc:	bf00      	nop
 80062de:	3714      	adds	r7, #20
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr

080062e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b087      	sub	sp, #28
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	60b9      	str	r1, [r7, #8]
 80062f2:	607a      	str	r2, [r7, #4]
 80062f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	689b      	ldr	r3, [r3, #8]
 80062fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006302:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	021a      	lsls	r2, r3, #8
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	431a      	orrs	r2, r3
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	4313      	orrs	r3, r2
 8006310:	697a      	ldr	r2, [r7, #20]
 8006312:	4313      	orrs	r3, r2
 8006314:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	697a      	ldr	r2, [r7, #20]
 800631a:	609a      	str	r2, [r3, #8]
}
 800631c:	bf00      	nop
 800631e:	371c      	adds	r7, #28
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr

08006328 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006328:	b480      	push	{r7}
 800632a:	b087      	sub	sp, #28
 800632c:	af00      	add	r7, sp, #0
 800632e:	60f8      	str	r0, [r7, #12]
 8006330:	60b9      	str	r1, [r7, #8]
 8006332:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	f003 031f 	and.w	r3, r3, #31
 800633a:	2201      	movs	r2, #1
 800633c:	fa02 f303 	lsl.w	r3, r2, r3
 8006340:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	6a1a      	ldr	r2, [r3, #32]
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	43db      	mvns	r3, r3
 800634a:	401a      	ands	r2, r3
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6a1a      	ldr	r2, [r3, #32]
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	f003 031f 	and.w	r3, r3, #31
 800635a:	6879      	ldr	r1, [r7, #4]
 800635c:	fa01 f303 	lsl.w	r3, r1, r3
 8006360:	431a      	orrs	r2, r3
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	621a      	str	r2, [r3, #32]
}
 8006366:	bf00      	nop
 8006368:	371c      	adds	r7, #28
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr
	...

08006374 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006374:	b480      	push	{r7}
 8006376:	b085      	sub	sp, #20
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006384:	2b01      	cmp	r3, #1
 8006386:	d101      	bne.n	800638c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006388:	2302      	movs	r3, #2
 800638a:	e06d      	b.n	8006468 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2201      	movs	r2, #1
 8006390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2202      	movs	r2, #2
 8006398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a30      	ldr	r2, [pc, #192]	; (8006474 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d009      	beq.n	80063ca <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a2f      	ldr	r2, [pc, #188]	; (8006478 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d004      	beq.n	80063ca <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a2d      	ldr	r2, [pc, #180]	; (800647c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d108      	bne.n	80063dc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80063d0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	68fa      	ldr	r2, [r7, #12]
 80063d8:	4313      	orrs	r3, r2
 80063da:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a1e      	ldr	r2, [pc, #120]	; (8006474 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d01d      	beq.n	800643c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006408:	d018      	beq.n	800643c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a1c      	ldr	r2, [pc, #112]	; (8006480 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d013      	beq.n	800643c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a1a      	ldr	r2, [pc, #104]	; (8006484 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d00e      	beq.n	800643c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a15      	ldr	r2, [pc, #84]	; (8006478 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d009      	beq.n	800643c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a16      	ldr	r2, [pc, #88]	; (8006488 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d004      	beq.n	800643c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a11      	ldr	r2, [pc, #68]	; (800647c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d10c      	bne.n	8006456 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006442:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	68ba      	ldr	r2, [r7, #8]
 800644a:	4313      	orrs	r3, r2
 800644c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	68ba      	ldr	r2, [r7, #8]
 8006454:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2201      	movs	r2, #1
 800645a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2200      	movs	r2, #0
 8006462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006466:	2300      	movs	r3, #0
}
 8006468:	4618      	mov	r0, r3
 800646a:	3714      	adds	r7, #20
 800646c:	46bd      	mov	sp, r7
 800646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006472:	4770      	bx	lr
 8006474:	40012c00 	.word	0x40012c00
 8006478:	40013400 	.word	0x40013400
 800647c:	40015000 	.word	0x40015000
 8006480:	40000400 	.word	0x40000400
 8006484:	40000800 	.word	0x40000800
 8006488:	40014000 	.word	0x40014000

0800648c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b082      	sub	sp, #8
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d101      	bne.n	800649e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800649a:	2301      	movs	r3, #1
 800649c:	e040      	b.n	8006520 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d106      	bne.n	80064b4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2200      	movs	r2, #0
 80064aa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f7fb fb38 	bl	8001b24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2224      	movs	r2, #36	; 0x24
 80064b8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	681a      	ldr	r2, [r3, #0]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f022 0201 	bic.w	r2, r2, #1
 80064c8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f000 fc5e 	bl	8006d8c <UART_SetConfig>
 80064d0:	4603      	mov	r3, r0
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d101      	bne.n	80064da <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e022      	b.n	8006520 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d002      	beq.n	80064e8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f000 fe26 	bl	8007134 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	685a      	ldr	r2, [r3, #4]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80064f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	689a      	ldr	r2, [r3, #8]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006506:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f042 0201 	orr.w	r2, r2, #1
 8006516:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006518:	6878      	ldr	r0, [r7, #4]
 800651a:	f000 fead 	bl	8007278 <UART_CheckIdleState>
 800651e:	4603      	mov	r3, r0
}
 8006520:	4618      	mov	r0, r3
 8006522:	3708      	adds	r7, #8
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}

08006528 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b08a      	sub	sp, #40	; 0x28
 800652c:	af02      	add	r7, sp, #8
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	60b9      	str	r1, [r7, #8]
 8006532:	603b      	str	r3, [r7, #0]
 8006534:	4613      	mov	r3, r2
 8006536:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800653c:	2b20      	cmp	r3, #32
 800653e:	d178      	bne.n	8006632 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d002      	beq.n	800654c <HAL_UART_Transmit+0x24>
 8006546:	88fb      	ldrh	r3, [r7, #6]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d101      	bne.n	8006550 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800654c:	2301      	movs	r3, #1
 800654e:	e071      	b.n	8006634 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2200      	movs	r2, #0
 8006554:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2221      	movs	r2, #33	; 0x21
 800655c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800655e:	f7fb fcd9 	bl	8001f14 <HAL_GetTick>
 8006562:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	88fa      	ldrh	r2, [r7, #6]
 8006568:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	88fa      	ldrh	r2, [r7, #6]
 8006570:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800657c:	d108      	bne.n	8006590 <HAL_UART_Transmit+0x68>
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d104      	bne.n	8006590 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006586:	2300      	movs	r3, #0
 8006588:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	61bb      	str	r3, [r7, #24]
 800658e:	e003      	b.n	8006598 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006594:	2300      	movs	r3, #0
 8006596:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006598:	e030      	b.n	80065fc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	9300      	str	r3, [sp, #0]
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	2200      	movs	r2, #0
 80065a2:	2180      	movs	r1, #128	; 0x80
 80065a4:	68f8      	ldr	r0, [r7, #12]
 80065a6:	f000 ff0f 	bl	80073c8 <UART_WaitOnFlagUntilTimeout>
 80065aa:	4603      	mov	r3, r0
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d004      	beq.n	80065ba <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2220      	movs	r2, #32
 80065b4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80065b6:	2303      	movs	r3, #3
 80065b8:	e03c      	b.n	8006634 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80065ba:	69fb      	ldr	r3, [r7, #28]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d10b      	bne.n	80065d8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	881a      	ldrh	r2, [r3, #0]
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80065cc:	b292      	uxth	r2, r2
 80065ce:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80065d0:	69bb      	ldr	r3, [r7, #24]
 80065d2:	3302      	adds	r3, #2
 80065d4:	61bb      	str	r3, [r7, #24]
 80065d6:	e008      	b.n	80065ea <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80065d8:	69fb      	ldr	r3, [r7, #28]
 80065da:	781a      	ldrb	r2, [r3, #0]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	b292      	uxth	r2, r2
 80065e2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80065e4:	69fb      	ldr	r3, [r7, #28]
 80065e6:	3301      	adds	r3, #1
 80065e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	3b01      	subs	r3, #1
 80065f4:	b29a      	uxth	r2, r3
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006602:	b29b      	uxth	r3, r3
 8006604:	2b00      	cmp	r3, #0
 8006606:	d1c8      	bne.n	800659a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	9300      	str	r3, [sp, #0]
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	2200      	movs	r2, #0
 8006610:	2140      	movs	r1, #64	; 0x40
 8006612:	68f8      	ldr	r0, [r7, #12]
 8006614:	f000 fed8 	bl	80073c8 <UART_WaitOnFlagUntilTimeout>
 8006618:	4603      	mov	r3, r0
 800661a:	2b00      	cmp	r3, #0
 800661c:	d004      	beq.n	8006628 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2220      	movs	r2, #32
 8006622:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8006624:	2303      	movs	r3, #3
 8006626:	e005      	b.n	8006634 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2220      	movs	r2, #32
 800662c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800662e:	2300      	movs	r3, #0
 8006630:	e000      	b.n	8006634 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8006632:	2302      	movs	r3, #2
  }
}
 8006634:	4618      	mov	r0, r3
 8006636:	3720      	adds	r7, #32
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800663c:	b480      	push	{r7}
 800663e:	b08b      	sub	sp, #44	; 0x2c
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	4613      	mov	r3, r2
 8006648:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800664e:	2b20      	cmp	r3, #32
 8006650:	d147      	bne.n	80066e2 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d002      	beq.n	800665e <HAL_UART_Transmit_IT+0x22>
 8006658:	88fb      	ldrh	r3, [r7, #6]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d101      	bne.n	8006662 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e040      	b.n	80066e4 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	68ba      	ldr	r2, [r7, #8]
 8006666:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	88fa      	ldrh	r2, [r7, #6]
 800666c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	88fa      	ldrh	r2, [r7, #6]
 8006674:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2200      	movs	r2, #0
 800667c:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2200      	movs	r2, #0
 8006682:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2221      	movs	r2, #33	; 0x21
 800668a:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006694:	d107      	bne.n	80066a6 <HAL_UART_Transmit_IT+0x6a>
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	691b      	ldr	r3, [r3, #16]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d103      	bne.n	80066a6 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	4a13      	ldr	r2, [pc, #76]	; (80066f0 <HAL_UART_Transmit_IT+0xb4>)
 80066a2:	66da      	str	r2, [r3, #108]	; 0x6c
 80066a4:	e002      	b.n	80066ac <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	4a12      	ldr	r2, [pc, #72]	; (80066f4 <HAL_UART_Transmit_IT+0xb8>)
 80066aa:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	e853 3f00 	ldrex	r3, [r3]
 80066b8:	613b      	str	r3, [r7, #16]
   return(result);
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066c0:	627b      	str	r3, [r7, #36]	; 0x24
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	461a      	mov	r2, r3
 80066c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ca:	623b      	str	r3, [r7, #32]
 80066cc:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ce:	69f9      	ldr	r1, [r7, #28]
 80066d0:	6a3a      	ldr	r2, [r7, #32]
 80066d2:	e841 2300 	strex	r3, r2, [r1]
 80066d6:	61bb      	str	r3, [r7, #24]
   return(result);
 80066d8:	69bb      	ldr	r3, [r7, #24]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d1e6      	bne.n	80066ac <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 80066de:	2300      	movs	r3, #0
 80066e0:	e000      	b.n	80066e4 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 80066e2:	2302      	movs	r3, #2
  }
}
 80066e4:	4618      	mov	r0, r3
 80066e6:	372c      	adds	r7, #44	; 0x2c
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr
 80066f0:	080077d1 	.word	0x080077d1
 80066f4:	08007719 	.word	0x08007719

080066f8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b08a      	sub	sp, #40	; 0x28
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	60f8      	str	r0, [r7, #12]
 8006700:	60b9      	str	r1, [r7, #8]
 8006702:	4613      	mov	r3, r2
 8006704:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800670c:	2b20      	cmp	r3, #32
 800670e:	d132      	bne.n	8006776 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d002      	beq.n	800671c <HAL_UART_Receive_IT+0x24>
 8006716:	88fb      	ldrh	r3, [r7, #6]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d101      	bne.n	8006720 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e02b      	b.n	8006778 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2200      	movs	r2, #0
 8006724:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006730:	2b00      	cmp	r3, #0
 8006732:	d018      	beq.n	8006766 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	e853 3f00 	ldrex	r3, [r3]
 8006740:	613b      	str	r3, [r7, #16]
   return(result);
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006748:	627b      	str	r3, [r7, #36]	; 0x24
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	461a      	mov	r2, r3
 8006750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006752:	623b      	str	r3, [r7, #32]
 8006754:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006756:	69f9      	ldr	r1, [r7, #28]
 8006758:	6a3a      	ldr	r2, [r7, #32]
 800675a:	e841 2300 	strex	r3, r2, [r1]
 800675e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006760:	69bb      	ldr	r3, [r7, #24]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d1e6      	bne.n	8006734 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006766:	88fb      	ldrh	r3, [r7, #6]
 8006768:	461a      	mov	r2, r3
 800676a:	68b9      	ldr	r1, [r7, #8]
 800676c:	68f8      	ldr	r0, [r7, #12]
 800676e:	f000 fe93 	bl	8007498 <UART_Start_Receive_IT>
 8006772:	4603      	mov	r3, r0
 8006774:	e000      	b.n	8006778 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8006776:	2302      	movs	r3, #2
  }
}
 8006778:	4618      	mov	r0, r3
 800677a:	3728      	adds	r7, #40	; 0x28
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}

08006780 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b0ba      	sub	sp, #232	; 0xe8
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	69db      	ldr	r3, [r3, #28]
 800678e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80067a6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80067aa:	f640 030f 	movw	r3, #2063	; 0x80f
 80067ae:	4013      	ands	r3, r2
 80067b0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80067b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d115      	bne.n	80067e8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80067bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067c0:	f003 0320 	and.w	r3, r3, #32
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d00f      	beq.n	80067e8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80067c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067cc:	f003 0320 	and.w	r3, r3, #32
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d009      	beq.n	80067e8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80067d8:	2b00      	cmp	r3, #0
 80067da:	f000 82ab 	beq.w	8006d34 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	4798      	blx	r3
      }
      return;
 80067e6:	e2a5      	b.n	8006d34 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80067e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	f000 8117 	beq.w	8006a20 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80067f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80067f6:	f003 0301 	and.w	r3, r3, #1
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d106      	bne.n	800680c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80067fe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006802:	4b85      	ldr	r3, [pc, #532]	; (8006a18 <HAL_UART_IRQHandler+0x298>)
 8006804:	4013      	ands	r3, r2
 8006806:	2b00      	cmp	r3, #0
 8006808:	f000 810a 	beq.w	8006a20 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800680c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006810:	f003 0301 	and.w	r3, r3, #1
 8006814:	2b00      	cmp	r3, #0
 8006816:	d011      	beq.n	800683c <HAL_UART_IRQHandler+0xbc>
 8006818:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800681c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006820:	2b00      	cmp	r3, #0
 8006822:	d00b      	beq.n	800683c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2201      	movs	r2, #1
 800682a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006832:	f043 0201 	orr.w	r2, r3, #1
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800683c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006840:	f003 0302 	and.w	r3, r3, #2
 8006844:	2b00      	cmp	r3, #0
 8006846:	d011      	beq.n	800686c <HAL_UART_IRQHandler+0xec>
 8006848:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800684c:	f003 0301 	and.w	r3, r3, #1
 8006850:	2b00      	cmp	r3, #0
 8006852:	d00b      	beq.n	800686c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	2202      	movs	r2, #2
 800685a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006862:	f043 0204 	orr.w	r2, r3, #4
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800686c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006870:	f003 0304 	and.w	r3, r3, #4
 8006874:	2b00      	cmp	r3, #0
 8006876:	d011      	beq.n	800689c <HAL_UART_IRQHandler+0x11c>
 8006878:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800687c:	f003 0301 	and.w	r3, r3, #1
 8006880:	2b00      	cmp	r3, #0
 8006882:	d00b      	beq.n	800689c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	2204      	movs	r2, #4
 800688a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006892:	f043 0202 	orr.w	r2, r3, #2
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800689c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068a0:	f003 0308 	and.w	r3, r3, #8
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d017      	beq.n	80068d8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80068a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068ac:	f003 0320 	and.w	r3, r3, #32
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d105      	bne.n	80068c0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80068b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068b8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d00b      	beq.n	80068d8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	2208      	movs	r2, #8
 80068c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80068ce:	f043 0208 	orr.w	r2, r3, #8
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80068d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d012      	beq.n	800690a <HAL_UART_IRQHandler+0x18a>
 80068e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d00c      	beq.n	800690a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80068f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006900:	f043 0220 	orr.w	r2, r3, #32
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006910:	2b00      	cmp	r3, #0
 8006912:	f000 8211 	beq.w	8006d38 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006916:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800691a:	f003 0320 	and.w	r3, r3, #32
 800691e:	2b00      	cmp	r3, #0
 8006920:	d00d      	beq.n	800693e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006922:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006926:	f003 0320 	and.w	r3, r3, #32
 800692a:	2b00      	cmp	r3, #0
 800692c:	d007      	beq.n	800693e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006932:	2b00      	cmp	r3, #0
 8006934:	d003      	beq.n	800693e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006944:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006952:	2b40      	cmp	r3, #64	; 0x40
 8006954:	d005      	beq.n	8006962 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006956:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800695a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800695e:	2b00      	cmp	r3, #0
 8006960:	d04f      	beq.n	8006a02 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f000 fe5e 	bl	8007624 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006972:	2b40      	cmp	r3, #64	; 0x40
 8006974:	d141      	bne.n	80069fa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	3308      	adds	r3, #8
 800697c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006980:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006984:	e853 3f00 	ldrex	r3, [r3]
 8006988:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800698c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006990:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006994:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	3308      	adds	r3, #8
 800699e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80069a2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80069a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80069ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80069b2:	e841 2300 	strex	r3, r2, [r1]
 80069b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80069ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d1d9      	bne.n	8006976 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d013      	beq.n	80069f2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069ce:	4a13      	ldr	r2, [pc, #76]	; (8006a1c <HAL_UART_IRQHandler+0x29c>)
 80069d0:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069d6:	4618      	mov	r0, r3
 80069d8:	f7fc fcf4 	bl	80033c4 <HAL_DMA_Abort_IT>
 80069dc:	4603      	mov	r3, r0
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d017      	beq.n	8006a12 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069e8:	687a      	ldr	r2, [r7, #4]
 80069ea:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80069ec:	4610      	mov	r0, r2
 80069ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069f0:	e00f      	b.n	8006a12 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f000 f9b4 	bl	8006d60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069f8:	e00b      	b.n	8006a12 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f000 f9b0 	bl	8006d60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a00:	e007      	b.n	8006a12 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f000 f9ac 	bl	8006d60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8006a10:	e192      	b.n	8006d38 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a12:	bf00      	nop
    return;
 8006a14:	e190      	b.n	8006d38 <HAL_UART_IRQHandler+0x5b8>
 8006a16:	bf00      	nop
 8006a18:	04000120 	.word	0x04000120
 8006a1c:	080076ed 	.word	0x080076ed

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a24:	2b01      	cmp	r3, #1
 8006a26:	f040 814b 	bne.w	8006cc0 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006a2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a2e:	f003 0310 	and.w	r3, r3, #16
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	f000 8144 	beq.w	8006cc0 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006a38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a3c:	f003 0310 	and.w	r3, r3, #16
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	f000 813d 	beq.w	8006cc0 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	2210      	movs	r2, #16
 8006a4c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a58:	2b40      	cmp	r3, #64	; 0x40
 8006a5a:	f040 80b5 	bne.w	8006bc8 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a6a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	f000 8164 	beq.w	8006d3c <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006a7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	f080 815c 	bcs.w	8006d3c <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006a8a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a92:	699b      	ldr	r3, [r3, #24]
 8006a94:	2b20      	cmp	r3, #32
 8006a96:	f000 8086 	beq.w	8006ba6 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006aa6:	e853 3f00 	ldrex	r3, [r3]
 8006aaa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006aae:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006ab2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ab6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	461a      	mov	r2, r3
 8006ac0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006ac4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006ac8:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006acc:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006ad0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006ad4:	e841 2300 	strex	r3, r2, [r1]
 8006ad8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006adc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d1da      	bne.n	8006a9a <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	3308      	adds	r3, #8
 8006aea:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006aee:	e853 3f00 	ldrex	r3, [r3]
 8006af2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006af4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006af6:	f023 0301 	bic.w	r3, r3, #1
 8006afa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	3308      	adds	r3, #8
 8006b04:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006b08:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006b0c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b0e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006b10:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006b14:	e841 2300 	strex	r3, r2, [r1]
 8006b18:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006b1a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d1e1      	bne.n	8006ae4 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	3308      	adds	r3, #8
 8006b26:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b28:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006b2a:	e853 3f00 	ldrex	r3, [r3]
 8006b2e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006b30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b36:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	3308      	adds	r3, #8
 8006b40:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006b44:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006b46:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b48:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006b4a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006b4c:	e841 2300 	strex	r3, r2, [r1]
 8006b50:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006b52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d1e3      	bne.n	8006b20 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2220      	movs	r2, #32
 8006b5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2200      	movs	r2, #0
 8006b64:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b6e:	e853 3f00 	ldrex	r3, [r3]
 8006b72:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006b74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b76:	f023 0310 	bic.w	r3, r3, #16
 8006b7a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	461a      	mov	r2, r3
 8006b84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006b88:	65bb      	str	r3, [r7, #88]	; 0x58
 8006b8a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b8c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006b8e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006b90:	e841 2300 	strex	r3, r2, [r1]
 8006b94:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006b96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d1e4      	bne.n	8006b66 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f7fc fbd6 	bl	8003352 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2202      	movs	r2, #2
 8006baa:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	1ad3      	subs	r3, r2, r3
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	4619      	mov	r1, r3
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f000 f8d7 	bl	8006d74 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006bc6:	e0b9      	b.n	8006d3c <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006bd4:	b29b      	uxth	r3, r3
 8006bd6:	1ad3      	subs	r3, r2, r3
 8006bd8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	f000 80ab 	beq.w	8006d40 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8006bea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	f000 80a6 	beq.w	8006d40 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bfc:	e853 3f00 	ldrex	r3, [r3]
 8006c00:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006c02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c04:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c08:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	461a      	mov	r2, r3
 8006c12:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006c16:	647b      	str	r3, [r7, #68]	; 0x44
 8006c18:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c1a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006c1c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c1e:	e841 2300 	strex	r3, r2, [r1]
 8006c22:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006c24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d1e4      	bne.n	8006bf4 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	3308      	adds	r3, #8
 8006c30:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c34:	e853 3f00 	ldrex	r3, [r3]
 8006c38:	623b      	str	r3, [r7, #32]
   return(result);
 8006c3a:	6a3b      	ldr	r3, [r7, #32]
 8006c3c:	f023 0301 	bic.w	r3, r3, #1
 8006c40:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	3308      	adds	r3, #8
 8006c4a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006c4e:	633a      	str	r2, [r7, #48]	; 0x30
 8006c50:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c52:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c56:	e841 2300 	strex	r3, r2, [r1]
 8006c5a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d1e3      	bne.n	8006c2a <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2220      	movs	r2, #32
 8006c66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2200      	movs	r2, #0
 8006c74:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	e853 3f00 	ldrex	r3, [r3]
 8006c82:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f023 0310 	bic.w	r3, r3, #16
 8006c8a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	461a      	mov	r2, r3
 8006c94:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006c98:	61fb      	str	r3, [r7, #28]
 8006c9a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c9c:	69b9      	ldr	r1, [r7, #24]
 8006c9e:	69fa      	ldr	r2, [r7, #28]
 8006ca0:	e841 2300 	strex	r3, r2, [r1]
 8006ca4:	617b      	str	r3, [r7, #20]
   return(result);
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d1e4      	bne.n	8006c76 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2202      	movs	r2, #2
 8006cb0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006cb2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006cb6:	4619      	mov	r1, r3
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f000 f85b 	bl	8006d74 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006cbe:	e03f      	b.n	8006d40 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006cc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cc4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d00e      	beq.n	8006cea <HAL_UART_IRQHandler+0x56a>
 8006ccc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006cd0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d008      	beq.n	8006cea <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006ce0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f000 ffa6 	bl	8007c34 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006ce8:	e02d      	b.n	8006d46 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006cea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d00e      	beq.n	8006d14 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006cf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006cfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d008      	beq.n	8006d14 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d01c      	beq.n	8006d44 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	4798      	blx	r3
    }
    return;
 8006d12:	e017      	b.n	8006d44 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006d14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d012      	beq.n	8006d46 <HAL_UART_IRQHandler+0x5c6>
 8006d20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d00c      	beq.n	8006d46 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f000 fdaf 	bl	8007890 <UART_EndTransmit_IT>
    return;
 8006d32:	e008      	b.n	8006d46 <HAL_UART_IRQHandler+0x5c6>
      return;
 8006d34:	bf00      	nop
 8006d36:	e006      	b.n	8006d46 <HAL_UART_IRQHandler+0x5c6>
    return;
 8006d38:	bf00      	nop
 8006d3a:	e004      	b.n	8006d46 <HAL_UART_IRQHandler+0x5c6>
      return;
 8006d3c:	bf00      	nop
 8006d3e:	e002      	b.n	8006d46 <HAL_UART_IRQHandler+0x5c6>
      return;
 8006d40:	bf00      	nop
 8006d42:	e000      	b.n	8006d46 <HAL_UART_IRQHandler+0x5c6>
    return;
 8006d44:	bf00      	nop
  }

}
 8006d46:	37e8      	adds	r7, #232	; 0xe8
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b083      	sub	sp, #12
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006d54:	bf00      	nop
 8006d56:	370c      	adds	r7, #12
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr

08006d60 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b083      	sub	sp, #12
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006d68:	bf00      	nop
 8006d6a:	370c      	adds	r7, #12
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr

08006d74 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b083      	sub	sp, #12
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
 8006d7c:	460b      	mov	r3, r1
 8006d7e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d80:	bf00      	nop
 8006d82:	370c      	adds	r7, #12
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr

08006d8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b088      	sub	sp, #32
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006d94:	2300      	movs	r3, #0
 8006d96:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	689a      	ldr	r2, [r3, #8]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	691b      	ldr	r3, [r3, #16]
 8006da0:	431a      	orrs	r2, r3
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	695b      	ldr	r3, [r3, #20]
 8006da6:	431a      	orrs	r2, r3
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	69db      	ldr	r3, [r3, #28]
 8006dac:	4313      	orrs	r3, r2
 8006dae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	4b92      	ldr	r3, [pc, #584]	; (8007000 <UART_SetConfig+0x274>)
 8006db8:	4013      	ands	r3, r2
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	6812      	ldr	r2, [r2, #0]
 8006dbe:	6979      	ldr	r1, [r7, #20]
 8006dc0:	430b      	orrs	r3, r1
 8006dc2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	68da      	ldr	r2, [r3, #12]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	430a      	orrs	r2, r1
 8006dd8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	699b      	ldr	r3, [r3, #24]
 8006dde:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6a1b      	ldr	r3, [r3, #32]
 8006de4:	697a      	ldr	r2, [r7, #20]
 8006de6:	4313      	orrs	r3, r2
 8006de8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	697a      	ldr	r2, [r7, #20]
 8006dfa:	430a      	orrs	r2, r1
 8006dfc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a80      	ldr	r2, [pc, #512]	; (8007004 <UART_SetConfig+0x278>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d120      	bne.n	8006e4a <UART_SetConfig+0xbe>
 8006e08:	4b7f      	ldr	r3, [pc, #508]	; (8007008 <UART_SetConfig+0x27c>)
 8006e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e0c:	f003 0303 	and.w	r3, r3, #3
 8006e10:	2b03      	cmp	r3, #3
 8006e12:	d817      	bhi.n	8006e44 <UART_SetConfig+0xb8>
 8006e14:	a201      	add	r2, pc, #4	; (adr r2, 8006e1c <UART_SetConfig+0x90>)
 8006e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e1a:	bf00      	nop
 8006e1c:	08006e2d 	.word	0x08006e2d
 8006e20:	08006e39 	.word	0x08006e39
 8006e24:	08006e3f 	.word	0x08006e3f
 8006e28:	08006e33 	.word	0x08006e33
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	77fb      	strb	r3, [r7, #31]
 8006e30:	e0b5      	b.n	8006f9e <UART_SetConfig+0x212>
 8006e32:	2302      	movs	r3, #2
 8006e34:	77fb      	strb	r3, [r7, #31]
 8006e36:	e0b2      	b.n	8006f9e <UART_SetConfig+0x212>
 8006e38:	2304      	movs	r3, #4
 8006e3a:	77fb      	strb	r3, [r7, #31]
 8006e3c:	e0af      	b.n	8006f9e <UART_SetConfig+0x212>
 8006e3e:	2308      	movs	r3, #8
 8006e40:	77fb      	strb	r3, [r7, #31]
 8006e42:	e0ac      	b.n	8006f9e <UART_SetConfig+0x212>
 8006e44:	2310      	movs	r3, #16
 8006e46:	77fb      	strb	r3, [r7, #31]
 8006e48:	e0a9      	b.n	8006f9e <UART_SetConfig+0x212>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a6f      	ldr	r2, [pc, #444]	; (800700c <UART_SetConfig+0x280>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d124      	bne.n	8006e9e <UART_SetConfig+0x112>
 8006e54:	4b6c      	ldr	r3, [pc, #432]	; (8007008 <UART_SetConfig+0x27c>)
 8006e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e58:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006e5c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006e60:	d011      	beq.n	8006e86 <UART_SetConfig+0xfa>
 8006e62:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006e66:	d817      	bhi.n	8006e98 <UART_SetConfig+0x10c>
 8006e68:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006e6c:	d011      	beq.n	8006e92 <UART_SetConfig+0x106>
 8006e6e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006e72:	d811      	bhi.n	8006e98 <UART_SetConfig+0x10c>
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d003      	beq.n	8006e80 <UART_SetConfig+0xf4>
 8006e78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e7c:	d006      	beq.n	8006e8c <UART_SetConfig+0x100>
 8006e7e:	e00b      	b.n	8006e98 <UART_SetConfig+0x10c>
 8006e80:	2300      	movs	r3, #0
 8006e82:	77fb      	strb	r3, [r7, #31]
 8006e84:	e08b      	b.n	8006f9e <UART_SetConfig+0x212>
 8006e86:	2302      	movs	r3, #2
 8006e88:	77fb      	strb	r3, [r7, #31]
 8006e8a:	e088      	b.n	8006f9e <UART_SetConfig+0x212>
 8006e8c:	2304      	movs	r3, #4
 8006e8e:	77fb      	strb	r3, [r7, #31]
 8006e90:	e085      	b.n	8006f9e <UART_SetConfig+0x212>
 8006e92:	2308      	movs	r3, #8
 8006e94:	77fb      	strb	r3, [r7, #31]
 8006e96:	e082      	b.n	8006f9e <UART_SetConfig+0x212>
 8006e98:	2310      	movs	r3, #16
 8006e9a:	77fb      	strb	r3, [r7, #31]
 8006e9c:	e07f      	b.n	8006f9e <UART_SetConfig+0x212>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4a5b      	ldr	r2, [pc, #364]	; (8007010 <UART_SetConfig+0x284>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d124      	bne.n	8006ef2 <UART_SetConfig+0x166>
 8006ea8:	4b57      	ldr	r3, [pc, #348]	; (8007008 <UART_SetConfig+0x27c>)
 8006eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eac:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006eb0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006eb4:	d011      	beq.n	8006eda <UART_SetConfig+0x14e>
 8006eb6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006eba:	d817      	bhi.n	8006eec <UART_SetConfig+0x160>
 8006ebc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006ec0:	d011      	beq.n	8006ee6 <UART_SetConfig+0x15a>
 8006ec2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006ec6:	d811      	bhi.n	8006eec <UART_SetConfig+0x160>
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d003      	beq.n	8006ed4 <UART_SetConfig+0x148>
 8006ecc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006ed0:	d006      	beq.n	8006ee0 <UART_SetConfig+0x154>
 8006ed2:	e00b      	b.n	8006eec <UART_SetConfig+0x160>
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	77fb      	strb	r3, [r7, #31]
 8006ed8:	e061      	b.n	8006f9e <UART_SetConfig+0x212>
 8006eda:	2302      	movs	r3, #2
 8006edc:	77fb      	strb	r3, [r7, #31]
 8006ede:	e05e      	b.n	8006f9e <UART_SetConfig+0x212>
 8006ee0:	2304      	movs	r3, #4
 8006ee2:	77fb      	strb	r3, [r7, #31]
 8006ee4:	e05b      	b.n	8006f9e <UART_SetConfig+0x212>
 8006ee6:	2308      	movs	r3, #8
 8006ee8:	77fb      	strb	r3, [r7, #31]
 8006eea:	e058      	b.n	8006f9e <UART_SetConfig+0x212>
 8006eec:	2310      	movs	r3, #16
 8006eee:	77fb      	strb	r3, [r7, #31]
 8006ef0:	e055      	b.n	8006f9e <UART_SetConfig+0x212>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a47      	ldr	r2, [pc, #284]	; (8007014 <UART_SetConfig+0x288>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d124      	bne.n	8006f46 <UART_SetConfig+0x1ba>
 8006efc:	4b42      	ldr	r3, [pc, #264]	; (8007008 <UART_SetConfig+0x27c>)
 8006efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f00:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006f04:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006f08:	d011      	beq.n	8006f2e <UART_SetConfig+0x1a2>
 8006f0a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006f0e:	d817      	bhi.n	8006f40 <UART_SetConfig+0x1b4>
 8006f10:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006f14:	d011      	beq.n	8006f3a <UART_SetConfig+0x1ae>
 8006f16:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006f1a:	d811      	bhi.n	8006f40 <UART_SetConfig+0x1b4>
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d003      	beq.n	8006f28 <UART_SetConfig+0x19c>
 8006f20:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f24:	d006      	beq.n	8006f34 <UART_SetConfig+0x1a8>
 8006f26:	e00b      	b.n	8006f40 <UART_SetConfig+0x1b4>
 8006f28:	2300      	movs	r3, #0
 8006f2a:	77fb      	strb	r3, [r7, #31]
 8006f2c:	e037      	b.n	8006f9e <UART_SetConfig+0x212>
 8006f2e:	2302      	movs	r3, #2
 8006f30:	77fb      	strb	r3, [r7, #31]
 8006f32:	e034      	b.n	8006f9e <UART_SetConfig+0x212>
 8006f34:	2304      	movs	r3, #4
 8006f36:	77fb      	strb	r3, [r7, #31]
 8006f38:	e031      	b.n	8006f9e <UART_SetConfig+0x212>
 8006f3a:	2308      	movs	r3, #8
 8006f3c:	77fb      	strb	r3, [r7, #31]
 8006f3e:	e02e      	b.n	8006f9e <UART_SetConfig+0x212>
 8006f40:	2310      	movs	r3, #16
 8006f42:	77fb      	strb	r3, [r7, #31]
 8006f44:	e02b      	b.n	8006f9e <UART_SetConfig+0x212>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a33      	ldr	r2, [pc, #204]	; (8007018 <UART_SetConfig+0x28c>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d124      	bne.n	8006f9a <UART_SetConfig+0x20e>
 8006f50:	4b2d      	ldr	r3, [pc, #180]	; (8007008 <UART_SetConfig+0x27c>)
 8006f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f54:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8006f58:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006f5c:	d011      	beq.n	8006f82 <UART_SetConfig+0x1f6>
 8006f5e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006f62:	d817      	bhi.n	8006f94 <UART_SetConfig+0x208>
 8006f64:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006f68:	d011      	beq.n	8006f8e <UART_SetConfig+0x202>
 8006f6a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006f6e:	d811      	bhi.n	8006f94 <UART_SetConfig+0x208>
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d003      	beq.n	8006f7c <UART_SetConfig+0x1f0>
 8006f74:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f78:	d006      	beq.n	8006f88 <UART_SetConfig+0x1fc>
 8006f7a:	e00b      	b.n	8006f94 <UART_SetConfig+0x208>
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	77fb      	strb	r3, [r7, #31]
 8006f80:	e00d      	b.n	8006f9e <UART_SetConfig+0x212>
 8006f82:	2302      	movs	r3, #2
 8006f84:	77fb      	strb	r3, [r7, #31]
 8006f86:	e00a      	b.n	8006f9e <UART_SetConfig+0x212>
 8006f88:	2304      	movs	r3, #4
 8006f8a:	77fb      	strb	r3, [r7, #31]
 8006f8c:	e007      	b.n	8006f9e <UART_SetConfig+0x212>
 8006f8e:	2308      	movs	r3, #8
 8006f90:	77fb      	strb	r3, [r7, #31]
 8006f92:	e004      	b.n	8006f9e <UART_SetConfig+0x212>
 8006f94:	2310      	movs	r3, #16
 8006f96:	77fb      	strb	r3, [r7, #31]
 8006f98:	e001      	b.n	8006f9e <UART_SetConfig+0x212>
 8006f9a:	2310      	movs	r3, #16
 8006f9c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	69db      	ldr	r3, [r3, #28]
 8006fa2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fa6:	d16b      	bne.n	8007080 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8006fa8:	7ffb      	ldrb	r3, [r7, #31]
 8006faa:	2b08      	cmp	r3, #8
 8006fac:	d838      	bhi.n	8007020 <UART_SetConfig+0x294>
 8006fae:	a201      	add	r2, pc, #4	; (adr r2, 8006fb4 <UART_SetConfig+0x228>)
 8006fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fb4:	08006fd9 	.word	0x08006fd9
 8006fb8:	08006fe1 	.word	0x08006fe1
 8006fbc:	08006fe9 	.word	0x08006fe9
 8006fc0:	08007021 	.word	0x08007021
 8006fc4:	08006fef 	.word	0x08006fef
 8006fc8:	08007021 	.word	0x08007021
 8006fcc:	08007021 	.word	0x08007021
 8006fd0:	08007021 	.word	0x08007021
 8006fd4:	08006ff7 	.word	0x08006ff7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fd8:	f7fd ff64 	bl	8004ea4 <HAL_RCC_GetPCLK1Freq>
 8006fdc:	61b8      	str	r0, [r7, #24]
        break;
 8006fde:	e024      	b.n	800702a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fe0:	f7fd ff82 	bl	8004ee8 <HAL_RCC_GetPCLK2Freq>
 8006fe4:	61b8      	str	r0, [r7, #24]
        break;
 8006fe6:	e020      	b.n	800702a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fe8:	4b0c      	ldr	r3, [pc, #48]	; (800701c <UART_SetConfig+0x290>)
 8006fea:	61bb      	str	r3, [r7, #24]
        break;
 8006fec:	e01d      	b.n	800702a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006fee:	f7fd fee3 	bl	8004db8 <HAL_RCC_GetSysClockFreq>
 8006ff2:	61b8      	str	r0, [r7, #24]
        break;
 8006ff4:	e019      	b.n	800702a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ff6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ffa:	61bb      	str	r3, [r7, #24]
        break;
 8006ffc:	e015      	b.n	800702a <UART_SetConfig+0x29e>
 8006ffe:	bf00      	nop
 8007000:	efff69f3 	.word	0xefff69f3
 8007004:	40013800 	.word	0x40013800
 8007008:	40021000 	.word	0x40021000
 800700c:	40004400 	.word	0x40004400
 8007010:	40004800 	.word	0x40004800
 8007014:	40004c00 	.word	0x40004c00
 8007018:	40005000 	.word	0x40005000
 800701c:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8007020:	2300      	movs	r3, #0
 8007022:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007024:	2301      	movs	r3, #1
 8007026:	77bb      	strb	r3, [r7, #30]
        break;
 8007028:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800702a:	69bb      	ldr	r3, [r7, #24]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d073      	beq.n	8007118 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007030:	69bb      	ldr	r3, [r7, #24]
 8007032:	005a      	lsls	r2, r3, #1
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	085b      	lsrs	r3, r3, #1
 800703a:	441a      	add	r2, r3
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	fbb2 f3f3 	udiv	r3, r2, r3
 8007044:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	2b0f      	cmp	r3, #15
 800704a:	d916      	bls.n	800707a <UART_SetConfig+0x2ee>
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007052:	d212      	bcs.n	800707a <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	b29b      	uxth	r3, r3
 8007058:	f023 030f 	bic.w	r3, r3, #15
 800705c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	085b      	lsrs	r3, r3, #1
 8007062:	b29b      	uxth	r3, r3
 8007064:	f003 0307 	and.w	r3, r3, #7
 8007068:	b29a      	uxth	r2, r3
 800706a:	89fb      	ldrh	r3, [r7, #14]
 800706c:	4313      	orrs	r3, r2
 800706e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	89fa      	ldrh	r2, [r7, #14]
 8007076:	60da      	str	r2, [r3, #12]
 8007078:	e04e      	b.n	8007118 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800707a:	2301      	movs	r3, #1
 800707c:	77bb      	strb	r3, [r7, #30]
 800707e:	e04b      	b.n	8007118 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007080:	7ffb      	ldrb	r3, [r7, #31]
 8007082:	2b08      	cmp	r3, #8
 8007084:	d827      	bhi.n	80070d6 <UART_SetConfig+0x34a>
 8007086:	a201      	add	r2, pc, #4	; (adr r2, 800708c <UART_SetConfig+0x300>)
 8007088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800708c:	080070b1 	.word	0x080070b1
 8007090:	080070b9 	.word	0x080070b9
 8007094:	080070c1 	.word	0x080070c1
 8007098:	080070d7 	.word	0x080070d7
 800709c:	080070c7 	.word	0x080070c7
 80070a0:	080070d7 	.word	0x080070d7
 80070a4:	080070d7 	.word	0x080070d7
 80070a8:	080070d7 	.word	0x080070d7
 80070ac:	080070cf 	.word	0x080070cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070b0:	f7fd fef8 	bl	8004ea4 <HAL_RCC_GetPCLK1Freq>
 80070b4:	61b8      	str	r0, [r7, #24]
        break;
 80070b6:	e013      	b.n	80070e0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070b8:	f7fd ff16 	bl	8004ee8 <HAL_RCC_GetPCLK2Freq>
 80070bc:	61b8      	str	r0, [r7, #24]
        break;
 80070be:	e00f      	b.n	80070e0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070c0:	4b1b      	ldr	r3, [pc, #108]	; (8007130 <UART_SetConfig+0x3a4>)
 80070c2:	61bb      	str	r3, [r7, #24]
        break;
 80070c4:	e00c      	b.n	80070e0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070c6:	f7fd fe77 	bl	8004db8 <HAL_RCC_GetSysClockFreq>
 80070ca:	61b8      	str	r0, [r7, #24]
        break;
 80070cc:	e008      	b.n	80070e0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80070d2:	61bb      	str	r3, [r7, #24]
        break;
 80070d4:	e004      	b.n	80070e0 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80070d6:	2300      	movs	r3, #0
 80070d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	77bb      	strb	r3, [r7, #30]
        break;
 80070de:	bf00      	nop
    }

    if (pclk != 0U)
 80070e0:	69bb      	ldr	r3, [r7, #24]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d018      	beq.n	8007118 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	085a      	lsrs	r2, r3, #1
 80070ec:	69bb      	ldr	r3, [r7, #24]
 80070ee:	441a      	add	r2, r3
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80070f8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	2b0f      	cmp	r3, #15
 80070fe:	d909      	bls.n	8007114 <UART_SetConfig+0x388>
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007106:	d205      	bcs.n	8007114 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	b29a      	uxth	r2, r3
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	60da      	str	r2, [r3, #12]
 8007112:	e001      	b.n	8007118 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8007114:	2301      	movs	r3, #1
 8007116:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007124:	7fbb      	ldrb	r3, [r7, #30]
}
 8007126:	4618      	mov	r0, r3
 8007128:	3720      	adds	r7, #32
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}
 800712e:	bf00      	nop
 8007130:	007a1200 	.word	0x007a1200

08007134 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007134:	b480      	push	{r7}
 8007136:	b083      	sub	sp, #12
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007140:	f003 0301 	and.w	r3, r3, #1
 8007144:	2b00      	cmp	r3, #0
 8007146:	d00a      	beq.n	800715e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	430a      	orrs	r2, r1
 800715c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007162:	f003 0302 	and.w	r3, r3, #2
 8007166:	2b00      	cmp	r3, #0
 8007168:	d00a      	beq.n	8007180 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	430a      	orrs	r2, r1
 800717e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007184:	f003 0304 	and.w	r3, r3, #4
 8007188:	2b00      	cmp	r3, #0
 800718a:	d00a      	beq.n	80071a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	430a      	orrs	r2, r1
 80071a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071a6:	f003 0308 	and.w	r3, r3, #8
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d00a      	beq.n	80071c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	430a      	orrs	r2, r1
 80071c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c8:	f003 0310 	and.w	r3, r3, #16
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d00a      	beq.n	80071e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	689b      	ldr	r3, [r3, #8]
 80071d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	430a      	orrs	r2, r1
 80071e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ea:	f003 0320 	and.w	r3, r3, #32
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00a      	beq.n	8007208 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	689b      	ldr	r3, [r3, #8]
 80071f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	430a      	orrs	r2, r1
 8007206:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800720c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007210:	2b00      	cmp	r3, #0
 8007212:	d01a      	beq.n	800724a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	685b      	ldr	r3, [r3, #4]
 800721a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	430a      	orrs	r2, r1
 8007228:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800722e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007232:	d10a      	bne.n	800724a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	430a      	orrs	r2, r1
 8007248:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800724e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007252:	2b00      	cmp	r3, #0
 8007254:	d00a      	beq.n	800726c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	430a      	orrs	r2, r1
 800726a:	605a      	str	r2, [r3, #4]
  }
}
 800726c:	bf00      	nop
 800726e:	370c      	adds	r7, #12
 8007270:	46bd      	mov	sp, r7
 8007272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007276:	4770      	bx	lr

08007278 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b098      	sub	sp, #96	; 0x60
 800727c:	af02      	add	r7, sp, #8
 800727e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007288:	f7fa fe44 	bl	8001f14 <HAL_GetTick>
 800728c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f003 0308 	and.w	r3, r3, #8
 8007298:	2b08      	cmp	r3, #8
 800729a:	d12e      	bne.n	80072fa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800729c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80072a0:	9300      	str	r3, [sp, #0]
 80072a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80072a4:	2200      	movs	r2, #0
 80072a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f000 f88c 	bl	80073c8 <UART_WaitOnFlagUntilTimeout>
 80072b0:	4603      	mov	r3, r0
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d021      	beq.n	80072fa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072be:	e853 3f00 	ldrex	r3, [r3]
 80072c2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80072c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80072ca:	653b      	str	r3, [r7, #80]	; 0x50
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	461a      	mov	r2, r3
 80072d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80072d4:	647b      	str	r3, [r7, #68]	; 0x44
 80072d6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80072da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80072dc:	e841 2300 	strex	r3, r2, [r1]
 80072e0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80072e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d1e6      	bne.n	80072b6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2220      	movs	r2, #32
 80072ec:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2200      	movs	r2, #0
 80072f2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072f6:	2303      	movs	r3, #3
 80072f8:	e062      	b.n	80073c0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f003 0304 	and.w	r3, r3, #4
 8007304:	2b04      	cmp	r3, #4
 8007306:	d149      	bne.n	800739c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007308:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800730c:	9300      	str	r3, [sp, #0]
 800730e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007310:	2200      	movs	r2, #0
 8007312:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f856 	bl	80073c8 <UART_WaitOnFlagUntilTimeout>
 800731c:	4603      	mov	r3, r0
 800731e:	2b00      	cmp	r3, #0
 8007320:	d03c      	beq.n	800739c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800732a:	e853 3f00 	ldrex	r3, [r3]
 800732e:	623b      	str	r3, [r7, #32]
   return(result);
 8007330:	6a3b      	ldr	r3, [r7, #32]
 8007332:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007336:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	461a      	mov	r2, r3
 800733e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007340:	633b      	str	r3, [r7, #48]	; 0x30
 8007342:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007344:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007346:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007348:	e841 2300 	strex	r3, r2, [r1]
 800734c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800734e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007350:	2b00      	cmp	r3, #0
 8007352:	d1e6      	bne.n	8007322 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	3308      	adds	r3, #8
 800735a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	e853 3f00 	ldrex	r3, [r3]
 8007362:	60fb      	str	r3, [r7, #12]
   return(result);
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	f023 0301 	bic.w	r3, r3, #1
 800736a:	64bb      	str	r3, [r7, #72]	; 0x48
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	3308      	adds	r3, #8
 8007372:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007374:	61fa      	str	r2, [r7, #28]
 8007376:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007378:	69b9      	ldr	r1, [r7, #24]
 800737a:	69fa      	ldr	r2, [r7, #28]
 800737c:	e841 2300 	strex	r3, r2, [r1]
 8007380:	617b      	str	r3, [r7, #20]
   return(result);
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d1e5      	bne.n	8007354 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2220      	movs	r2, #32
 800738c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2200      	movs	r2, #0
 8007394:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007398:	2303      	movs	r3, #3
 800739a:	e011      	b.n	80073c0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2220      	movs	r2, #32
 80073a0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2220      	movs	r2, #32
 80073a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2200      	movs	r2, #0
 80073ae:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2200      	movs	r2, #0
 80073b4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2200      	movs	r2, #0
 80073ba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80073be:	2300      	movs	r3, #0
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3758      	adds	r7, #88	; 0x58
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}

080073c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	60f8      	str	r0, [r7, #12]
 80073d0:	60b9      	str	r1, [r7, #8]
 80073d2:	603b      	str	r3, [r7, #0]
 80073d4:	4613      	mov	r3, r2
 80073d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073d8:	e049      	b.n	800746e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073da:	69bb      	ldr	r3, [r7, #24]
 80073dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073e0:	d045      	beq.n	800746e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073e2:	f7fa fd97 	bl	8001f14 <HAL_GetTick>
 80073e6:	4602      	mov	r2, r0
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	1ad3      	subs	r3, r2, r3
 80073ec:	69ba      	ldr	r2, [r7, #24]
 80073ee:	429a      	cmp	r2, r3
 80073f0:	d302      	bcc.n	80073f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80073f2:	69bb      	ldr	r3, [r7, #24]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d101      	bne.n	80073fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80073f8:	2303      	movs	r3, #3
 80073fa:	e048      	b.n	800748e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f003 0304 	and.w	r3, r3, #4
 8007406:	2b00      	cmp	r3, #0
 8007408:	d031      	beq.n	800746e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	69db      	ldr	r3, [r3, #28]
 8007410:	f003 0308 	and.w	r3, r3, #8
 8007414:	2b08      	cmp	r3, #8
 8007416:	d110      	bne.n	800743a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	2208      	movs	r2, #8
 800741e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007420:	68f8      	ldr	r0, [r7, #12]
 8007422:	f000 f8ff 	bl	8007624 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2208      	movs	r2, #8
 800742a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2200      	movs	r2, #0
 8007432:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8007436:	2301      	movs	r3, #1
 8007438:	e029      	b.n	800748e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	69db      	ldr	r3, [r3, #28]
 8007440:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007444:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007448:	d111      	bne.n	800746e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007452:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007454:	68f8      	ldr	r0, [r7, #12]
 8007456:	f000 f8e5 	bl	8007624 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2220      	movs	r2, #32
 800745e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2200      	movs	r2, #0
 8007466:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800746a:	2303      	movs	r3, #3
 800746c:	e00f      	b.n	800748e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	69da      	ldr	r2, [r3, #28]
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	4013      	ands	r3, r2
 8007478:	68ba      	ldr	r2, [r7, #8]
 800747a:	429a      	cmp	r2, r3
 800747c:	bf0c      	ite	eq
 800747e:	2301      	moveq	r3, #1
 8007480:	2300      	movne	r3, #0
 8007482:	b2db      	uxtb	r3, r3
 8007484:	461a      	mov	r2, r3
 8007486:	79fb      	ldrb	r3, [r7, #7]
 8007488:	429a      	cmp	r2, r3
 800748a:	d0a6      	beq.n	80073da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800748c:	2300      	movs	r3, #0
}
 800748e:	4618      	mov	r0, r3
 8007490:	3710      	adds	r7, #16
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}
	...

08007498 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007498:	b480      	push	{r7}
 800749a:	b097      	sub	sp, #92	; 0x5c
 800749c:	af00      	add	r7, sp, #0
 800749e:	60f8      	str	r0, [r7, #12]
 80074a0:	60b9      	str	r1, [r7, #8]
 80074a2:	4613      	mov	r3, r2
 80074a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	68ba      	ldr	r2, [r7, #8]
 80074aa:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	88fa      	ldrh	r2, [r7, #6]
 80074b0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	88fa      	ldrh	r2, [r7, #6]
 80074b8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2200      	movs	r2, #0
 80074c0:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074ca:	d10e      	bne.n	80074ea <UART_Start_Receive_IT+0x52>
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	691b      	ldr	r3, [r3, #16]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d105      	bne.n	80074e0 <UART_Start_Receive_IT+0x48>
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80074da:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80074de:	e02d      	b.n	800753c <UART_Start_Receive_IT+0xa4>
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	22ff      	movs	r2, #255	; 0xff
 80074e4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80074e8:	e028      	b.n	800753c <UART_Start_Receive_IT+0xa4>
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d10d      	bne.n	800750e <UART_Start_Receive_IT+0x76>
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	691b      	ldr	r3, [r3, #16]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d104      	bne.n	8007504 <UART_Start_Receive_IT+0x6c>
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	22ff      	movs	r2, #255	; 0xff
 80074fe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007502:	e01b      	b.n	800753c <UART_Start_Receive_IT+0xa4>
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	227f      	movs	r2, #127	; 0x7f
 8007508:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800750c:	e016      	b.n	800753c <UART_Start_Receive_IT+0xa4>
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	689b      	ldr	r3, [r3, #8]
 8007512:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007516:	d10d      	bne.n	8007534 <UART_Start_Receive_IT+0x9c>
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	691b      	ldr	r3, [r3, #16]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d104      	bne.n	800752a <UART_Start_Receive_IT+0x92>
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	227f      	movs	r2, #127	; 0x7f
 8007524:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007528:	e008      	b.n	800753c <UART_Start_Receive_IT+0xa4>
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	223f      	movs	r2, #63	; 0x3f
 800752e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007532:	e003      	b.n	800753c <UART_Start_Receive_IT+0xa4>
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2200      	movs	r2, #0
 8007538:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2200      	movs	r2, #0
 8007540:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2222      	movs	r2, #34	; 0x22
 8007548:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	3308      	adds	r3, #8
 8007552:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007554:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007556:	e853 3f00 	ldrex	r3, [r3]
 800755a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800755c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800755e:	f043 0301 	orr.w	r3, r3, #1
 8007562:	657b      	str	r3, [r7, #84]	; 0x54
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	3308      	adds	r3, #8
 800756a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800756c:	64ba      	str	r2, [r7, #72]	; 0x48
 800756e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007570:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007572:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007574:	e841 2300 	strex	r3, r2, [r1]
 8007578:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800757a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800757c:	2b00      	cmp	r3, #0
 800757e:	d1e5      	bne.n	800754c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	689b      	ldr	r3, [r3, #8]
 8007584:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007588:	d107      	bne.n	800759a <UART_Start_Receive_IT+0x102>
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	691b      	ldr	r3, [r3, #16]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d103      	bne.n	800759a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	4a21      	ldr	r2, [pc, #132]	; (800761c <UART_Start_Receive_IT+0x184>)
 8007596:	669a      	str	r2, [r3, #104]	; 0x68
 8007598:	e002      	b.n	80075a0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	4a20      	ldr	r2, [pc, #128]	; (8007620 <UART_Start_Receive_IT+0x188>)
 800759e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	691b      	ldr	r3, [r3, #16]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d019      	beq.n	80075dc <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075b0:	e853 3f00 	ldrex	r3, [r3]
 80075b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80075b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b8:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80075bc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	461a      	mov	r2, r3
 80075c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075c6:	637b      	str	r3, [r7, #52]	; 0x34
 80075c8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80075cc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80075ce:	e841 2300 	strex	r3, r2, [r1]
 80075d2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80075d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d1e6      	bne.n	80075a8 <UART_Start_Receive_IT+0x110>
 80075da:	e018      	b.n	800760e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	e853 3f00 	ldrex	r3, [r3]
 80075e8:	613b      	str	r3, [r7, #16]
   return(result);
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	f043 0320 	orr.w	r3, r3, #32
 80075f0:	653b      	str	r3, [r7, #80]	; 0x50
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	461a      	mov	r2, r3
 80075f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075fa:	623b      	str	r3, [r7, #32]
 80075fc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075fe:	69f9      	ldr	r1, [r7, #28]
 8007600:	6a3a      	ldr	r2, [r7, #32]
 8007602:	e841 2300 	strex	r3, r2, [r1]
 8007606:	61bb      	str	r3, [r7, #24]
   return(result);
 8007608:	69bb      	ldr	r3, [r7, #24]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d1e6      	bne.n	80075dc <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800760e:	2300      	movs	r3, #0
}
 8007610:	4618      	mov	r0, r3
 8007612:	375c      	adds	r7, #92	; 0x5c
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr
 800761c:	08007a8d 	.word	0x08007a8d
 8007620:	080078e5 	.word	0x080078e5

08007624 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007624:	b480      	push	{r7}
 8007626:	b095      	sub	sp, #84	; 0x54
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007632:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007634:	e853 3f00 	ldrex	r3, [r3]
 8007638:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800763a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800763c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007640:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	461a      	mov	r2, r3
 8007648:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800764a:	643b      	str	r3, [r7, #64]	; 0x40
 800764c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800764e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007650:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007652:	e841 2300 	strex	r3, r2, [r1]
 8007656:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800765a:	2b00      	cmp	r3, #0
 800765c:	d1e6      	bne.n	800762c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	3308      	adds	r3, #8
 8007664:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007666:	6a3b      	ldr	r3, [r7, #32]
 8007668:	e853 3f00 	ldrex	r3, [r3]
 800766c:	61fb      	str	r3, [r7, #28]
   return(result);
 800766e:	69fb      	ldr	r3, [r7, #28]
 8007670:	f023 0301 	bic.w	r3, r3, #1
 8007674:	64bb      	str	r3, [r7, #72]	; 0x48
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	3308      	adds	r3, #8
 800767c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800767e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007680:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007682:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007684:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007686:	e841 2300 	strex	r3, r2, [r1]
 800768a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800768c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800768e:	2b00      	cmp	r3, #0
 8007690:	d1e5      	bne.n	800765e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007696:	2b01      	cmp	r3, #1
 8007698:	d118      	bne.n	80076cc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	e853 3f00 	ldrex	r3, [r3]
 80076a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	f023 0310 	bic.w	r3, r3, #16
 80076ae:	647b      	str	r3, [r7, #68]	; 0x44
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	461a      	mov	r2, r3
 80076b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076b8:	61bb      	str	r3, [r7, #24]
 80076ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076bc:	6979      	ldr	r1, [r7, #20]
 80076be:	69ba      	ldr	r2, [r7, #24]
 80076c0:	e841 2300 	strex	r3, r2, [r1]
 80076c4:	613b      	str	r3, [r7, #16]
   return(result);
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d1e6      	bne.n	800769a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2220      	movs	r2, #32
 80076d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2200      	movs	r2, #0
 80076d8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2200      	movs	r2, #0
 80076de:	669a      	str	r2, [r3, #104]	; 0x68
}
 80076e0:	bf00      	nop
 80076e2:	3754      	adds	r7, #84	; 0x54
 80076e4:	46bd      	mov	sp, r7
 80076e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ea:	4770      	bx	lr

080076ec <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b084      	sub	sp, #16
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076f8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2200      	movs	r2, #0
 80076fe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	2200      	movs	r2, #0
 8007706:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800770a:	68f8      	ldr	r0, [r7, #12]
 800770c:	f7ff fb28 	bl	8006d60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007710:	bf00      	nop
 8007712:	3710      	adds	r7, #16
 8007714:	46bd      	mov	sp, r7
 8007716:	bd80      	pop	{r7, pc}

08007718 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007718:	b480      	push	{r7}
 800771a:	b08f      	sub	sp, #60	; 0x3c
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007724:	2b21      	cmp	r3, #33	; 0x21
 8007726:	d14d      	bne.n	80077c4 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800772e:	b29b      	uxth	r3, r3
 8007730:	2b00      	cmp	r3, #0
 8007732:	d132      	bne.n	800779a <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800773a:	6a3b      	ldr	r3, [r7, #32]
 800773c:	e853 3f00 	ldrex	r3, [r3]
 8007740:	61fb      	str	r3, [r7, #28]
   return(result);
 8007742:	69fb      	ldr	r3, [r7, #28]
 8007744:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007748:	637b      	str	r3, [r7, #52]	; 0x34
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	461a      	mov	r2, r3
 8007750:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007752:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007754:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007756:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007758:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800775a:	e841 2300 	strex	r3, r2, [r1]
 800775e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007762:	2b00      	cmp	r3, #0
 8007764:	d1e6      	bne.n	8007734 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	e853 3f00 	ldrex	r3, [r3]
 8007772:	60bb      	str	r3, [r7, #8]
   return(result);
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800777a:	633b      	str	r3, [r7, #48]	; 0x30
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	461a      	mov	r2, r3
 8007782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007784:	61bb      	str	r3, [r7, #24]
 8007786:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007788:	6979      	ldr	r1, [r7, #20]
 800778a:	69ba      	ldr	r2, [r7, #24]
 800778c:	e841 2300 	strex	r3, r2, [r1]
 8007790:	613b      	str	r3, [r7, #16]
   return(result);
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d1e6      	bne.n	8007766 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8007798:	e014      	b.n	80077c4 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800779e:	781a      	ldrb	r2, [r3, #0]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	b292      	uxth	r2, r2
 80077a6:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077ac:	1c5a      	adds	r2, r3, #1
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80077b8:	b29b      	uxth	r3, r3
 80077ba:	3b01      	subs	r3, #1
 80077bc:	b29a      	uxth	r2, r3
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80077c4:	bf00      	nop
 80077c6:	373c      	adds	r7, #60	; 0x3c
 80077c8:	46bd      	mov	sp, r7
 80077ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ce:	4770      	bx	lr

080077d0 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80077d0:	b480      	push	{r7}
 80077d2:	b091      	sub	sp, #68	; 0x44
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80077dc:	2b21      	cmp	r3, #33	; 0x21
 80077de:	d151      	bne.n	8007884 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d132      	bne.n	8007852 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077f4:	e853 3f00 	ldrex	r3, [r3]
 80077f8:	623b      	str	r3, [r7, #32]
   return(result);
 80077fa:	6a3b      	ldr	r3, [r7, #32]
 80077fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007800:	63bb      	str	r3, [r7, #56]	; 0x38
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	461a      	mov	r2, r3
 8007808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800780a:	633b      	str	r3, [r7, #48]	; 0x30
 800780c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007810:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007812:	e841 2300 	strex	r3, r2, [r1]
 8007816:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800781a:	2b00      	cmp	r3, #0
 800781c:	d1e6      	bne.n	80077ec <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007824:	693b      	ldr	r3, [r7, #16]
 8007826:	e853 3f00 	ldrex	r3, [r3]
 800782a:	60fb      	str	r3, [r7, #12]
   return(result);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007832:	637b      	str	r3, [r7, #52]	; 0x34
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	461a      	mov	r2, r3
 800783a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800783c:	61fb      	str	r3, [r7, #28]
 800783e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007840:	69b9      	ldr	r1, [r7, #24]
 8007842:	69fa      	ldr	r2, [r7, #28]
 8007844:	e841 2300 	strex	r3, r2, [r1]
 8007848:	617b      	str	r3, [r7, #20]
   return(result);
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d1e6      	bne.n	800781e <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8007850:	e018      	b.n	8007884 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007856:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007858:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800785a:	881a      	ldrh	r2, [r3, #0]
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007864:	b292      	uxth	r2, r2
 8007866:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800786c:	1c9a      	adds	r2, r3, #2
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007878:	b29b      	uxth	r3, r3
 800787a:	3b01      	subs	r3, #1
 800787c:	b29a      	uxth	r2, r3
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8007884:	bf00      	nop
 8007886:	3744      	adds	r7, #68	; 0x44
 8007888:	46bd      	mov	sp, r7
 800788a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788e:	4770      	bx	lr

08007890 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b088      	sub	sp, #32
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	e853 3f00 	ldrex	r3, [r3]
 80078a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078ac:	61fb      	str	r3, [r7, #28]
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	461a      	mov	r2, r3
 80078b4:	69fb      	ldr	r3, [r7, #28]
 80078b6:	61bb      	str	r3, [r7, #24]
 80078b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ba:	6979      	ldr	r1, [r7, #20]
 80078bc:	69ba      	ldr	r2, [r7, #24]
 80078be:	e841 2300 	strex	r3, r2, [r1]
 80078c2:	613b      	str	r3, [r7, #16]
   return(result);
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d1e6      	bne.n	8007898 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2220      	movs	r2, #32
 80078ce:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2200      	movs	r2, #0
 80078d4:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f7ff fa38 	bl	8006d4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078dc:	bf00      	nop
 80078de:	3720      	adds	r7, #32
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}

080078e4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b09c      	sub	sp, #112	; 0x70
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80078f2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80078fc:	2b22      	cmp	r3, #34	; 0x22
 80078fe:	f040 80b9 	bne.w	8007a74 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007908:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800790c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8007910:	b2d9      	uxtb	r1, r3
 8007912:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8007916:	b2da      	uxtb	r2, r3
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800791c:	400a      	ands	r2, r1
 800791e:	b2d2      	uxtb	r2, r2
 8007920:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007926:	1c5a      	adds	r2, r3, #1
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007932:	b29b      	uxth	r3, r3
 8007934:	3b01      	subs	r3, #1
 8007936:	b29a      	uxth	r2, r3
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007944:	b29b      	uxth	r3, r3
 8007946:	2b00      	cmp	r3, #0
 8007948:	f040 809c 	bne.w	8007a84 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007952:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007954:	e853 3f00 	ldrex	r3, [r3]
 8007958:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800795a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800795c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007960:	66bb      	str	r3, [r7, #104]	; 0x68
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	461a      	mov	r2, r3
 8007968:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800796a:	65bb      	str	r3, [r7, #88]	; 0x58
 800796c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007970:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007972:	e841 2300 	strex	r3, r2, [r1]
 8007976:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007978:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800797a:	2b00      	cmp	r3, #0
 800797c:	d1e6      	bne.n	800794c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	3308      	adds	r3, #8
 8007984:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007988:	e853 3f00 	ldrex	r3, [r3]
 800798c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800798e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007990:	f023 0301 	bic.w	r3, r3, #1
 8007994:	667b      	str	r3, [r7, #100]	; 0x64
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	3308      	adds	r3, #8
 800799c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800799e:	647a      	str	r2, [r7, #68]	; 0x44
 80079a0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80079a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80079a6:	e841 2300 	strex	r3, r2, [r1]
 80079aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80079ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d1e5      	bne.n	800797e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2220      	movs	r2, #32
 80079b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2200      	movs	r2, #0
 80079be:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2200      	movs	r2, #0
 80079c4:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d018      	beq.n	8007a06 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079dc:	e853 3f00 	ldrex	r3, [r3]
 80079e0:	623b      	str	r3, [r7, #32]
   return(result);
 80079e2:	6a3b      	ldr	r3, [r7, #32]
 80079e4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80079e8:	663b      	str	r3, [r7, #96]	; 0x60
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	461a      	mov	r2, r3
 80079f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80079f2:	633b      	str	r3, [r7, #48]	; 0x30
 80079f4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80079f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079fa:	e841 2300 	strex	r3, r2, [r1]
 80079fe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d1e6      	bne.n	80079d4 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	d12e      	bne.n	8007a6c <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2200      	movs	r2, #0
 8007a12:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	e853 3f00 	ldrex	r3, [r3]
 8007a20:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	f023 0310 	bic.w	r3, r3, #16
 8007a28:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	461a      	mov	r2, r3
 8007a30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a32:	61fb      	str	r3, [r7, #28]
 8007a34:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a36:	69b9      	ldr	r1, [r7, #24]
 8007a38:	69fa      	ldr	r2, [r7, #28]
 8007a3a:	e841 2300 	strex	r3, r2, [r1]
 8007a3e:	617b      	str	r3, [r7, #20]
   return(result);
 8007a40:	697b      	ldr	r3, [r7, #20]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d1e6      	bne.n	8007a14 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	69db      	ldr	r3, [r3, #28]
 8007a4c:	f003 0310 	and.w	r3, r3, #16
 8007a50:	2b10      	cmp	r3, #16
 8007a52:	d103      	bne.n	8007a5c <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	2210      	movs	r2, #16
 8007a5a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007a62:	4619      	mov	r1, r3
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f7ff f985 	bl	8006d74 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007a6a:	e00b      	b.n	8007a84 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f7f8 feb9 	bl	80007e4 <HAL_UART_RxCpltCallback>
}
 8007a72:	e007      	b.n	8007a84 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	699a      	ldr	r2, [r3, #24]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f042 0208 	orr.w	r2, r2, #8
 8007a82:	619a      	str	r2, [r3, #24]
}
 8007a84:	bf00      	nop
 8007a86:	3770      	adds	r7, #112	; 0x70
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bd80      	pop	{r7, pc}

08007a8c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b09c      	sub	sp, #112	; 0x70
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007a9a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007aa4:	2b22      	cmp	r3, #34	; 0x22
 8007aa6:	f040 80b9 	bne.w	8007c1c <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007ab0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ab8:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007aba:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8007abe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8007ac2:	4013      	ands	r3, r2
 8007ac4:	b29a      	uxth	r2, r3
 8007ac6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007ac8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ace:	1c9a      	adds	r2, r3, #2
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	3b01      	subs	r3, #1
 8007ade:	b29a      	uxth	r2, r3
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007aec:	b29b      	uxth	r3, r3
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	f040 809c 	bne.w	8007c2c <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007afa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007afc:	e853 3f00 	ldrex	r3, [r3]
 8007b00:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007b02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b04:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b08:	667b      	str	r3, [r7, #100]	; 0x64
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	461a      	mov	r2, r3
 8007b10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b12:	657b      	str	r3, [r7, #84]	; 0x54
 8007b14:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b16:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007b18:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007b1a:	e841 2300 	strex	r3, r2, [r1]
 8007b1e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007b20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d1e6      	bne.n	8007af4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	3308      	adds	r3, #8
 8007b2c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b30:	e853 3f00 	ldrex	r3, [r3]
 8007b34:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b38:	f023 0301 	bic.w	r3, r3, #1
 8007b3c:	663b      	str	r3, [r7, #96]	; 0x60
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	3308      	adds	r3, #8
 8007b44:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007b46:	643a      	str	r2, [r7, #64]	; 0x40
 8007b48:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b4a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007b4c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007b4e:	e841 2300 	strex	r3, r2, [r1]
 8007b52:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d1e5      	bne.n	8007b26 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2220      	movs	r2, #32
 8007b5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2200      	movs	r2, #0
 8007b66:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d018      	beq.n	8007bae <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b82:	6a3b      	ldr	r3, [r7, #32]
 8007b84:	e853 3f00 	ldrex	r3, [r3]
 8007b88:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b8a:	69fb      	ldr	r3, [r7, #28]
 8007b8c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007b90:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	461a      	mov	r2, r3
 8007b98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007b9c:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b9e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007ba0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ba2:	e841 2300 	strex	r3, r2, [r1]
 8007ba6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d1e6      	bne.n	8007b7c <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007bb2:	2b01      	cmp	r3, #1
 8007bb4:	d12e      	bne.n	8007c14 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	e853 3f00 	ldrex	r3, [r3]
 8007bc8:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	f023 0310 	bic.w	r3, r3, #16
 8007bd0:	65bb      	str	r3, [r7, #88]	; 0x58
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007bda:	61bb      	str	r3, [r7, #24]
 8007bdc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bde:	6979      	ldr	r1, [r7, #20]
 8007be0:	69ba      	ldr	r2, [r7, #24]
 8007be2:	e841 2300 	strex	r3, r2, [r1]
 8007be6:	613b      	str	r3, [r7, #16]
   return(result);
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d1e6      	bne.n	8007bbc <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	69db      	ldr	r3, [r3, #28]
 8007bf4:	f003 0310 	and.w	r3, r3, #16
 8007bf8:	2b10      	cmp	r3, #16
 8007bfa:	d103      	bne.n	8007c04 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	2210      	movs	r2, #16
 8007c02:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007c0a:	4619      	mov	r1, r3
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f7ff f8b1 	bl	8006d74 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007c12:	e00b      	b.n	8007c2c <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007c14:	6878      	ldr	r0, [r7, #4]
 8007c16:	f7f8 fde5 	bl	80007e4 <HAL_UART_RxCpltCallback>
}
 8007c1a:	e007      	b.n	8007c2c <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	699a      	ldr	r2, [r3, #24]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f042 0208 	orr.w	r2, r2, #8
 8007c2a:	619a      	str	r2, [r3, #24]
}
 8007c2c:	bf00      	nop
 8007c2e:	3770      	adds	r7, #112	; 0x70
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}

08007c34 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007c3c:	bf00      	nop
 8007c3e:	370c      	adds	r7, #12
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr

08007c48 <atoi>:
 8007c48:	220a      	movs	r2, #10
 8007c4a:	2100      	movs	r1, #0
 8007c4c:	f000 b8b4 	b.w	8007db8 <strtol>

08007c50 <__errno>:
 8007c50:	4b01      	ldr	r3, [pc, #4]	; (8007c58 <__errno+0x8>)
 8007c52:	6818      	ldr	r0, [r3, #0]
 8007c54:	4770      	bx	lr
 8007c56:	bf00      	nop
 8007c58:	20000068 	.word	0x20000068

08007c5c <__libc_init_array>:
 8007c5c:	b570      	push	{r4, r5, r6, lr}
 8007c5e:	4d0d      	ldr	r5, [pc, #52]	; (8007c94 <__libc_init_array+0x38>)
 8007c60:	4c0d      	ldr	r4, [pc, #52]	; (8007c98 <__libc_init_array+0x3c>)
 8007c62:	1b64      	subs	r4, r4, r5
 8007c64:	10a4      	asrs	r4, r4, #2
 8007c66:	2600      	movs	r6, #0
 8007c68:	42a6      	cmp	r6, r4
 8007c6a:	d109      	bne.n	8007c80 <__libc_init_array+0x24>
 8007c6c:	4d0b      	ldr	r5, [pc, #44]	; (8007c9c <__libc_init_array+0x40>)
 8007c6e:	4c0c      	ldr	r4, [pc, #48]	; (8007ca0 <__libc_init_array+0x44>)
 8007c70:	f000 f8ac 	bl	8007dcc <_init>
 8007c74:	1b64      	subs	r4, r4, r5
 8007c76:	10a4      	asrs	r4, r4, #2
 8007c78:	2600      	movs	r6, #0
 8007c7a:	42a6      	cmp	r6, r4
 8007c7c:	d105      	bne.n	8007c8a <__libc_init_array+0x2e>
 8007c7e:	bd70      	pop	{r4, r5, r6, pc}
 8007c80:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c84:	4798      	blx	r3
 8007c86:	3601      	adds	r6, #1
 8007c88:	e7ee      	b.n	8007c68 <__libc_init_array+0xc>
 8007c8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c8e:	4798      	blx	r3
 8007c90:	3601      	adds	r6, #1
 8007c92:	e7f2      	b.n	8007c7a <__libc_init_array+0x1e>
 8007c94:	0800808c 	.word	0x0800808c
 8007c98:	0800808c 	.word	0x0800808c
 8007c9c:	0800808c 	.word	0x0800808c
 8007ca0:	08008090 	.word	0x08008090

08007ca4 <memset>:
 8007ca4:	4402      	add	r2, r0
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d100      	bne.n	8007cae <memset+0xa>
 8007cac:	4770      	bx	lr
 8007cae:	f803 1b01 	strb.w	r1, [r3], #1
 8007cb2:	e7f9      	b.n	8007ca8 <memset+0x4>

08007cb4 <_strtol_l.constprop.0>:
 8007cb4:	2b01      	cmp	r3, #1
 8007cb6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cba:	d001      	beq.n	8007cc0 <_strtol_l.constprop.0+0xc>
 8007cbc:	2b24      	cmp	r3, #36	; 0x24
 8007cbe:	d906      	bls.n	8007cce <_strtol_l.constprop.0+0x1a>
 8007cc0:	f7ff ffc6 	bl	8007c50 <__errno>
 8007cc4:	2316      	movs	r3, #22
 8007cc6:	6003      	str	r3, [r0, #0]
 8007cc8:	2000      	movs	r0, #0
 8007cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cce:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007db4 <_strtol_l.constprop.0+0x100>
 8007cd2:	460d      	mov	r5, r1
 8007cd4:	462e      	mov	r6, r5
 8007cd6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007cda:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007cde:	f017 0708 	ands.w	r7, r7, #8
 8007ce2:	d1f7      	bne.n	8007cd4 <_strtol_l.constprop.0+0x20>
 8007ce4:	2c2d      	cmp	r4, #45	; 0x2d
 8007ce6:	d132      	bne.n	8007d4e <_strtol_l.constprop.0+0x9a>
 8007ce8:	782c      	ldrb	r4, [r5, #0]
 8007cea:	2701      	movs	r7, #1
 8007cec:	1cb5      	adds	r5, r6, #2
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d05b      	beq.n	8007daa <_strtol_l.constprop.0+0xf6>
 8007cf2:	2b10      	cmp	r3, #16
 8007cf4:	d109      	bne.n	8007d0a <_strtol_l.constprop.0+0x56>
 8007cf6:	2c30      	cmp	r4, #48	; 0x30
 8007cf8:	d107      	bne.n	8007d0a <_strtol_l.constprop.0+0x56>
 8007cfa:	782c      	ldrb	r4, [r5, #0]
 8007cfc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007d00:	2c58      	cmp	r4, #88	; 0x58
 8007d02:	d14d      	bne.n	8007da0 <_strtol_l.constprop.0+0xec>
 8007d04:	786c      	ldrb	r4, [r5, #1]
 8007d06:	2310      	movs	r3, #16
 8007d08:	3502      	adds	r5, #2
 8007d0a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007d0e:	f108 38ff 	add.w	r8, r8, #4294967295
 8007d12:	f04f 0c00 	mov.w	ip, #0
 8007d16:	fbb8 f9f3 	udiv	r9, r8, r3
 8007d1a:	4666      	mov	r6, ip
 8007d1c:	fb03 8a19 	mls	sl, r3, r9, r8
 8007d20:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007d24:	f1be 0f09 	cmp.w	lr, #9
 8007d28:	d816      	bhi.n	8007d58 <_strtol_l.constprop.0+0xa4>
 8007d2a:	4674      	mov	r4, lr
 8007d2c:	42a3      	cmp	r3, r4
 8007d2e:	dd24      	ble.n	8007d7a <_strtol_l.constprop.0+0xc6>
 8007d30:	f1bc 0f00 	cmp.w	ip, #0
 8007d34:	db1e      	blt.n	8007d74 <_strtol_l.constprop.0+0xc0>
 8007d36:	45b1      	cmp	r9, r6
 8007d38:	d31c      	bcc.n	8007d74 <_strtol_l.constprop.0+0xc0>
 8007d3a:	d101      	bne.n	8007d40 <_strtol_l.constprop.0+0x8c>
 8007d3c:	45a2      	cmp	sl, r4
 8007d3e:	db19      	blt.n	8007d74 <_strtol_l.constprop.0+0xc0>
 8007d40:	fb06 4603 	mla	r6, r6, r3, r4
 8007d44:	f04f 0c01 	mov.w	ip, #1
 8007d48:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d4c:	e7e8      	b.n	8007d20 <_strtol_l.constprop.0+0x6c>
 8007d4e:	2c2b      	cmp	r4, #43	; 0x2b
 8007d50:	bf04      	itt	eq
 8007d52:	782c      	ldrbeq	r4, [r5, #0]
 8007d54:	1cb5      	addeq	r5, r6, #2
 8007d56:	e7ca      	b.n	8007cee <_strtol_l.constprop.0+0x3a>
 8007d58:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007d5c:	f1be 0f19 	cmp.w	lr, #25
 8007d60:	d801      	bhi.n	8007d66 <_strtol_l.constprop.0+0xb2>
 8007d62:	3c37      	subs	r4, #55	; 0x37
 8007d64:	e7e2      	b.n	8007d2c <_strtol_l.constprop.0+0x78>
 8007d66:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007d6a:	f1be 0f19 	cmp.w	lr, #25
 8007d6e:	d804      	bhi.n	8007d7a <_strtol_l.constprop.0+0xc6>
 8007d70:	3c57      	subs	r4, #87	; 0x57
 8007d72:	e7db      	b.n	8007d2c <_strtol_l.constprop.0+0x78>
 8007d74:	f04f 3cff 	mov.w	ip, #4294967295
 8007d78:	e7e6      	b.n	8007d48 <_strtol_l.constprop.0+0x94>
 8007d7a:	f1bc 0f00 	cmp.w	ip, #0
 8007d7e:	da05      	bge.n	8007d8c <_strtol_l.constprop.0+0xd8>
 8007d80:	2322      	movs	r3, #34	; 0x22
 8007d82:	6003      	str	r3, [r0, #0]
 8007d84:	4646      	mov	r6, r8
 8007d86:	b942      	cbnz	r2, 8007d9a <_strtol_l.constprop.0+0xe6>
 8007d88:	4630      	mov	r0, r6
 8007d8a:	e79e      	b.n	8007cca <_strtol_l.constprop.0+0x16>
 8007d8c:	b107      	cbz	r7, 8007d90 <_strtol_l.constprop.0+0xdc>
 8007d8e:	4276      	negs	r6, r6
 8007d90:	2a00      	cmp	r2, #0
 8007d92:	d0f9      	beq.n	8007d88 <_strtol_l.constprop.0+0xd4>
 8007d94:	f1bc 0f00 	cmp.w	ip, #0
 8007d98:	d000      	beq.n	8007d9c <_strtol_l.constprop.0+0xe8>
 8007d9a:	1e69      	subs	r1, r5, #1
 8007d9c:	6011      	str	r1, [r2, #0]
 8007d9e:	e7f3      	b.n	8007d88 <_strtol_l.constprop.0+0xd4>
 8007da0:	2430      	movs	r4, #48	; 0x30
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d1b1      	bne.n	8007d0a <_strtol_l.constprop.0+0x56>
 8007da6:	2308      	movs	r3, #8
 8007da8:	e7af      	b.n	8007d0a <_strtol_l.constprop.0+0x56>
 8007daa:	2c30      	cmp	r4, #48	; 0x30
 8007dac:	d0a5      	beq.n	8007cfa <_strtol_l.constprop.0+0x46>
 8007dae:	230a      	movs	r3, #10
 8007db0:	e7ab      	b.n	8007d0a <_strtol_l.constprop.0+0x56>
 8007db2:	bf00      	nop
 8007db4:	08007f89 	.word	0x08007f89

08007db8 <strtol>:
 8007db8:	4613      	mov	r3, r2
 8007dba:	460a      	mov	r2, r1
 8007dbc:	4601      	mov	r1, r0
 8007dbe:	4802      	ldr	r0, [pc, #8]	; (8007dc8 <strtol+0x10>)
 8007dc0:	6800      	ldr	r0, [r0, #0]
 8007dc2:	f7ff bf77 	b.w	8007cb4 <_strtol_l.constprop.0>
 8007dc6:	bf00      	nop
 8007dc8:	20000068 	.word	0x20000068

08007dcc <_init>:
 8007dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dce:	bf00      	nop
 8007dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dd2:	bc08      	pop	{r3}
 8007dd4:	469e      	mov	lr, r3
 8007dd6:	4770      	bx	lr

08007dd8 <_fini>:
 8007dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dda:	bf00      	nop
 8007ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dde:	bc08      	pop	{r3}
 8007de0:	469e      	mov	lr, r3
 8007de2:	4770      	bx	lr
