$date
	Fri Dec 27 18:16:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Capacity_tb $end
$var wire 3 ! out [2:0] $end
$var reg 4 " in [3:0] $end
$scope module UUT $end
$var wire 1 # and_out1 $end
$var wire 1 $ and_out2 $end
$var wire 4 % in [3:0] $end
$var wire 1 & not_in0 $end
$var wire 1 ' not_in1 $end
$var wire 1 ( not_in2 $end
$var wire 1 ) not_in3 $end
$var wire 1 * or1 $end
$var wire 1 + or2 $end
$var wire 1 , or3 $end
$var wire 1 - or4 $end
$var wire 1 . or5 $end
$var wire 1 / xor_out1 $end
$var wire 3 0 out [2:0] $end
$upscope $end
$upscope $end
$scope module FSM_tb $end
$var wire 4 1 state [3:0] $end
$var wire 1 2 door_open_pulse $end
$var reg 1 3 clk $end
$var reg 4 4 in [3:0] $end
$scope module UUT $end
$var wire 1 3 clk $end
$var wire 4 5 in [3:0] $end
$var reg 1 2 door_open_pulse $end
$var reg 4 6 next_state [3:0] $end
$var reg 4 7 state [3:0] $end
$upscope $end
$upscope $end
$scope module Full_Light_tb $end
$var wire 1 8 pulse $end
$var reg 1 9 clk $end
$var reg 1 : ent $end
$var reg 1 ; ext $end
$var reg 4 < in [3:0] $end
$scope module UUT $end
$var wire 1 9 clk $end
$var wire 1 : enter_sensor $end
$var wire 1 ; exit_sensor $end
$var wire 4 = fsm_state [3:0] $end
$var reg 1 > enter_sensor_prev $end
$var reg 1 8 pulse $end
$upscope $end
$upscope $end
$scope module Location_tb $end
$var wire 3 ? encoded [2:0] $end
$var reg 4 @ in [3:0] $end
$scope module UUT $end
$var wire 1 A and0 $end
$var wire 1 B and1 $end
$var wire 1 C and2 $end
$var wire 4 D in [3:0] $end
$var wire 1 E not_in0 $end
$var wire 1 F not_in1 $end
$var wire 1 G not_in2 $end
$var wire 1 H not_in3 $end
$var wire 3 I encoded [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 I
1H
1G
1F
0E
b1 D
0C
0B
1A
b1 @
b1 ?
x>
b1 =
b1 <
0;
0:
09
08
b0 7
bx 6
b0 5
b0 4
03
02
b0 1
b1 0
0/
1.
1-
1,
0+
1*
1)
1(
1'
0&
b1 %
0$
0#
b1 "
b1 !
$end
#50000
0>
b0 6
19
13
#100000
b0 ?
b0 I
1E
0A
1&
0,
0-
0.
b0 !
b0 0
09
03
b0 @
b0 D
1:
b0 <
b0 =
b1000 4
b1000 5
b0 "
b0 %
#150000
1>
b1 1
b1 7
12
b1 6
19
13
#200000
b1 !
b1 0
0G
0(
1+
1,
1.
1/
09
03
b100 @
b100 D
b1111 <
b1111 =
b100 4
b100 5
b100 "
b100 %
#250000
b0 1
b0 7
b0 6
19
13
#300000
1#
0H
1G
0F
0'
1(
0)
1-
b10 !
b10 0
09
03
b1010 @
b1010 D
b1010 <
b1010 =
b1000 4
b1000 5
b1010 "
b1010 %
#350000
b1 1
b1 7
b1 6
19
13
#400000
0#
0*
0G
0E
0B
b101 ?
b101 I
0&
0(
1$
0/
b100 !
b100 0
09
03
b1111 @
b1111 D
b1111 <
b1111 =
b1111 "
b1111 %
#450000
b11 1
b11 7
b11 6
19
13
#500000
1#
1*
1E
b0 ?
b0 I
1&
0$
b11 !
b11 0
09
03
b1110 @
b1110 D
0:
b1110 "
b1110 %
#550000
0>
b111 1
b111 7
b111 6
19
13
#600000
b11 ?
b11 I
1C
1H
0E
09
03
b111 @
b111 D
1:
#650000
1>
18
b1111 1
b1111 7
b1111 6
19
13
#700000
09
03
b1100 <
b1100 =
#750000
08
02
19
13
#800000
09
03
0:
b1101 <
b1101 =
#850000
0>
19
13
#900000
09
03
1:
b1111 <
b1111 =
#950000
1>
18
19
13
#1000000
09
03
#1050000
08
19
13
#1100000
09
03
#1150000
19
13
#1200000
09
03
#1250000
19
13
#1300000
09
03
#1350000
19
13
#1400000
09
03
#1450000
19
13
#1500000
09
03
#1550000
19
13
#1600000
09
03
