// Seed: 4010582157
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  assign module_1.id_4 = 0;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [-1 : 'h0] id_6;
  ;
  assign id_5 = id_6;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output uwire id_2,
    input supply1 id_3,
    input wand id_4,
    input wor id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply0 id_8,
    input wire id_9,
    input wand id_10,
    input supply0 id_11,
    input tri0 id_12,
    input uwire id_13,
    output tri id_14,
    input supply1 id_15,
    input uwire id_16
);
  wire \id_18 ;
  xor primCall (id_14, id_12, id_13, id_8, id_11, id_9, id_15, id_1, id_19);
  assign id_2 = id_1;
  wire id_19;
  ;
  module_0 modCall_1 (
      \id_18 ,
      id_19,
      id_19,
      id_19,
      \id_18
  );
endmodule
