Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  6 22:12:16 2021
| Host         : LAPTOP-H3K1OTCU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PriorityEncoder_timing_summary_opted.rpt -pb PriorityEncoder_timing_summary_opted.pb -rpx PriorityEncoder_timing_summary_opted.rpx
| Design       : PriorityEncoder
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.361ns  (logic 5.307ns (72.088%)  route 2.055ns (27.912%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  X_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.803     2.326    X_IBUF[2]
                         LUT6 (Prop_lut6_I3_O)        0.124     2.450 r  Y_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.899    Y_OBUF[1]_inst_i_2_n_0
                         LUT3 (Prop_lut3_I1_O)        0.124     3.023 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     3.826    Y_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     7.361 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.361    Y[1]
    K15                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.346ns  (logic 5.292ns (72.031%)  route 2.055ns (27.969%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  X_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.803     2.326    X_IBUF[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     2.450 r  Y_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.899    Y_OBUF[0]_inst_i_2_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     3.023 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     3.826    Y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.346 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.346    Y[0]
    H17                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[8]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.814ns  (logic 5.208ns (76.436%)  route 1.606ns (23.564%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  X[8] (IN)
                         net (fo=0)                   0.000     0.000    X[8]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  X_IBUF[8]_inst/O
                         net (fo=4, unplaced)         0.803     2.311    X_IBUF[8]
                         LUT2 (Prop_lut2_I0_O)        0.150     2.461 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     3.264    Y_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     6.814 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.814    Y[3]
    N14                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[8]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.790ns  (logic 5.185ns (76.353%)  route 1.606ns (23.647%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  X[8] (IN)
                         net (fo=0)                   0.000     0.000    X[8]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  X_IBUF[8]_inst/O
                         net (fo=4, unplaced)         0.803     2.311    X_IBUF[8]
                         LUT6 (Prop_lut6_I0_O)        0.124     2.435 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     3.238    Y_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.790 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.790    Y[2]
    J13                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[7]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.477ns (68.576%)  route 0.677ns (31.424%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  X[7] (IN)
                         net (fo=0)                   0.000     0.000    X[7]
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  X_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.338     0.549    X_IBUF[7]
                         LUT4 (Prop_lut4_I2_O)        0.045     0.594 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     0.933    Y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.154 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.154    Y[0]
    H17                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[6]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.494ns (68.822%)  route 0.677ns (31.178%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  X[6] (IN)
                         net (fo=0)                   0.000     0.000    X[6]
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  X_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.338     0.534    X_IBUF[6]
                         LUT6 (Prop_lut6_I1_O)        0.045     0.579 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     0.918    Y_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.171 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.171    Y[2]
    J13                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[9]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.543ns (69.509%)  route 0.677ns (30.491%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  X[9] (IN)
                         net (fo=0)                   0.000     0.000    X[9]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  X_IBUF[9]_inst/O
                         net (fo=4, unplaced)         0.338     0.600    X_IBUF[9]
                         LUT3 (Prop_lut3_I2_O)        0.045     0.645 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     0.984    Y_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.220 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.220    Y[1]
    K15                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[9]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.561ns (69.755%)  route 0.677ns (30.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  X[9] (IN)
                         net (fo=0)                   0.000     0.000    X[9]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  X_IBUF[9]_inst/O
                         net (fo=4, unplaced)         0.338     0.600    X_IBUF[9]
                         LUT2 (Prop_lut2_I1_O)        0.048     0.648 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     0.987    Y_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.238 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.238    Y[3]
    N14                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------





