
IoT-Ex1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007954  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  08007ae8  08007ae8  00017ae8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f0c  08007f0c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007f0c  08007f0c  00017f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f14  08007f14  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f14  08007f14  00017f14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f18  08007f18  00017f18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007f1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000188  200001dc  080080f8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000364  080080f8  00020364  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010bfe  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026c9  00000000  00000000  00030e0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e38  00000000  00000000  000334d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d30  00000000  00000000  00034310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ae8c  00000000  00000000  00035040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001137d  00000000  00000000  0004fecc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3832  00000000  00000000  00061249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00104a7b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a10  00000000  00000000  00104acc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007acc 	.word	0x08007acc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08007acc 	.word	0x08007acc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <create_payload_f>:

volatile uint8_t uart_rx_buffer[BUFFER_SIZE];
static volatile uint8_t uart_rx_buffer_i = 0;
volatile bool uart_rx_done_flag;

uint8_t* create_payload_f(uint8_t msg_type, float data) {
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	ed87 0a00 	vstr	s0, [r7]
 8000eb8:	71fb      	strb	r3, [r7, #7]
    // Assuming data is a 4-byte uint8_t array
	uint8_t* data_array=floatToUint8Vector(data);
 8000eba:	ed97 0a00 	vldr	s0, [r7]
 8000ebe:	f000 f855 	bl	8000f6c <floatToUint8Vector>
 8000ec2:	60f8      	str	r0, [r7, #12]
	return create_payload(msg_type, data_array);
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	68f9      	ldr	r1, [r7, #12]
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f000 f805 	bl	8000ed8 <create_payload>
 8000ece:	4603      	mov	r3, r0
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3710      	adds	r7, #16
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <create_payload>:

uint8_t* create_payload(uint8_t msg_type, uint8_t* data_array){
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	6039      	str	r1, [r7, #0]
 8000ee2:	71fb      	strb	r3, [r7, #7]
    // Allocate memory for the payload (6 bytes)
    uint8_t* payload = malloc(7);
 8000ee4:	2007      	movs	r0, #7
 8000ee6:	f004 f8d5 	bl	8005094 <malloc>
 8000eea:	4603      	mov	r3, r0
 8000eec:	60bb      	str	r3, [r7, #8]

    if (payload != NULL) {
 8000eee:	68bb      	ldr	r3, [r7, #8]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d01c      	beq.n	8000f2e <create_payload+0x56>
        // Place 'e' in the first byte
        payload[0] = MSG_START_CHARACTER;
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	2273      	movs	r2, #115	; 0x73
 8000ef8:	701a      	strb	r2, [r3, #0]
        payload[1] = msg_type;
 8000efa:	68bb      	ldr	r3, [r7, #8]
 8000efc:	3301      	adds	r3, #1
 8000efe:	79fa      	ldrb	r2, [r7, #7]
 8000f00:	701a      	strb	r2, [r3, #0]

        // Copy the 4-byte data into bytes 1-4
        for (int i = 0; i < 4; ++i) {
 8000f02:	2300      	movs	r3, #0
 8000f04:	60fb      	str	r3, [r7, #12]
 8000f06:	e00b      	b.n	8000f20 <create_payload+0x48>
            payload[i + 2] = data_array[i];
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	683a      	ldr	r2, [r7, #0]
 8000f0c:	441a      	add	r2, r3
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	3302      	adds	r3, #2
 8000f12:	68b9      	ldr	r1, [r7, #8]
 8000f14:	440b      	add	r3, r1
 8000f16:	7812      	ldrb	r2, [r2, #0]
 8000f18:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < 4; ++i) {
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	2b03      	cmp	r3, #3
 8000f24:	ddf0      	ble.n	8000f08 <create_payload+0x30>
        }

        // Place 's' in the last byte
        payload[6] = MSG_END_CHARACTER;
 8000f26:	68bb      	ldr	r3, [r7, #8]
 8000f28:	3306      	adds	r3, #6
 8000f2a:	2265      	movs	r2, #101	; 0x65
 8000f2c:	701a      	strb	r2, [r3, #0]
    }

    return payload;
 8000f2e:	68bb      	ldr	r3, [r7, #8]
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3710      	adds	r7, #16
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <uart_rx_buffer_clear>:
    {
      uart_rx_buffer_i++;
    }
}

void uart_rx_buffer_clear(){
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
	for (int i=0; i<(BUFFER_SIZE); i++) {
 8000f3e:	2300      	movs	r3, #0
 8000f40:	607b      	str	r3, [r7, #4]
 8000f42:	e007      	b.n	8000f54 <uart_rx_buffer_clear+0x1c>
		uart_rx_buffer[i] = 0x0;
 8000f44:	4a08      	ldr	r2, [pc, #32]	; (8000f68 <uart_rx_buffer_clear+0x30>)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4413      	add	r3, r2
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<(BUFFER_SIZE); i++) {
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	3301      	adds	r3, #1
 8000f52:	607b      	str	r3, [r7, #4]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2b1d      	cmp	r3, #29
 8000f58:	ddf4      	ble.n	8000f44 <uart_rx_buffer_clear+0xc>
	}
}
 8000f5a:	bf00      	nop
 8000f5c:	bf00      	nop
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr
 8000f68:	200001f8 	.word	0x200001f8

08000f6c <floatToUint8Vector>:

uint8_t* floatToUint8Vector(float val) {
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f76:	687b      	ldr	r3, [r7, #4]
	char data[sizeof(float)];

	memcpy(data, &val, sizeof(val));
 8000f78:	60fb      	str	r3, [r7, #12]

	return data;
 8000f7a:	2300      	movs	r3, #0
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3714      	adds	r7, #20
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <SHT40_Init>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void SHT40_Init()
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
	HAL_I2C_Init(&hi2c1); // Initialize and configure the I2C peripheral
 8000f8c:	4802      	ldr	r0, [pc, #8]	; (8000f98 <SHT40_Init+0x10>)
 8000f8e:	f000 ff97 	bl	8001ec0 <HAL_I2C_Init>
}
 8000f92:	bf00      	nop
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	2000021c 	.word	0x2000021c

08000f9c <LTR329_Init>:
    *t = t_degC;
    *rh = rh_pRH;
}

void LTR329_Init()
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af04      	add	r7, sp, #16
    uint8_t data;

    // Activate the sensor
    data = LTR329_ACTIVE_MODE;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, LTR329_I2C_ADDRESS, LTR329_ALS_CONTR, I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
 8000fa6:	2364      	movs	r3, #100	; 0x64
 8000fa8:	9302      	str	r3, [sp, #8]
 8000faa:	2301      	movs	r3, #1
 8000fac:	9301      	str	r3, [sp, #4]
 8000fae:	1dfb      	adds	r3, r7, #7
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	2280      	movs	r2, #128	; 0x80
 8000fb6:	2152      	movs	r1, #82	; 0x52
 8000fb8:	480a      	ldr	r0, [pc, #40]	; (8000fe4 <LTR329_Init+0x48>)
 8000fba:	f001 f81d 	bl	8001ff8 <HAL_I2C_Mem_Write>

    // Set measurement rate
    data = LTR329_MEAS_RATE;
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, LTR329_I2C_ADDRESS, LTR329_ALS_MEAS_RATE, I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
 8000fc2:	2364      	movs	r3, #100	; 0x64
 8000fc4:	9302      	str	r3, [sp, #8]
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	9301      	str	r3, [sp, #4]
 8000fca:	1dfb      	adds	r3, r7, #7
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	2301      	movs	r3, #1
 8000fd0:	2285      	movs	r2, #133	; 0x85
 8000fd2:	2152      	movs	r1, #82	; 0x52
 8000fd4:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <LTR329_Init+0x48>)
 8000fd6:	f001 f80f 	bl	8001ff8 <HAL_I2C_Mem_Write>
}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	20000270 	.word	0x20000270

08000fe8 <HAL_UART_RxCpltCallback>:
    //*ch1 = (uint16_t)(data[1] << 8) | data[0];
    //*ch0 = (uint16_t)(data[3] << 8) | data[2];

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a03      	ldr	r2, [pc, #12]	; (8001004 <HAL_UART_RxCpltCallback+0x1c>)
 8000ff6:	4293      	cmp	r3, r2
	} else {
		return;
	}
}
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	40004400 	.word	0x40004400

08001008 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800100e:	f000 fb8a 	bl	8001726 <HAL_Init>
  //HAL_UART_IRQHandler(&huart1);
  //HAL_UART_IRQHandler(&huart2);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001012:	f000 f849 	bl	80010a8 <SystemClock_Config>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8001016:	b662      	cpsie	i
}
 8001018:	bf00      	nop

  /* USER CODE BEGIN SysInit */
  __enable_irq();
  //HAL_UART_IRQHandler(&huart1);
  HAL_UART_IRQHandler(&huart2);
 800101a:	4820      	ldr	r0, [pc, #128]	; (800109c <main+0x94>)
 800101c:	f002 fd62 	bl	8003ae4 <HAL_UART_IRQHandler>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001020:	f000 f90a 	bl	8001238 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001024:	f000 f8d6 	bl	80011d4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001028:	f000 f894 	bl	8001154 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
    SHT40_Init();
 800102c:	f7ff ffac 	bl	8000f88 <SHT40_Init>
    LTR329_Init();
 8001030:	f7ff ffb4 	bl	8000f9c <LTR329_Init>
    uart_rx_buffer_clear();
 8001034:	f7ff ff80 	bl	8000f38 <uart_rx_buffer_clear>
    HAL_UART_Receive_IT(&huart2, Rx_data, 3);
 8001038:	2203      	movs	r2, #3
 800103a:	4919      	ldr	r1, [pc, #100]	; (80010a0 <main+0x98>)
 800103c:	4817      	ldr	r0, [pc, #92]	; (800109c <main+0x94>)
 800103e:	f002 fd05 	bl	8003a4c <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //enum msg_type_e msg_type = Rx_data[1];
	  if (Rx_data[1] == 0x1) {
 8001042:	4b17      	ldr	r3, [pc, #92]	; (80010a0 <main+0x98>)
 8001044:	785b      	ldrb	r3, [r3, #1]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d123      	bne.n	8001092 <main+0x8a>
		  // For debugging
		  HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 800104a:	2108      	movs	r1, #8
 800104c:	4815      	ldr	r0, [pc, #84]	; (80010a4 <main+0x9c>)
 800104e:	f000 ff1d 	bl	8001e8c <HAL_GPIO_TogglePin>
		  // Perform measurements
		  //LTR329_Read(data);
		  //SHT40_Read(&t, &rh, SHT40_MEAS_HIGH_PRECISION);

		  // SEND TEMP
		  uint8_t* TempBytes = create_payload_f(RESPONSE_TEMPERATURE, 30.0);
 8001052:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8001056:	2001      	movs	r0, #1
 8001058:	f7ff ff28 	bl	8000eac <create_payload_f>
 800105c:	60b8      	str	r0, [r7, #8]
		  HAL_UART_Transmit(&huart2, TempBytes, 7, 10);
 800105e:	230a      	movs	r3, #10
 8001060:	2207      	movs	r2, #7
 8001062:	68b9      	ldr	r1, [r7, #8]
 8001064:	480d      	ldr	r0, [pc, #52]	; (800109c <main+0x94>)
 8001066:	f002 fc67 	bl	8003938 <HAL_UART_Transmit>
		  //SIMULATE AND SEND DUST
		  //uint8_t* DustBytes = create_payload_f(RESPONSE_DUST, rh/t);
		  //HAL_UART_Transmit(&huart2, DustBytes, 7, 10);

		  //Clear Rx Buffer
		  for (uint8_t i=0; i<3; i++) {
 800106a:	2300      	movs	r3, #0
 800106c:	73fb      	strb	r3, [r7, #15]
 800106e:	e006      	b.n	800107e <main+0x76>
			  Rx_data[i] = 0;
 8001070:	7bfb      	ldrb	r3, [r7, #15]
 8001072:	4a0b      	ldr	r2, [pc, #44]	; (80010a0 <main+0x98>)
 8001074:	2100      	movs	r1, #0
 8001076:	54d1      	strb	r1, [r2, r3]
		  for (uint8_t i=0; i<3; i++) {
 8001078:	7bfb      	ldrb	r3, [r7, #15]
 800107a:	3301      	adds	r3, #1
 800107c:	73fb      	strb	r3, [r7, #15]
 800107e:	7bfb      	ldrb	r3, [r7, #15]
 8001080:	2b02      	cmp	r3, #2
 8001082:	d9f5      	bls.n	8001070 <main+0x68>
		  }
		  MX_USART2_UART_Init();
 8001084:	f000 f8a6 	bl	80011d4 <MX_USART2_UART_Init>
		  HAL_UART_Receive_IT(&huart2, Rx_data, 3);
 8001088:	2203      	movs	r2, #3
 800108a:	4905      	ldr	r1, [pc, #20]	; (80010a0 <main+0x98>)
 800108c:	4803      	ldr	r0, [pc, #12]	; (800109c <main+0x94>)
 800108e:	f002 fcdd 	bl	8003a4c <HAL_UART_Receive_IT>
	  }

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(100);
 8001092:	2064      	movs	r0, #100	; 0x64
 8001094:	f000 fbbc 	bl	8001810 <HAL_Delay>
	  if (Rx_data[1] == 0x1) {
 8001098:	e7d3      	b.n	8001042 <main+0x3a>
 800109a:	bf00      	nop
 800109c:	200002c4 	.word	0x200002c4
 80010a0:	20000218 	.word	0x20000218
 80010a4:	48000400 	.word	0x48000400

080010a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b096      	sub	sp, #88	; 0x58
 80010ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ae:	f107 0314 	add.w	r3, r7, #20
 80010b2:	2244      	movs	r2, #68	; 0x44
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f003 fff4 	bl	80050a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010bc:	463b      	mov	r3, r7
 80010be:	2200      	movs	r2, #0
 80010c0:	601a      	str	r2, [r3, #0]
 80010c2:	605a      	str	r2, [r3, #4]
 80010c4:	609a      	str	r2, [r3, #8]
 80010c6:	60da      	str	r2, [r3, #12]
 80010c8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010ca:	f44f 7000 	mov.w	r0, #512	; 0x200
 80010ce:	f001 fbc1 	bl	8002854 <HAL_PWREx_ControlVoltageScaling>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010d8:	f000 f90e 	bl	80012f8 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80010dc:	f001 fb9c 	bl	8002818 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80010e0:	4b1b      	ldr	r3, [pc, #108]	; (8001150 <SystemClock_Config+0xa8>)
 80010e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80010e6:	4a1a      	ldr	r2, [pc, #104]	; (8001150 <SystemClock_Config+0xa8>)
 80010e8:	f023 0318 	bic.w	r3, r3, #24
 80010ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80010f0:	2314      	movs	r3, #20
 80010f2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80010f4:	2301      	movs	r3, #1
 80010f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010f8:	2301      	movs	r3, #1
 80010fa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80010fc:	2300      	movs	r3, #0
 80010fe:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8001100:	23a0      	movs	r3, #160	; 0xa0
 8001102:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001104:	2300      	movs	r3, #0
 8001106:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001108:	f107 0314 	add.w	r3, r7, #20
 800110c:	4618      	mov	r0, r3
 800110e:	f001 fbf7 	bl	8002900 <HAL_RCC_OscConfig>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001118:	f000 f8ee 	bl	80012f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800111c:	230f      	movs	r3, #15
 800111e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001120:	2300      	movs	r3, #0
 8001122:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001124:	2300      	movs	r3, #0
 8001126:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001128:	2300      	movs	r3, #0
 800112a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800112c:	2300      	movs	r3, #0
 800112e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001130:	463b      	mov	r3, r7
 8001132:	2101      	movs	r1, #1
 8001134:	4618      	mov	r0, r3
 8001136:	f002 f845 	bl	80031c4 <HAL_RCC_ClockConfig>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001140:	f000 f8da 	bl	80012f8 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001144:	f002 fbe8 	bl	8003918 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001148:	bf00      	nop
 800114a:	3758      	adds	r7, #88	; 0x58
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40021000 	.word	0x40021000

08001154 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001158:	4b1b      	ldr	r3, [pc, #108]	; (80011c8 <MX_I2C1_Init+0x74>)
 800115a:	4a1c      	ldr	r2, [pc, #112]	; (80011cc <MX_I2C1_Init+0x78>)
 800115c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 800115e:	4b1a      	ldr	r3, [pc, #104]	; (80011c8 <MX_I2C1_Init+0x74>)
 8001160:	4a1b      	ldr	r2, [pc, #108]	; (80011d0 <MX_I2C1_Init+0x7c>)
 8001162:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001164:	4b18      	ldr	r3, [pc, #96]	; (80011c8 <MX_I2C1_Init+0x74>)
 8001166:	2200      	movs	r2, #0
 8001168:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800116a:	4b17      	ldr	r3, [pc, #92]	; (80011c8 <MX_I2C1_Init+0x74>)
 800116c:	2201      	movs	r2, #1
 800116e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001170:	4b15      	ldr	r3, [pc, #84]	; (80011c8 <MX_I2C1_Init+0x74>)
 8001172:	2200      	movs	r2, #0
 8001174:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001176:	4b14      	ldr	r3, [pc, #80]	; (80011c8 <MX_I2C1_Init+0x74>)
 8001178:	2200      	movs	r2, #0
 800117a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800117c:	4b12      	ldr	r3, [pc, #72]	; (80011c8 <MX_I2C1_Init+0x74>)
 800117e:	2200      	movs	r2, #0
 8001180:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001182:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <MX_I2C1_Init+0x74>)
 8001184:	2200      	movs	r2, #0
 8001186:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001188:	4b0f      	ldr	r3, [pc, #60]	; (80011c8 <MX_I2C1_Init+0x74>)
 800118a:	2200      	movs	r2, #0
 800118c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800118e:	480e      	ldr	r0, [pc, #56]	; (80011c8 <MX_I2C1_Init+0x74>)
 8001190:	f000 fe96 	bl	8001ec0 <HAL_I2C_Init>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800119a:	f000 f8ad 	bl	80012f8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800119e:	2100      	movs	r1, #0
 80011a0:	4809      	ldr	r0, [pc, #36]	; (80011c8 <MX_I2C1_Init+0x74>)
 80011a2:	f001 faa1 	bl	80026e8 <HAL_I2CEx_ConfigAnalogFilter>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011ac:	f000 f8a4 	bl	80012f8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011b0:	2100      	movs	r1, #0
 80011b2:	4805      	ldr	r0, [pc, #20]	; (80011c8 <MX_I2C1_Init+0x74>)
 80011b4:	f001 fae3 	bl	800277e <HAL_I2CEx_ConfigDigitalFilter>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011be:	f000 f89b 	bl	80012f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	2000021c 	.word	0x2000021c
 80011cc:	40005400 	.word	0x40005400
 80011d0:	00707cbb 	.word	0x00707cbb

080011d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011d8:	4b15      	ldr	r3, [pc, #84]	; (8001230 <MX_USART2_UART_Init+0x5c>)
 80011da:	4a16      	ldr	r2, [pc, #88]	; (8001234 <MX_USART2_UART_Init+0x60>)
 80011dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011de:	4b14      	ldr	r3, [pc, #80]	; (8001230 <MX_USART2_UART_Init+0x5c>)
 80011e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011e6:	4b12      	ldr	r3, [pc, #72]	; (8001230 <MX_USART2_UART_Init+0x5c>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011ec:	4b10      	ldr	r3, [pc, #64]	; (8001230 <MX_USART2_UART_Init+0x5c>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011f2:	4b0f      	ldr	r3, [pc, #60]	; (8001230 <MX_USART2_UART_Init+0x5c>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011f8:	4b0d      	ldr	r3, [pc, #52]	; (8001230 <MX_USART2_UART_Init+0x5c>)
 80011fa:	220c      	movs	r2, #12
 80011fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011fe:	4b0c      	ldr	r3, [pc, #48]	; (8001230 <MX_USART2_UART_Init+0x5c>)
 8001200:	2200      	movs	r2, #0
 8001202:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001204:	4b0a      	ldr	r3, [pc, #40]	; (8001230 <MX_USART2_UART_Init+0x5c>)
 8001206:	2200      	movs	r2, #0
 8001208:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800120a:	4b09      	ldr	r3, [pc, #36]	; (8001230 <MX_USART2_UART_Init+0x5c>)
 800120c:	2200      	movs	r2, #0
 800120e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001210:	4b07      	ldr	r3, [pc, #28]	; (8001230 <MX_USART2_UART_Init+0x5c>)
 8001212:	2200      	movs	r2, #0
 8001214:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8001216:	2300      	movs	r3, #0
 8001218:	2200      	movs	r2, #0
 800121a:	2100      	movs	r1, #0
 800121c:	4804      	ldr	r0, [pc, #16]	; (8001230 <MX_USART2_UART_Init+0x5c>)
 800121e:	f003 fe9d 	bl	8004f5c <HAL_RS485Ex_Init>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001228:	f000 f866 	bl	80012f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800122c:	bf00      	nop
 800122e:	bd80      	pop	{r7, pc}
 8001230:	200002c4 	.word	0x200002c4
 8001234:	40004400 	.word	0x40004400

08001238 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b088      	sub	sp, #32
 800123c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123e:	f107 030c 	add.w	r3, r7, #12
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
 800124a:	60da      	str	r2, [r3, #12]
 800124c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800124e:	4b28      	ldr	r3, [pc, #160]	; (80012f0 <MX_GPIO_Init+0xb8>)
 8001250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001252:	4a27      	ldr	r2, [pc, #156]	; (80012f0 <MX_GPIO_Init+0xb8>)
 8001254:	f043 0304 	orr.w	r3, r3, #4
 8001258:	64d3      	str	r3, [r2, #76]	; 0x4c
 800125a:	4b25      	ldr	r3, [pc, #148]	; (80012f0 <MX_GPIO_Init+0xb8>)
 800125c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800125e:	f003 0304 	and.w	r3, r3, #4
 8001262:	60bb      	str	r3, [r7, #8]
 8001264:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001266:	4b22      	ldr	r3, [pc, #136]	; (80012f0 <MX_GPIO_Init+0xb8>)
 8001268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800126a:	4a21      	ldr	r2, [pc, #132]	; (80012f0 <MX_GPIO_Init+0xb8>)
 800126c:	f043 0301 	orr.w	r3, r3, #1
 8001270:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001272:	4b1f      	ldr	r3, [pc, #124]	; (80012f0 <MX_GPIO_Init+0xb8>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	607b      	str	r3, [r7, #4]
 800127c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800127e:	4b1c      	ldr	r3, [pc, #112]	; (80012f0 <MX_GPIO_Init+0xb8>)
 8001280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001282:	4a1b      	ldr	r2, [pc, #108]	; (80012f0 <MX_GPIO_Init+0xb8>)
 8001284:	f043 0302 	orr.w	r3, r3, #2
 8001288:	64d3      	str	r3, [r2, #76]	; 0x4c
 800128a:	4b19      	ldr	r3, [pc, #100]	; (80012f0 <MX_GPIO_Init+0xb8>)
 800128c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800128e:	f003 0302 	and.w	r3, r3, #2
 8001292:	603b      	str	r3, [r7, #0]
 8001294:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001296:	2200      	movs	r2, #0
 8001298:	2108      	movs	r1, #8
 800129a:	4816      	ldr	r0, [pc, #88]	; (80012f4 <MX_GPIO_Init+0xbc>)
 800129c:	f000 fdde 	bl	8001e5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80012a0:	2308      	movs	r3, #8
 80012a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a4:	2301      	movs	r3, #1
 80012a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ac:	2300      	movs	r3, #0
 80012ae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80012b0:	f107 030c 	add.w	r3, r7, #12
 80012b4:	4619      	mov	r1, r3
 80012b6:	480f      	ldr	r0, [pc, #60]	; (80012f4 <MX_GPIO_Init+0xbc>)
 80012b8:	f000 fc5e 	bl	8001b78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012bc:	23c0      	movs	r3, #192	; 0xc0
 80012be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c0:	2302      	movs	r3, #2
 80012c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012c8:	2303      	movs	r3, #3
 80012ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80012cc:	2307      	movs	r3, #7
 80012ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012d0:	f107 030c 	add.w	r3, r7, #12
 80012d4:	4619      	mov	r1, r3
 80012d6:	4807      	ldr	r0, [pc, #28]	; (80012f4 <MX_GPIO_Init+0xbc>)
 80012d8:	f000 fc4e 	bl	8001b78 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin, 0);
 80012dc:	2200      	movs	r2, #0
 80012de:	2108      	movs	r1, #8
 80012e0:	4804      	ldr	r0, [pc, #16]	; (80012f4 <MX_GPIO_Init+0xbc>)
 80012e2:	f000 fdbb 	bl	8001e5c <HAL_GPIO_WritePin>
/* USER CODE END MX_GPIO_Init_2 */
}
 80012e6:	bf00      	nop
 80012e8:	3720      	adds	r7, #32
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	40021000 	.word	0x40021000
 80012f4:	48000400 	.word	0x48000400

080012f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012fc:	b672      	cpsid	i
}
 80012fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001300:	e7fe      	b.n	8001300 <Error_Handler+0x8>
	...

08001304 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800130a:	4b0f      	ldr	r3, [pc, #60]	; (8001348 <HAL_MspInit+0x44>)
 800130c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800130e:	4a0e      	ldr	r2, [pc, #56]	; (8001348 <HAL_MspInit+0x44>)
 8001310:	f043 0301 	orr.w	r3, r3, #1
 8001314:	6613      	str	r3, [r2, #96]	; 0x60
 8001316:	4b0c      	ldr	r3, [pc, #48]	; (8001348 <HAL_MspInit+0x44>)
 8001318:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	607b      	str	r3, [r7, #4]
 8001320:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001322:	4b09      	ldr	r3, [pc, #36]	; (8001348 <HAL_MspInit+0x44>)
 8001324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001326:	4a08      	ldr	r2, [pc, #32]	; (8001348 <HAL_MspInit+0x44>)
 8001328:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800132c:	6593      	str	r3, [r2, #88]	; 0x58
 800132e:	4b06      	ldr	r3, [pc, #24]	; (8001348 <HAL_MspInit+0x44>)
 8001330:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001332:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001336:	603b      	str	r3, [r7, #0]
 8001338:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800133a:	bf00      	nop
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	40021000 	.word	0x40021000

0800134c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b096      	sub	sp, #88	; 0x58
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001354:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
 8001360:	60da      	str	r2, [r3, #12]
 8001362:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001364:	f107 0310 	add.w	r3, r7, #16
 8001368:	2234      	movs	r2, #52	; 0x34
 800136a:	2100      	movs	r1, #0
 800136c:	4618      	mov	r0, r3
 800136e:	f003 fe99 	bl	80050a4 <memset>
  if(hi2c->Instance==I2C1)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a1f      	ldr	r2, [pc, #124]	; (80013f4 <HAL_I2C_MspInit+0xa8>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d137      	bne.n	80013ec <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800137c:	2340      	movs	r3, #64	; 0x40
 800137e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001380:	2300      	movs	r3, #0
 8001382:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001384:	f107 0310 	add.w	r3, r7, #16
 8001388:	4618      	mov	r0, r3
 800138a:	f002 f93f 	bl	800360c <HAL_RCCEx_PeriphCLKConfig>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001394:	f7ff ffb0 	bl	80012f8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001398:	4b17      	ldr	r3, [pc, #92]	; (80013f8 <HAL_I2C_MspInit+0xac>)
 800139a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800139c:	4a16      	ldr	r2, [pc, #88]	; (80013f8 <HAL_I2C_MspInit+0xac>)
 800139e:	f043 0301 	orr.w	r3, r3, #1
 80013a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013a4:	4b14      	ldr	r3, [pc, #80]	; (80013f8 <HAL_I2C_MspInit+0xac>)
 80013a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a8:	f003 0301 	and.w	r3, r3, #1
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80013b0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80013b4:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013b6:	2312      	movs	r3, #18
 80013b8:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013be:	2303      	movs	r3, #3
 80013c0:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013c2:	2304      	movs	r3, #4
 80013c4:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80013ca:	4619      	mov	r1, r3
 80013cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013d0:	f000 fbd2 	bl	8001b78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013d4:	4b08      	ldr	r3, [pc, #32]	; (80013f8 <HAL_I2C_MspInit+0xac>)
 80013d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013d8:	4a07      	ldr	r2, [pc, #28]	; (80013f8 <HAL_I2C_MspInit+0xac>)
 80013da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013de:	6593      	str	r3, [r2, #88]	; 0x58
 80013e0:	4b05      	ldr	r3, [pc, #20]	; (80013f8 <HAL_I2C_MspInit+0xac>)
 80013e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013e8:	60bb      	str	r3, [r7, #8]
 80013ea:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80013ec:	bf00      	nop
 80013ee:	3758      	adds	r7, #88	; 0x58
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40005400 	.word	0x40005400
 80013f8:	40021000 	.word	0x40021000

080013fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b096      	sub	sp, #88	; 0x58
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001404:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	60da      	str	r2, [r3, #12]
 8001412:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001414:	f107 0310 	add.w	r3, r7, #16
 8001418:	2234      	movs	r2, #52	; 0x34
 800141a:	2100      	movs	r1, #0
 800141c:	4618      	mov	r0, r3
 800141e:	f003 fe41 	bl	80050a4 <memset>
  if(huart->Instance==USART2)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a23      	ldr	r2, [pc, #140]	; (80014b4 <HAL_UART_MspInit+0xb8>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d13e      	bne.n	80014aa <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800142c:	2302      	movs	r3, #2
 800142e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001430:	2300      	movs	r3, #0
 8001432:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001434:	f107 0310 	add.w	r3, r7, #16
 8001438:	4618      	mov	r0, r3
 800143a:	f002 f8e7 	bl	800360c <HAL_RCCEx_PeriphCLKConfig>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001444:	f7ff ff58 	bl	80012f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001448:	4b1b      	ldr	r3, [pc, #108]	; (80014b8 <HAL_UART_MspInit+0xbc>)
 800144a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800144c:	4a1a      	ldr	r2, [pc, #104]	; (80014b8 <HAL_UART_MspInit+0xbc>)
 800144e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001452:	6593      	str	r3, [r2, #88]	; 0x58
 8001454:	4b18      	ldr	r3, [pc, #96]	; (80014b8 <HAL_UART_MspInit+0xbc>)
 8001456:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001458:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800145c:	60fb      	str	r3, [r7, #12]
 800145e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001460:	4b15      	ldr	r3, [pc, #84]	; (80014b8 <HAL_UART_MspInit+0xbc>)
 8001462:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001464:	4a14      	ldr	r2, [pc, #80]	; (80014b8 <HAL_UART_MspInit+0xbc>)
 8001466:	f043 0301 	orr.w	r3, r3, #1
 800146a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800146c:	4b12      	ldr	r3, [pc, #72]	; (80014b8 <HAL_UART_MspInit+0xbc>)
 800146e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001470:	f003 0301 	and.w	r3, r3, #1
 8001474:	60bb      	str	r3, [r7, #8]
 8001476:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA1     ------> USART2_DE
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001478:	230e      	movs	r3, #14
 800147a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147c:	2302      	movs	r3, #2
 800147e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001480:	2300      	movs	r3, #0
 8001482:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001484:	2303      	movs	r3, #3
 8001486:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001488:	2307      	movs	r3, #7
 800148a:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800148c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001490:	4619      	mov	r1, r3
 8001492:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001496:	f000 fb6f 	bl	8001b78 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800149a:	2200      	movs	r2, #0
 800149c:	2100      	movs	r1, #0
 800149e:	2026      	movs	r0, #38	; 0x26
 80014a0:	f000 fab5 	bl	8001a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014a4:	2026      	movs	r0, #38	; 0x26
 80014a6:	f000 face 	bl	8001a46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014aa:	bf00      	nop
 80014ac:	3758      	adds	r7, #88	; 0x58
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40004400 	.word	0x40004400
 80014b8:	40021000 	.word	0x40021000

080014bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014c0:	e7fe      	b.n	80014c0 <NMI_Handler+0x4>

080014c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014c2:	b480      	push	{r7}
 80014c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014c6:	e7fe      	b.n	80014c6 <HardFault_Handler+0x4>

080014c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014cc:	e7fe      	b.n	80014cc <MemManage_Handler+0x4>

080014ce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ce:	b480      	push	{r7}
 80014d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014d2:	e7fe      	b.n	80014d2 <BusFault_Handler+0x4>

080014d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014d8:	e7fe      	b.n	80014d8 <UsageFault_Handler+0x4>

080014da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014da:	b480      	push	{r7}
 80014dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014de:	bf00      	nop
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ec:	bf00      	nop
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr

080014f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014f6:	b480      	push	{r7}
 80014f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001508:	f000 f962 	bl	80017d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800150c:	bf00      	nop
 800150e:	bd80      	pop	{r7, pc}

08001510 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001514:	4802      	ldr	r0, [pc, #8]	; (8001520 <USART2_IRQHandler+0x10>)
 8001516:	f002 fae5 	bl	8003ae4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	200002c4 	.word	0x200002c4

08001524 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  return 1;
 8001528:	2301      	movs	r3, #1
}
 800152a:	4618      	mov	r0, r3
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr

08001534 <_kill>:

int _kill(int pid, int sig)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800153e:	f003 fd7f 	bl	8005040 <__errno>
 8001542:	4603      	mov	r3, r0
 8001544:	2216      	movs	r2, #22
 8001546:	601a      	str	r2, [r3, #0]
  return -1;
 8001548:	f04f 33ff 	mov.w	r3, #4294967295
}
 800154c:	4618      	mov	r0, r3
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}

08001554 <_exit>:

void _exit (int status)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800155c:	f04f 31ff 	mov.w	r1, #4294967295
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f7ff ffe7 	bl	8001534 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001566:	e7fe      	b.n	8001566 <_exit+0x12>

08001568 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001574:	2300      	movs	r3, #0
 8001576:	617b      	str	r3, [r7, #20]
 8001578:	e00a      	b.n	8001590 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800157a:	f3af 8000 	nop.w
 800157e:	4601      	mov	r1, r0
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	1c5a      	adds	r2, r3, #1
 8001584:	60ba      	str	r2, [r7, #8]
 8001586:	b2ca      	uxtb	r2, r1
 8001588:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	3301      	adds	r3, #1
 800158e:	617b      	str	r3, [r7, #20]
 8001590:	697a      	ldr	r2, [r7, #20]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	429a      	cmp	r2, r3
 8001596:	dbf0      	blt.n	800157a <_read+0x12>
  }

  return len;
 8001598:	687b      	ldr	r3, [r7, #4]
}
 800159a:	4618      	mov	r0, r3
 800159c:	3718      	adds	r7, #24
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b086      	sub	sp, #24
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	60f8      	str	r0, [r7, #12]
 80015aa:	60b9      	str	r1, [r7, #8]
 80015ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ae:	2300      	movs	r3, #0
 80015b0:	617b      	str	r3, [r7, #20]
 80015b2:	e009      	b.n	80015c8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	1c5a      	adds	r2, r3, #1
 80015b8:	60ba      	str	r2, [r7, #8]
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	4618      	mov	r0, r3
 80015be:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	3301      	adds	r3, #1
 80015c6:	617b      	str	r3, [r7, #20]
 80015c8:	697a      	ldr	r2, [r7, #20]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	429a      	cmp	r2, r3
 80015ce:	dbf1      	blt.n	80015b4 <_write+0x12>
  }
  return len;
 80015d0:	687b      	ldr	r3, [r7, #4]
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3718      	adds	r7, #24
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <_close>:

int _close(int file)
{
 80015da:	b480      	push	{r7}
 80015dc:	b083      	sub	sp, #12
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr

080015f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015f2:	b480      	push	{r7}
 80015f4:	b083      	sub	sp, #12
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
 80015fa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001602:	605a      	str	r2, [r3, #4]
  return 0;
 8001604:	2300      	movs	r3, #0
}
 8001606:	4618      	mov	r0, r3
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr

08001612 <_isatty>:

int _isatty(int file)
{
 8001612:	b480      	push	{r7}
 8001614:	b083      	sub	sp, #12
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800161a:	2301      	movs	r3, #1
}
 800161c:	4618      	mov	r0, r3
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001628:	b480      	push	{r7}
 800162a:	b085      	sub	sp, #20
 800162c:	af00      	add	r7, sp, #0
 800162e:	60f8      	str	r0, [r7, #12]
 8001630:	60b9      	str	r1, [r7, #8]
 8001632:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001634:	2300      	movs	r3, #0
}
 8001636:	4618      	mov	r0, r3
 8001638:	3714      	adds	r7, #20
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
	...

08001644 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800164c:	4a14      	ldr	r2, [pc, #80]	; (80016a0 <_sbrk+0x5c>)
 800164e:	4b15      	ldr	r3, [pc, #84]	; (80016a4 <_sbrk+0x60>)
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001658:	4b13      	ldr	r3, [pc, #76]	; (80016a8 <_sbrk+0x64>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d102      	bne.n	8001666 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001660:	4b11      	ldr	r3, [pc, #68]	; (80016a8 <_sbrk+0x64>)
 8001662:	4a12      	ldr	r2, [pc, #72]	; (80016ac <_sbrk+0x68>)
 8001664:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001666:	4b10      	ldr	r3, [pc, #64]	; (80016a8 <_sbrk+0x64>)
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4413      	add	r3, r2
 800166e:	693a      	ldr	r2, [r7, #16]
 8001670:	429a      	cmp	r2, r3
 8001672:	d207      	bcs.n	8001684 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001674:	f003 fce4 	bl	8005040 <__errno>
 8001678:	4603      	mov	r3, r0
 800167a:	220c      	movs	r2, #12
 800167c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800167e:	f04f 33ff 	mov.w	r3, #4294967295
 8001682:	e009      	b.n	8001698 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001684:	4b08      	ldr	r3, [pc, #32]	; (80016a8 <_sbrk+0x64>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800168a:	4b07      	ldr	r3, [pc, #28]	; (80016a8 <_sbrk+0x64>)
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4413      	add	r3, r2
 8001692:	4a05      	ldr	r2, [pc, #20]	; (80016a8 <_sbrk+0x64>)
 8001694:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001696:	68fb      	ldr	r3, [r7, #12]
}
 8001698:	4618      	mov	r0, r3
 800169a:	3718      	adds	r7, #24
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	2000a000 	.word	0x2000a000
 80016a4:	00000400 	.word	0x00000400
 80016a8:	2000034c 	.word	0x2000034c
 80016ac:	20000368 	.word	0x20000368

080016b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80016b4:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <SystemInit+0x20>)
 80016b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016ba:	4a05      	ldr	r2, [pc, #20]	; (80016d0 <SystemInit+0x20>)
 80016bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80016c4:	bf00      	nop
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	e000ed00 	.word	0xe000ed00

080016d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80016d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800170c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016d8:	f7ff ffea 	bl	80016b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016dc:	480c      	ldr	r0, [pc, #48]	; (8001710 <LoopForever+0x6>)
  ldr r1, =_edata
 80016de:	490d      	ldr	r1, [pc, #52]	; (8001714 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016e0:	4a0d      	ldr	r2, [pc, #52]	; (8001718 <LoopForever+0xe>)
  movs r3, #0
 80016e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016e4:	e002      	b.n	80016ec <LoopCopyDataInit>

080016e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ea:	3304      	adds	r3, #4

080016ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016f0:	d3f9      	bcc.n	80016e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016f2:	4a0a      	ldr	r2, [pc, #40]	; (800171c <LoopForever+0x12>)
  ldr r4, =_ebss
 80016f4:	4c0a      	ldr	r4, [pc, #40]	; (8001720 <LoopForever+0x16>)
  movs r3, #0
 80016f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016f8:	e001      	b.n	80016fe <LoopFillZerobss>

080016fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016fc:	3204      	adds	r2, #4

080016fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001700:	d3fb      	bcc.n	80016fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001702:	f003 fca3 	bl	800504c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001706:	f7ff fc7f 	bl	8001008 <main>

0800170a <LoopForever>:

LoopForever:
    b LoopForever
 800170a:	e7fe      	b.n	800170a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800170c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001710:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001714:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001718:	08007f1c 	.word	0x08007f1c
  ldr r2, =_sbss
 800171c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001720:	20000364 	.word	0x20000364

08001724 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001724:	e7fe      	b.n	8001724 <ADC1_2_IRQHandler>

08001726 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	b082      	sub	sp, #8
 800172a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800172c:	2300      	movs	r3, #0
 800172e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001730:	2003      	movs	r0, #3
 8001732:	f000 f961 	bl	80019f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001736:	2000      	movs	r0, #0
 8001738:	f000 f80e 	bl	8001758 <HAL_InitTick>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d002      	beq.n	8001748 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	71fb      	strb	r3, [r7, #7]
 8001746:	e001      	b.n	800174c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001748:	f7ff fddc 	bl	8001304 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800174c:	79fb      	ldrb	r3, [r7, #7]
}
 800174e:	4618      	mov	r0, r3
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
	...

08001758 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001760:	2300      	movs	r3, #0
 8001762:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001764:	4b17      	ldr	r3, [pc, #92]	; (80017c4 <HAL_InitTick+0x6c>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d023      	beq.n	80017b4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800176c:	4b16      	ldr	r3, [pc, #88]	; (80017c8 <HAL_InitTick+0x70>)
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	4b14      	ldr	r3, [pc, #80]	; (80017c4 <HAL_InitTick+0x6c>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	4619      	mov	r1, r3
 8001776:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800177a:	fbb3 f3f1 	udiv	r3, r3, r1
 800177e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001782:	4618      	mov	r0, r3
 8001784:	f000 f96d 	bl	8001a62 <HAL_SYSTICK_Config>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d10f      	bne.n	80017ae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2b0f      	cmp	r3, #15
 8001792:	d809      	bhi.n	80017a8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001794:	2200      	movs	r2, #0
 8001796:	6879      	ldr	r1, [r7, #4]
 8001798:	f04f 30ff 	mov.w	r0, #4294967295
 800179c:	f000 f937 	bl	8001a0e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017a0:	4a0a      	ldr	r2, [pc, #40]	; (80017cc <HAL_InitTick+0x74>)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6013      	str	r3, [r2, #0]
 80017a6:	e007      	b.n	80017b8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	73fb      	strb	r3, [r7, #15]
 80017ac:	e004      	b.n	80017b8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	73fb      	strb	r3, [r7, #15]
 80017b2:	e001      	b.n	80017b8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80017b4:	2301      	movs	r3, #1
 80017b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80017b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3710      	adds	r7, #16
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20000008 	.word	0x20000008
 80017c8:	20000000 	.word	0x20000000
 80017cc:	20000004 	.word	0x20000004

080017d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017d4:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <HAL_IncTick+0x20>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	461a      	mov	r2, r3
 80017da:	4b06      	ldr	r3, [pc, #24]	; (80017f4 <HAL_IncTick+0x24>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4413      	add	r3, r2
 80017e0:	4a04      	ldr	r2, [pc, #16]	; (80017f4 <HAL_IncTick+0x24>)
 80017e2:	6013      	str	r3, [r2, #0]
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	20000008 	.word	0x20000008
 80017f4:	20000350 	.word	0x20000350

080017f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  return uwTick;
 80017fc:	4b03      	ldr	r3, [pc, #12]	; (800180c <HAL_GetTick+0x14>)
 80017fe:	681b      	ldr	r3, [r3, #0]
}
 8001800:	4618      	mov	r0, r3
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	20000350 	.word	0x20000350

08001810 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001818:	f7ff ffee 	bl	80017f8 <HAL_GetTick>
 800181c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001828:	d005      	beq.n	8001836 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800182a:	4b0a      	ldr	r3, [pc, #40]	; (8001854 <HAL_Delay+0x44>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	461a      	mov	r2, r3
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	4413      	add	r3, r2
 8001834:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001836:	bf00      	nop
 8001838:	f7ff ffde 	bl	80017f8 <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	68fa      	ldr	r2, [r7, #12]
 8001844:	429a      	cmp	r2, r3
 8001846:	d8f7      	bhi.n	8001838 <HAL_Delay+0x28>
  {
  }
}
 8001848:	bf00      	nop
 800184a:	bf00      	nop
 800184c:	3710      	adds	r7, #16
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	20000008 	.word	0x20000008

08001858 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001858:	b480      	push	{r7}
 800185a:	b085      	sub	sp, #20
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f003 0307 	and.w	r3, r3, #7
 8001866:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001868:	4b0c      	ldr	r3, [pc, #48]	; (800189c <__NVIC_SetPriorityGrouping+0x44>)
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800186e:	68ba      	ldr	r2, [r7, #8]
 8001870:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001874:	4013      	ands	r3, r2
 8001876:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001880:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001884:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001888:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800188a:	4a04      	ldr	r2, [pc, #16]	; (800189c <__NVIC_SetPriorityGrouping+0x44>)
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	60d3      	str	r3, [r2, #12]
}
 8001890:	bf00      	nop
 8001892:	3714      	adds	r7, #20
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr
 800189c:	e000ed00 	.word	0xe000ed00

080018a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018a4:	4b04      	ldr	r3, [pc, #16]	; (80018b8 <__NVIC_GetPriorityGrouping+0x18>)
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	0a1b      	lsrs	r3, r3, #8
 80018aa:	f003 0307 	and.w	r3, r3, #7
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr
 80018b8:	e000ed00 	.word	0xe000ed00

080018bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4603      	mov	r3, r0
 80018c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	db0b      	blt.n	80018e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	f003 021f 	and.w	r2, r3, #31
 80018d4:	4907      	ldr	r1, [pc, #28]	; (80018f4 <__NVIC_EnableIRQ+0x38>)
 80018d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018da:	095b      	lsrs	r3, r3, #5
 80018dc:	2001      	movs	r0, #1
 80018de:	fa00 f202 	lsl.w	r2, r0, r2
 80018e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018e6:	bf00      	nop
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	e000e100 	.word	0xe000e100

080018f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	6039      	str	r1, [r7, #0]
 8001902:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001908:	2b00      	cmp	r3, #0
 800190a:	db0a      	blt.n	8001922 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	b2da      	uxtb	r2, r3
 8001910:	490c      	ldr	r1, [pc, #48]	; (8001944 <__NVIC_SetPriority+0x4c>)
 8001912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001916:	0112      	lsls	r2, r2, #4
 8001918:	b2d2      	uxtb	r2, r2
 800191a:	440b      	add	r3, r1
 800191c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001920:	e00a      	b.n	8001938 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	b2da      	uxtb	r2, r3
 8001926:	4908      	ldr	r1, [pc, #32]	; (8001948 <__NVIC_SetPriority+0x50>)
 8001928:	79fb      	ldrb	r3, [r7, #7]
 800192a:	f003 030f 	and.w	r3, r3, #15
 800192e:	3b04      	subs	r3, #4
 8001930:	0112      	lsls	r2, r2, #4
 8001932:	b2d2      	uxtb	r2, r2
 8001934:	440b      	add	r3, r1
 8001936:	761a      	strb	r2, [r3, #24]
}
 8001938:	bf00      	nop
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	e000e100 	.word	0xe000e100
 8001948:	e000ed00 	.word	0xe000ed00

0800194c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800194c:	b480      	push	{r7}
 800194e:	b089      	sub	sp, #36	; 0x24
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	f003 0307 	and.w	r3, r3, #7
 800195e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	f1c3 0307 	rsb	r3, r3, #7
 8001966:	2b04      	cmp	r3, #4
 8001968:	bf28      	it	cs
 800196a:	2304      	movcs	r3, #4
 800196c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	3304      	adds	r3, #4
 8001972:	2b06      	cmp	r3, #6
 8001974:	d902      	bls.n	800197c <NVIC_EncodePriority+0x30>
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	3b03      	subs	r3, #3
 800197a:	e000      	b.n	800197e <NVIC_EncodePriority+0x32>
 800197c:	2300      	movs	r3, #0
 800197e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001980:	f04f 32ff 	mov.w	r2, #4294967295
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	fa02 f303 	lsl.w	r3, r2, r3
 800198a:	43da      	mvns	r2, r3
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	401a      	ands	r2, r3
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001994:	f04f 31ff 	mov.w	r1, #4294967295
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	fa01 f303 	lsl.w	r3, r1, r3
 800199e:	43d9      	mvns	r1, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a4:	4313      	orrs	r3, r2
         );
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3724      	adds	r7, #36	; 0x24
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
	...

080019b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	3b01      	subs	r3, #1
 80019c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019c4:	d301      	bcc.n	80019ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019c6:	2301      	movs	r3, #1
 80019c8:	e00f      	b.n	80019ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019ca:	4a0a      	ldr	r2, [pc, #40]	; (80019f4 <SysTick_Config+0x40>)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	3b01      	subs	r3, #1
 80019d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019d2:	210f      	movs	r1, #15
 80019d4:	f04f 30ff 	mov.w	r0, #4294967295
 80019d8:	f7ff ff8e 	bl	80018f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019dc:	4b05      	ldr	r3, [pc, #20]	; (80019f4 <SysTick_Config+0x40>)
 80019de:	2200      	movs	r2, #0
 80019e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019e2:	4b04      	ldr	r3, [pc, #16]	; (80019f4 <SysTick_Config+0x40>)
 80019e4:	2207      	movs	r2, #7
 80019e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019e8:	2300      	movs	r3, #0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	e000e010 	.word	0xe000e010

080019f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a00:	6878      	ldr	r0, [r7, #4]
 8001a02:	f7ff ff29 	bl	8001858 <__NVIC_SetPriorityGrouping>
}
 8001a06:	bf00      	nop
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}

08001a0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	b086      	sub	sp, #24
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	4603      	mov	r3, r0
 8001a16:	60b9      	str	r1, [r7, #8]
 8001a18:	607a      	str	r2, [r7, #4]
 8001a1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a20:	f7ff ff3e 	bl	80018a0 <__NVIC_GetPriorityGrouping>
 8001a24:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	68b9      	ldr	r1, [r7, #8]
 8001a2a:	6978      	ldr	r0, [r7, #20]
 8001a2c:	f7ff ff8e 	bl	800194c <NVIC_EncodePriority>
 8001a30:	4602      	mov	r2, r0
 8001a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a36:	4611      	mov	r1, r2
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff ff5d 	bl	80018f8 <__NVIC_SetPriority>
}
 8001a3e:	bf00      	nop
 8001a40:	3718      	adds	r7, #24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}

08001a46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b082      	sub	sp, #8
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff ff31 	bl	80018bc <__NVIC_EnableIRQ>
}
 8001a5a:	bf00      	nop
 8001a5c:	3708      	adds	r7, #8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b082      	sub	sp, #8
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff ffa2 	bl	80019b4 <SysTick_Config>
 8001a70:	4603      	mov	r3, r0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	b085      	sub	sp, #20
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a82:	2300      	movs	r3, #0
 8001a84:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d008      	beq.n	8001aa4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2204      	movs	r2, #4
 8001a96:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e022      	b.n	8001aea <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f022 020e 	bic.w	r2, r2, #14
 8001ab2:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f022 0201 	bic.w	r2, r2, #1
 8001ac2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac8:	f003 021c 	and.w	r2, r3, #28
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad0:	2101      	movs	r1, #1
 8001ad2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ad6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2201      	movs	r2, #1
 8001adc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001ae8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3714      	adds	r7, #20
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr

08001af6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b084      	sub	sp, #16
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001afe:	2300      	movs	r3, #0
 8001b00:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d005      	beq.n	8001b1a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2204      	movs	r2, #4
 8001b12:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	73fb      	strb	r3, [r7, #15]
 8001b18:	e029      	b.n	8001b6e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f022 020e 	bic.w	r2, r2, #14
 8001b28:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f022 0201 	bic.w	r2, r2, #1
 8001b38:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b3e:	f003 021c 	and.w	r2, r3, #28
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b46:	2101      	movs	r1, #1
 8001b48:	fa01 f202 	lsl.w	r2, r1, r2
 8001b4c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2201      	movs	r2, #1
 8001b52:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d003      	beq.n	8001b6e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	4798      	blx	r3
    }
  }
  return status;
 8001b6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3710      	adds	r7, #16
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b087      	sub	sp, #28
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b82:	2300      	movs	r3, #0
 8001b84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b86:	e14e      	b.n	8001e26 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	fa01 f303 	lsl.w	r3, r1, r3
 8001b94:	4013      	ands	r3, r2
 8001b96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	f000 8140 	beq.w	8001e20 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f003 0303 	and.w	r3, r3, #3
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d005      	beq.n	8001bb8 <HAL_GPIO_Init+0x40>
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f003 0303 	and.w	r3, r3, #3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d130      	bne.n	8001c1a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	2203      	movs	r2, #3
 8001bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc8:	43db      	mvns	r3, r3
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	4013      	ands	r3, r2
 8001bce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	68da      	ldr	r2, [r3, #12]
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	693a      	ldr	r2, [r7, #16]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	693a      	ldr	r2, [r7, #16]
 8001be6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bee:	2201      	movs	r2, #1
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf6:	43db      	mvns	r3, r3
 8001bf8:	693a      	ldr	r2, [r7, #16]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	091b      	lsrs	r3, r3, #4
 8001c04:	f003 0201 	and.w	r2, r3, #1
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f003 0303 	and.w	r3, r3, #3
 8001c22:	2b03      	cmp	r3, #3
 8001c24:	d017      	beq.n	8001c56 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	68db      	ldr	r3, [r3, #12]
 8001c2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	2203      	movs	r2, #3
 8001c32:	fa02 f303 	lsl.w	r3, r2, r3
 8001c36:	43db      	mvns	r3, r3
 8001c38:	693a      	ldr	r2, [r7, #16]
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	689a      	ldr	r2, [r3, #8]
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	005b      	lsls	r3, r3, #1
 8001c46:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4a:	693a      	ldr	r2, [r7, #16]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f003 0303 	and.w	r3, r3, #3
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d123      	bne.n	8001caa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	08da      	lsrs	r2, r3, #3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	3208      	adds	r2, #8
 8001c6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	f003 0307 	and.w	r3, r3, #7
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	220f      	movs	r2, #15
 8001c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7e:	43db      	mvns	r3, r3
 8001c80:	693a      	ldr	r2, [r7, #16]
 8001c82:	4013      	ands	r3, r2
 8001c84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	691a      	ldr	r2, [r3, #16]
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	f003 0307 	and.w	r3, r3, #7
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	08da      	lsrs	r2, r3, #3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	3208      	adds	r2, #8
 8001ca4:	6939      	ldr	r1, [r7, #16]
 8001ca6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	2203      	movs	r2, #3
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	693a      	ldr	r2, [r7, #16]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f003 0203 	and.w	r2, r3, #3
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	f000 809a 	beq.w	8001e20 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cec:	4b55      	ldr	r3, [pc, #340]	; (8001e44 <HAL_GPIO_Init+0x2cc>)
 8001cee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cf0:	4a54      	ldr	r2, [pc, #336]	; (8001e44 <HAL_GPIO_Init+0x2cc>)
 8001cf2:	f043 0301 	orr.w	r3, r3, #1
 8001cf6:	6613      	str	r3, [r2, #96]	; 0x60
 8001cf8:	4b52      	ldr	r3, [pc, #328]	; (8001e44 <HAL_GPIO_Init+0x2cc>)
 8001cfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cfc:	f003 0301 	and.w	r3, r3, #1
 8001d00:	60bb      	str	r3, [r7, #8]
 8001d02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d04:	4a50      	ldr	r2, [pc, #320]	; (8001e48 <HAL_GPIO_Init+0x2d0>)
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	089b      	lsrs	r3, r3, #2
 8001d0a:	3302      	adds	r3, #2
 8001d0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	f003 0303 	and.w	r3, r3, #3
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	220f      	movs	r2, #15
 8001d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d20:	43db      	mvns	r3, r3
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	4013      	ands	r3, r2
 8001d26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001d2e:	d013      	beq.n	8001d58 <HAL_GPIO_Init+0x1e0>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	4a46      	ldr	r2, [pc, #280]	; (8001e4c <HAL_GPIO_Init+0x2d4>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d00d      	beq.n	8001d54 <HAL_GPIO_Init+0x1dc>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	4a45      	ldr	r2, [pc, #276]	; (8001e50 <HAL_GPIO_Init+0x2d8>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d007      	beq.n	8001d50 <HAL_GPIO_Init+0x1d8>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	4a44      	ldr	r2, [pc, #272]	; (8001e54 <HAL_GPIO_Init+0x2dc>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d101      	bne.n	8001d4c <HAL_GPIO_Init+0x1d4>
 8001d48:	2303      	movs	r3, #3
 8001d4a:	e006      	b.n	8001d5a <HAL_GPIO_Init+0x1e2>
 8001d4c:	2307      	movs	r3, #7
 8001d4e:	e004      	b.n	8001d5a <HAL_GPIO_Init+0x1e2>
 8001d50:	2302      	movs	r3, #2
 8001d52:	e002      	b.n	8001d5a <HAL_GPIO_Init+0x1e2>
 8001d54:	2301      	movs	r3, #1
 8001d56:	e000      	b.n	8001d5a <HAL_GPIO_Init+0x1e2>
 8001d58:	2300      	movs	r3, #0
 8001d5a:	697a      	ldr	r2, [r7, #20]
 8001d5c:	f002 0203 	and.w	r2, r2, #3
 8001d60:	0092      	lsls	r2, r2, #2
 8001d62:	4093      	lsls	r3, r2
 8001d64:	693a      	ldr	r2, [r7, #16]
 8001d66:	4313      	orrs	r3, r2
 8001d68:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d6a:	4937      	ldr	r1, [pc, #220]	; (8001e48 <HAL_GPIO_Init+0x2d0>)
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	089b      	lsrs	r3, r3, #2
 8001d70:	3302      	adds	r3, #2
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d78:	4b37      	ldr	r3, [pc, #220]	; (8001e58 <HAL_GPIO_Init+0x2e0>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	43db      	mvns	r3, r3
 8001d82:	693a      	ldr	r2, [r7, #16]
 8001d84:	4013      	ands	r3, r2
 8001d86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d003      	beq.n	8001d9c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001d94:	693a      	ldr	r2, [r7, #16]
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d9c:	4a2e      	ldr	r2, [pc, #184]	; (8001e58 <HAL_GPIO_Init+0x2e0>)
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001da2:	4b2d      	ldr	r3, [pc, #180]	; (8001e58 <HAL_GPIO_Init+0x2e0>)
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	43db      	mvns	r3, r3
 8001dac:	693a      	ldr	r2, [r7, #16]
 8001dae:	4013      	ands	r3, r2
 8001db0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d003      	beq.n	8001dc6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001dc6:	4a24      	ldr	r2, [pc, #144]	; (8001e58 <HAL_GPIO_Init+0x2e0>)
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001dcc:	4b22      	ldr	r3, [pc, #136]	; (8001e58 <HAL_GPIO_Init+0x2e0>)
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	43db      	mvns	r3, r3
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	4013      	ands	r3, r2
 8001dda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d003      	beq.n	8001df0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001de8:	693a      	ldr	r2, [r7, #16]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001df0:	4a19      	ldr	r2, [pc, #100]	; (8001e58 <HAL_GPIO_Init+0x2e0>)
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001df6:	4b18      	ldr	r3, [pc, #96]	; (8001e58 <HAL_GPIO_Init+0x2e0>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	43db      	mvns	r3, r3
 8001e00:	693a      	ldr	r2, [r7, #16]
 8001e02:	4013      	ands	r3, r2
 8001e04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d003      	beq.n	8001e1a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e1a:	4a0f      	ldr	r2, [pc, #60]	; (8001e58 <HAL_GPIO_Init+0x2e0>)
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	3301      	adds	r3, #1
 8001e24:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	f47f aea9 	bne.w	8001b88 <HAL_GPIO_Init+0x10>
  }
}
 8001e36:	bf00      	nop
 8001e38:	bf00      	nop
 8001e3a:	371c      	adds	r7, #28
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr
 8001e44:	40021000 	.word	0x40021000
 8001e48:	40010000 	.word	0x40010000
 8001e4c:	48000400 	.word	0x48000400
 8001e50:	48000800 	.word	0x48000800
 8001e54:	48000c00 	.word	0x48000c00
 8001e58:	40010400 	.word	0x40010400

08001e5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	460b      	mov	r3, r1
 8001e66:	807b      	strh	r3, [r7, #2]
 8001e68:	4613      	mov	r3, r2
 8001e6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e6c:	787b      	ldrb	r3, [r7, #1]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d003      	beq.n	8001e7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e72:	887a      	ldrh	r2, [r7, #2]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e78:	e002      	b.n	8001e80 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e7a:	887a      	ldrh	r2, [r7, #2]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	460b      	mov	r3, r1
 8001e96:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	695b      	ldr	r3, [r3, #20]
 8001e9c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e9e:	887a      	ldrh	r2, [r7, #2]
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	041a      	lsls	r2, r3, #16
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	43d9      	mvns	r1, r3
 8001eaa:	887b      	ldrh	r3, [r7, #2]
 8001eac:	400b      	ands	r3, r1
 8001eae:	431a      	orrs	r2, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	619a      	str	r2, [r3, #24]
}
 8001eb4:	bf00      	nop
 8001eb6:	3714      	adds	r7, #20
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d101      	bne.n	8001ed2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e08d      	b.n	8001fee <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d106      	bne.n	8001eec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f7ff fa30 	bl	800134c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2224      	movs	r2, #36	; 0x24
 8001ef0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f022 0201 	bic.w	r2, r2, #1
 8001f02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	685a      	ldr	r2, [r3, #4]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f10:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	689a      	ldr	r2, [r3, #8]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f20:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d107      	bne.n	8001f3a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	689a      	ldr	r2, [r3, #8]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	e006      	b.n	8001f48 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	689a      	ldr	r2, [r3, #8]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001f46:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d108      	bne.n	8001f62 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	685a      	ldr	r2, [r3, #4]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f5e:	605a      	str	r2, [r3, #4]
 8001f60:	e007      	b.n	8001f72 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	685a      	ldr	r2, [r3, #4]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f70:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	6812      	ldr	r2, [r2, #0]
 8001f7c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f80:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f84:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	68da      	ldr	r2, [r3, #12]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f94:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	691a      	ldr	r2, [r3, #16]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	695b      	ldr	r3, [r3, #20]
 8001f9e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	699b      	ldr	r3, [r3, #24]
 8001fa6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	430a      	orrs	r2, r1
 8001fae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	69d9      	ldr	r1, [r3, #28]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6a1a      	ldr	r2, [r3, #32]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	430a      	orrs	r2, r1
 8001fbe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f042 0201 	orr.w	r2, r2, #1
 8001fce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2220      	movs	r2, #32
 8001fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
	...

08001ff8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b088      	sub	sp, #32
 8001ffc:	af02      	add	r7, sp, #8
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	4608      	mov	r0, r1
 8002002:	4611      	mov	r1, r2
 8002004:	461a      	mov	r2, r3
 8002006:	4603      	mov	r3, r0
 8002008:	817b      	strh	r3, [r7, #10]
 800200a:	460b      	mov	r3, r1
 800200c:	813b      	strh	r3, [r7, #8]
 800200e:	4613      	mov	r3, r2
 8002010:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002018:	b2db      	uxtb	r3, r3
 800201a:	2b20      	cmp	r3, #32
 800201c:	f040 80f9 	bne.w	8002212 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002020:	6a3b      	ldr	r3, [r7, #32]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d002      	beq.n	800202c <HAL_I2C_Mem_Write+0x34>
 8002026:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002028:	2b00      	cmp	r3, #0
 800202a:	d105      	bne.n	8002038 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002032:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e0ed      	b.n	8002214 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800203e:	2b01      	cmp	r3, #1
 8002040:	d101      	bne.n	8002046 <HAL_I2C_Mem_Write+0x4e>
 8002042:	2302      	movs	r3, #2
 8002044:	e0e6      	b.n	8002214 <HAL_I2C_Mem_Write+0x21c>
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	2201      	movs	r2, #1
 800204a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800204e:	f7ff fbd3 	bl	80017f8 <HAL_GetTick>
 8002052:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	9300      	str	r3, [sp, #0]
 8002058:	2319      	movs	r3, #25
 800205a:	2201      	movs	r2, #1
 800205c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002060:	68f8      	ldr	r0, [r7, #12]
 8002062:	f000 f955 	bl	8002310 <I2C_WaitOnFlagUntilTimeout>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	e0d1      	b.n	8002214 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2221      	movs	r2, #33	; 0x21
 8002074:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2240      	movs	r2, #64	; 0x40
 800207c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2200      	movs	r2, #0
 8002084:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6a3a      	ldr	r2, [r7, #32]
 800208a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002090:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2200      	movs	r2, #0
 8002096:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002098:	88f8      	ldrh	r0, [r7, #6]
 800209a:	893a      	ldrh	r2, [r7, #8]
 800209c:	8979      	ldrh	r1, [r7, #10]
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	9301      	str	r3, [sp, #4]
 80020a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020a4:	9300      	str	r3, [sp, #0]
 80020a6:	4603      	mov	r3, r0
 80020a8:	68f8      	ldr	r0, [r7, #12]
 80020aa:	f000 f8b9 	bl	8002220 <I2C_RequestMemoryWrite>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d005      	beq.n	80020c0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2200      	movs	r2, #0
 80020b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e0a9      	b.n	8002214 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020c4:	b29b      	uxth	r3, r3
 80020c6:	2bff      	cmp	r3, #255	; 0xff
 80020c8:	d90e      	bls.n	80020e8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	22ff      	movs	r2, #255	; 0xff
 80020ce:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020d4:	b2da      	uxtb	r2, r3
 80020d6:	8979      	ldrh	r1, [r7, #10]
 80020d8:	2300      	movs	r3, #0
 80020da:	9300      	str	r3, [sp, #0]
 80020dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80020e0:	68f8      	ldr	r0, [r7, #12]
 80020e2:	f000 facf 	bl	8002684 <I2C_TransferConfig>
 80020e6:	e00f      	b.n	8002108 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020ec:	b29a      	uxth	r2, r3
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020f6:	b2da      	uxtb	r2, r3
 80020f8:	8979      	ldrh	r1, [r7, #10]
 80020fa:	2300      	movs	r3, #0
 80020fc:	9300      	str	r3, [sp, #0]
 80020fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002102:	68f8      	ldr	r0, [r7, #12]
 8002104:	f000 fabe 	bl	8002684 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002108:	697a      	ldr	r2, [r7, #20]
 800210a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800210c:	68f8      	ldr	r0, [r7, #12]
 800210e:	f000 f94e 	bl	80023ae <I2C_WaitOnTXISFlagUntilTimeout>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e07b      	b.n	8002214 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002120:	781a      	ldrb	r2, [r3, #0]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212c:	1c5a      	adds	r2, r3, #1
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002136:	b29b      	uxth	r3, r3
 8002138:	3b01      	subs	r3, #1
 800213a:	b29a      	uxth	r2, r3
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002144:	3b01      	subs	r3, #1
 8002146:	b29a      	uxth	r2, r3
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002150:	b29b      	uxth	r3, r3
 8002152:	2b00      	cmp	r3, #0
 8002154:	d034      	beq.n	80021c0 <HAL_I2C_Mem_Write+0x1c8>
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800215a:	2b00      	cmp	r3, #0
 800215c:	d130      	bne.n	80021c0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	9300      	str	r3, [sp, #0]
 8002162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002164:	2200      	movs	r2, #0
 8002166:	2180      	movs	r1, #128	; 0x80
 8002168:	68f8      	ldr	r0, [r7, #12]
 800216a:	f000 f8d1 	bl	8002310 <I2C_WaitOnFlagUntilTimeout>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e04d      	b.n	8002214 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800217c:	b29b      	uxth	r3, r3
 800217e:	2bff      	cmp	r3, #255	; 0xff
 8002180:	d90e      	bls.n	80021a0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	22ff      	movs	r2, #255	; 0xff
 8002186:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800218c:	b2da      	uxtb	r2, r3
 800218e:	8979      	ldrh	r1, [r7, #10]
 8002190:	2300      	movs	r3, #0
 8002192:	9300      	str	r3, [sp, #0]
 8002194:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002198:	68f8      	ldr	r0, [r7, #12]
 800219a:	f000 fa73 	bl	8002684 <I2C_TransferConfig>
 800219e:	e00f      	b.n	80021c0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021a4:	b29a      	uxth	r2, r3
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021ae:	b2da      	uxtb	r2, r3
 80021b0:	8979      	ldrh	r1, [r7, #10]
 80021b2:	2300      	movs	r3, #0
 80021b4:	9300      	str	r3, [sp, #0]
 80021b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021ba:	68f8      	ldr	r0, [r7, #12]
 80021bc:	f000 fa62 	bl	8002684 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d19e      	bne.n	8002108 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021ca:	697a      	ldr	r2, [r7, #20]
 80021cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80021ce:	68f8      	ldr	r0, [r7, #12]
 80021d0:	f000 f934 	bl	800243c <I2C_WaitOnSTOPFlagUntilTimeout>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d001      	beq.n	80021de <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e01a      	b.n	8002214 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2220      	movs	r2, #32
 80021e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6859      	ldr	r1, [r3, #4]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	4b0a      	ldr	r3, [pc, #40]	; (800221c <HAL_I2C_Mem_Write+0x224>)
 80021f2:	400b      	ands	r3, r1
 80021f4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2220      	movs	r2, #32
 80021fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2200      	movs	r2, #0
 8002202:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800220e:	2300      	movs	r3, #0
 8002210:	e000      	b.n	8002214 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002212:	2302      	movs	r3, #2
  }
}
 8002214:	4618      	mov	r0, r3
 8002216:	3718      	adds	r7, #24
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	fe00e800 	.word	0xfe00e800

08002220 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af02      	add	r7, sp, #8
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	4608      	mov	r0, r1
 800222a:	4611      	mov	r1, r2
 800222c:	461a      	mov	r2, r3
 800222e:	4603      	mov	r3, r0
 8002230:	817b      	strh	r3, [r7, #10]
 8002232:	460b      	mov	r3, r1
 8002234:	813b      	strh	r3, [r7, #8]
 8002236:	4613      	mov	r3, r2
 8002238:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800223a:	88fb      	ldrh	r3, [r7, #6]
 800223c:	b2da      	uxtb	r2, r3
 800223e:	8979      	ldrh	r1, [r7, #10]
 8002240:	4b20      	ldr	r3, [pc, #128]	; (80022c4 <I2C_RequestMemoryWrite+0xa4>)
 8002242:	9300      	str	r3, [sp, #0]
 8002244:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002248:	68f8      	ldr	r0, [r7, #12]
 800224a:	f000 fa1b 	bl	8002684 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800224e:	69fa      	ldr	r2, [r7, #28]
 8002250:	69b9      	ldr	r1, [r7, #24]
 8002252:	68f8      	ldr	r0, [r7, #12]
 8002254:	f000 f8ab 	bl	80023ae <I2C_WaitOnTXISFlagUntilTimeout>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e02c      	b.n	80022bc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002262:	88fb      	ldrh	r3, [r7, #6]
 8002264:	2b01      	cmp	r3, #1
 8002266:	d105      	bne.n	8002274 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002268:	893b      	ldrh	r3, [r7, #8]
 800226a:	b2da      	uxtb	r2, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	629a      	str	r2, [r3, #40]	; 0x28
 8002272:	e015      	b.n	80022a0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002274:	893b      	ldrh	r3, [r7, #8]
 8002276:	0a1b      	lsrs	r3, r3, #8
 8002278:	b29b      	uxth	r3, r3
 800227a:	b2da      	uxtb	r2, r3
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002282:	69fa      	ldr	r2, [r7, #28]
 8002284:	69b9      	ldr	r1, [r7, #24]
 8002286:	68f8      	ldr	r0, [r7, #12]
 8002288:	f000 f891 	bl	80023ae <I2C_WaitOnTXISFlagUntilTimeout>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e012      	b.n	80022bc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002296:	893b      	ldrh	r3, [r7, #8]
 8002298:	b2da      	uxtb	r2, r3
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	9300      	str	r3, [sp, #0]
 80022a4:	69bb      	ldr	r3, [r7, #24]
 80022a6:	2200      	movs	r2, #0
 80022a8:	2180      	movs	r1, #128	; 0x80
 80022aa:	68f8      	ldr	r0, [r7, #12]
 80022ac:	f000 f830 	bl	8002310 <I2C_WaitOnFlagUntilTimeout>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e000      	b.n	80022bc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80022ba:	2300      	movs	r3, #0
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3710      	adds	r7, #16
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	80002000 	.word	0x80002000

080022c8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	699b      	ldr	r3, [r3, #24]
 80022d6:	f003 0302 	and.w	r3, r3, #2
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d103      	bne.n	80022e6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	2200      	movs	r2, #0
 80022e4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	699b      	ldr	r3, [r3, #24]
 80022ec:	f003 0301 	and.w	r3, r3, #1
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d007      	beq.n	8002304 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	699a      	ldr	r2, [r3, #24]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f042 0201 	orr.w	r2, r2, #1
 8002302:	619a      	str	r2, [r3, #24]
  }
}
 8002304:	bf00      	nop
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr

08002310 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	603b      	str	r3, [r7, #0]
 800231c:	4613      	mov	r3, r2
 800231e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002320:	e031      	b.n	8002386 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002328:	d02d      	beq.n	8002386 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800232a:	f7ff fa65 	bl	80017f8 <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	69bb      	ldr	r3, [r7, #24]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	683a      	ldr	r2, [r7, #0]
 8002336:	429a      	cmp	r2, r3
 8002338:	d302      	bcc.n	8002340 <I2C_WaitOnFlagUntilTimeout+0x30>
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d122      	bne.n	8002386 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	699a      	ldr	r2, [r3, #24]
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	4013      	ands	r3, r2
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	429a      	cmp	r2, r3
 800234e:	bf0c      	ite	eq
 8002350:	2301      	moveq	r3, #1
 8002352:	2300      	movne	r3, #0
 8002354:	b2db      	uxtb	r3, r3
 8002356:	461a      	mov	r2, r3
 8002358:	79fb      	ldrb	r3, [r7, #7]
 800235a:	429a      	cmp	r2, r3
 800235c:	d113      	bne.n	8002386 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002362:	f043 0220 	orr.w	r2, r3, #32
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2220      	movs	r2, #32
 800236e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2200      	movs	r2, #0
 8002376:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2200      	movs	r2, #0
 800237e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e00f      	b.n	80023a6 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	699a      	ldr	r2, [r3, #24]
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	4013      	ands	r3, r2
 8002390:	68ba      	ldr	r2, [r7, #8]
 8002392:	429a      	cmp	r2, r3
 8002394:	bf0c      	ite	eq
 8002396:	2301      	moveq	r3, #1
 8002398:	2300      	movne	r3, #0
 800239a:	b2db      	uxtb	r3, r3
 800239c:	461a      	mov	r2, r3
 800239e:	79fb      	ldrb	r3, [r7, #7]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d0be      	beq.n	8002322 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}

080023ae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80023ae:	b580      	push	{r7, lr}
 80023b0:	b084      	sub	sp, #16
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	60f8      	str	r0, [r7, #12]
 80023b6:	60b9      	str	r1, [r7, #8]
 80023b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80023ba:	e033      	b.n	8002424 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023bc:	687a      	ldr	r2, [r7, #4]
 80023be:	68b9      	ldr	r1, [r7, #8]
 80023c0:	68f8      	ldr	r0, [r7, #12]
 80023c2:	f000 f87f 	bl	80024c4 <I2C_IsErrorOccurred>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d001      	beq.n	80023d0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e031      	b.n	8002434 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023d6:	d025      	beq.n	8002424 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023d8:	f7ff fa0e 	bl	80017f8 <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	68ba      	ldr	r2, [r7, #8]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d302      	bcc.n	80023ee <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d11a      	bne.n	8002424 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	699b      	ldr	r3, [r3, #24]
 80023f4:	f003 0302 	and.w	r3, r3, #2
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	d013      	beq.n	8002424 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002400:	f043 0220 	orr.w	r2, r3, #32
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2220      	movs	r2, #32
 800240c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2200      	movs	r2, #0
 800241c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e007      	b.n	8002434 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	f003 0302 	and.w	r3, r3, #2
 800242e:	2b02      	cmp	r3, #2
 8002430:	d1c4      	bne.n	80023bc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002432:	2300      	movs	r3, #0
}
 8002434:	4618      	mov	r0, r3
 8002436:	3710      	adds	r7, #16
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}

0800243c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	60b9      	str	r1, [r7, #8]
 8002446:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002448:	e02f      	b.n	80024aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	68b9      	ldr	r1, [r7, #8]
 800244e:	68f8      	ldr	r0, [r7, #12]
 8002450:	f000 f838 	bl	80024c4 <I2C_IsErrorOccurred>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e02d      	b.n	80024ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800245e:	f7ff f9cb 	bl	80017f8 <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	68ba      	ldr	r2, [r7, #8]
 800246a:	429a      	cmp	r2, r3
 800246c:	d302      	bcc.n	8002474 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d11a      	bne.n	80024aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	f003 0320 	and.w	r3, r3, #32
 800247e:	2b20      	cmp	r3, #32
 8002480:	d013      	beq.n	80024aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002486:	f043 0220 	orr.w	r2, r3, #32
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2220      	movs	r2, #32
 8002492:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2200      	movs	r2, #0
 800249a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2200      	movs	r2, #0
 80024a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e007      	b.n	80024ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	f003 0320 	and.w	r3, r3, #32
 80024b4:	2b20      	cmp	r3, #32
 80024b6:	d1c8      	bne.n	800244a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3710      	adds	r7, #16
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
	...

080024c4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b08a      	sub	sp, #40	; 0x28
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	60b9      	str	r1, [r7, #8]
 80024ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024d0:	2300      	movs	r3, #0
 80024d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80024de:	2300      	movs	r3, #0
 80024e0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	f003 0310 	and.w	r3, r3, #16
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d068      	beq.n	80025c2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2210      	movs	r2, #16
 80024f6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80024f8:	e049      	b.n	800258e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002500:	d045      	beq.n	800258e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002502:	f7ff f979 	bl	80017f8 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	68ba      	ldr	r2, [r7, #8]
 800250e:	429a      	cmp	r2, r3
 8002510:	d302      	bcc.n	8002518 <I2C_IsErrorOccurred+0x54>
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d13a      	bne.n	800258e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002522:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800252a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	699b      	ldr	r3, [r3, #24]
 8002532:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002536:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800253a:	d121      	bne.n	8002580 <I2C_IsErrorOccurred+0xbc>
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002542:	d01d      	beq.n	8002580 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002544:	7cfb      	ldrb	r3, [r7, #19]
 8002546:	2b20      	cmp	r3, #32
 8002548:	d01a      	beq.n	8002580 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	685a      	ldr	r2, [r3, #4]
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002558:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800255a:	f7ff f94d 	bl	80017f8 <HAL_GetTick>
 800255e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002560:	e00e      	b.n	8002580 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002562:	f7ff f949 	bl	80017f8 <HAL_GetTick>
 8002566:	4602      	mov	r2, r0
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	2b19      	cmp	r3, #25
 800256e:	d907      	bls.n	8002580 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002570:	6a3b      	ldr	r3, [r7, #32]
 8002572:	f043 0320 	orr.w	r3, r3, #32
 8002576:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800257e:	e006      	b.n	800258e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	699b      	ldr	r3, [r3, #24]
 8002586:	f003 0320 	and.w	r3, r3, #32
 800258a:	2b20      	cmp	r3, #32
 800258c:	d1e9      	bne.n	8002562 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	699b      	ldr	r3, [r3, #24]
 8002594:	f003 0320 	and.w	r3, r3, #32
 8002598:	2b20      	cmp	r3, #32
 800259a:	d003      	beq.n	80025a4 <I2C_IsErrorOccurred+0xe0>
 800259c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d0aa      	beq.n	80024fa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80025a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d103      	bne.n	80025b4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2220      	movs	r2, #32
 80025b2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80025b4:	6a3b      	ldr	r3, [r7, #32]
 80025b6:	f043 0304 	orr.w	r3, r3, #4
 80025ba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	699b      	ldr	r3, [r3, #24]
 80025c8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d00b      	beq.n	80025ec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80025d4:	6a3b      	ldr	r3, [r7, #32]
 80025d6:	f043 0301 	orr.w	r3, r3, #1
 80025da:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d00b      	beq.n	800260e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80025f6:	6a3b      	ldr	r3, [r7, #32]
 80025f8:	f043 0308 	orr.w	r3, r3, #8
 80025fc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002606:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800260e:	69bb      	ldr	r3, [r7, #24]
 8002610:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002614:	2b00      	cmp	r3, #0
 8002616:	d00b      	beq.n	8002630 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002618:	6a3b      	ldr	r3, [r7, #32]
 800261a:	f043 0302 	orr.w	r3, r3, #2
 800261e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002628:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002630:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002634:	2b00      	cmp	r3, #0
 8002636:	d01c      	beq.n	8002672 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f7ff fe45 	bl	80022c8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	6859      	ldr	r1, [r3, #4]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	4b0d      	ldr	r3, [pc, #52]	; (8002680 <I2C_IsErrorOccurred+0x1bc>)
 800264a:	400b      	ands	r3, r1
 800264c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002652:	6a3b      	ldr	r3, [r7, #32]
 8002654:	431a      	orrs	r2, r3
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2220      	movs	r2, #32
 800265e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2200      	movs	r2, #0
 8002666:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002672:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002676:	4618      	mov	r0, r3
 8002678:	3728      	adds	r7, #40	; 0x28
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	fe00e800 	.word	0xfe00e800

08002684 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002684:	b480      	push	{r7}
 8002686:	b087      	sub	sp, #28
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	607b      	str	r3, [r7, #4]
 800268e:	460b      	mov	r3, r1
 8002690:	817b      	strh	r3, [r7, #10]
 8002692:	4613      	mov	r3, r2
 8002694:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002696:	897b      	ldrh	r3, [r7, #10]
 8002698:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800269c:	7a7b      	ldrb	r3, [r7, #9]
 800269e:	041b      	lsls	r3, r3, #16
 80026a0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80026a4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80026aa:	6a3b      	ldr	r3, [r7, #32]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80026b2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	6a3b      	ldr	r3, [r7, #32]
 80026bc:	0d5b      	lsrs	r3, r3, #21
 80026be:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80026c2:	4b08      	ldr	r3, [pc, #32]	; (80026e4 <I2C_TransferConfig+0x60>)
 80026c4:	430b      	orrs	r3, r1
 80026c6:	43db      	mvns	r3, r3
 80026c8:	ea02 0103 	and.w	r1, r2, r3
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	697a      	ldr	r2, [r7, #20]
 80026d2:	430a      	orrs	r2, r1
 80026d4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80026d6:	bf00      	nop
 80026d8:	371c      	adds	r7, #28
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	03ff63ff 	.word	0x03ff63ff

080026e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b20      	cmp	r3, #32
 80026fc:	d138      	bne.n	8002770 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002704:	2b01      	cmp	r3, #1
 8002706:	d101      	bne.n	800270c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002708:	2302      	movs	r3, #2
 800270a:	e032      	b.n	8002772 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2224      	movs	r2, #36	; 0x24
 8002718:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f022 0201 	bic.w	r2, r2, #1
 800272a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800273a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	6819      	ldr	r1, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	683a      	ldr	r2, [r7, #0]
 8002748:	430a      	orrs	r2, r1
 800274a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f042 0201 	orr.w	r2, r2, #1
 800275a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2220      	movs	r2, #32
 8002760:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800276c:	2300      	movs	r3, #0
 800276e:	e000      	b.n	8002772 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002770:	2302      	movs	r3, #2
  }
}
 8002772:	4618      	mov	r0, r3
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr

0800277e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800277e:	b480      	push	{r7}
 8002780:	b085      	sub	sp, #20
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
 8002786:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800278e:	b2db      	uxtb	r3, r3
 8002790:	2b20      	cmp	r3, #32
 8002792:	d139      	bne.n	8002808 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800279a:	2b01      	cmp	r3, #1
 800279c:	d101      	bne.n	80027a2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800279e:	2302      	movs	r3, #2
 80027a0:	e033      	b.n	800280a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2201      	movs	r2, #1
 80027a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2224      	movs	r2, #36	; 0x24
 80027ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f022 0201 	bic.w	r2, r2, #1
 80027c0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80027d0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	021b      	lsls	r3, r3, #8
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	4313      	orrs	r3, r2
 80027da:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	68fa      	ldr	r2, [r7, #12]
 80027e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f042 0201 	orr.w	r2, r2, #1
 80027f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2220      	movs	r2, #32
 80027f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2200      	movs	r2, #0
 8002800:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002804:	2300      	movs	r3, #0
 8002806:	e000      	b.n	800280a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002808:	2302      	movs	r3, #2
  }
}
 800280a:	4618      	mov	r0, r3
 800280c:	3714      	adds	r7, #20
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
	...

08002818 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800281c:	4b05      	ldr	r3, [pc, #20]	; (8002834 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a04      	ldr	r2, [pc, #16]	; (8002834 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002822:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002826:	6013      	str	r3, [r2, #0]
}
 8002828:	bf00      	nop
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	40007000 	.word	0x40007000

08002838 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800283c:	4b04      	ldr	r3, [pc, #16]	; (8002850 <HAL_PWREx_GetVoltageRange+0x18>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002844:	4618      	mov	r0, r3
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	40007000 	.word	0x40007000

08002854 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002854:	b480      	push	{r7}
 8002856:	b085      	sub	sp, #20
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002862:	d130      	bne.n	80028c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002864:	4b23      	ldr	r3, [pc, #140]	; (80028f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800286c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002870:	d038      	beq.n	80028e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002872:	4b20      	ldr	r3, [pc, #128]	; (80028f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800287a:	4a1e      	ldr	r2, [pc, #120]	; (80028f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800287c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002880:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002882:	4b1d      	ldr	r3, [pc, #116]	; (80028f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2232      	movs	r2, #50	; 0x32
 8002888:	fb02 f303 	mul.w	r3, r2, r3
 800288c:	4a1b      	ldr	r2, [pc, #108]	; (80028fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800288e:	fba2 2303 	umull	r2, r3, r2, r3
 8002892:	0c9b      	lsrs	r3, r3, #18
 8002894:	3301      	adds	r3, #1
 8002896:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002898:	e002      	b.n	80028a0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	3b01      	subs	r3, #1
 800289e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028a0:	4b14      	ldr	r3, [pc, #80]	; (80028f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028a2:	695b      	ldr	r3, [r3, #20]
 80028a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028ac:	d102      	bne.n	80028b4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d1f2      	bne.n	800289a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028b4:	4b0f      	ldr	r3, [pc, #60]	; (80028f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028b6:	695b      	ldr	r3, [r3, #20]
 80028b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028c0:	d110      	bne.n	80028e4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e00f      	b.n	80028e6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80028c6:	4b0b      	ldr	r3, [pc, #44]	; (80028f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80028ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028d2:	d007      	beq.n	80028e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80028d4:	4b07      	ldr	r3, [pc, #28]	; (80028f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80028dc:	4a05      	ldr	r2, [pc, #20]	; (80028f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028e2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3714      	adds	r7, #20
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	40007000 	.word	0x40007000
 80028f8:	20000000 	.word	0x20000000
 80028fc:	431bde83 	.word	0x431bde83

08002900 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b08a      	sub	sp, #40	; 0x28
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d102      	bne.n	8002914 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	f000 bc4f 	b.w	80031b2 <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002914:	4b97      	ldr	r3, [pc, #604]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	f003 030c 	and.w	r3, r3, #12
 800291c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800291e:	4b95      	ldr	r3, [pc, #596]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	f003 0303 	and.w	r3, r3, #3
 8002926:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0310 	and.w	r3, r3, #16
 8002930:	2b00      	cmp	r3, #0
 8002932:	f000 80e6 	beq.w	8002b02 <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002936:	6a3b      	ldr	r3, [r7, #32]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d007      	beq.n	800294c <HAL_RCC_OscConfig+0x4c>
 800293c:	6a3b      	ldr	r3, [r7, #32]
 800293e:	2b0c      	cmp	r3, #12
 8002940:	f040 808d 	bne.w	8002a5e <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	2b01      	cmp	r3, #1
 8002948:	f040 8089 	bne.w	8002a5e <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800294c:	4b89      	ldr	r3, [pc, #548]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 0302 	and.w	r3, r3, #2
 8002954:	2b00      	cmp	r3, #0
 8002956:	d006      	beq.n	8002966 <HAL_RCC_OscConfig+0x66>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	69db      	ldr	r3, [r3, #28]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d102      	bne.n	8002966 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	f000 bc26 	b.w	80031b2 <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800296a:	4b82      	ldr	r3, [pc, #520]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0308 	and.w	r3, r3, #8
 8002972:	2b00      	cmp	r3, #0
 8002974:	d004      	beq.n	8002980 <HAL_RCC_OscConfig+0x80>
 8002976:	4b7f      	ldr	r3, [pc, #508]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800297e:	e005      	b.n	800298c <HAL_RCC_OscConfig+0x8c>
 8002980:	4b7c      	ldr	r3, [pc, #496]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002982:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002986:	091b      	lsrs	r3, r3, #4
 8002988:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800298c:	4293      	cmp	r3, r2
 800298e:	d224      	bcs.n	80029da <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002994:	4618      	mov	r0, r3
 8002996:	f000 fdd9 	bl	800354c <RCC_SetFlashLatencyFromMSIRange>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d002      	beq.n	80029a6 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	f000 bc06 	b.w	80031b2 <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029a6:	4b73      	ldr	r3, [pc, #460]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a72      	ldr	r2, [pc, #456]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 80029ac:	f043 0308 	orr.w	r3, r3, #8
 80029b0:	6013      	str	r3, [r2, #0]
 80029b2:	4b70      	ldr	r3, [pc, #448]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029be:	496d      	ldr	r1, [pc, #436]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 80029c0:	4313      	orrs	r3, r2
 80029c2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029c4:	4b6b      	ldr	r3, [pc, #428]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	021b      	lsls	r3, r3, #8
 80029d2:	4968      	ldr	r1, [pc, #416]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 80029d4:	4313      	orrs	r3, r2
 80029d6:	604b      	str	r3, [r1, #4]
 80029d8:	e025      	b.n	8002a26 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029da:	4b66      	ldr	r3, [pc, #408]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a65      	ldr	r2, [pc, #404]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 80029e0:	f043 0308 	orr.w	r3, r3, #8
 80029e4:	6013      	str	r3, [r2, #0]
 80029e6:	4b63      	ldr	r3, [pc, #396]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f2:	4960      	ldr	r1, [pc, #384]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029f8:	4b5e      	ldr	r3, [pc, #376]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a1b      	ldr	r3, [r3, #32]
 8002a04:	021b      	lsls	r3, r3, #8
 8002a06:	495b      	ldr	r1, [pc, #364]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a0c:	6a3b      	ldr	r3, [r7, #32]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d109      	bne.n	8002a26 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a16:	4618      	mov	r0, r3
 8002a18:	f000 fd98 	bl	800354c <RCC_SetFlashLatencyFromMSIRange>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e3c5      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a26:	f000 fccd 	bl	80033c4 <HAL_RCC_GetSysClockFreq>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	4b51      	ldr	r3, [pc, #324]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	091b      	lsrs	r3, r3, #4
 8002a32:	f003 030f 	and.w	r3, r3, #15
 8002a36:	4950      	ldr	r1, [pc, #320]	; (8002b78 <HAL_RCC_OscConfig+0x278>)
 8002a38:	5ccb      	ldrb	r3, [r1, r3]
 8002a3a:	f003 031f 	and.w	r3, r3, #31
 8002a3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a42:	4a4e      	ldr	r2, [pc, #312]	; (8002b7c <HAL_RCC_OscConfig+0x27c>)
 8002a44:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002a46:	4b4e      	ldr	r3, [pc, #312]	; (8002b80 <HAL_RCC_OscConfig+0x280>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7fe fe84 	bl	8001758 <HAL_InitTick>
 8002a50:	4603      	mov	r3, r0
 8002a52:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8002a54:	7dfb      	ldrb	r3, [r7, #23]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d052      	beq.n	8002b00 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8002a5a:	7dfb      	ldrb	r3, [r7, #23]
 8002a5c:	e3a9      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	69db      	ldr	r3, [r3, #28]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d032      	beq.n	8002acc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a66:	4b43      	ldr	r3, [pc, #268]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a42      	ldr	r2, [pc, #264]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002a6c:	f043 0301 	orr.w	r3, r3, #1
 8002a70:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a72:	f7fe fec1 	bl	80017f8 <HAL_GetTick>
 8002a76:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a78:	e008      	b.n	8002a8c <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a7a:	f7fe febd 	bl	80017f8 <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d901      	bls.n	8002a8c <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	e392      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a8c:	4b39      	ldr	r3, [pc, #228]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0302 	and.w	r3, r3, #2
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d0f0      	beq.n	8002a7a <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a98:	4b36      	ldr	r3, [pc, #216]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a35      	ldr	r2, [pc, #212]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002a9e:	f043 0308 	orr.w	r3, r3, #8
 8002aa2:	6013      	str	r3, [r2, #0]
 8002aa4:	4b33      	ldr	r3, [pc, #204]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab0:	4930      	ldr	r1, [pc, #192]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ab6:	4b2f      	ldr	r3, [pc, #188]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6a1b      	ldr	r3, [r3, #32]
 8002ac2:	021b      	lsls	r3, r3, #8
 8002ac4:	492b      	ldr	r1, [pc, #172]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	604b      	str	r3, [r1, #4]
 8002aca:	e01a      	b.n	8002b02 <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002acc:	4b29      	ldr	r3, [pc, #164]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a28      	ldr	r2, [pc, #160]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002ad2:	f023 0301 	bic.w	r3, r3, #1
 8002ad6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ad8:	f7fe fe8e 	bl	80017f8 <HAL_GetTick>
 8002adc:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ade:	e008      	b.n	8002af2 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ae0:	f7fe fe8a 	bl	80017f8 <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d901      	bls.n	8002af2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	e35f      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002af2:	4b20      	ldr	r3, [pc, #128]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d1f0      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x1e0>
 8002afe:	e000      	b.n	8002b02 <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b00:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0301 	and.w	r3, r3, #1
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d073      	beq.n	8002bf6 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002b0e:	6a3b      	ldr	r3, [r7, #32]
 8002b10:	2b08      	cmp	r3, #8
 8002b12:	d005      	beq.n	8002b20 <HAL_RCC_OscConfig+0x220>
 8002b14:	6a3b      	ldr	r3, [r7, #32]
 8002b16:	2b0c      	cmp	r3, #12
 8002b18:	d10e      	bne.n	8002b38 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	2b03      	cmp	r3, #3
 8002b1e:	d10b      	bne.n	8002b38 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b20:	4b14      	ldr	r3, [pc, #80]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d063      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x2f4>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d15f      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e33c      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b40:	d106      	bne.n	8002b50 <HAL_RCC_OscConfig+0x250>
 8002b42:	4b0c      	ldr	r3, [pc, #48]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a0b      	ldr	r2, [pc, #44]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002b48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b4c:	6013      	str	r3, [r2, #0]
 8002b4e:	e025      	b.n	8002b9c <HAL_RCC_OscConfig+0x29c>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b58:	d114      	bne.n	8002b84 <HAL_RCC_OscConfig+0x284>
 8002b5a:	4b06      	ldr	r3, [pc, #24]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a05      	ldr	r2, [pc, #20]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002b60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b64:	6013      	str	r3, [r2, #0]
 8002b66:	4b03      	ldr	r3, [pc, #12]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a02      	ldr	r2, [pc, #8]	; (8002b74 <HAL_RCC_OscConfig+0x274>)
 8002b6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b70:	6013      	str	r3, [r2, #0]
 8002b72:	e013      	b.n	8002b9c <HAL_RCC_OscConfig+0x29c>
 8002b74:	40021000 	.word	0x40021000
 8002b78:	08007ae8 	.word	0x08007ae8
 8002b7c:	20000000 	.word	0x20000000
 8002b80:	20000004 	.word	0x20000004
 8002b84:	4b8f      	ldr	r3, [pc, #572]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a8e      	ldr	r2, [pc, #568]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002b8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b8e:	6013      	str	r3, [r2, #0]
 8002b90:	4b8c      	ldr	r3, [pc, #560]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a8b      	ldr	r2, [pc, #556]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002b96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d013      	beq.n	8002bcc <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba4:	f7fe fe28 	bl	80017f8 <HAL_GetTick>
 8002ba8:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002baa:	e008      	b.n	8002bbe <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bac:	f7fe fe24 	bl	80017f8 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b64      	cmp	r3, #100	; 0x64
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e2f9      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bbe:	4b81      	ldr	r3, [pc, #516]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d0f0      	beq.n	8002bac <HAL_RCC_OscConfig+0x2ac>
 8002bca:	e014      	b.n	8002bf6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bcc:	f7fe fe14 	bl	80017f8 <HAL_GetTick>
 8002bd0:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bd2:	e008      	b.n	8002be6 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bd4:	f7fe fe10 	bl	80017f8 <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	2b64      	cmp	r3, #100	; 0x64
 8002be0:	d901      	bls.n	8002be6 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e2e5      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002be6:	4b77      	ldr	r3, [pc, #476]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d1f0      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x2d4>
 8002bf2:	e000      	b.n	8002bf6 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bf4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d060      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002c02:	6a3b      	ldr	r3, [r7, #32]
 8002c04:	2b04      	cmp	r3, #4
 8002c06:	d005      	beq.n	8002c14 <HAL_RCC_OscConfig+0x314>
 8002c08:	6a3b      	ldr	r3, [r7, #32]
 8002c0a:	2b0c      	cmp	r3, #12
 8002c0c:	d119      	bne.n	8002c42 <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d116      	bne.n	8002c42 <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c14:	4b6b      	ldr	r3, [pc, #428]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d005      	beq.n	8002c2c <HAL_RCC_OscConfig+0x32c>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d101      	bne.n	8002c2c <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e2c2      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c2c:	4b65      	ldr	r3, [pc, #404]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	691b      	ldr	r3, [r3, #16]
 8002c38:	061b      	lsls	r3, r3, #24
 8002c3a:	4962      	ldr	r1, [pc, #392]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c40:	e040      	b.n	8002cc4 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d023      	beq.n	8002c92 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c4a:	4b5e      	ldr	r3, [pc, #376]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a5d      	ldr	r2, [pc, #372]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002c50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c56:	f7fe fdcf 	bl	80017f8 <HAL_GetTick>
 8002c5a:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c5c:	e008      	b.n	8002c70 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c5e:	f7fe fdcb 	bl	80017f8 <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	69bb      	ldr	r3, [r7, #24]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d901      	bls.n	8002c70 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e2a0      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c70:	4b54      	ldr	r3, [pc, #336]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0f0      	beq.n	8002c5e <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c7c:	4b51      	ldr	r3, [pc, #324]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	691b      	ldr	r3, [r3, #16]
 8002c88:	061b      	lsls	r3, r3, #24
 8002c8a:	494e      	ldr	r1, [pc, #312]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	604b      	str	r3, [r1, #4]
 8002c90:	e018      	b.n	8002cc4 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c92:	4b4c      	ldr	r3, [pc, #304]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a4b      	ldr	r2, [pc, #300]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002c98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c9e:	f7fe fdab 	bl	80017f8 <HAL_GetTick>
 8002ca2:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ca4:	e008      	b.n	8002cb8 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ca6:	f7fe fda7 	bl	80017f8 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d901      	bls.n	8002cb8 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e27c      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002cb8:	4b42      	ldr	r3, [pc, #264]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d1f0      	bne.n	8002ca6 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0308 	and.w	r3, r3, #8
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f000 8082 	beq.w	8002dd6 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	695b      	ldr	r3, [r3, #20]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d05f      	beq.n	8002d9a <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8002cda:	4b3a      	ldr	r3, [pc, #232]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002cdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ce0:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	699a      	ldr	r2, [r3, #24]
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	f003 0310 	and.w	r3, r3, #16
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d037      	beq.n	8002d60 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	f003 0302 	and.w	r3, r3, #2
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d006      	beq.n	8002d08 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d101      	bne.n	8002d08 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e254      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	f003 0301 	and.w	r3, r3, #1
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d01b      	beq.n	8002d4a <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8002d12:	4b2c      	ldr	r3, [pc, #176]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002d14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d18:	4a2a      	ldr	r2, [pc, #168]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002d1a:	f023 0301 	bic.w	r3, r3, #1
 8002d1e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d22:	f7fe fd69 	bl	80017f8 <HAL_GetTick>
 8002d26:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d28:	e008      	b.n	8002d3c <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d2a:	f7fe fd65 	bl	80017f8 <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	69bb      	ldr	r3, [r7, #24]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	2b11      	cmp	r3, #17
 8002d36:	d901      	bls.n	8002d3c <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	e23a      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d3c:	4b21      	ldr	r3, [pc, #132]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002d3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d1ef      	bne.n	8002d2a <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8002d4a:	4b1e      	ldr	r3, [pc, #120]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002d4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d50:	f023 0210 	bic.w	r2, r3, #16
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	699b      	ldr	r3, [r3, #24]
 8002d58:	491a      	ldr	r1, [pc, #104]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d60:	4b18      	ldr	r3, [pc, #96]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002d62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d66:	4a17      	ldr	r2, [pc, #92]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002d68:	f043 0301 	orr.w	r3, r3, #1
 8002d6c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d70:	f7fe fd42 	bl	80017f8 <HAL_GetTick>
 8002d74:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d76:	e008      	b.n	8002d8a <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d78:	f7fe fd3e 	bl	80017f8 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	2b11      	cmp	r3, #17
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e213      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d8a:	4b0e      	ldr	r3, [pc, #56]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002d8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d90:	f003 0302 	and.w	r3, r3, #2
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d0ef      	beq.n	8002d78 <HAL_RCC_OscConfig+0x478>
 8002d98:	e01d      	b.n	8002dd6 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d9a:	4b0a      	ldr	r3, [pc, #40]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002d9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002da0:	4a08      	ldr	r2, [pc, #32]	; (8002dc4 <HAL_RCC_OscConfig+0x4c4>)
 8002da2:	f023 0301 	bic.w	r3, r3, #1
 8002da6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002daa:	f7fe fd25 	bl	80017f8 <HAL_GetTick>
 8002dae:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002db0:	e00a      	b.n	8002dc8 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002db2:	f7fe fd21 	bl	80017f8 <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	2b11      	cmp	r3, #17
 8002dbe:	d903      	bls.n	8002dc8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e1f6      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
 8002dc4:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002dc8:	4ba9      	ldr	r3, [pc, #676]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002dca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d1ed      	bne.n	8002db2 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0304 	and.w	r3, r3, #4
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	f000 80bd 	beq.w	8002f5e <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002de4:	2300      	movs	r3, #0
 8002de6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002dea:	4ba1      	ldr	r3, [pc, #644]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002dec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d10e      	bne.n	8002e14 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002df6:	4b9e      	ldr	r3, [pc, #632]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dfa:	4a9d      	ldr	r2, [pc, #628]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002dfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e00:	6593      	str	r3, [r2, #88]	; 0x58
 8002e02:	4b9b      	ldr	r3, [pc, #620]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e0a:	60fb      	str	r3, [r7, #12]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e14:	4b97      	ldr	r3, [pc, #604]	; (8003074 <HAL_RCC_OscConfig+0x774>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d118      	bne.n	8002e52 <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e20:	4b94      	ldr	r3, [pc, #592]	; (8003074 <HAL_RCC_OscConfig+0x774>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a93      	ldr	r2, [pc, #588]	; (8003074 <HAL_RCC_OscConfig+0x774>)
 8002e26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e2a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e2c:	f7fe fce4 	bl	80017f8 <HAL_GetTick>
 8002e30:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e32:	e008      	b.n	8002e46 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e34:	f7fe fce0 	bl	80017f8 <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d901      	bls.n	8002e46 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8002e42:	2303      	movs	r3, #3
 8002e44:	e1b5      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e46:	4b8b      	ldr	r3, [pc, #556]	; (8003074 <HAL_RCC_OscConfig+0x774>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d0f0      	beq.n	8002e34 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d02c      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8002e5e:	4b84      	ldr	r3, [pc, #528]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002e60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e64:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e70:	497f      	ldr	r1, [pc, #508]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f003 0304 	and.w	r3, r3, #4
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d010      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002e84:	4b7a      	ldr	r3, [pc, #488]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e8a:	4a79      	ldr	r2, [pc, #484]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002e8c:	f043 0304 	orr.w	r3, r3, #4
 8002e90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002e94:	4b76      	ldr	r3, [pc, #472]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e9a:	4a75      	ldr	r2, [pc, #468]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002e9c:	f043 0301 	orr.w	r3, r3, #1
 8002ea0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ea4:	e018      	b.n	8002ed8 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002ea6:	4b72      	ldr	r3, [pc, #456]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eac:	4a70      	ldr	r2, [pc, #448]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002eae:	f043 0301 	orr.w	r3, r3, #1
 8002eb2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002eb6:	e00f      	b.n	8002ed8 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002eb8:	4b6d      	ldr	r3, [pc, #436]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ebe:	4a6c      	ldr	r2, [pc, #432]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002ec0:	f023 0301 	bic.w	r3, r3, #1
 8002ec4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002ec8:	4b69      	ldr	r3, [pc, #420]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ece:	4a68      	ldr	r2, [pc, #416]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002ed0:	f023 0304 	bic.w	r3, r3, #4
 8002ed4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d016      	beq.n	8002f0e <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ee0:	f7fe fc8a 	bl	80017f8 <HAL_GetTick>
 8002ee4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ee6:	e00a      	b.n	8002efe <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ee8:	f7fe fc86 	bl	80017f8 <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e159      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002efe:	4b5c      	ldr	r3, [pc, #368]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f04:	f003 0302 	and.w	r3, r3, #2
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d0ed      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x5e8>
 8002f0c:	e01d      	b.n	8002f4a <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f0e:	f7fe fc73 	bl	80017f8 <HAL_GetTick>
 8002f12:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f14:	e00a      	b.n	8002f2c <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f16:	f7fe fc6f 	bl	80017f8 <HAL_GetTick>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	1ad3      	subs	r3, r2, r3
 8002f20:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d901      	bls.n	8002f2c <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	e142      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f2c:	4b50      	ldr	r3, [pc, #320]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f32:	f003 0302 	and.w	r3, r3, #2
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1ed      	bne.n	8002f16 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8002f3a:	4b4d      	ldr	r3, [pc, #308]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f40:	4a4b      	ldr	r2, [pc, #300]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002f42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d105      	bne.n	8002f5e <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f52:	4b47      	ldr	r3, [pc, #284]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f56:	4a46      	ldr	r2, [pc, #280]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002f58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f5c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0320 	and.w	r3, r3, #32
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d03c      	beq.n	8002fe4 <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d01c      	beq.n	8002fac <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002f72:	4b3f      	ldr	r3, [pc, #252]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002f74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002f78:	4a3d      	ldr	r2, [pc, #244]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002f7a:	f043 0301 	orr.w	r3, r3, #1
 8002f7e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f82:	f7fe fc39 	bl	80017f8 <HAL_GetTick>
 8002f86:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002f88:	e008      	b.n	8002f9c <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f8a:	f7fe fc35 	bl	80017f8 <HAL_GetTick>
 8002f8e:	4602      	mov	r2, r0
 8002f90:	69bb      	ldr	r3, [r7, #24]
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d901      	bls.n	8002f9c <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	e10a      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002f9c:	4b34      	ldr	r3, [pc, #208]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002f9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d0ef      	beq.n	8002f8a <HAL_RCC_OscConfig+0x68a>
 8002faa:	e01b      	b.n	8002fe4 <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002fac:	4b30      	ldr	r3, [pc, #192]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002fae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002fb2:	4a2f      	ldr	r2, [pc, #188]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002fb4:	f023 0301 	bic.w	r3, r3, #1
 8002fb8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fbc:	f7fe fc1c 	bl	80017f8 <HAL_GetTick>
 8002fc0:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002fc2:	e008      	b.n	8002fd6 <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002fc4:	f7fe fc18 	bl	80017f8 <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	69bb      	ldr	r3, [r7, #24]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d901      	bls.n	8002fd6 <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e0ed      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002fd6:	4b26      	ldr	r3, [pc, #152]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002fd8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002fdc:	f003 0302 	and.w	r3, r3, #2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1ef      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f000 80e1 	beq.w	80031b0 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	f040 80b5 	bne.w	8003162 <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002ff8:	4b1d      	ldr	r3, [pc, #116]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	f003 0203 	and.w	r2, r3, #3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003008:	429a      	cmp	r2, r3
 800300a:	d124      	bne.n	8003056 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003016:	3b01      	subs	r3, #1
 8003018:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800301a:	429a      	cmp	r2, r3
 800301c:	d11b      	bne.n	8003056 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003028:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800302a:	429a      	cmp	r2, r3
 800302c:	d113      	bne.n	8003056 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003038:	085b      	lsrs	r3, r3, #1
 800303a:	3b01      	subs	r3, #1
 800303c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800303e:	429a      	cmp	r2, r3
 8003040:	d109      	bne.n	8003056 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304c:	085b      	lsrs	r3, r3, #1
 800304e:	3b01      	subs	r3, #1
 8003050:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003052:	429a      	cmp	r2, r3
 8003054:	d05f      	beq.n	8003116 <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003056:	6a3b      	ldr	r3, [r7, #32]
 8003058:	2b0c      	cmp	r3, #12
 800305a:	d05a      	beq.n	8003112 <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800305c:	4b04      	ldr	r3, [pc, #16]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a03      	ldr	r2, [pc, #12]	; (8003070 <HAL_RCC_OscConfig+0x770>)
 8003062:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003066:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003068:	f7fe fbc6 	bl	80017f8 <HAL_GetTick>
 800306c:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800306e:	e00c      	b.n	800308a <HAL_RCC_OscConfig+0x78a>
 8003070:	40021000 	.word	0x40021000
 8003074:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003078:	f7fe fbbe 	bl	80017f8 <HAL_GetTick>
 800307c:	4602      	mov	r2, r0
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	2b02      	cmp	r3, #2
 8003084:	d901      	bls.n	800308a <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 8003086:	2303      	movs	r3, #3
 8003088:	e093      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800308a:	4b4c      	ldr	r3, [pc, #304]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1f0      	bne.n	8003078 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003096:	4b49      	ldr	r3, [pc, #292]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 8003098:	68da      	ldr	r2, [r3, #12]
 800309a:	4b49      	ldr	r3, [pc, #292]	; (80031c0 <HAL_RCC_OscConfig+0x8c0>)
 800309c:	4013      	ands	r3, r2
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80030a6:	3a01      	subs	r2, #1
 80030a8:	0112      	lsls	r2, r2, #4
 80030aa:	4311      	orrs	r1, r2
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030b0:	0212      	lsls	r2, r2, #8
 80030b2:	4311      	orrs	r1, r2
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80030b8:	0852      	lsrs	r2, r2, #1
 80030ba:	3a01      	subs	r2, #1
 80030bc:	0552      	lsls	r2, r2, #21
 80030be:	4311      	orrs	r1, r2
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80030c4:	0852      	lsrs	r2, r2, #1
 80030c6:	3a01      	subs	r2, #1
 80030c8:	0652      	lsls	r2, r2, #25
 80030ca:	430a      	orrs	r2, r1
 80030cc:	493b      	ldr	r1, [pc, #236]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 80030ce:	4313      	orrs	r3, r2
 80030d0:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80030d2:	4b3a      	ldr	r3, [pc, #232]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a39      	ldr	r2, [pc, #228]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 80030d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030dc:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80030de:	4b37      	ldr	r3, [pc, #220]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	4a36      	ldr	r2, [pc, #216]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 80030e4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030e8:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80030ea:	f7fe fb85 	bl	80017f8 <HAL_GetTick>
 80030ee:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030f0:	e008      	b.n	8003104 <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030f2:	f7fe fb81 	bl	80017f8 <HAL_GetTick>
 80030f6:	4602      	mov	r2, r0
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d901      	bls.n	8003104 <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	e056      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003104:	4b2d      	ldr	r3, [pc, #180]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d0f0      	beq.n	80030f2 <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003110:	e04e      	b.n	80031b0 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e04d      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003116:	4b29      	ldr	r3, [pc, #164]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d146      	bne.n	80031b0 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003122:	4b26      	ldr	r3, [pc, #152]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a25      	ldr	r2, [pc, #148]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 8003128:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800312c:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800312e:	4b23      	ldr	r3, [pc, #140]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 8003130:	68db      	ldr	r3, [r3, #12]
 8003132:	4a22      	ldr	r2, [pc, #136]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 8003134:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003138:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800313a:	f7fe fb5d 	bl	80017f8 <HAL_GetTick>
 800313e:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003140:	e008      	b.n	8003154 <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003142:	f7fe fb59 	bl	80017f8 <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d901      	bls.n	8003154 <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	e02e      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003154:	4b19      	ldr	r3, [pc, #100]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d0f0      	beq.n	8003142 <HAL_RCC_OscConfig+0x842>
 8003160:	e026      	b.n	80031b0 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003162:	6a3b      	ldr	r3, [r7, #32]
 8003164:	2b0c      	cmp	r3, #12
 8003166:	d021      	beq.n	80031ac <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003168:	4b14      	ldr	r3, [pc, #80]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a13      	ldr	r2, [pc, #76]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 800316e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003172:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003174:	f7fe fb40 	bl	80017f8 <HAL_GetTick>
 8003178:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800317a:	e008      	b.n	800318e <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800317c:	f7fe fb3c 	bl	80017f8 <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	2b02      	cmp	r3, #2
 8003188:	d901      	bls.n	800318e <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e011      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800318e:	4b0b      	ldr	r3, [pc, #44]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1f0      	bne.n	800317c <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 800319a:	4b08      	ldr	r3, [pc, #32]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 800319c:	68db      	ldr	r3, [r3, #12]
 800319e:	4a07      	ldr	r2, [pc, #28]	; (80031bc <HAL_RCC_OscConfig+0x8bc>)
 80031a0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80031a4:	f023 0303 	bic.w	r3, r3, #3
 80031a8:	60d3      	str	r3, [r2, #12]
 80031aa:	e001      	b.n	80031b0 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e000      	b.n	80031b2 <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3728      	adds	r7, #40	; 0x28
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	40021000 	.word	0x40021000
 80031c0:	f99f808c 	.word	0xf99f808c

080031c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d101      	bne.n	80031d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e0e7      	b.n	80033a8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031d8:	4b75      	ldr	r3, [pc, #468]	; (80033b0 <HAL_RCC_ClockConfig+0x1ec>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 0307 	and.w	r3, r3, #7
 80031e0:	683a      	ldr	r2, [r7, #0]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d910      	bls.n	8003208 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031e6:	4b72      	ldr	r3, [pc, #456]	; (80033b0 <HAL_RCC_ClockConfig+0x1ec>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f023 0207 	bic.w	r2, r3, #7
 80031ee:	4970      	ldr	r1, [pc, #448]	; (80033b0 <HAL_RCC_ClockConfig+0x1ec>)
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031f6:	4b6e      	ldr	r3, [pc, #440]	; (80033b0 <HAL_RCC_ClockConfig+0x1ec>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0307 	and.w	r3, r3, #7
 80031fe:	683a      	ldr	r2, [r7, #0]
 8003200:	429a      	cmp	r2, r3
 8003202:	d001      	beq.n	8003208 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e0cf      	b.n	80033a8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 0302 	and.w	r3, r3, #2
 8003210:	2b00      	cmp	r3, #0
 8003212:	d010      	beq.n	8003236 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	689a      	ldr	r2, [r3, #8]
 8003218:	4b66      	ldr	r3, [pc, #408]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003220:	429a      	cmp	r2, r3
 8003222:	d908      	bls.n	8003236 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003224:	4b63      	ldr	r3, [pc, #396]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	4960      	ldr	r1, [pc, #384]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003232:	4313      	orrs	r3, r2
 8003234:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	2b00      	cmp	r3, #0
 8003240:	d04c      	beq.n	80032dc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	2b03      	cmp	r3, #3
 8003248:	d107      	bne.n	800325a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800324a:	4b5a      	ldr	r3, [pc, #360]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d121      	bne.n	800329a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e0a6      	b.n	80033a8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	2b02      	cmp	r3, #2
 8003260:	d107      	bne.n	8003272 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003262:	4b54      	ldr	r3, [pc, #336]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d115      	bne.n	800329a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e09a      	b.n	80033a8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d107      	bne.n	800328a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800327a:	4b4e      	ldr	r3, [pc, #312]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0302 	and.w	r3, r3, #2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d109      	bne.n	800329a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e08e      	b.n	80033a8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800328a:	4b4a      	ldr	r3, [pc, #296]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003292:	2b00      	cmp	r3, #0
 8003294:	d101      	bne.n	800329a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e086      	b.n	80033a8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800329a:	4b46      	ldr	r3, [pc, #280]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f023 0203 	bic.w	r2, r3, #3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	4943      	ldr	r1, [pc, #268]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032ac:	f7fe faa4 	bl	80017f8 <HAL_GetTick>
 80032b0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032b2:	e00a      	b.n	80032ca <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032b4:	f7fe faa0 	bl	80017f8 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	f241 3288 	movw	r2, #5000	; 0x1388
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e06e      	b.n	80033a8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032ca:	4b3a      	ldr	r3, [pc, #232]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f003 020c 	and.w	r2, r3, #12
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	429a      	cmp	r2, r3
 80032da:	d1eb      	bne.n	80032b4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0302 	and.w	r3, r3, #2
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d010      	beq.n	800330a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	689a      	ldr	r2, [r3, #8]
 80032ec:	4b31      	ldr	r3, [pc, #196]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d208      	bcs.n	800330a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032f8:	4b2e      	ldr	r3, [pc, #184]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	492b      	ldr	r1, [pc, #172]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003306:	4313      	orrs	r3, r2
 8003308:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800330a:	4b29      	ldr	r3, [pc, #164]	; (80033b0 <HAL_RCC_ClockConfig+0x1ec>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0307 	and.w	r3, r3, #7
 8003312:	683a      	ldr	r2, [r7, #0]
 8003314:	429a      	cmp	r2, r3
 8003316:	d210      	bcs.n	800333a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003318:	4b25      	ldr	r3, [pc, #148]	; (80033b0 <HAL_RCC_ClockConfig+0x1ec>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f023 0207 	bic.w	r2, r3, #7
 8003320:	4923      	ldr	r1, [pc, #140]	; (80033b0 <HAL_RCC_ClockConfig+0x1ec>)
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	4313      	orrs	r3, r2
 8003326:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003328:	4b21      	ldr	r3, [pc, #132]	; (80033b0 <HAL_RCC_ClockConfig+0x1ec>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 0307 	and.w	r3, r3, #7
 8003330:	683a      	ldr	r2, [r7, #0]
 8003332:	429a      	cmp	r2, r3
 8003334:	d001      	beq.n	800333a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e036      	b.n	80033a8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0304 	and.w	r3, r3, #4
 8003342:	2b00      	cmp	r3, #0
 8003344:	d008      	beq.n	8003358 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003346:	4b1b      	ldr	r3, [pc, #108]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	4918      	ldr	r1, [pc, #96]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003354:	4313      	orrs	r3, r2
 8003356:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0308 	and.w	r3, r3, #8
 8003360:	2b00      	cmp	r3, #0
 8003362:	d009      	beq.n	8003378 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003364:	4b13      	ldr	r3, [pc, #76]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	00db      	lsls	r3, r3, #3
 8003372:	4910      	ldr	r1, [pc, #64]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003374:	4313      	orrs	r3, r2
 8003376:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003378:	f000 f824 	bl	80033c4 <HAL_RCC_GetSysClockFreq>
 800337c:	4602      	mov	r2, r0
 800337e:	4b0d      	ldr	r3, [pc, #52]	; (80033b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	091b      	lsrs	r3, r3, #4
 8003384:	f003 030f 	and.w	r3, r3, #15
 8003388:	490b      	ldr	r1, [pc, #44]	; (80033b8 <HAL_RCC_ClockConfig+0x1f4>)
 800338a:	5ccb      	ldrb	r3, [r1, r3]
 800338c:	f003 031f 	and.w	r3, r3, #31
 8003390:	fa22 f303 	lsr.w	r3, r2, r3
 8003394:	4a09      	ldr	r2, [pc, #36]	; (80033bc <HAL_RCC_ClockConfig+0x1f8>)
 8003396:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003398:	4b09      	ldr	r3, [pc, #36]	; (80033c0 <HAL_RCC_ClockConfig+0x1fc>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4618      	mov	r0, r3
 800339e:	f7fe f9db 	bl	8001758 <HAL_InitTick>
 80033a2:	4603      	mov	r3, r0
 80033a4:	72fb      	strb	r3, [r7, #11]

  return status;
 80033a6:	7afb      	ldrb	r3, [r7, #11]
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3710      	adds	r7, #16
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	40022000 	.word	0x40022000
 80033b4:	40021000 	.word	0x40021000
 80033b8:	08007ae8 	.word	0x08007ae8
 80033bc:	20000000 	.word	0x20000000
 80033c0:	20000004 	.word	0x20000004

080033c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b089      	sub	sp, #36	; 0x24
 80033c8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80033ca:	2300      	movs	r3, #0
 80033cc:	61fb      	str	r3, [r7, #28]
 80033ce:	2300      	movs	r3, #0
 80033d0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033d2:	4b3e      	ldr	r3, [pc, #248]	; (80034cc <HAL_RCC_GetSysClockFreq+0x108>)
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	f003 030c 	and.w	r3, r3, #12
 80033da:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033dc:	4b3b      	ldr	r3, [pc, #236]	; (80034cc <HAL_RCC_GetSysClockFreq+0x108>)
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	f003 0303 	and.w	r3, r3, #3
 80033e4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d005      	beq.n	80033f8 <HAL_RCC_GetSysClockFreq+0x34>
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	2b0c      	cmp	r3, #12
 80033f0:	d121      	bne.n	8003436 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d11e      	bne.n	8003436 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80033f8:	4b34      	ldr	r3, [pc, #208]	; (80034cc <HAL_RCC_GetSysClockFreq+0x108>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 0308 	and.w	r3, r3, #8
 8003400:	2b00      	cmp	r3, #0
 8003402:	d107      	bne.n	8003414 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003404:	4b31      	ldr	r3, [pc, #196]	; (80034cc <HAL_RCC_GetSysClockFreq+0x108>)
 8003406:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800340a:	0a1b      	lsrs	r3, r3, #8
 800340c:	f003 030f 	and.w	r3, r3, #15
 8003410:	61fb      	str	r3, [r7, #28]
 8003412:	e005      	b.n	8003420 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003414:	4b2d      	ldr	r3, [pc, #180]	; (80034cc <HAL_RCC_GetSysClockFreq+0x108>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	091b      	lsrs	r3, r3, #4
 800341a:	f003 030f 	and.w	r3, r3, #15
 800341e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003420:	4a2b      	ldr	r2, [pc, #172]	; (80034d0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003428:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d10d      	bne.n	800344c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003434:	e00a      	b.n	800344c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	2b04      	cmp	r3, #4
 800343a:	d102      	bne.n	8003442 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800343c:	4b25      	ldr	r3, [pc, #148]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x110>)
 800343e:	61bb      	str	r3, [r7, #24]
 8003440:	e004      	b.n	800344c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	2b08      	cmp	r3, #8
 8003446:	d101      	bne.n	800344c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003448:	4b23      	ldr	r3, [pc, #140]	; (80034d8 <HAL_RCC_GetSysClockFreq+0x114>)
 800344a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	2b0c      	cmp	r3, #12
 8003450:	d134      	bne.n	80034bc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003452:	4b1e      	ldr	r3, [pc, #120]	; (80034cc <HAL_RCC_GetSysClockFreq+0x108>)
 8003454:	68db      	ldr	r3, [r3, #12]
 8003456:	f003 0303 	and.w	r3, r3, #3
 800345a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	2b02      	cmp	r3, #2
 8003460:	d003      	beq.n	800346a <HAL_RCC_GetSysClockFreq+0xa6>
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	2b03      	cmp	r3, #3
 8003466:	d003      	beq.n	8003470 <HAL_RCC_GetSysClockFreq+0xac>
 8003468:	e005      	b.n	8003476 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800346a:	4b1a      	ldr	r3, [pc, #104]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x110>)
 800346c:	617b      	str	r3, [r7, #20]
      break;
 800346e:	e005      	b.n	800347c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003470:	4b19      	ldr	r3, [pc, #100]	; (80034d8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003472:	617b      	str	r3, [r7, #20]
      break;
 8003474:	e002      	b.n	800347c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	617b      	str	r3, [r7, #20]
      break;
 800347a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800347c:	4b13      	ldr	r3, [pc, #76]	; (80034cc <HAL_RCC_GetSysClockFreq+0x108>)
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	091b      	lsrs	r3, r3, #4
 8003482:	f003 0307 	and.w	r3, r3, #7
 8003486:	3301      	adds	r3, #1
 8003488:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800348a:	4b10      	ldr	r3, [pc, #64]	; (80034cc <HAL_RCC_GetSysClockFreq+0x108>)
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	0a1b      	lsrs	r3, r3, #8
 8003490:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003494:	697a      	ldr	r2, [r7, #20]
 8003496:	fb03 f202 	mul.w	r2, r3, r2
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	fbb2 f3f3 	udiv	r3, r2, r3
 80034a0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80034a2:	4b0a      	ldr	r3, [pc, #40]	; (80034cc <HAL_RCC_GetSysClockFreq+0x108>)
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	0e5b      	lsrs	r3, r3, #25
 80034a8:	f003 0303 	and.w	r3, r3, #3
 80034ac:	3301      	adds	r3, #1
 80034ae:	005b      	lsls	r3, r3, #1
 80034b0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ba:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80034bc:	69bb      	ldr	r3, [r7, #24]
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3724      	adds	r7, #36	; 0x24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	40021000 	.word	0x40021000
 80034d0:	08007b00 	.word	0x08007b00
 80034d4:	00f42400 	.word	0x00f42400
 80034d8:	007a1200 	.word	0x007a1200

080034dc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034e0:	4b03      	ldr	r3, [pc, #12]	; (80034f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80034e2:	681b      	ldr	r3, [r3, #0]
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	20000000 	.word	0x20000000

080034f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80034f8:	f7ff fff0 	bl	80034dc <HAL_RCC_GetHCLKFreq>
 80034fc:	4602      	mov	r2, r0
 80034fe:	4b06      	ldr	r3, [pc, #24]	; (8003518 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	0a1b      	lsrs	r3, r3, #8
 8003504:	f003 0307 	and.w	r3, r3, #7
 8003508:	4904      	ldr	r1, [pc, #16]	; (800351c <HAL_RCC_GetPCLK1Freq+0x28>)
 800350a:	5ccb      	ldrb	r3, [r1, r3]
 800350c:	f003 031f 	and.w	r3, r3, #31
 8003510:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003514:	4618      	mov	r0, r3
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40021000 	.word	0x40021000
 800351c:	08007af8 	.word	0x08007af8

08003520 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003524:	f7ff ffda 	bl	80034dc <HAL_RCC_GetHCLKFreq>
 8003528:	4602      	mov	r2, r0
 800352a:	4b06      	ldr	r3, [pc, #24]	; (8003544 <HAL_RCC_GetPCLK2Freq+0x24>)
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	0adb      	lsrs	r3, r3, #11
 8003530:	f003 0307 	and.w	r3, r3, #7
 8003534:	4904      	ldr	r1, [pc, #16]	; (8003548 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003536:	5ccb      	ldrb	r3, [r1, r3]
 8003538:	f003 031f 	and.w	r3, r3, #31
 800353c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003540:	4618      	mov	r0, r3
 8003542:	bd80      	pop	{r7, pc}
 8003544:	40021000 	.word	0x40021000
 8003548:	08007af8 	.word	0x08007af8

0800354c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b086      	sub	sp, #24
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003554:	2300      	movs	r3, #0
 8003556:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003558:	4b2a      	ldr	r3, [pc, #168]	; (8003604 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800355a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800355c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003560:	2b00      	cmp	r3, #0
 8003562:	d003      	beq.n	800356c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003564:	f7ff f968 	bl	8002838 <HAL_PWREx_GetVoltageRange>
 8003568:	6178      	str	r0, [r7, #20]
 800356a:	e014      	b.n	8003596 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800356c:	4b25      	ldr	r3, [pc, #148]	; (8003604 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800356e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003570:	4a24      	ldr	r2, [pc, #144]	; (8003604 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003572:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003576:	6593      	str	r3, [r2, #88]	; 0x58
 8003578:	4b22      	ldr	r3, [pc, #136]	; (8003604 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800357a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800357c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003580:	60fb      	str	r3, [r7, #12]
 8003582:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003584:	f7ff f958 	bl	8002838 <HAL_PWREx_GetVoltageRange>
 8003588:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800358a:	4b1e      	ldr	r3, [pc, #120]	; (8003604 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800358c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800358e:	4a1d      	ldr	r2, [pc, #116]	; (8003604 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003590:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003594:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800359c:	d10b      	bne.n	80035b6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2b80      	cmp	r3, #128	; 0x80
 80035a2:	d919      	bls.n	80035d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2ba0      	cmp	r3, #160	; 0xa0
 80035a8:	d902      	bls.n	80035b0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80035aa:	2302      	movs	r3, #2
 80035ac:	613b      	str	r3, [r7, #16]
 80035ae:	e013      	b.n	80035d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80035b0:	2301      	movs	r3, #1
 80035b2:	613b      	str	r3, [r7, #16]
 80035b4:	e010      	b.n	80035d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2b80      	cmp	r3, #128	; 0x80
 80035ba:	d902      	bls.n	80035c2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80035bc:	2303      	movs	r3, #3
 80035be:	613b      	str	r3, [r7, #16]
 80035c0:	e00a      	b.n	80035d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2b80      	cmp	r3, #128	; 0x80
 80035c6:	d102      	bne.n	80035ce <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80035c8:	2302      	movs	r3, #2
 80035ca:	613b      	str	r3, [r7, #16]
 80035cc:	e004      	b.n	80035d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2b70      	cmp	r3, #112	; 0x70
 80035d2:	d101      	bne.n	80035d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80035d4:	2301      	movs	r3, #1
 80035d6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80035d8:	4b0b      	ldr	r3, [pc, #44]	; (8003608 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f023 0207 	bic.w	r2, r3, #7
 80035e0:	4909      	ldr	r1, [pc, #36]	; (8003608 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80035e8:	4b07      	ldr	r3, [pc, #28]	; (8003608 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0307 	and.w	r3, r3, #7
 80035f0:	693a      	ldr	r2, [r7, #16]
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d001      	beq.n	80035fa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e000      	b.n	80035fc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80035fa:	2300      	movs	r3, #0
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3718      	adds	r7, #24
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}
 8003604:	40021000 	.word	0x40021000
 8003608:	40022000 	.word	0x40022000

0800360c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b086      	sub	sp, #24
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003614:	2300      	movs	r3, #0
 8003616:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003618:	2300      	movs	r3, #0
 800361a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003624:	2b00      	cmp	r3, #0
 8003626:	f000 809e 	beq.w	8003766 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800362a:	2300      	movs	r3, #0
 800362c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800362e:	4b46      	ldr	r3, [pc, #280]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d101      	bne.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x32>
 800363a:	2301      	movs	r3, #1
 800363c:	e000      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x34>
 800363e:	2300      	movs	r3, #0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d00d      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003644:	4b40      	ldr	r3, [pc, #256]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003646:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003648:	4a3f      	ldr	r2, [pc, #252]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800364a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800364e:	6593      	str	r3, [r2, #88]	; 0x58
 8003650:	4b3d      	ldr	r3, [pc, #244]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003652:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003654:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003658:	60bb      	str	r3, [r7, #8]
 800365a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800365c:	2301      	movs	r3, #1
 800365e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003660:	4b3a      	ldr	r3, [pc, #232]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a39      	ldr	r2, [pc, #228]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003666:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800366a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800366c:	f7fe f8c4 	bl	80017f8 <HAL_GetTick>
 8003670:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003672:	e009      	b.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003674:	f7fe f8c0 	bl	80017f8 <HAL_GetTick>
 8003678:	4602      	mov	r2, r0
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	2b02      	cmp	r3, #2
 8003680:	d902      	bls.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8003682:	2303      	movs	r3, #3
 8003684:	74fb      	strb	r3, [r7, #19]
        break;
 8003686:	e005      	b.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003688:	4b30      	ldr	r3, [pc, #192]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003690:	2b00      	cmp	r3, #0
 8003692:	d0ef      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8003694:	7cfb      	ldrb	r3, [r7, #19]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d15a      	bne.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800369a:	4b2b      	ldr	r3, [pc, #172]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800369c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036a4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d01e      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0xde>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b0:	697a      	ldr	r2, [r7, #20]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d019      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036b6:	4b24      	ldr	r3, [pc, #144]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80036b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036c0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036c2:	4b21      	ldr	r3, [pc, #132]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80036c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036c8:	4a1f      	ldr	r2, [pc, #124]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80036ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036d2:	4b1d      	ldr	r3, [pc, #116]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80036d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036d8:	4a1b      	ldr	r2, [pc, #108]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80036da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80036e2:	4a19      	ldr	r2, [pc, #100]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f003 0301 	and.w	r3, r3, #1
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d016      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036f4:	f7fe f880 	bl	80017f8 <HAL_GetTick>
 80036f8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036fa:	e00b      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036fc:	f7fe f87c 	bl	80017f8 <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	f241 3288 	movw	r2, #5000	; 0x1388
 800370a:	4293      	cmp	r3, r2
 800370c:	d902      	bls.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	74fb      	strb	r3, [r7, #19]
            break;
 8003712:	e006      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003714:	4b0c      	ldr	r3, [pc, #48]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d0ec      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8003722:	7cfb      	ldrb	r3, [r7, #19]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d10b      	bne.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003728:	4b07      	ldr	r3, [pc, #28]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800372a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800372e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003736:	4904      	ldr	r1, [pc, #16]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003738:	4313      	orrs	r3, r2
 800373a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800373e:	e009      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003740:	7cfb      	ldrb	r3, [r7, #19]
 8003742:	74bb      	strb	r3, [r7, #18]
 8003744:	e006      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8003746:	bf00      	nop
 8003748:	40021000 	.word	0x40021000
 800374c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003750:	7cfb      	ldrb	r3, [r7, #19]
 8003752:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003754:	7c7b      	ldrb	r3, [r7, #17]
 8003756:	2b01      	cmp	r3, #1
 8003758:	d105      	bne.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800375a:	4b6e      	ldr	r3, [pc, #440]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800375c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800375e:	4a6d      	ldr	r2, [pc, #436]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003760:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003764:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00a      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003772:	4b68      	ldr	r3, [pc, #416]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003774:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003778:	f023 0203 	bic.w	r2, r3, #3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	4964      	ldr	r1, [pc, #400]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003782:	4313      	orrs	r3, r2
 8003784:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0302 	and.w	r3, r3, #2
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00a      	beq.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003794:	4b5f      	ldr	r3, [pc, #380]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003796:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800379a:	f023 020c 	bic.w	r2, r3, #12
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	495c      	ldr	r1, [pc, #368]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0304 	and.w	r3, r3, #4
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d00a      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037b6:	4b57      	ldr	r3, [pc, #348]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80037b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037bc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	4953      	ldr	r1, [pc, #332]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0320 	and.w	r3, r3, #32
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00a      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80037d8:	4b4e      	ldr	r3, [pc, #312]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80037da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037de:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	691b      	ldr	r3, [r3, #16]
 80037e6:	494b      	ldr	r1, [pc, #300]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80037e8:	4313      	orrs	r3, r2
 80037ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00a      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80037fa:	4b46      	ldr	r3, [pc, #280]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80037fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003800:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6a1b      	ldr	r3, [r3, #32]
 8003808:	4942      	ldr	r1, [pc, #264]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800380a:	4313      	orrs	r3, r2
 800380c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003818:	2b00      	cmp	r3, #0
 800381a:	d00a      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800381c:	4b3d      	ldr	r3, [pc, #244]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800381e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003822:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382a:	493a      	ldr	r1, [pc, #232]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800382c:	4313      	orrs	r3, r2
 800382e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800383a:	2b00      	cmp	r3, #0
 800383c:	d00a      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800383e:	4b35      	ldr	r3, [pc, #212]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003840:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003844:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	695b      	ldr	r3, [r3, #20]
 800384c:	4931      	ldr	r1, [pc, #196]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800384e:	4313      	orrs	r3, r2
 8003850:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800385c:	2b00      	cmp	r3, #0
 800385e:	d00a      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003860:	4b2c      	ldr	r3, [pc, #176]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003862:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003866:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	699b      	ldr	r3, [r3, #24]
 800386e:	4929      	ldr	r1, [pc, #164]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003870:	4313      	orrs	r3, r2
 8003872:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00a      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003882:	4b24      	ldr	r3, [pc, #144]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003884:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003888:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	69db      	ldr	r3, [r3, #28]
 8003890:	4920      	ldr	r1, [pc, #128]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003892:	4313      	orrs	r3, r2
 8003894:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d015      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038a4:	4b1b      	ldr	r3, [pc, #108]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80038a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038aa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b2:	4918      	ldr	r1, [pc, #96]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80038c2:	d105      	bne.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038c4:	4b13      	ldr	r3, [pc, #76]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	4a12      	ldr	r2, [pc, #72]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80038ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80038ce:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d015      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80038dc:	4b0d      	ldr	r3, [pc, #52]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80038de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038e2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ea:	490a      	ldr	r1, [pc, #40]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80038ec:	4313      	orrs	r3, r2
 80038ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80038fa:	d105      	bne.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038fc:	4b05      	ldr	r3, [pc, #20]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	4a04      	ldr	r2, [pc, #16]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003902:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003906:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003908:	7cbb      	ldrb	r3, [r7, #18]
}
 800390a:	4618      	mov	r0, r3
 800390c:	3718      	adds	r7, #24
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	40021000 	.word	0x40021000

08003918 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800391c:	4b05      	ldr	r3, [pc, #20]	; (8003934 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a04      	ldr	r2, [pc, #16]	; (8003934 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003922:	f043 0304 	orr.w	r3, r3, #4
 8003926:	6013      	str	r3, [r2, #0]
}
 8003928:	bf00      	nop
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	40021000 	.word	0x40021000

08003938 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b08a      	sub	sp, #40	; 0x28
 800393c:	af02      	add	r7, sp, #8
 800393e:	60f8      	str	r0, [r7, #12]
 8003940:	60b9      	str	r1, [r7, #8]
 8003942:	603b      	str	r3, [r7, #0]
 8003944:	4613      	mov	r3, r2
 8003946:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800394c:	2b20      	cmp	r3, #32
 800394e:	d178      	bne.n	8003a42 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d002      	beq.n	800395c <HAL_UART_Transmit+0x24>
 8003956:	88fb      	ldrh	r3, [r7, #6]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d101      	bne.n	8003960 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e071      	b.n	8003a44 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2221      	movs	r2, #33	; 0x21
 800396c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800396e:	f7fd ff43 	bl	80017f8 <HAL_GetTick>
 8003972:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	88fa      	ldrh	r2, [r7, #6]
 8003978:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	88fa      	ldrh	r2, [r7, #6]
 8003980:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800398c:	d108      	bne.n	80039a0 <HAL_UART_Transmit+0x68>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	691b      	ldr	r3, [r3, #16]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d104      	bne.n	80039a0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003996:	2300      	movs	r3, #0
 8003998:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	61bb      	str	r3, [r7, #24]
 800399e:	e003      	b.n	80039a8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039a4:	2300      	movs	r3, #0
 80039a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80039a8:	e030      	b.n	8003a0c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	9300      	str	r3, [sp, #0]
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	2200      	movs	r2, #0
 80039b2:	2180      	movs	r1, #128	; 0x80
 80039b4:	68f8      	ldr	r0, [r7, #12]
 80039b6:	f000 ff43 	bl	8004840 <UART_WaitOnFlagUntilTimeout>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d004      	beq.n	80039ca <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2220      	movs	r2, #32
 80039c4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e03c      	b.n	8003a44 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d10b      	bne.n	80039e8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039d0:	69bb      	ldr	r3, [r7, #24]
 80039d2:	881a      	ldrh	r2, [r3, #0]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039dc:	b292      	uxth	r2, r2
 80039de:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	3302      	adds	r3, #2
 80039e4:	61bb      	str	r3, [r7, #24]
 80039e6:	e008      	b.n	80039fa <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	781a      	ldrb	r2, [r3, #0]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	b292      	uxth	r2, r2
 80039f2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	3301      	adds	r3, #1
 80039f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003a00:	b29b      	uxth	r3, r3
 8003a02:	3b01      	subs	r3, #1
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003a12:	b29b      	uxth	r3, r3
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d1c8      	bne.n	80039aa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	9300      	str	r3, [sp, #0]
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	2140      	movs	r1, #64	; 0x40
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f000 ff0c 	bl	8004840 <UART_WaitOnFlagUntilTimeout>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d004      	beq.n	8003a38 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2220      	movs	r2, #32
 8003a32:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e005      	b.n	8003a44 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2220      	movs	r2, #32
 8003a3c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	e000      	b.n	8003a44 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8003a42:	2302      	movs	r3, #2
  }
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3720      	adds	r7, #32
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b08a      	sub	sp, #40	; 0x28
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	4613      	mov	r3, r2
 8003a58:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a60:	2b20      	cmp	r3, #32
 8003a62:	d137      	bne.n	8003ad4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d002      	beq.n	8003a70 <HAL_UART_Receive_IT+0x24>
 8003a6a:	88fb      	ldrh	r3, [r7, #6]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d101      	bne.n	8003a74 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e030      	b.n	8003ad6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2200      	movs	r2, #0
 8003a78:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a18      	ldr	r2, [pc, #96]	; (8003ae0 <HAL_UART_Receive_IT+0x94>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d01f      	beq.n	8003ac4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d018      	beq.n	8003ac4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	e853 3f00 	ldrex	r3, [r3]
 8003a9e:	613b      	str	r3, [r7, #16]
   return(result);
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003aa6:	627b      	str	r3, [r7, #36]	; 0x24
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	461a      	mov	r2, r3
 8003aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab0:	623b      	str	r3, [r7, #32]
 8003ab2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ab4:	69f9      	ldr	r1, [r7, #28]
 8003ab6:	6a3a      	ldr	r2, [r7, #32]
 8003ab8:	e841 2300 	strex	r3, r2, [r1]
 8003abc:	61bb      	str	r3, [r7, #24]
   return(result);
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d1e6      	bne.n	8003a92 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003ac4:	88fb      	ldrh	r3, [r7, #6]
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	68b9      	ldr	r1, [r7, #8]
 8003aca:	68f8      	ldr	r0, [r7, #12]
 8003acc:	f000 ff20 	bl	8004910 <UART_Start_Receive_IT>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	e000      	b.n	8003ad6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003ad4:	2302      	movs	r3, #2
  }
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3728      	adds	r7, #40	; 0x28
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	40008000 	.word	0x40008000

08003ae4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b0ba      	sub	sp, #232	; 0xe8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	69db      	ldr	r3, [r3, #28]
 8003af2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003b0a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003b0e:	f640 030f 	movw	r3, #2063	; 0x80f
 8003b12:	4013      	ands	r3, r2
 8003b14:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003b18:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d115      	bne.n	8003b4c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003b20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b24:	f003 0320 	and.w	r3, r3, #32
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d00f      	beq.n	8003b4c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003b2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b30:	f003 0320 	and.w	r3, r3, #32
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d009      	beq.n	8003b4c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	f000 82ae 	beq.w	800409e <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	4798      	blx	r3
      }
      return;
 8003b4a:	e2a8      	b.n	800409e <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003b4c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	f000 8117 	beq.w	8003d84 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003b56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d106      	bne.n	8003b70 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003b62:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003b66:	4b85      	ldr	r3, [pc, #532]	; (8003d7c <HAL_UART_IRQHandler+0x298>)
 8003b68:	4013      	ands	r3, r2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	f000 810a 	beq.w	8003d84 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003b70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b74:	f003 0301 	and.w	r3, r3, #1
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d011      	beq.n	8003ba0 <HAL_UART_IRQHandler+0xbc>
 8003b7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00b      	beq.n	8003ba0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b96:	f043 0201 	orr.w	r2, r3, #1
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003ba0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ba4:	f003 0302 	and.w	r3, r3, #2
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d011      	beq.n	8003bd0 <HAL_UART_IRQHandler+0xec>
 8003bac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003bb0:	f003 0301 	and.w	r3, r3, #1
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d00b      	beq.n	8003bd0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2202      	movs	r2, #2
 8003bbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bc6:	f043 0204 	orr.w	r2, r3, #4
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003bd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bd4:	f003 0304 	and.w	r3, r3, #4
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d011      	beq.n	8003c00 <HAL_UART_IRQHandler+0x11c>
 8003bdc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003be0:	f003 0301 	and.w	r3, r3, #1
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d00b      	beq.n	8003c00 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	2204      	movs	r2, #4
 8003bee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bf6:	f043 0202 	orr.w	r2, r3, #2
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003c00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c04:	f003 0308 	and.w	r3, r3, #8
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d017      	beq.n	8003c3c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003c0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c10:	f003 0320 	and.w	r3, r3, #32
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d105      	bne.n	8003c24 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003c18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c1c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d00b      	beq.n	8003c3c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2208      	movs	r2, #8
 8003c2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c32:	f043 0208 	orr.w	r2, r3, #8
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003c3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d012      	beq.n	8003c6e <HAL_UART_IRQHandler+0x18a>
 8003c48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c4c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00c      	beq.n	8003c6e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c5c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c64:	f043 0220 	orr.w	r2, r3, #32
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	f000 8214 	beq.w	80040a2 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003c7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c7e:	f003 0320 	and.w	r3, r3, #32
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00d      	beq.n	8003ca2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003c86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c8a:	f003 0320 	and.w	r3, r3, #32
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d007      	beq.n	8003ca2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d003      	beq.n	8003ca2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ca8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cb6:	2b40      	cmp	r3, #64	; 0x40
 8003cb8:	d005      	beq.n	8003cc6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003cba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003cbe:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d04f      	beq.n	8003d66 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f000 fee8 	bl	8004a9c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cd6:	2b40      	cmp	r3, #64	; 0x40
 8003cd8:	d141      	bne.n	8003d5e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	3308      	adds	r3, #8
 8003ce0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003ce8:	e853 3f00 	ldrex	r3, [r3]
 8003cec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003cf0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003cf4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cf8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	3308      	adds	r3, #8
 8003d02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003d06:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003d0a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003d12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003d16:	e841 2300 	strex	r3, r2, [r1]
 8003d1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003d1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d1d9      	bne.n	8003cda <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d013      	beq.n	8003d56 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d32:	4a13      	ldr	r2, [pc, #76]	; (8003d80 <HAL_UART_IRQHandler+0x29c>)
 8003d34:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f7fd fedb 	bl	8001af6 <HAL_DMA_Abort_IT>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d017      	beq.n	8003d76 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003d50:	4610      	mov	r0, r2
 8003d52:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d54:	e00f      	b.n	8003d76 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 f9b8 	bl	80040cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d5c:	e00b      	b.n	8003d76 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f000 f9b4 	bl	80040cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d64:	e007      	b.n	8003d76 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f000 f9b0 	bl	80040cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8003d74:	e195      	b.n	80040a2 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d76:	bf00      	nop
    return;
 8003d78:	e193      	b.n	80040a2 <HAL_UART_IRQHandler+0x5be>
 8003d7a:	bf00      	nop
 8003d7c:	04000120 	.word	0x04000120
 8003d80:	08004b65 	.word	0x08004b65

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	f040 814e 	bne.w	800402a <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003d8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d92:	f003 0310 	and.w	r3, r3, #16
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	f000 8147 	beq.w	800402a <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003d9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003da0:	f003 0310 	and.w	r3, r3, #16
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	f000 8140 	beq.w	800402a <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2210      	movs	r2, #16
 8003db0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dbc:	2b40      	cmp	r3, #64	; 0x40
 8003dbe:	f040 80b8 	bne.w	8003f32 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003dce:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	f000 8167 	beq.w	80040a6 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003dde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003de2:	429a      	cmp	r2, r3
 8003de4:	f080 815f 	bcs.w	80040a6 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003dee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0320 	and.w	r3, r3, #32
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	f040 8086 	bne.w	8003f10 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e10:	e853 3f00 	ldrex	r3, [r3]
 8003e14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003e18:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e20:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	461a      	mov	r2, r3
 8003e2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003e2e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003e32:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e36:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003e3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003e3e:	e841 2300 	strex	r3, r2, [r1]
 8003e42:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003e46:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d1da      	bne.n	8003e04 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	3308      	adds	r3, #8
 8003e54:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e58:	e853 3f00 	ldrex	r3, [r3]
 8003e5c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003e5e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e60:	f023 0301 	bic.w	r3, r3, #1
 8003e64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	3308      	adds	r3, #8
 8003e6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003e72:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003e76:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e78:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003e7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003e7e:	e841 2300 	strex	r3, r2, [r1]
 8003e82:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003e84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d1e1      	bne.n	8003e4e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	3308      	adds	r3, #8
 8003e90:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e94:	e853 3f00 	ldrex	r3, [r3]
 8003e98:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003e9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ea0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	3308      	adds	r3, #8
 8003eaa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003eae:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003eb0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eb2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003eb4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003eb6:	e841 2300 	strex	r3, r2, [r1]
 8003eba:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003ebc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d1e3      	bne.n	8003e8a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2220      	movs	r2, #32
 8003ec6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ed8:	e853 3f00 	ldrex	r3, [r3]
 8003edc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003ede:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ee0:	f023 0310 	bic.w	r3, r3, #16
 8003ee4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	461a      	mov	r2, r3
 8003eee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003ef2:	65bb      	str	r3, [r7, #88]	; 0x58
 8003ef4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003ef8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003efa:	e841 2300 	strex	r3, r2, [r1]
 8003efe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003f00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d1e4      	bne.n	8003ed0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f7fd fdb5 	bl	8001a7a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2202      	movs	r2, #2
 8003f14:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	4619      	mov	r1, r3
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f000 f8d8 	bl	80040e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003f30:	e0b9      	b.n	80040a6 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	f000 80ab 	beq.w	80040aa <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8003f54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	f000 80a6 	beq.w	80040aa <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f66:	e853 3f00 	ldrex	r3, [r3]
 8003f6a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003f6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f6e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003f72:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003f80:	647b      	str	r3, [r7, #68]	; 0x44
 8003f82:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f84:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003f86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003f88:	e841 2300 	strex	r3, r2, [r1]
 8003f8c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003f8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d1e4      	bne.n	8003f5e <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	3308      	adds	r3, #8
 8003f9a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f9e:	e853 3f00 	ldrex	r3, [r3]
 8003fa2:	623b      	str	r3, [r7, #32]
   return(result);
 8003fa4:	6a3b      	ldr	r3, [r7, #32]
 8003fa6:	f023 0301 	bic.w	r3, r3, #1
 8003faa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	3308      	adds	r3, #8
 8003fb4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003fb8:	633a      	str	r2, [r7, #48]	; 0x30
 8003fba:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fbc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003fbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fc0:	e841 2300 	strex	r3, r2, [r1]
 8003fc4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d1e3      	bne.n	8003f94 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2220      	movs	r2, #32
 8003fd0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	e853 3f00 	ldrex	r3, [r3]
 8003fec:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f023 0310 	bic.w	r3, r3, #16
 8003ff4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004002:	61fb      	str	r3, [r7, #28]
 8004004:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004006:	69b9      	ldr	r1, [r7, #24]
 8004008:	69fa      	ldr	r2, [r7, #28]
 800400a:	e841 2300 	strex	r3, r2, [r1]
 800400e:	617b      	str	r3, [r7, #20]
   return(result);
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d1e4      	bne.n	8003fe0 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2202      	movs	r2, #2
 800401a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800401c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004020:	4619      	mov	r1, r3
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f000 f85c 	bl	80040e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004028:	e03f      	b.n	80040aa <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800402a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800402e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d00e      	beq.n	8004054 <HAL_UART_IRQHandler+0x570>
 8004036:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800403a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d008      	beq.n	8004054 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800404a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f000 ffec 	bl	800502a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004052:	e02d      	b.n	80040b0 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004054:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004058:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800405c:	2b00      	cmp	r3, #0
 800405e:	d00e      	beq.n	800407e <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004060:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004064:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004068:	2b00      	cmp	r3, #0
 800406a:	d008      	beq.n	800407e <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004070:	2b00      	cmp	r3, #0
 8004072:	d01c      	beq.n	80040ae <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	4798      	blx	r3
    }
    return;
 800407c:	e017      	b.n	80040ae <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800407e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004082:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004086:	2b00      	cmp	r3, #0
 8004088:	d012      	beq.n	80040b0 <HAL_UART_IRQHandler+0x5cc>
 800408a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800408e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004092:	2b00      	cmp	r3, #0
 8004094:	d00c      	beq.n	80040b0 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f000 fd7a 	bl	8004b90 <UART_EndTransmit_IT>
    return;
 800409c:	e008      	b.n	80040b0 <HAL_UART_IRQHandler+0x5cc>
      return;
 800409e:	bf00      	nop
 80040a0:	e006      	b.n	80040b0 <HAL_UART_IRQHandler+0x5cc>
    return;
 80040a2:	bf00      	nop
 80040a4:	e004      	b.n	80040b0 <HAL_UART_IRQHandler+0x5cc>
      return;
 80040a6:	bf00      	nop
 80040a8:	e002      	b.n	80040b0 <HAL_UART_IRQHandler+0x5cc>
      return;
 80040aa:	bf00      	nop
 80040ac:	e000      	b.n	80040b0 <HAL_UART_IRQHandler+0x5cc>
    return;
 80040ae:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80040b0:	37e8      	adds	r7, #232	; 0xe8
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop

080040b8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80040c0:	bf00      	nop
 80040c2:	370c      	adds	r7, #12
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr

080040cc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	460b      	mov	r3, r1
 80040ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80040ec:	bf00      	nop
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040fc:	b08a      	sub	sp, #40	; 0x28
 80040fe:	af00      	add	r7, sp, #0
 8004100:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004102:	2300      	movs	r3, #0
 8004104:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	689a      	ldr	r2, [r3, #8]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	431a      	orrs	r2, r3
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	695b      	ldr	r3, [r3, #20]
 8004116:	431a      	orrs	r2, r3
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	69db      	ldr	r3, [r3, #28]
 800411c:	4313      	orrs	r3, r2
 800411e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	4b9e      	ldr	r3, [pc, #632]	; (80043a0 <UART_SetConfig+0x2a8>)
 8004128:	4013      	ands	r3, r2
 800412a:	68fa      	ldr	r2, [r7, #12]
 800412c:	6812      	ldr	r2, [r2, #0]
 800412e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004130:	430b      	orrs	r3, r1
 8004132:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	68da      	ldr	r2, [r3, #12]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	430a      	orrs	r2, r1
 8004148:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	699b      	ldr	r3, [r3, #24]
 800414e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a93      	ldr	r2, [pc, #588]	; (80043a4 <UART_SetConfig+0x2ac>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d004      	beq.n	8004164 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	6a1b      	ldr	r3, [r3, #32]
 800415e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004160:	4313      	orrs	r3, r2
 8004162:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004174:	430a      	orrs	r2, r1
 8004176:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a8a      	ldr	r2, [pc, #552]	; (80043a8 <UART_SetConfig+0x2b0>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d126      	bne.n	80041d0 <UART_SetConfig+0xd8>
 8004182:	4b8a      	ldr	r3, [pc, #552]	; (80043ac <UART_SetConfig+0x2b4>)
 8004184:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004188:	f003 0303 	and.w	r3, r3, #3
 800418c:	2b03      	cmp	r3, #3
 800418e:	d81b      	bhi.n	80041c8 <UART_SetConfig+0xd0>
 8004190:	a201      	add	r2, pc, #4	; (adr r2, 8004198 <UART_SetConfig+0xa0>)
 8004192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004196:	bf00      	nop
 8004198:	080041a9 	.word	0x080041a9
 800419c:	080041b9 	.word	0x080041b9
 80041a0:	080041b1 	.word	0x080041b1
 80041a4:	080041c1 	.word	0x080041c1
 80041a8:	2301      	movs	r3, #1
 80041aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041ae:	e0ab      	b.n	8004308 <UART_SetConfig+0x210>
 80041b0:	2302      	movs	r3, #2
 80041b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041b6:	e0a7      	b.n	8004308 <UART_SetConfig+0x210>
 80041b8:	2304      	movs	r3, #4
 80041ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041be:	e0a3      	b.n	8004308 <UART_SetConfig+0x210>
 80041c0:	2308      	movs	r3, #8
 80041c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041c6:	e09f      	b.n	8004308 <UART_SetConfig+0x210>
 80041c8:	2310      	movs	r3, #16
 80041ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041ce:	e09b      	b.n	8004308 <UART_SetConfig+0x210>
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a76      	ldr	r2, [pc, #472]	; (80043b0 <UART_SetConfig+0x2b8>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d138      	bne.n	800424c <UART_SetConfig+0x154>
 80041da:	4b74      	ldr	r3, [pc, #464]	; (80043ac <UART_SetConfig+0x2b4>)
 80041dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041e0:	f003 030c 	and.w	r3, r3, #12
 80041e4:	2b0c      	cmp	r3, #12
 80041e6:	d82d      	bhi.n	8004244 <UART_SetConfig+0x14c>
 80041e8:	a201      	add	r2, pc, #4	; (adr r2, 80041f0 <UART_SetConfig+0xf8>)
 80041ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041ee:	bf00      	nop
 80041f0:	08004225 	.word	0x08004225
 80041f4:	08004245 	.word	0x08004245
 80041f8:	08004245 	.word	0x08004245
 80041fc:	08004245 	.word	0x08004245
 8004200:	08004235 	.word	0x08004235
 8004204:	08004245 	.word	0x08004245
 8004208:	08004245 	.word	0x08004245
 800420c:	08004245 	.word	0x08004245
 8004210:	0800422d 	.word	0x0800422d
 8004214:	08004245 	.word	0x08004245
 8004218:	08004245 	.word	0x08004245
 800421c:	08004245 	.word	0x08004245
 8004220:	0800423d 	.word	0x0800423d
 8004224:	2300      	movs	r3, #0
 8004226:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800422a:	e06d      	b.n	8004308 <UART_SetConfig+0x210>
 800422c:	2302      	movs	r3, #2
 800422e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004232:	e069      	b.n	8004308 <UART_SetConfig+0x210>
 8004234:	2304      	movs	r3, #4
 8004236:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800423a:	e065      	b.n	8004308 <UART_SetConfig+0x210>
 800423c:	2308      	movs	r3, #8
 800423e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004242:	e061      	b.n	8004308 <UART_SetConfig+0x210>
 8004244:	2310      	movs	r3, #16
 8004246:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800424a:	e05d      	b.n	8004308 <UART_SetConfig+0x210>
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a58      	ldr	r2, [pc, #352]	; (80043b4 <UART_SetConfig+0x2bc>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d125      	bne.n	80042a2 <UART_SetConfig+0x1aa>
 8004256:	4b55      	ldr	r3, [pc, #340]	; (80043ac <UART_SetConfig+0x2b4>)
 8004258:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800425c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004260:	2b30      	cmp	r3, #48	; 0x30
 8004262:	d016      	beq.n	8004292 <UART_SetConfig+0x19a>
 8004264:	2b30      	cmp	r3, #48	; 0x30
 8004266:	d818      	bhi.n	800429a <UART_SetConfig+0x1a2>
 8004268:	2b20      	cmp	r3, #32
 800426a:	d00a      	beq.n	8004282 <UART_SetConfig+0x18a>
 800426c:	2b20      	cmp	r3, #32
 800426e:	d814      	bhi.n	800429a <UART_SetConfig+0x1a2>
 8004270:	2b00      	cmp	r3, #0
 8004272:	d002      	beq.n	800427a <UART_SetConfig+0x182>
 8004274:	2b10      	cmp	r3, #16
 8004276:	d008      	beq.n	800428a <UART_SetConfig+0x192>
 8004278:	e00f      	b.n	800429a <UART_SetConfig+0x1a2>
 800427a:	2300      	movs	r3, #0
 800427c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004280:	e042      	b.n	8004308 <UART_SetConfig+0x210>
 8004282:	2302      	movs	r3, #2
 8004284:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004288:	e03e      	b.n	8004308 <UART_SetConfig+0x210>
 800428a:	2304      	movs	r3, #4
 800428c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004290:	e03a      	b.n	8004308 <UART_SetConfig+0x210>
 8004292:	2308      	movs	r3, #8
 8004294:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004298:	e036      	b.n	8004308 <UART_SetConfig+0x210>
 800429a:	2310      	movs	r3, #16
 800429c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80042a0:	e032      	b.n	8004308 <UART_SetConfig+0x210>
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a3f      	ldr	r2, [pc, #252]	; (80043a4 <UART_SetConfig+0x2ac>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d12a      	bne.n	8004302 <UART_SetConfig+0x20a>
 80042ac:	4b3f      	ldr	r3, [pc, #252]	; (80043ac <UART_SetConfig+0x2b4>)
 80042ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042b2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80042b6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80042ba:	d01a      	beq.n	80042f2 <UART_SetConfig+0x1fa>
 80042bc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80042c0:	d81b      	bhi.n	80042fa <UART_SetConfig+0x202>
 80042c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042c6:	d00c      	beq.n	80042e2 <UART_SetConfig+0x1ea>
 80042c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042cc:	d815      	bhi.n	80042fa <UART_SetConfig+0x202>
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d003      	beq.n	80042da <UART_SetConfig+0x1e2>
 80042d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042d6:	d008      	beq.n	80042ea <UART_SetConfig+0x1f2>
 80042d8:	e00f      	b.n	80042fa <UART_SetConfig+0x202>
 80042da:	2300      	movs	r3, #0
 80042dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80042e0:	e012      	b.n	8004308 <UART_SetConfig+0x210>
 80042e2:	2302      	movs	r3, #2
 80042e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80042e8:	e00e      	b.n	8004308 <UART_SetConfig+0x210>
 80042ea:	2304      	movs	r3, #4
 80042ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80042f0:	e00a      	b.n	8004308 <UART_SetConfig+0x210>
 80042f2:	2308      	movs	r3, #8
 80042f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80042f8:	e006      	b.n	8004308 <UART_SetConfig+0x210>
 80042fa:	2310      	movs	r3, #16
 80042fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004300:	e002      	b.n	8004308 <UART_SetConfig+0x210>
 8004302:	2310      	movs	r3, #16
 8004304:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a25      	ldr	r2, [pc, #148]	; (80043a4 <UART_SetConfig+0x2ac>)
 800430e:	4293      	cmp	r3, r2
 8004310:	f040 808a 	bne.w	8004428 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004314:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004318:	2b08      	cmp	r3, #8
 800431a:	d824      	bhi.n	8004366 <UART_SetConfig+0x26e>
 800431c:	a201      	add	r2, pc, #4	; (adr r2, 8004324 <UART_SetConfig+0x22c>)
 800431e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004322:	bf00      	nop
 8004324:	08004349 	.word	0x08004349
 8004328:	08004367 	.word	0x08004367
 800432c:	08004351 	.word	0x08004351
 8004330:	08004367 	.word	0x08004367
 8004334:	08004357 	.word	0x08004357
 8004338:	08004367 	.word	0x08004367
 800433c:	08004367 	.word	0x08004367
 8004340:	08004367 	.word	0x08004367
 8004344:	0800435f 	.word	0x0800435f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004348:	f7ff f8d4 	bl	80034f4 <HAL_RCC_GetPCLK1Freq>
 800434c:	61f8      	str	r0, [r7, #28]
        break;
 800434e:	e010      	b.n	8004372 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004350:	4b19      	ldr	r3, [pc, #100]	; (80043b8 <UART_SetConfig+0x2c0>)
 8004352:	61fb      	str	r3, [r7, #28]
        break;
 8004354:	e00d      	b.n	8004372 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004356:	f7ff f835 	bl	80033c4 <HAL_RCC_GetSysClockFreq>
 800435a:	61f8      	str	r0, [r7, #28]
        break;
 800435c:	e009      	b.n	8004372 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800435e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004362:	61fb      	str	r3, [r7, #28]
        break;
 8004364:	e005      	b.n	8004372 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8004366:	2300      	movs	r3, #0
 8004368:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004370:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	2b00      	cmp	r3, #0
 8004376:	f000 8109 	beq.w	800458c <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	685a      	ldr	r2, [r3, #4]
 800437e:	4613      	mov	r3, r2
 8004380:	005b      	lsls	r3, r3, #1
 8004382:	4413      	add	r3, r2
 8004384:	69fa      	ldr	r2, [r7, #28]
 8004386:	429a      	cmp	r2, r3
 8004388:	d305      	bcc.n	8004396 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004390:	69fa      	ldr	r2, [r7, #28]
 8004392:	429a      	cmp	r2, r3
 8004394:	d912      	bls.n	80043bc <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800439c:	e0f6      	b.n	800458c <UART_SetConfig+0x494>
 800439e:	bf00      	nop
 80043a0:	efff69f3 	.word	0xefff69f3
 80043a4:	40008000 	.word	0x40008000
 80043a8:	40013800 	.word	0x40013800
 80043ac:	40021000 	.word	0x40021000
 80043b0:	40004400 	.word	0x40004400
 80043b4:	40004800 	.word	0x40004800
 80043b8:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	2200      	movs	r2, #0
 80043c0:	461c      	mov	r4, r3
 80043c2:	4615      	mov	r5, r2
 80043c4:	f04f 0200 	mov.w	r2, #0
 80043c8:	f04f 0300 	mov.w	r3, #0
 80043cc:	022b      	lsls	r3, r5, #8
 80043ce:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80043d2:	0222      	lsls	r2, r4, #8
 80043d4:	68f9      	ldr	r1, [r7, #12]
 80043d6:	6849      	ldr	r1, [r1, #4]
 80043d8:	0849      	lsrs	r1, r1, #1
 80043da:	2000      	movs	r0, #0
 80043dc:	4688      	mov	r8, r1
 80043de:	4681      	mov	r9, r0
 80043e0:	eb12 0a08 	adds.w	sl, r2, r8
 80043e4:	eb43 0b09 	adc.w	fp, r3, r9
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	603b      	str	r3, [r7, #0]
 80043f0:	607a      	str	r2, [r7, #4]
 80043f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043f6:	4650      	mov	r0, sl
 80043f8:	4659      	mov	r1, fp
 80043fa:	f7fc fbd5 	bl	8000ba8 <__aeabi_uldivmod>
 80043fe:	4602      	mov	r2, r0
 8004400:	460b      	mov	r3, r1
 8004402:	4613      	mov	r3, r2
 8004404:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004406:	69bb      	ldr	r3, [r7, #24]
 8004408:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800440c:	d308      	bcc.n	8004420 <UART_SetConfig+0x328>
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004414:	d204      	bcs.n	8004420 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	69ba      	ldr	r2, [r7, #24]
 800441c:	60da      	str	r2, [r3, #12]
 800441e:	e0b5      	b.n	800458c <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004426:	e0b1      	b.n	800458c <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	69db      	ldr	r3, [r3, #28]
 800442c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004430:	d15d      	bne.n	80044ee <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8004432:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004436:	2b08      	cmp	r3, #8
 8004438:	d827      	bhi.n	800448a <UART_SetConfig+0x392>
 800443a:	a201      	add	r2, pc, #4	; (adr r2, 8004440 <UART_SetConfig+0x348>)
 800443c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004440:	08004465 	.word	0x08004465
 8004444:	0800446d 	.word	0x0800446d
 8004448:	08004475 	.word	0x08004475
 800444c:	0800448b 	.word	0x0800448b
 8004450:	0800447b 	.word	0x0800447b
 8004454:	0800448b 	.word	0x0800448b
 8004458:	0800448b 	.word	0x0800448b
 800445c:	0800448b 	.word	0x0800448b
 8004460:	08004483 	.word	0x08004483
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004464:	f7ff f846 	bl	80034f4 <HAL_RCC_GetPCLK1Freq>
 8004468:	61f8      	str	r0, [r7, #28]
        break;
 800446a:	e014      	b.n	8004496 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800446c:	f7ff f858 	bl	8003520 <HAL_RCC_GetPCLK2Freq>
 8004470:	61f8      	str	r0, [r7, #28]
        break;
 8004472:	e010      	b.n	8004496 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004474:	4b4c      	ldr	r3, [pc, #304]	; (80045a8 <UART_SetConfig+0x4b0>)
 8004476:	61fb      	str	r3, [r7, #28]
        break;
 8004478:	e00d      	b.n	8004496 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800447a:	f7fe ffa3 	bl	80033c4 <HAL_RCC_GetSysClockFreq>
 800447e:	61f8      	str	r0, [r7, #28]
        break;
 8004480:	e009      	b.n	8004496 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004482:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004486:	61fb      	str	r3, [r7, #28]
        break;
 8004488:	e005      	b.n	8004496 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800448a:	2300      	movs	r3, #0
 800448c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004494:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d077      	beq.n	800458c <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	005a      	lsls	r2, r3, #1
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	085b      	lsrs	r3, r3, #1
 80044a6:	441a      	add	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80044b0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	2b0f      	cmp	r3, #15
 80044b6:	d916      	bls.n	80044e6 <UART_SetConfig+0x3ee>
 80044b8:	69bb      	ldr	r3, [r7, #24]
 80044ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044be:	d212      	bcs.n	80044e6 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80044c0:	69bb      	ldr	r3, [r7, #24]
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	f023 030f 	bic.w	r3, r3, #15
 80044c8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80044ca:	69bb      	ldr	r3, [r7, #24]
 80044cc:	085b      	lsrs	r3, r3, #1
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	f003 0307 	and.w	r3, r3, #7
 80044d4:	b29a      	uxth	r2, r3
 80044d6:	8afb      	ldrh	r3, [r7, #22]
 80044d8:	4313      	orrs	r3, r2
 80044da:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	8afa      	ldrh	r2, [r7, #22]
 80044e2:	60da      	str	r2, [r3, #12]
 80044e4:	e052      	b.n	800458c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80044ec:	e04e      	b.n	800458c <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 80044ee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80044f2:	2b08      	cmp	r3, #8
 80044f4:	d827      	bhi.n	8004546 <UART_SetConfig+0x44e>
 80044f6:	a201      	add	r2, pc, #4	; (adr r2, 80044fc <UART_SetConfig+0x404>)
 80044f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044fc:	08004521 	.word	0x08004521
 8004500:	08004529 	.word	0x08004529
 8004504:	08004531 	.word	0x08004531
 8004508:	08004547 	.word	0x08004547
 800450c:	08004537 	.word	0x08004537
 8004510:	08004547 	.word	0x08004547
 8004514:	08004547 	.word	0x08004547
 8004518:	08004547 	.word	0x08004547
 800451c:	0800453f 	.word	0x0800453f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004520:	f7fe ffe8 	bl	80034f4 <HAL_RCC_GetPCLK1Freq>
 8004524:	61f8      	str	r0, [r7, #28]
        break;
 8004526:	e014      	b.n	8004552 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004528:	f7fe fffa 	bl	8003520 <HAL_RCC_GetPCLK2Freq>
 800452c:	61f8      	str	r0, [r7, #28]
        break;
 800452e:	e010      	b.n	8004552 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004530:	4b1d      	ldr	r3, [pc, #116]	; (80045a8 <UART_SetConfig+0x4b0>)
 8004532:	61fb      	str	r3, [r7, #28]
        break;
 8004534:	e00d      	b.n	8004552 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004536:	f7fe ff45 	bl	80033c4 <HAL_RCC_GetSysClockFreq>
 800453a:	61f8      	str	r0, [r7, #28]
        break;
 800453c:	e009      	b.n	8004552 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800453e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004542:	61fb      	str	r3, [r7, #28]
        break;
 8004544:	e005      	b.n	8004552 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8004546:	2300      	movs	r3, #0
 8004548:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004550:	bf00      	nop
    }

    if (pclk != 0U)
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d019      	beq.n	800458c <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	085a      	lsrs	r2, r3, #1
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	441a      	add	r2, r3
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	fbb2 f3f3 	udiv	r3, r2, r3
 800456a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	2b0f      	cmp	r3, #15
 8004570:	d909      	bls.n	8004586 <UART_SetConfig+0x48e>
 8004572:	69bb      	ldr	r3, [r7, #24]
 8004574:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004578:	d205      	bcs.n	8004586 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	b29a      	uxth	r2, r3
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	60da      	str	r2, [r3, #12]
 8004584:	e002      	b.n	800458c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2200      	movs	r2, #0
 8004590:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004598:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800459c:	4618      	mov	r0, r3
 800459e:	3728      	adds	r7, #40	; 0x28
 80045a0:	46bd      	mov	sp, r7
 80045a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045a6:	bf00      	nop
 80045a8:	00f42400 	.word	0x00f42400

080045ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b8:	f003 0308 	and.w	r3, r3, #8
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d00a      	beq.n	80045d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	430a      	orrs	r2, r1
 80045d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045da:	f003 0301 	and.w	r3, r3, #1
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00a      	beq.n	80045f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	430a      	orrs	r2, r1
 80045f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fc:	f003 0302 	and.w	r3, r3, #2
 8004600:	2b00      	cmp	r3, #0
 8004602:	d00a      	beq.n	800461a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	430a      	orrs	r2, r1
 8004618:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461e:	f003 0304 	and.w	r3, r3, #4
 8004622:	2b00      	cmp	r3, #0
 8004624:	d00a      	beq.n	800463c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	430a      	orrs	r2, r1
 800463a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004640:	f003 0310 	and.w	r3, r3, #16
 8004644:	2b00      	cmp	r3, #0
 8004646:	d00a      	beq.n	800465e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	430a      	orrs	r2, r1
 800465c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004662:	f003 0320 	and.w	r3, r3, #32
 8004666:	2b00      	cmp	r3, #0
 8004668:	d00a      	beq.n	8004680 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	430a      	orrs	r2, r1
 800467e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004684:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004688:	2b00      	cmp	r3, #0
 800468a:	d01a      	beq.n	80046c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	430a      	orrs	r2, r1
 80046a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80046aa:	d10a      	bne.n	80046c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d00a      	beq.n	80046e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	430a      	orrs	r2, r1
 80046e2:	605a      	str	r2, [r3, #4]
  }
}
 80046e4:	bf00      	nop
 80046e6:	370c      	adds	r7, #12
 80046e8:	46bd      	mov	sp, r7
 80046ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ee:	4770      	bx	lr

080046f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b098      	sub	sp, #96	; 0x60
 80046f4:	af02      	add	r7, sp, #8
 80046f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004700:	f7fd f87a 	bl	80017f8 <HAL_GetTick>
 8004704:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 0308 	and.w	r3, r3, #8
 8004710:	2b08      	cmp	r3, #8
 8004712:	d12e      	bne.n	8004772 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004714:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004718:	9300      	str	r3, [sp, #0]
 800471a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800471c:	2200      	movs	r2, #0
 800471e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f000 f88c 	bl	8004840 <UART_WaitOnFlagUntilTimeout>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d021      	beq.n	8004772 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004736:	e853 3f00 	ldrex	r3, [r3]
 800473a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800473c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800473e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004742:	653b      	str	r3, [r7, #80]	; 0x50
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	461a      	mov	r2, r3
 800474a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800474c:	647b      	str	r3, [r7, #68]	; 0x44
 800474e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004750:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004752:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004754:	e841 2300 	strex	r3, r2, [r1]
 8004758:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800475a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800475c:	2b00      	cmp	r3, #0
 800475e:	d1e6      	bne.n	800472e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2220      	movs	r2, #32
 8004764:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e062      	b.n	8004838 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 0304 	and.w	r3, r3, #4
 800477c:	2b04      	cmp	r3, #4
 800477e:	d149      	bne.n	8004814 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004780:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004784:	9300      	str	r3, [sp, #0]
 8004786:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004788:	2200      	movs	r2, #0
 800478a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f000 f856 	bl	8004840 <UART_WaitOnFlagUntilTimeout>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d03c      	beq.n	8004814 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a2:	e853 3f00 	ldrex	r3, [r3]
 80047a6:	623b      	str	r3, [r7, #32]
   return(result);
 80047a8:	6a3b      	ldr	r3, [r7, #32]
 80047aa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80047ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	461a      	mov	r2, r3
 80047b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047b8:	633b      	str	r3, [r7, #48]	; 0x30
 80047ba:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047bc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80047be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047c0:	e841 2300 	strex	r3, r2, [r1]
 80047c4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80047c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d1e6      	bne.n	800479a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	3308      	adds	r3, #8
 80047d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	e853 3f00 	ldrex	r3, [r3]
 80047da:	60fb      	str	r3, [r7, #12]
   return(result);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f023 0301 	bic.w	r3, r3, #1
 80047e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	3308      	adds	r3, #8
 80047ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80047ec:	61fa      	str	r2, [r7, #28]
 80047ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f0:	69b9      	ldr	r1, [r7, #24]
 80047f2:	69fa      	ldr	r2, [r7, #28]
 80047f4:	e841 2300 	strex	r3, r2, [r1]
 80047f8:	617b      	str	r3, [r7, #20]
   return(result);
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d1e5      	bne.n	80047cc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2220      	movs	r2, #32
 8004804:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004810:	2303      	movs	r3, #3
 8004812:	e011      	b.n	8004838 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2220      	movs	r2, #32
 8004818:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2220      	movs	r2, #32
 800481e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2200      	movs	r2, #0
 8004826:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004836:	2300      	movs	r3, #0
}
 8004838:	4618      	mov	r0, r3
 800483a:	3758      	adds	r7, #88	; 0x58
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}

08004840 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b084      	sub	sp, #16
 8004844:	af00      	add	r7, sp, #0
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	603b      	str	r3, [r7, #0]
 800484c:	4613      	mov	r3, r2
 800484e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004850:	e049      	b.n	80048e6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004858:	d045      	beq.n	80048e6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800485a:	f7fc ffcd 	bl	80017f8 <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	429a      	cmp	r2, r3
 8004868:	d302      	bcc.n	8004870 <UART_WaitOnFlagUntilTimeout+0x30>
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d101      	bne.n	8004874 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	e048      	b.n	8004906 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0304 	and.w	r3, r3, #4
 800487e:	2b00      	cmp	r3, #0
 8004880:	d031      	beq.n	80048e6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	69db      	ldr	r3, [r3, #28]
 8004888:	f003 0308 	and.w	r3, r3, #8
 800488c:	2b08      	cmp	r3, #8
 800488e:	d110      	bne.n	80048b2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2208      	movs	r2, #8
 8004896:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004898:	68f8      	ldr	r0, [r7, #12]
 800489a:	f000 f8ff 	bl	8004a9c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2208      	movs	r2, #8
 80048a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2200      	movs	r2, #0
 80048aa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e029      	b.n	8004906 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	69db      	ldr	r3, [r3, #28]
 80048b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048c0:	d111      	bne.n	80048e6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80048ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80048cc:	68f8      	ldr	r0, [r7, #12]
 80048ce:	f000 f8e5 	bl	8004a9c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2220      	movs	r2, #32
 80048d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e00f      	b.n	8004906 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	69da      	ldr	r2, [r3, #28]
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	4013      	ands	r3, r2
 80048f0:	68ba      	ldr	r2, [r7, #8]
 80048f2:	429a      	cmp	r2, r3
 80048f4:	bf0c      	ite	eq
 80048f6:	2301      	moveq	r3, #1
 80048f8:	2300      	movne	r3, #0
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	461a      	mov	r2, r3
 80048fe:	79fb      	ldrb	r3, [r7, #7]
 8004900:	429a      	cmp	r2, r3
 8004902:	d0a6      	beq.n	8004852 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	3710      	adds	r7, #16
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
	...

08004910 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004910:	b480      	push	{r7}
 8004912:	b097      	sub	sp, #92	; 0x5c
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	4613      	mov	r3, r2
 800491c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	68ba      	ldr	r2, [r7, #8]
 8004922:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	88fa      	ldrh	r2, [r7, #6]
 8004928:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	88fa      	ldrh	r2, [r7, #6]
 8004930:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004942:	d10e      	bne.n	8004962 <UART_Start_Receive_IT+0x52>
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	691b      	ldr	r3, [r3, #16]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d105      	bne.n	8004958 <UART_Start_Receive_IT+0x48>
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004952:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004956:	e02d      	b.n	80049b4 <UART_Start_Receive_IT+0xa4>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	22ff      	movs	r2, #255	; 0xff
 800495c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004960:	e028      	b.n	80049b4 <UART_Start_Receive_IT+0xa4>
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d10d      	bne.n	8004986 <UART_Start_Receive_IT+0x76>
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d104      	bne.n	800497c <UART_Start_Receive_IT+0x6c>
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	22ff      	movs	r2, #255	; 0xff
 8004976:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800497a:	e01b      	b.n	80049b4 <UART_Start_Receive_IT+0xa4>
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	227f      	movs	r2, #127	; 0x7f
 8004980:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004984:	e016      	b.n	80049b4 <UART_Start_Receive_IT+0xa4>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800498e:	d10d      	bne.n	80049ac <UART_Start_Receive_IT+0x9c>
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	691b      	ldr	r3, [r3, #16]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d104      	bne.n	80049a2 <UART_Start_Receive_IT+0x92>
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	227f      	movs	r2, #127	; 0x7f
 800499c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80049a0:	e008      	b.n	80049b4 <UART_Start_Receive_IT+0xa4>
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	223f      	movs	r2, #63	; 0x3f
 80049a6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80049aa:	e003      	b.n	80049b4 <UART_Start_Receive_IT+0xa4>
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2200      	movs	r2, #0
 80049b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2222      	movs	r2, #34	; 0x22
 80049c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	3308      	adds	r3, #8
 80049ca:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049ce:	e853 3f00 	ldrex	r3, [r3]
 80049d2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80049d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049d6:	f043 0301 	orr.w	r3, r3, #1
 80049da:	657b      	str	r3, [r7, #84]	; 0x54
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	3308      	adds	r3, #8
 80049e2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80049e4:	64ba      	str	r2, [r7, #72]	; 0x48
 80049e6:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049e8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80049ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80049ec:	e841 2300 	strex	r3, r2, [r1]
 80049f0:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80049f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d1e5      	bne.n	80049c4 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a00:	d107      	bne.n	8004a12 <UART_Start_Receive_IT+0x102>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	691b      	ldr	r3, [r3, #16]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d103      	bne.n	8004a12 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	4a21      	ldr	r2, [pc, #132]	; (8004a94 <UART_Start_Receive_IT+0x184>)
 8004a0e:	669a      	str	r2, [r3, #104]	; 0x68
 8004a10:	e002      	b.n	8004a18 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	4a20      	ldr	r2, [pc, #128]	; (8004a98 <UART_Start_Receive_IT+0x188>)
 8004a16:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	691b      	ldr	r3, [r3, #16]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d019      	beq.n	8004a54 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a28:	e853 3f00 	ldrex	r3, [r3]
 8004a2c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a30:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8004a34:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a3e:	637b      	str	r3, [r7, #52]	; 0x34
 8004a40:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a42:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a46:	e841 2300 	strex	r3, r2, [r1]
 8004a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004a4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d1e6      	bne.n	8004a20 <UART_Start_Receive_IT+0x110>
 8004a52:	e018      	b.n	8004a86 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	e853 3f00 	ldrex	r3, [r3]
 8004a60:	613b      	str	r3, [r7, #16]
   return(result);
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	f043 0320 	orr.w	r3, r3, #32
 8004a68:	653b      	str	r3, [r7, #80]	; 0x50
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	461a      	mov	r2, r3
 8004a70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a72:	623b      	str	r3, [r7, #32]
 8004a74:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a76:	69f9      	ldr	r1, [r7, #28]
 8004a78:	6a3a      	ldr	r2, [r7, #32]
 8004a7a:	e841 2300 	strex	r3, r2, [r1]
 8004a7e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a80:	69bb      	ldr	r3, [r7, #24]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d1e6      	bne.n	8004a54 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	375c      	adds	r7, #92	; 0x5c
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr
 8004a94:	08004da1 	.word	0x08004da1
 8004a98:	08004be5 	.word	0x08004be5

08004a9c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b095      	sub	sp, #84	; 0x54
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004aac:	e853 3f00 	ldrex	r3, [r3]
 8004ab0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ab4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004ab8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	461a      	mov	r2, r3
 8004ac0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ac2:	643b      	str	r3, [r7, #64]	; 0x40
 8004ac4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ac6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004ac8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004aca:	e841 2300 	strex	r3, r2, [r1]
 8004ace:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004ad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1e6      	bne.n	8004aa4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	3308      	adds	r3, #8
 8004adc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ade:	6a3b      	ldr	r3, [r7, #32]
 8004ae0:	e853 3f00 	ldrex	r3, [r3]
 8004ae4:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ae6:	69fb      	ldr	r3, [r7, #28]
 8004ae8:	f023 0301 	bic.w	r3, r3, #1
 8004aec:	64bb      	str	r3, [r7, #72]	; 0x48
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	3308      	adds	r3, #8
 8004af4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004af6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004af8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004afa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004afc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004afe:	e841 2300 	strex	r3, r2, [r1]
 8004b02:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d1e5      	bne.n	8004ad6 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d118      	bne.n	8004b44 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	e853 3f00 	ldrex	r3, [r3]
 8004b1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	f023 0310 	bic.w	r3, r3, #16
 8004b26:	647b      	str	r3, [r7, #68]	; 0x44
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b30:	61bb      	str	r3, [r7, #24]
 8004b32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b34:	6979      	ldr	r1, [r7, #20]
 8004b36:	69ba      	ldr	r2, [r7, #24]
 8004b38:	e841 2300 	strex	r3, r2, [r1]
 8004b3c:	613b      	str	r3, [r7, #16]
   return(result);
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d1e6      	bne.n	8004b12 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2220      	movs	r2, #32
 8004b48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004b58:	bf00      	nop
 8004b5a:	3754      	adds	r7, #84	; 0x54
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b70:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b82:	68f8      	ldr	r0, [r7, #12]
 8004b84:	f7ff faa2 	bl	80040cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b88:	bf00      	nop
 8004b8a:	3710      	adds	r7, #16
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b088      	sub	sp, #32
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	e853 3f00 	ldrex	r3, [r3]
 8004ba4:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bac:	61fb      	str	r3, [r7, #28]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	69fb      	ldr	r3, [r7, #28]
 8004bb6:	61bb      	str	r3, [r7, #24]
 8004bb8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bba:	6979      	ldr	r1, [r7, #20]
 8004bbc:	69ba      	ldr	r2, [r7, #24]
 8004bbe:	e841 2300 	strex	r3, r2, [r1]
 8004bc2:	613b      	str	r3, [r7, #16]
   return(result);
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1e6      	bne.n	8004b98 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2220      	movs	r2, #32
 8004bce:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f7ff fa6e 	bl	80040b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004bdc:	bf00      	nop
 8004bde:	3720      	adds	r7, #32
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b09c      	sub	sp, #112	; 0x70
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004bf2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004bfc:	2b22      	cmp	r3, #34	; 0x22
 8004bfe:	f040 80be 	bne.w	8004d7e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004c08:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004c0c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8004c10:	b2d9      	uxtb	r1, r3
 8004c12:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8004c16:	b2da      	uxtb	r2, r3
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c1c:	400a      	ands	r2, r1
 8004c1e:	b2d2      	uxtb	r2, r2
 8004c20:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c26:	1c5a      	adds	r2, r3, #1
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	3b01      	subs	r3, #1
 8004c36:	b29a      	uxth	r2, r3
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	f040 80a3 	bne.w	8004d92 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c54:	e853 3f00 	ldrex	r3, [r3]
 8004c58:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004c5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c5c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c60:	66bb      	str	r3, [r7, #104]	; 0x68
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	461a      	mov	r2, r3
 8004c68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004c6a:	65bb      	str	r3, [r7, #88]	; 0x58
 8004c6c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c6e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004c70:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004c72:	e841 2300 	strex	r3, r2, [r1]
 8004c76:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004c78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d1e6      	bne.n	8004c4c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	3308      	adds	r3, #8
 8004c84:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c88:	e853 3f00 	ldrex	r3, [r3]
 8004c8c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004c8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c90:	f023 0301 	bic.w	r3, r3, #1
 8004c94:	667b      	str	r3, [r7, #100]	; 0x64
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	3308      	adds	r3, #8
 8004c9c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004c9e:	647a      	str	r2, [r7, #68]	; 0x44
 8004ca0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004ca4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ca6:	e841 2300 	strex	r3, r2, [r1]
 8004caa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004cac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d1e5      	bne.n	8004c7e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2220      	movs	r2, #32
 8004cb6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a34      	ldr	r2, [pc, #208]	; (8004d9c <UART_RxISR_8BIT+0x1b8>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d01f      	beq.n	8004d10 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d018      	beq.n	8004d10 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce6:	e853 3f00 	ldrex	r3, [r3]
 8004cea:	623b      	str	r3, [r7, #32]
   return(result);
 8004cec:	6a3b      	ldr	r3, [r7, #32]
 8004cee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004cf2:	663b      	str	r3, [r7, #96]	; 0x60
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	461a      	mov	r2, r3
 8004cfa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004cfc:	633b      	str	r3, [r7, #48]	; 0x30
 8004cfe:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d00:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004d02:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d04:	e841 2300 	strex	r3, r2, [r1]
 8004d08:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d1e6      	bne.n	8004cde <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d12e      	bne.n	8004d76 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	e853 3f00 	ldrex	r3, [r3]
 8004d2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f023 0310 	bic.w	r3, r3, #16
 8004d32:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	461a      	mov	r2, r3
 8004d3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d3c:	61fb      	str	r3, [r7, #28]
 8004d3e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d40:	69b9      	ldr	r1, [r7, #24]
 8004d42:	69fa      	ldr	r2, [r7, #28]
 8004d44:	e841 2300 	strex	r3, r2, [r1]
 8004d48:	617b      	str	r3, [r7, #20]
   return(result);
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d1e6      	bne.n	8004d1e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	69db      	ldr	r3, [r3, #28]
 8004d56:	f003 0310 	and.w	r3, r3, #16
 8004d5a:	2b10      	cmp	r3, #16
 8004d5c:	d103      	bne.n	8004d66 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	2210      	movs	r2, #16
 8004d64:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f7ff f9b6 	bl	80040e0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004d74:	e00d      	b.n	8004d92 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f7fc f936 	bl	8000fe8 <HAL_UART_RxCpltCallback>
}
 8004d7c:	e009      	b.n	8004d92 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	8b1b      	ldrh	r3, [r3, #24]
 8004d84:	b29a      	uxth	r2, r3
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f042 0208 	orr.w	r2, r2, #8
 8004d8e:	b292      	uxth	r2, r2
 8004d90:	831a      	strh	r2, [r3, #24]
}
 8004d92:	bf00      	nop
 8004d94:	3770      	adds	r7, #112	; 0x70
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	40008000 	.word	0x40008000

08004da0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b09c      	sub	sp, #112	; 0x70
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004dae:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004db8:	2b22      	cmp	r3, #34	; 0x22
 8004dba:	f040 80be 	bne.w	8004f3a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004dc4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dcc:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004dce:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8004dd2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	b29a      	uxth	r2, r3
 8004dda:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004ddc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004de2:	1c9a      	adds	r2, r3, #2
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	3b01      	subs	r3, #1
 8004df2:	b29a      	uxth	r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004e00:	b29b      	uxth	r3, r3
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	f040 80a3 	bne.w	8004f4e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e10:	e853 3f00 	ldrex	r3, [r3]
 8004e14:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8004e16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e18:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e1c:	667b      	str	r3, [r7, #100]	; 0x64
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	461a      	mov	r2, r3
 8004e24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e26:	657b      	str	r3, [r7, #84]	; 0x54
 8004e28:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e2a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004e2c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004e2e:	e841 2300 	strex	r3, r2, [r1]
 8004e32:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004e34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d1e6      	bne.n	8004e08 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	3308      	adds	r3, #8
 8004e40:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e44:	e853 3f00 	ldrex	r3, [r3]
 8004e48:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e4c:	f023 0301 	bic.w	r3, r3, #1
 8004e50:	663b      	str	r3, [r7, #96]	; 0x60
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	3308      	adds	r3, #8
 8004e58:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004e5a:	643a      	str	r2, [r7, #64]	; 0x40
 8004e5c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e5e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004e60:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004e62:	e841 2300 	strex	r3, r2, [r1]
 8004e66:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d1e5      	bne.n	8004e3a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2220      	movs	r2, #32
 8004e72:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a34      	ldr	r2, [pc, #208]	; (8004f58 <UART_RxISR_16BIT+0x1b8>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d01f      	beq.n	8004ecc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d018      	beq.n	8004ecc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea0:	6a3b      	ldr	r3, [r7, #32]
 8004ea2:	e853 3f00 	ldrex	r3, [r3]
 8004ea6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004eae:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	461a      	mov	r2, r3
 8004eb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004eba:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ebc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ebe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ec0:	e841 2300 	strex	r3, r2, [r1]
 8004ec4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d1e6      	bne.n	8004e9a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d12e      	bne.n	8004f32 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	e853 3f00 	ldrex	r3, [r3]
 8004ee6:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	f023 0310 	bic.w	r3, r3, #16
 8004eee:	65bb      	str	r3, [r7, #88]	; 0x58
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004ef8:	61bb      	str	r3, [r7, #24]
 8004efa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004efc:	6979      	ldr	r1, [r7, #20]
 8004efe:	69ba      	ldr	r2, [r7, #24]
 8004f00:	e841 2300 	strex	r3, r2, [r1]
 8004f04:	613b      	str	r3, [r7, #16]
   return(result);
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d1e6      	bne.n	8004eda <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	69db      	ldr	r3, [r3, #28]
 8004f12:	f003 0310 	and.w	r3, r3, #16
 8004f16:	2b10      	cmp	r3, #16
 8004f18:	d103      	bne.n	8004f22 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	2210      	movs	r2, #16
 8004f20:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004f28:	4619      	mov	r1, r3
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7ff f8d8 	bl	80040e0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004f30:	e00d      	b.n	8004f4e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f7fc f858 	bl	8000fe8 <HAL_UART_RxCpltCallback>
}
 8004f38:	e009      	b.n	8004f4e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	8b1b      	ldrh	r3, [r3, #24]
 8004f40:	b29a      	uxth	r2, r3
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f042 0208 	orr.w	r2, r2, #8
 8004f4a:	b292      	uxth	r2, r2
 8004f4c:	831a      	strh	r2, [r3, #24]
}
 8004f4e:	bf00      	nop
 8004f50:	3770      	adds	r7, #112	; 0x70
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	40008000 	.word	0x40008000

08004f5c <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b086      	sub	sp, #24
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
 8004f68:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d101      	bne.n	8004f74 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e056      	b.n	8005022 <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d106      	bne.n	8004f8a <HAL_RS485Ex_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8004f84:	68f8      	ldr	r0, [r7, #12]
 8004f86:	f7fc fa39 	bl	80013fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2224      	movs	r2, #36	; 0x24
 8004f8e:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f022 0201 	bic.w	r2, r2, #1
 8004f9e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d002      	beq.n	8004fae <HAL_RS485Ex_Init+0x52>
  {
    UART_AdvFeatureConfig(huart);
 8004fa8:	68f8      	ldr	r0, [r7, #12]
 8004faa:	f7ff faff 	bl	80045ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004fae:	68f8      	ldr	r0, [r7, #12]
 8004fb0:	f7ff f8a2 	bl	80040f8 <UART_SetConfig>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d101      	bne.n	8004fbe <HAL_RS485Ex_Init+0x62>
  {
    return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e031      	b.n	8005022 <HAL_RS485Ex_Init+0xc6>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	689a      	ldr	r2, [r3, #8]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004fcc:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	68ba      	ldr	r2, [r7, #8]
 8004fde:	430a      	orrs	r2, r1
 8004fe0:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	055b      	lsls	r3, r3, #21
 8004fe6:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	041b      	lsls	r3, r3, #16
 8004fec:	697a      	ldr	r2, [r7, #20]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8004ffc:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005000:	68fa      	ldr	r2, [r7, #12]
 8005002:	6812      	ldr	r2, [r2, #0]
 8005004:	6979      	ldr	r1, [r7, #20]
 8005006:	430b      	orrs	r3, r1
 8005008:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f042 0201 	orr.w	r2, r2, #1
 8005018:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800501a:	68f8      	ldr	r0, [r7, #12]
 800501c:	f7ff fb68 	bl	80046f0 <UART_CheckIdleState>
 8005020:	4603      	mov	r3, r0
}
 8005022:	4618      	mov	r0, r3
 8005024:	3718      	adds	r7, #24
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}

0800502a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800502a:	b480      	push	{r7}
 800502c:	b083      	sub	sp, #12
 800502e:	af00      	add	r7, sp, #0
 8005030:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005032:	bf00      	nop
 8005034:	370c      	adds	r7, #12
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr
	...

08005040 <__errno>:
 8005040:	4b01      	ldr	r3, [pc, #4]	; (8005048 <__errno+0x8>)
 8005042:	6818      	ldr	r0, [r3, #0]
 8005044:	4770      	bx	lr
 8005046:	bf00      	nop
 8005048:	2000000c 	.word	0x2000000c

0800504c <__libc_init_array>:
 800504c:	b570      	push	{r4, r5, r6, lr}
 800504e:	4d0d      	ldr	r5, [pc, #52]	; (8005084 <__libc_init_array+0x38>)
 8005050:	4c0d      	ldr	r4, [pc, #52]	; (8005088 <__libc_init_array+0x3c>)
 8005052:	1b64      	subs	r4, r4, r5
 8005054:	10a4      	asrs	r4, r4, #2
 8005056:	2600      	movs	r6, #0
 8005058:	42a6      	cmp	r6, r4
 800505a:	d109      	bne.n	8005070 <__libc_init_array+0x24>
 800505c:	4d0b      	ldr	r5, [pc, #44]	; (800508c <__libc_init_array+0x40>)
 800505e:	4c0c      	ldr	r4, [pc, #48]	; (8005090 <__libc_init_array+0x44>)
 8005060:	f002 fd34 	bl	8007acc <_init>
 8005064:	1b64      	subs	r4, r4, r5
 8005066:	10a4      	asrs	r4, r4, #2
 8005068:	2600      	movs	r6, #0
 800506a:	42a6      	cmp	r6, r4
 800506c:	d105      	bne.n	800507a <__libc_init_array+0x2e>
 800506e:	bd70      	pop	{r4, r5, r6, pc}
 8005070:	f855 3b04 	ldr.w	r3, [r5], #4
 8005074:	4798      	blx	r3
 8005076:	3601      	adds	r6, #1
 8005078:	e7ee      	b.n	8005058 <__libc_init_array+0xc>
 800507a:	f855 3b04 	ldr.w	r3, [r5], #4
 800507e:	4798      	blx	r3
 8005080:	3601      	adds	r6, #1
 8005082:	e7f2      	b.n	800506a <__libc_init_array+0x1e>
 8005084:	08007f14 	.word	0x08007f14
 8005088:	08007f14 	.word	0x08007f14
 800508c:	08007f14 	.word	0x08007f14
 8005090:	08007f18 	.word	0x08007f18

08005094 <malloc>:
 8005094:	4b02      	ldr	r3, [pc, #8]	; (80050a0 <malloc+0xc>)
 8005096:	4601      	mov	r1, r0
 8005098:	6818      	ldr	r0, [r3, #0]
 800509a:	f000 b877 	b.w	800518c <_malloc_r>
 800509e:	bf00      	nop
 80050a0:	2000000c 	.word	0x2000000c

080050a4 <memset>:
 80050a4:	4402      	add	r2, r0
 80050a6:	4603      	mov	r3, r0
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d100      	bne.n	80050ae <memset+0xa>
 80050ac:	4770      	bx	lr
 80050ae:	f803 1b01 	strb.w	r1, [r3], #1
 80050b2:	e7f9      	b.n	80050a8 <memset+0x4>

080050b4 <_free_r>:
 80050b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80050b6:	2900      	cmp	r1, #0
 80050b8:	d044      	beq.n	8005144 <_free_r+0x90>
 80050ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050be:	9001      	str	r0, [sp, #4]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	f1a1 0404 	sub.w	r4, r1, #4
 80050c6:	bfb8      	it	lt
 80050c8:	18e4      	addlt	r4, r4, r3
 80050ca:	f001 fbd9 	bl	8006880 <__malloc_lock>
 80050ce:	4a1e      	ldr	r2, [pc, #120]	; (8005148 <_free_r+0x94>)
 80050d0:	9801      	ldr	r0, [sp, #4]
 80050d2:	6813      	ldr	r3, [r2, #0]
 80050d4:	b933      	cbnz	r3, 80050e4 <_free_r+0x30>
 80050d6:	6063      	str	r3, [r4, #4]
 80050d8:	6014      	str	r4, [r2, #0]
 80050da:	b003      	add	sp, #12
 80050dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80050e0:	f001 bbd4 	b.w	800688c <__malloc_unlock>
 80050e4:	42a3      	cmp	r3, r4
 80050e6:	d908      	bls.n	80050fa <_free_r+0x46>
 80050e8:	6825      	ldr	r5, [r4, #0]
 80050ea:	1961      	adds	r1, r4, r5
 80050ec:	428b      	cmp	r3, r1
 80050ee:	bf01      	itttt	eq
 80050f0:	6819      	ldreq	r1, [r3, #0]
 80050f2:	685b      	ldreq	r3, [r3, #4]
 80050f4:	1949      	addeq	r1, r1, r5
 80050f6:	6021      	streq	r1, [r4, #0]
 80050f8:	e7ed      	b.n	80050d6 <_free_r+0x22>
 80050fa:	461a      	mov	r2, r3
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	b10b      	cbz	r3, 8005104 <_free_r+0x50>
 8005100:	42a3      	cmp	r3, r4
 8005102:	d9fa      	bls.n	80050fa <_free_r+0x46>
 8005104:	6811      	ldr	r1, [r2, #0]
 8005106:	1855      	adds	r5, r2, r1
 8005108:	42a5      	cmp	r5, r4
 800510a:	d10b      	bne.n	8005124 <_free_r+0x70>
 800510c:	6824      	ldr	r4, [r4, #0]
 800510e:	4421      	add	r1, r4
 8005110:	1854      	adds	r4, r2, r1
 8005112:	42a3      	cmp	r3, r4
 8005114:	6011      	str	r1, [r2, #0]
 8005116:	d1e0      	bne.n	80050da <_free_r+0x26>
 8005118:	681c      	ldr	r4, [r3, #0]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	6053      	str	r3, [r2, #4]
 800511e:	4421      	add	r1, r4
 8005120:	6011      	str	r1, [r2, #0]
 8005122:	e7da      	b.n	80050da <_free_r+0x26>
 8005124:	d902      	bls.n	800512c <_free_r+0x78>
 8005126:	230c      	movs	r3, #12
 8005128:	6003      	str	r3, [r0, #0]
 800512a:	e7d6      	b.n	80050da <_free_r+0x26>
 800512c:	6825      	ldr	r5, [r4, #0]
 800512e:	1961      	adds	r1, r4, r5
 8005130:	428b      	cmp	r3, r1
 8005132:	bf04      	itt	eq
 8005134:	6819      	ldreq	r1, [r3, #0]
 8005136:	685b      	ldreq	r3, [r3, #4]
 8005138:	6063      	str	r3, [r4, #4]
 800513a:	bf04      	itt	eq
 800513c:	1949      	addeq	r1, r1, r5
 800513e:	6021      	streq	r1, [r4, #0]
 8005140:	6054      	str	r4, [r2, #4]
 8005142:	e7ca      	b.n	80050da <_free_r+0x26>
 8005144:	b003      	add	sp, #12
 8005146:	bd30      	pop	{r4, r5, pc}
 8005148:	20000354 	.word	0x20000354

0800514c <sbrk_aligned>:
 800514c:	b570      	push	{r4, r5, r6, lr}
 800514e:	4e0e      	ldr	r6, [pc, #56]	; (8005188 <sbrk_aligned+0x3c>)
 8005150:	460c      	mov	r4, r1
 8005152:	6831      	ldr	r1, [r6, #0]
 8005154:	4605      	mov	r5, r0
 8005156:	b911      	cbnz	r1, 800515e <sbrk_aligned+0x12>
 8005158:	f000 fcf6 	bl	8005b48 <_sbrk_r>
 800515c:	6030      	str	r0, [r6, #0]
 800515e:	4621      	mov	r1, r4
 8005160:	4628      	mov	r0, r5
 8005162:	f000 fcf1 	bl	8005b48 <_sbrk_r>
 8005166:	1c43      	adds	r3, r0, #1
 8005168:	d00a      	beq.n	8005180 <sbrk_aligned+0x34>
 800516a:	1cc4      	adds	r4, r0, #3
 800516c:	f024 0403 	bic.w	r4, r4, #3
 8005170:	42a0      	cmp	r0, r4
 8005172:	d007      	beq.n	8005184 <sbrk_aligned+0x38>
 8005174:	1a21      	subs	r1, r4, r0
 8005176:	4628      	mov	r0, r5
 8005178:	f000 fce6 	bl	8005b48 <_sbrk_r>
 800517c:	3001      	adds	r0, #1
 800517e:	d101      	bne.n	8005184 <sbrk_aligned+0x38>
 8005180:	f04f 34ff 	mov.w	r4, #4294967295
 8005184:	4620      	mov	r0, r4
 8005186:	bd70      	pop	{r4, r5, r6, pc}
 8005188:	20000358 	.word	0x20000358

0800518c <_malloc_r>:
 800518c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005190:	1ccd      	adds	r5, r1, #3
 8005192:	f025 0503 	bic.w	r5, r5, #3
 8005196:	3508      	adds	r5, #8
 8005198:	2d0c      	cmp	r5, #12
 800519a:	bf38      	it	cc
 800519c:	250c      	movcc	r5, #12
 800519e:	2d00      	cmp	r5, #0
 80051a0:	4607      	mov	r7, r0
 80051a2:	db01      	blt.n	80051a8 <_malloc_r+0x1c>
 80051a4:	42a9      	cmp	r1, r5
 80051a6:	d905      	bls.n	80051b4 <_malloc_r+0x28>
 80051a8:	230c      	movs	r3, #12
 80051aa:	603b      	str	r3, [r7, #0]
 80051ac:	2600      	movs	r6, #0
 80051ae:	4630      	mov	r0, r6
 80051b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051b4:	4e2e      	ldr	r6, [pc, #184]	; (8005270 <_malloc_r+0xe4>)
 80051b6:	f001 fb63 	bl	8006880 <__malloc_lock>
 80051ba:	6833      	ldr	r3, [r6, #0]
 80051bc:	461c      	mov	r4, r3
 80051be:	bb34      	cbnz	r4, 800520e <_malloc_r+0x82>
 80051c0:	4629      	mov	r1, r5
 80051c2:	4638      	mov	r0, r7
 80051c4:	f7ff ffc2 	bl	800514c <sbrk_aligned>
 80051c8:	1c43      	adds	r3, r0, #1
 80051ca:	4604      	mov	r4, r0
 80051cc:	d14d      	bne.n	800526a <_malloc_r+0xde>
 80051ce:	6834      	ldr	r4, [r6, #0]
 80051d0:	4626      	mov	r6, r4
 80051d2:	2e00      	cmp	r6, #0
 80051d4:	d140      	bne.n	8005258 <_malloc_r+0xcc>
 80051d6:	6823      	ldr	r3, [r4, #0]
 80051d8:	4631      	mov	r1, r6
 80051da:	4638      	mov	r0, r7
 80051dc:	eb04 0803 	add.w	r8, r4, r3
 80051e0:	f000 fcb2 	bl	8005b48 <_sbrk_r>
 80051e4:	4580      	cmp	r8, r0
 80051e6:	d13a      	bne.n	800525e <_malloc_r+0xd2>
 80051e8:	6821      	ldr	r1, [r4, #0]
 80051ea:	3503      	adds	r5, #3
 80051ec:	1a6d      	subs	r5, r5, r1
 80051ee:	f025 0503 	bic.w	r5, r5, #3
 80051f2:	3508      	adds	r5, #8
 80051f4:	2d0c      	cmp	r5, #12
 80051f6:	bf38      	it	cc
 80051f8:	250c      	movcc	r5, #12
 80051fa:	4629      	mov	r1, r5
 80051fc:	4638      	mov	r0, r7
 80051fe:	f7ff ffa5 	bl	800514c <sbrk_aligned>
 8005202:	3001      	adds	r0, #1
 8005204:	d02b      	beq.n	800525e <_malloc_r+0xd2>
 8005206:	6823      	ldr	r3, [r4, #0]
 8005208:	442b      	add	r3, r5
 800520a:	6023      	str	r3, [r4, #0]
 800520c:	e00e      	b.n	800522c <_malloc_r+0xa0>
 800520e:	6822      	ldr	r2, [r4, #0]
 8005210:	1b52      	subs	r2, r2, r5
 8005212:	d41e      	bmi.n	8005252 <_malloc_r+0xc6>
 8005214:	2a0b      	cmp	r2, #11
 8005216:	d916      	bls.n	8005246 <_malloc_r+0xba>
 8005218:	1961      	adds	r1, r4, r5
 800521a:	42a3      	cmp	r3, r4
 800521c:	6025      	str	r5, [r4, #0]
 800521e:	bf18      	it	ne
 8005220:	6059      	strne	r1, [r3, #4]
 8005222:	6863      	ldr	r3, [r4, #4]
 8005224:	bf08      	it	eq
 8005226:	6031      	streq	r1, [r6, #0]
 8005228:	5162      	str	r2, [r4, r5]
 800522a:	604b      	str	r3, [r1, #4]
 800522c:	4638      	mov	r0, r7
 800522e:	f104 060b 	add.w	r6, r4, #11
 8005232:	f001 fb2b 	bl	800688c <__malloc_unlock>
 8005236:	f026 0607 	bic.w	r6, r6, #7
 800523a:	1d23      	adds	r3, r4, #4
 800523c:	1af2      	subs	r2, r6, r3
 800523e:	d0b6      	beq.n	80051ae <_malloc_r+0x22>
 8005240:	1b9b      	subs	r3, r3, r6
 8005242:	50a3      	str	r3, [r4, r2]
 8005244:	e7b3      	b.n	80051ae <_malloc_r+0x22>
 8005246:	6862      	ldr	r2, [r4, #4]
 8005248:	42a3      	cmp	r3, r4
 800524a:	bf0c      	ite	eq
 800524c:	6032      	streq	r2, [r6, #0]
 800524e:	605a      	strne	r2, [r3, #4]
 8005250:	e7ec      	b.n	800522c <_malloc_r+0xa0>
 8005252:	4623      	mov	r3, r4
 8005254:	6864      	ldr	r4, [r4, #4]
 8005256:	e7b2      	b.n	80051be <_malloc_r+0x32>
 8005258:	4634      	mov	r4, r6
 800525a:	6876      	ldr	r6, [r6, #4]
 800525c:	e7b9      	b.n	80051d2 <_malloc_r+0x46>
 800525e:	230c      	movs	r3, #12
 8005260:	603b      	str	r3, [r7, #0]
 8005262:	4638      	mov	r0, r7
 8005264:	f001 fb12 	bl	800688c <__malloc_unlock>
 8005268:	e7a1      	b.n	80051ae <_malloc_r+0x22>
 800526a:	6025      	str	r5, [r4, #0]
 800526c:	e7de      	b.n	800522c <_malloc_r+0xa0>
 800526e:	bf00      	nop
 8005270:	20000354 	.word	0x20000354

08005274 <__cvt>:
 8005274:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005278:	ec55 4b10 	vmov	r4, r5, d0
 800527c:	2d00      	cmp	r5, #0
 800527e:	460e      	mov	r6, r1
 8005280:	4619      	mov	r1, r3
 8005282:	462b      	mov	r3, r5
 8005284:	bfbb      	ittet	lt
 8005286:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800528a:	461d      	movlt	r5, r3
 800528c:	2300      	movge	r3, #0
 800528e:	232d      	movlt	r3, #45	; 0x2d
 8005290:	700b      	strb	r3, [r1, #0]
 8005292:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005294:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005298:	4691      	mov	r9, r2
 800529a:	f023 0820 	bic.w	r8, r3, #32
 800529e:	bfbc      	itt	lt
 80052a0:	4622      	movlt	r2, r4
 80052a2:	4614      	movlt	r4, r2
 80052a4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80052a8:	d005      	beq.n	80052b6 <__cvt+0x42>
 80052aa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80052ae:	d100      	bne.n	80052b2 <__cvt+0x3e>
 80052b0:	3601      	adds	r6, #1
 80052b2:	2102      	movs	r1, #2
 80052b4:	e000      	b.n	80052b8 <__cvt+0x44>
 80052b6:	2103      	movs	r1, #3
 80052b8:	ab03      	add	r3, sp, #12
 80052ba:	9301      	str	r3, [sp, #4]
 80052bc:	ab02      	add	r3, sp, #8
 80052be:	9300      	str	r3, [sp, #0]
 80052c0:	ec45 4b10 	vmov	d0, r4, r5
 80052c4:	4653      	mov	r3, sl
 80052c6:	4632      	mov	r2, r6
 80052c8:	f000 fcda 	bl	8005c80 <_dtoa_r>
 80052cc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80052d0:	4607      	mov	r7, r0
 80052d2:	d102      	bne.n	80052da <__cvt+0x66>
 80052d4:	f019 0f01 	tst.w	r9, #1
 80052d8:	d022      	beq.n	8005320 <__cvt+0xac>
 80052da:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80052de:	eb07 0906 	add.w	r9, r7, r6
 80052e2:	d110      	bne.n	8005306 <__cvt+0x92>
 80052e4:	783b      	ldrb	r3, [r7, #0]
 80052e6:	2b30      	cmp	r3, #48	; 0x30
 80052e8:	d10a      	bne.n	8005300 <__cvt+0x8c>
 80052ea:	2200      	movs	r2, #0
 80052ec:	2300      	movs	r3, #0
 80052ee:	4620      	mov	r0, r4
 80052f0:	4629      	mov	r1, r5
 80052f2:	f7fb fbe9 	bl	8000ac8 <__aeabi_dcmpeq>
 80052f6:	b918      	cbnz	r0, 8005300 <__cvt+0x8c>
 80052f8:	f1c6 0601 	rsb	r6, r6, #1
 80052fc:	f8ca 6000 	str.w	r6, [sl]
 8005300:	f8da 3000 	ldr.w	r3, [sl]
 8005304:	4499      	add	r9, r3
 8005306:	2200      	movs	r2, #0
 8005308:	2300      	movs	r3, #0
 800530a:	4620      	mov	r0, r4
 800530c:	4629      	mov	r1, r5
 800530e:	f7fb fbdb 	bl	8000ac8 <__aeabi_dcmpeq>
 8005312:	b108      	cbz	r0, 8005318 <__cvt+0xa4>
 8005314:	f8cd 900c 	str.w	r9, [sp, #12]
 8005318:	2230      	movs	r2, #48	; 0x30
 800531a:	9b03      	ldr	r3, [sp, #12]
 800531c:	454b      	cmp	r3, r9
 800531e:	d307      	bcc.n	8005330 <__cvt+0xbc>
 8005320:	9b03      	ldr	r3, [sp, #12]
 8005322:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005324:	1bdb      	subs	r3, r3, r7
 8005326:	4638      	mov	r0, r7
 8005328:	6013      	str	r3, [r2, #0]
 800532a:	b004      	add	sp, #16
 800532c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005330:	1c59      	adds	r1, r3, #1
 8005332:	9103      	str	r1, [sp, #12]
 8005334:	701a      	strb	r2, [r3, #0]
 8005336:	e7f0      	b.n	800531a <__cvt+0xa6>

08005338 <__exponent>:
 8005338:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800533a:	4603      	mov	r3, r0
 800533c:	2900      	cmp	r1, #0
 800533e:	bfb8      	it	lt
 8005340:	4249      	neglt	r1, r1
 8005342:	f803 2b02 	strb.w	r2, [r3], #2
 8005346:	bfb4      	ite	lt
 8005348:	222d      	movlt	r2, #45	; 0x2d
 800534a:	222b      	movge	r2, #43	; 0x2b
 800534c:	2909      	cmp	r1, #9
 800534e:	7042      	strb	r2, [r0, #1]
 8005350:	dd2a      	ble.n	80053a8 <__exponent+0x70>
 8005352:	f10d 0407 	add.w	r4, sp, #7
 8005356:	46a4      	mov	ip, r4
 8005358:	270a      	movs	r7, #10
 800535a:	46a6      	mov	lr, r4
 800535c:	460a      	mov	r2, r1
 800535e:	fb91 f6f7 	sdiv	r6, r1, r7
 8005362:	fb07 1516 	mls	r5, r7, r6, r1
 8005366:	3530      	adds	r5, #48	; 0x30
 8005368:	2a63      	cmp	r2, #99	; 0x63
 800536a:	f104 34ff 	add.w	r4, r4, #4294967295
 800536e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005372:	4631      	mov	r1, r6
 8005374:	dcf1      	bgt.n	800535a <__exponent+0x22>
 8005376:	3130      	adds	r1, #48	; 0x30
 8005378:	f1ae 0502 	sub.w	r5, lr, #2
 800537c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005380:	1c44      	adds	r4, r0, #1
 8005382:	4629      	mov	r1, r5
 8005384:	4561      	cmp	r1, ip
 8005386:	d30a      	bcc.n	800539e <__exponent+0x66>
 8005388:	f10d 0209 	add.w	r2, sp, #9
 800538c:	eba2 020e 	sub.w	r2, r2, lr
 8005390:	4565      	cmp	r5, ip
 8005392:	bf88      	it	hi
 8005394:	2200      	movhi	r2, #0
 8005396:	4413      	add	r3, r2
 8005398:	1a18      	subs	r0, r3, r0
 800539a:	b003      	add	sp, #12
 800539c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800539e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80053a2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80053a6:	e7ed      	b.n	8005384 <__exponent+0x4c>
 80053a8:	2330      	movs	r3, #48	; 0x30
 80053aa:	3130      	adds	r1, #48	; 0x30
 80053ac:	7083      	strb	r3, [r0, #2]
 80053ae:	70c1      	strb	r1, [r0, #3]
 80053b0:	1d03      	adds	r3, r0, #4
 80053b2:	e7f1      	b.n	8005398 <__exponent+0x60>

080053b4 <_printf_float>:
 80053b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053b8:	ed2d 8b02 	vpush	{d8}
 80053bc:	b08d      	sub	sp, #52	; 0x34
 80053be:	460c      	mov	r4, r1
 80053c0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80053c4:	4616      	mov	r6, r2
 80053c6:	461f      	mov	r7, r3
 80053c8:	4605      	mov	r5, r0
 80053ca:	f001 fa47 	bl	800685c <_localeconv_r>
 80053ce:	f8d0 a000 	ldr.w	sl, [r0]
 80053d2:	4650      	mov	r0, sl
 80053d4:	f7fa fefc 	bl	80001d0 <strlen>
 80053d8:	2300      	movs	r3, #0
 80053da:	930a      	str	r3, [sp, #40]	; 0x28
 80053dc:	6823      	ldr	r3, [r4, #0]
 80053de:	9305      	str	r3, [sp, #20]
 80053e0:	f8d8 3000 	ldr.w	r3, [r8]
 80053e4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80053e8:	3307      	adds	r3, #7
 80053ea:	f023 0307 	bic.w	r3, r3, #7
 80053ee:	f103 0208 	add.w	r2, r3, #8
 80053f2:	f8c8 2000 	str.w	r2, [r8]
 80053f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053fa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80053fe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005402:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005406:	9307      	str	r3, [sp, #28]
 8005408:	f8cd 8018 	str.w	r8, [sp, #24]
 800540c:	ee08 0a10 	vmov	s16, r0
 8005410:	4b9f      	ldr	r3, [pc, #636]	; (8005690 <_printf_float+0x2dc>)
 8005412:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005416:	f04f 32ff 	mov.w	r2, #4294967295
 800541a:	f7fb fb87 	bl	8000b2c <__aeabi_dcmpun>
 800541e:	bb88      	cbnz	r0, 8005484 <_printf_float+0xd0>
 8005420:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005424:	4b9a      	ldr	r3, [pc, #616]	; (8005690 <_printf_float+0x2dc>)
 8005426:	f04f 32ff 	mov.w	r2, #4294967295
 800542a:	f7fb fb61 	bl	8000af0 <__aeabi_dcmple>
 800542e:	bb48      	cbnz	r0, 8005484 <_printf_float+0xd0>
 8005430:	2200      	movs	r2, #0
 8005432:	2300      	movs	r3, #0
 8005434:	4640      	mov	r0, r8
 8005436:	4649      	mov	r1, r9
 8005438:	f7fb fb50 	bl	8000adc <__aeabi_dcmplt>
 800543c:	b110      	cbz	r0, 8005444 <_printf_float+0x90>
 800543e:	232d      	movs	r3, #45	; 0x2d
 8005440:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005444:	4b93      	ldr	r3, [pc, #588]	; (8005694 <_printf_float+0x2e0>)
 8005446:	4894      	ldr	r0, [pc, #592]	; (8005698 <_printf_float+0x2e4>)
 8005448:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800544c:	bf94      	ite	ls
 800544e:	4698      	movls	r8, r3
 8005450:	4680      	movhi	r8, r0
 8005452:	2303      	movs	r3, #3
 8005454:	6123      	str	r3, [r4, #16]
 8005456:	9b05      	ldr	r3, [sp, #20]
 8005458:	f023 0204 	bic.w	r2, r3, #4
 800545c:	6022      	str	r2, [r4, #0]
 800545e:	f04f 0900 	mov.w	r9, #0
 8005462:	9700      	str	r7, [sp, #0]
 8005464:	4633      	mov	r3, r6
 8005466:	aa0b      	add	r2, sp, #44	; 0x2c
 8005468:	4621      	mov	r1, r4
 800546a:	4628      	mov	r0, r5
 800546c:	f000 f9d8 	bl	8005820 <_printf_common>
 8005470:	3001      	adds	r0, #1
 8005472:	f040 8090 	bne.w	8005596 <_printf_float+0x1e2>
 8005476:	f04f 30ff 	mov.w	r0, #4294967295
 800547a:	b00d      	add	sp, #52	; 0x34
 800547c:	ecbd 8b02 	vpop	{d8}
 8005480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005484:	4642      	mov	r2, r8
 8005486:	464b      	mov	r3, r9
 8005488:	4640      	mov	r0, r8
 800548a:	4649      	mov	r1, r9
 800548c:	f7fb fb4e 	bl	8000b2c <__aeabi_dcmpun>
 8005490:	b140      	cbz	r0, 80054a4 <_printf_float+0xf0>
 8005492:	464b      	mov	r3, r9
 8005494:	2b00      	cmp	r3, #0
 8005496:	bfbc      	itt	lt
 8005498:	232d      	movlt	r3, #45	; 0x2d
 800549a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800549e:	487f      	ldr	r0, [pc, #508]	; (800569c <_printf_float+0x2e8>)
 80054a0:	4b7f      	ldr	r3, [pc, #508]	; (80056a0 <_printf_float+0x2ec>)
 80054a2:	e7d1      	b.n	8005448 <_printf_float+0x94>
 80054a4:	6863      	ldr	r3, [r4, #4]
 80054a6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80054aa:	9206      	str	r2, [sp, #24]
 80054ac:	1c5a      	adds	r2, r3, #1
 80054ae:	d13f      	bne.n	8005530 <_printf_float+0x17c>
 80054b0:	2306      	movs	r3, #6
 80054b2:	6063      	str	r3, [r4, #4]
 80054b4:	9b05      	ldr	r3, [sp, #20]
 80054b6:	6861      	ldr	r1, [r4, #4]
 80054b8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80054bc:	2300      	movs	r3, #0
 80054be:	9303      	str	r3, [sp, #12]
 80054c0:	ab0a      	add	r3, sp, #40	; 0x28
 80054c2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80054c6:	ab09      	add	r3, sp, #36	; 0x24
 80054c8:	ec49 8b10 	vmov	d0, r8, r9
 80054cc:	9300      	str	r3, [sp, #0]
 80054ce:	6022      	str	r2, [r4, #0]
 80054d0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80054d4:	4628      	mov	r0, r5
 80054d6:	f7ff fecd 	bl	8005274 <__cvt>
 80054da:	9b06      	ldr	r3, [sp, #24]
 80054dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80054de:	2b47      	cmp	r3, #71	; 0x47
 80054e0:	4680      	mov	r8, r0
 80054e2:	d108      	bne.n	80054f6 <_printf_float+0x142>
 80054e4:	1cc8      	adds	r0, r1, #3
 80054e6:	db02      	blt.n	80054ee <_printf_float+0x13a>
 80054e8:	6863      	ldr	r3, [r4, #4]
 80054ea:	4299      	cmp	r1, r3
 80054ec:	dd41      	ble.n	8005572 <_printf_float+0x1be>
 80054ee:	f1ab 0b02 	sub.w	fp, fp, #2
 80054f2:	fa5f fb8b 	uxtb.w	fp, fp
 80054f6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80054fa:	d820      	bhi.n	800553e <_printf_float+0x18a>
 80054fc:	3901      	subs	r1, #1
 80054fe:	465a      	mov	r2, fp
 8005500:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005504:	9109      	str	r1, [sp, #36]	; 0x24
 8005506:	f7ff ff17 	bl	8005338 <__exponent>
 800550a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800550c:	1813      	adds	r3, r2, r0
 800550e:	2a01      	cmp	r2, #1
 8005510:	4681      	mov	r9, r0
 8005512:	6123      	str	r3, [r4, #16]
 8005514:	dc02      	bgt.n	800551c <_printf_float+0x168>
 8005516:	6822      	ldr	r2, [r4, #0]
 8005518:	07d2      	lsls	r2, r2, #31
 800551a:	d501      	bpl.n	8005520 <_printf_float+0x16c>
 800551c:	3301      	adds	r3, #1
 800551e:	6123      	str	r3, [r4, #16]
 8005520:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005524:	2b00      	cmp	r3, #0
 8005526:	d09c      	beq.n	8005462 <_printf_float+0xae>
 8005528:	232d      	movs	r3, #45	; 0x2d
 800552a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800552e:	e798      	b.n	8005462 <_printf_float+0xae>
 8005530:	9a06      	ldr	r2, [sp, #24]
 8005532:	2a47      	cmp	r2, #71	; 0x47
 8005534:	d1be      	bne.n	80054b4 <_printf_float+0x100>
 8005536:	2b00      	cmp	r3, #0
 8005538:	d1bc      	bne.n	80054b4 <_printf_float+0x100>
 800553a:	2301      	movs	r3, #1
 800553c:	e7b9      	b.n	80054b2 <_printf_float+0xfe>
 800553e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005542:	d118      	bne.n	8005576 <_printf_float+0x1c2>
 8005544:	2900      	cmp	r1, #0
 8005546:	6863      	ldr	r3, [r4, #4]
 8005548:	dd0b      	ble.n	8005562 <_printf_float+0x1ae>
 800554a:	6121      	str	r1, [r4, #16]
 800554c:	b913      	cbnz	r3, 8005554 <_printf_float+0x1a0>
 800554e:	6822      	ldr	r2, [r4, #0]
 8005550:	07d0      	lsls	r0, r2, #31
 8005552:	d502      	bpl.n	800555a <_printf_float+0x1a6>
 8005554:	3301      	adds	r3, #1
 8005556:	440b      	add	r3, r1
 8005558:	6123      	str	r3, [r4, #16]
 800555a:	65a1      	str	r1, [r4, #88]	; 0x58
 800555c:	f04f 0900 	mov.w	r9, #0
 8005560:	e7de      	b.n	8005520 <_printf_float+0x16c>
 8005562:	b913      	cbnz	r3, 800556a <_printf_float+0x1b6>
 8005564:	6822      	ldr	r2, [r4, #0]
 8005566:	07d2      	lsls	r2, r2, #31
 8005568:	d501      	bpl.n	800556e <_printf_float+0x1ba>
 800556a:	3302      	adds	r3, #2
 800556c:	e7f4      	b.n	8005558 <_printf_float+0x1a4>
 800556e:	2301      	movs	r3, #1
 8005570:	e7f2      	b.n	8005558 <_printf_float+0x1a4>
 8005572:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005576:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005578:	4299      	cmp	r1, r3
 800557a:	db05      	blt.n	8005588 <_printf_float+0x1d4>
 800557c:	6823      	ldr	r3, [r4, #0]
 800557e:	6121      	str	r1, [r4, #16]
 8005580:	07d8      	lsls	r0, r3, #31
 8005582:	d5ea      	bpl.n	800555a <_printf_float+0x1a6>
 8005584:	1c4b      	adds	r3, r1, #1
 8005586:	e7e7      	b.n	8005558 <_printf_float+0x1a4>
 8005588:	2900      	cmp	r1, #0
 800558a:	bfd4      	ite	le
 800558c:	f1c1 0202 	rsble	r2, r1, #2
 8005590:	2201      	movgt	r2, #1
 8005592:	4413      	add	r3, r2
 8005594:	e7e0      	b.n	8005558 <_printf_float+0x1a4>
 8005596:	6823      	ldr	r3, [r4, #0]
 8005598:	055a      	lsls	r2, r3, #21
 800559a:	d407      	bmi.n	80055ac <_printf_float+0x1f8>
 800559c:	6923      	ldr	r3, [r4, #16]
 800559e:	4642      	mov	r2, r8
 80055a0:	4631      	mov	r1, r6
 80055a2:	4628      	mov	r0, r5
 80055a4:	47b8      	blx	r7
 80055a6:	3001      	adds	r0, #1
 80055a8:	d12c      	bne.n	8005604 <_printf_float+0x250>
 80055aa:	e764      	b.n	8005476 <_printf_float+0xc2>
 80055ac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80055b0:	f240 80e0 	bls.w	8005774 <_printf_float+0x3c0>
 80055b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80055b8:	2200      	movs	r2, #0
 80055ba:	2300      	movs	r3, #0
 80055bc:	f7fb fa84 	bl	8000ac8 <__aeabi_dcmpeq>
 80055c0:	2800      	cmp	r0, #0
 80055c2:	d034      	beq.n	800562e <_printf_float+0x27a>
 80055c4:	4a37      	ldr	r2, [pc, #220]	; (80056a4 <_printf_float+0x2f0>)
 80055c6:	2301      	movs	r3, #1
 80055c8:	4631      	mov	r1, r6
 80055ca:	4628      	mov	r0, r5
 80055cc:	47b8      	blx	r7
 80055ce:	3001      	adds	r0, #1
 80055d0:	f43f af51 	beq.w	8005476 <_printf_float+0xc2>
 80055d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055d8:	429a      	cmp	r2, r3
 80055da:	db02      	blt.n	80055e2 <_printf_float+0x22e>
 80055dc:	6823      	ldr	r3, [r4, #0]
 80055de:	07d8      	lsls	r0, r3, #31
 80055e0:	d510      	bpl.n	8005604 <_printf_float+0x250>
 80055e2:	ee18 3a10 	vmov	r3, s16
 80055e6:	4652      	mov	r2, sl
 80055e8:	4631      	mov	r1, r6
 80055ea:	4628      	mov	r0, r5
 80055ec:	47b8      	blx	r7
 80055ee:	3001      	adds	r0, #1
 80055f0:	f43f af41 	beq.w	8005476 <_printf_float+0xc2>
 80055f4:	f04f 0800 	mov.w	r8, #0
 80055f8:	f104 091a 	add.w	r9, r4, #26
 80055fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055fe:	3b01      	subs	r3, #1
 8005600:	4543      	cmp	r3, r8
 8005602:	dc09      	bgt.n	8005618 <_printf_float+0x264>
 8005604:	6823      	ldr	r3, [r4, #0]
 8005606:	079b      	lsls	r3, r3, #30
 8005608:	f100 8105 	bmi.w	8005816 <_printf_float+0x462>
 800560c:	68e0      	ldr	r0, [r4, #12]
 800560e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005610:	4298      	cmp	r0, r3
 8005612:	bfb8      	it	lt
 8005614:	4618      	movlt	r0, r3
 8005616:	e730      	b.n	800547a <_printf_float+0xc6>
 8005618:	2301      	movs	r3, #1
 800561a:	464a      	mov	r2, r9
 800561c:	4631      	mov	r1, r6
 800561e:	4628      	mov	r0, r5
 8005620:	47b8      	blx	r7
 8005622:	3001      	adds	r0, #1
 8005624:	f43f af27 	beq.w	8005476 <_printf_float+0xc2>
 8005628:	f108 0801 	add.w	r8, r8, #1
 800562c:	e7e6      	b.n	80055fc <_printf_float+0x248>
 800562e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005630:	2b00      	cmp	r3, #0
 8005632:	dc39      	bgt.n	80056a8 <_printf_float+0x2f4>
 8005634:	4a1b      	ldr	r2, [pc, #108]	; (80056a4 <_printf_float+0x2f0>)
 8005636:	2301      	movs	r3, #1
 8005638:	4631      	mov	r1, r6
 800563a:	4628      	mov	r0, r5
 800563c:	47b8      	blx	r7
 800563e:	3001      	adds	r0, #1
 8005640:	f43f af19 	beq.w	8005476 <_printf_float+0xc2>
 8005644:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005648:	4313      	orrs	r3, r2
 800564a:	d102      	bne.n	8005652 <_printf_float+0x29e>
 800564c:	6823      	ldr	r3, [r4, #0]
 800564e:	07d9      	lsls	r1, r3, #31
 8005650:	d5d8      	bpl.n	8005604 <_printf_float+0x250>
 8005652:	ee18 3a10 	vmov	r3, s16
 8005656:	4652      	mov	r2, sl
 8005658:	4631      	mov	r1, r6
 800565a:	4628      	mov	r0, r5
 800565c:	47b8      	blx	r7
 800565e:	3001      	adds	r0, #1
 8005660:	f43f af09 	beq.w	8005476 <_printf_float+0xc2>
 8005664:	f04f 0900 	mov.w	r9, #0
 8005668:	f104 0a1a 	add.w	sl, r4, #26
 800566c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800566e:	425b      	negs	r3, r3
 8005670:	454b      	cmp	r3, r9
 8005672:	dc01      	bgt.n	8005678 <_printf_float+0x2c4>
 8005674:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005676:	e792      	b.n	800559e <_printf_float+0x1ea>
 8005678:	2301      	movs	r3, #1
 800567a:	4652      	mov	r2, sl
 800567c:	4631      	mov	r1, r6
 800567e:	4628      	mov	r0, r5
 8005680:	47b8      	blx	r7
 8005682:	3001      	adds	r0, #1
 8005684:	f43f aef7 	beq.w	8005476 <_printf_float+0xc2>
 8005688:	f109 0901 	add.w	r9, r9, #1
 800568c:	e7ee      	b.n	800566c <_printf_float+0x2b8>
 800568e:	bf00      	nop
 8005690:	7fefffff 	.word	0x7fefffff
 8005694:	08007b34 	.word	0x08007b34
 8005698:	08007b38 	.word	0x08007b38
 800569c:	08007b40 	.word	0x08007b40
 80056a0:	08007b3c 	.word	0x08007b3c
 80056a4:	08007b44 	.word	0x08007b44
 80056a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80056ac:	429a      	cmp	r2, r3
 80056ae:	bfa8      	it	ge
 80056b0:	461a      	movge	r2, r3
 80056b2:	2a00      	cmp	r2, #0
 80056b4:	4691      	mov	r9, r2
 80056b6:	dc37      	bgt.n	8005728 <_printf_float+0x374>
 80056b8:	f04f 0b00 	mov.w	fp, #0
 80056bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80056c0:	f104 021a 	add.w	r2, r4, #26
 80056c4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80056c6:	9305      	str	r3, [sp, #20]
 80056c8:	eba3 0309 	sub.w	r3, r3, r9
 80056cc:	455b      	cmp	r3, fp
 80056ce:	dc33      	bgt.n	8005738 <_printf_float+0x384>
 80056d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80056d4:	429a      	cmp	r2, r3
 80056d6:	db3b      	blt.n	8005750 <_printf_float+0x39c>
 80056d8:	6823      	ldr	r3, [r4, #0]
 80056da:	07da      	lsls	r2, r3, #31
 80056dc:	d438      	bmi.n	8005750 <_printf_float+0x39c>
 80056de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056e0:	9a05      	ldr	r2, [sp, #20]
 80056e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80056e4:	1a9a      	subs	r2, r3, r2
 80056e6:	eba3 0901 	sub.w	r9, r3, r1
 80056ea:	4591      	cmp	r9, r2
 80056ec:	bfa8      	it	ge
 80056ee:	4691      	movge	r9, r2
 80056f0:	f1b9 0f00 	cmp.w	r9, #0
 80056f4:	dc35      	bgt.n	8005762 <_printf_float+0x3ae>
 80056f6:	f04f 0800 	mov.w	r8, #0
 80056fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80056fe:	f104 0a1a 	add.w	sl, r4, #26
 8005702:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005706:	1a9b      	subs	r3, r3, r2
 8005708:	eba3 0309 	sub.w	r3, r3, r9
 800570c:	4543      	cmp	r3, r8
 800570e:	f77f af79 	ble.w	8005604 <_printf_float+0x250>
 8005712:	2301      	movs	r3, #1
 8005714:	4652      	mov	r2, sl
 8005716:	4631      	mov	r1, r6
 8005718:	4628      	mov	r0, r5
 800571a:	47b8      	blx	r7
 800571c:	3001      	adds	r0, #1
 800571e:	f43f aeaa 	beq.w	8005476 <_printf_float+0xc2>
 8005722:	f108 0801 	add.w	r8, r8, #1
 8005726:	e7ec      	b.n	8005702 <_printf_float+0x34e>
 8005728:	4613      	mov	r3, r2
 800572a:	4631      	mov	r1, r6
 800572c:	4642      	mov	r2, r8
 800572e:	4628      	mov	r0, r5
 8005730:	47b8      	blx	r7
 8005732:	3001      	adds	r0, #1
 8005734:	d1c0      	bne.n	80056b8 <_printf_float+0x304>
 8005736:	e69e      	b.n	8005476 <_printf_float+0xc2>
 8005738:	2301      	movs	r3, #1
 800573a:	4631      	mov	r1, r6
 800573c:	4628      	mov	r0, r5
 800573e:	9205      	str	r2, [sp, #20]
 8005740:	47b8      	blx	r7
 8005742:	3001      	adds	r0, #1
 8005744:	f43f ae97 	beq.w	8005476 <_printf_float+0xc2>
 8005748:	9a05      	ldr	r2, [sp, #20]
 800574a:	f10b 0b01 	add.w	fp, fp, #1
 800574e:	e7b9      	b.n	80056c4 <_printf_float+0x310>
 8005750:	ee18 3a10 	vmov	r3, s16
 8005754:	4652      	mov	r2, sl
 8005756:	4631      	mov	r1, r6
 8005758:	4628      	mov	r0, r5
 800575a:	47b8      	blx	r7
 800575c:	3001      	adds	r0, #1
 800575e:	d1be      	bne.n	80056de <_printf_float+0x32a>
 8005760:	e689      	b.n	8005476 <_printf_float+0xc2>
 8005762:	9a05      	ldr	r2, [sp, #20]
 8005764:	464b      	mov	r3, r9
 8005766:	4442      	add	r2, r8
 8005768:	4631      	mov	r1, r6
 800576a:	4628      	mov	r0, r5
 800576c:	47b8      	blx	r7
 800576e:	3001      	adds	r0, #1
 8005770:	d1c1      	bne.n	80056f6 <_printf_float+0x342>
 8005772:	e680      	b.n	8005476 <_printf_float+0xc2>
 8005774:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005776:	2a01      	cmp	r2, #1
 8005778:	dc01      	bgt.n	800577e <_printf_float+0x3ca>
 800577a:	07db      	lsls	r3, r3, #31
 800577c:	d538      	bpl.n	80057f0 <_printf_float+0x43c>
 800577e:	2301      	movs	r3, #1
 8005780:	4642      	mov	r2, r8
 8005782:	4631      	mov	r1, r6
 8005784:	4628      	mov	r0, r5
 8005786:	47b8      	blx	r7
 8005788:	3001      	adds	r0, #1
 800578a:	f43f ae74 	beq.w	8005476 <_printf_float+0xc2>
 800578e:	ee18 3a10 	vmov	r3, s16
 8005792:	4652      	mov	r2, sl
 8005794:	4631      	mov	r1, r6
 8005796:	4628      	mov	r0, r5
 8005798:	47b8      	blx	r7
 800579a:	3001      	adds	r0, #1
 800579c:	f43f ae6b 	beq.w	8005476 <_printf_float+0xc2>
 80057a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80057a4:	2200      	movs	r2, #0
 80057a6:	2300      	movs	r3, #0
 80057a8:	f7fb f98e 	bl	8000ac8 <__aeabi_dcmpeq>
 80057ac:	b9d8      	cbnz	r0, 80057e6 <_printf_float+0x432>
 80057ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057b0:	f108 0201 	add.w	r2, r8, #1
 80057b4:	3b01      	subs	r3, #1
 80057b6:	4631      	mov	r1, r6
 80057b8:	4628      	mov	r0, r5
 80057ba:	47b8      	blx	r7
 80057bc:	3001      	adds	r0, #1
 80057be:	d10e      	bne.n	80057de <_printf_float+0x42a>
 80057c0:	e659      	b.n	8005476 <_printf_float+0xc2>
 80057c2:	2301      	movs	r3, #1
 80057c4:	4652      	mov	r2, sl
 80057c6:	4631      	mov	r1, r6
 80057c8:	4628      	mov	r0, r5
 80057ca:	47b8      	blx	r7
 80057cc:	3001      	adds	r0, #1
 80057ce:	f43f ae52 	beq.w	8005476 <_printf_float+0xc2>
 80057d2:	f108 0801 	add.w	r8, r8, #1
 80057d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057d8:	3b01      	subs	r3, #1
 80057da:	4543      	cmp	r3, r8
 80057dc:	dcf1      	bgt.n	80057c2 <_printf_float+0x40e>
 80057de:	464b      	mov	r3, r9
 80057e0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80057e4:	e6dc      	b.n	80055a0 <_printf_float+0x1ec>
 80057e6:	f04f 0800 	mov.w	r8, #0
 80057ea:	f104 0a1a 	add.w	sl, r4, #26
 80057ee:	e7f2      	b.n	80057d6 <_printf_float+0x422>
 80057f0:	2301      	movs	r3, #1
 80057f2:	4642      	mov	r2, r8
 80057f4:	e7df      	b.n	80057b6 <_printf_float+0x402>
 80057f6:	2301      	movs	r3, #1
 80057f8:	464a      	mov	r2, r9
 80057fa:	4631      	mov	r1, r6
 80057fc:	4628      	mov	r0, r5
 80057fe:	47b8      	blx	r7
 8005800:	3001      	adds	r0, #1
 8005802:	f43f ae38 	beq.w	8005476 <_printf_float+0xc2>
 8005806:	f108 0801 	add.w	r8, r8, #1
 800580a:	68e3      	ldr	r3, [r4, #12]
 800580c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800580e:	1a5b      	subs	r3, r3, r1
 8005810:	4543      	cmp	r3, r8
 8005812:	dcf0      	bgt.n	80057f6 <_printf_float+0x442>
 8005814:	e6fa      	b.n	800560c <_printf_float+0x258>
 8005816:	f04f 0800 	mov.w	r8, #0
 800581a:	f104 0919 	add.w	r9, r4, #25
 800581e:	e7f4      	b.n	800580a <_printf_float+0x456>

08005820 <_printf_common>:
 8005820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005824:	4616      	mov	r6, r2
 8005826:	4699      	mov	r9, r3
 8005828:	688a      	ldr	r2, [r1, #8]
 800582a:	690b      	ldr	r3, [r1, #16]
 800582c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005830:	4293      	cmp	r3, r2
 8005832:	bfb8      	it	lt
 8005834:	4613      	movlt	r3, r2
 8005836:	6033      	str	r3, [r6, #0]
 8005838:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800583c:	4607      	mov	r7, r0
 800583e:	460c      	mov	r4, r1
 8005840:	b10a      	cbz	r2, 8005846 <_printf_common+0x26>
 8005842:	3301      	adds	r3, #1
 8005844:	6033      	str	r3, [r6, #0]
 8005846:	6823      	ldr	r3, [r4, #0]
 8005848:	0699      	lsls	r1, r3, #26
 800584a:	bf42      	ittt	mi
 800584c:	6833      	ldrmi	r3, [r6, #0]
 800584e:	3302      	addmi	r3, #2
 8005850:	6033      	strmi	r3, [r6, #0]
 8005852:	6825      	ldr	r5, [r4, #0]
 8005854:	f015 0506 	ands.w	r5, r5, #6
 8005858:	d106      	bne.n	8005868 <_printf_common+0x48>
 800585a:	f104 0a19 	add.w	sl, r4, #25
 800585e:	68e3      	ldr	r3, [r4, #12]
 8005860:	6832      	ldr	r2, [r6, #0]
 8005862:	1a9b      	subs	r3, r3, r2
 8005864:	42ab      	cmp	r3, r5
 8005866:	dc26      	bgt.n	80058b6 <_printf_common+0x96>
 8005868:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800586c:	1e13      	subs	r3, r2, #0
 800586e:	6822      	ldr	r2, [r4, #0]
 8005870:	bf18      	it	ne
 8005872:	2301      	movne	r3, #1
 8005874:	0692      	lsls	r2, r2, #26
 8005876:	d42b      	bmi.n	80058d0 <_printf_common+0xb0>
 8005878:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800587c:	4649      	mov	r1, r9
 800587e:	4638      	mov	r0, r7
 8005880:	47c0      	blx	r8
 8005882:	3001      	adds	r0, #1
 8005884:	d01e      	beq.n	80058c4 <_printf_common+0xa4>
 8005886:	6823      	ldr	r3, [r4, #0]
 8005888:	68e5      	ldr	r5, [r4, #12]
 800588a:	6832      	ldr	r2, [r6, #0]
 800588c:	f003 0306 	and.w	r3, r3, #6
 8005890:	2b04      	cmp	r3, #4
 8005892:	bf08      	it	eq
 8005894:	1aad      	subeq	r5, r5, r2
 8005896:	68a3      	ldr	r3, [r4, #8]
 8005898:	6922      	ldr	r2, [r4, #16]
 800589a:	bf0c      	ite	eq
 800589c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80058a0:	2500      	movne	r5, #0
 80058a2:	4293      	cmp	r3, r2
 80058a4:	bfc4      	itt	gt
 80058a6:	1a9b      	subgt	r3, r3, r2
 80058a8:	18ed      	addgt	r5, r5, r3
 80058aa:	2600      	movs	r6, #0
 80058ac:	341a      	adds	r4, #26
 80058ae:	42b5      	cmp	r5, r6
 80058b0:	d11a      	bne.n	80058e8 <_printf_common+0xc8>
 80058b2:	2000      	movs	r0, #0
 80058b4:	e008      	b.n	80058c8 <_printf_common+0xa8>
 80058b6:	2301      	movs	r3, #1
 80058b8:	4652      	mov	r2, sl
 80058ba:	4649      	mov	r1, r9
 80058bc:	4638      	mov	r0, r7
 80058be:	47c0      	blx	r8
 80058c0:	3001      	adds	r0, #1
 80058c2:	d103      	bne.n	80058cc <_printf_common+0xac>
 80058c4:	f04f 30ff 	mov.w	r0, #4294967295
 80058c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058cc:	3501      	adds	r5, #1
 80058ce:	e7c6      	b.n	800585e <_printf_common+0x3e>
 80058d0:	18e1      	adds	r1, r4, r3
 80058d2:	1c5a      	adds	r2, r3, #1
 80058d4:	2030      	movs	r0, #48	; 0x30
 80058d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80058da:	4422      	add	r2, r4
 80058dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80058e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80058e4:	3302      	adds	r3, #2
 80058e6:	e7c7      	b.n	8005878 <_printf_common+0x58>
 80058e8:	2301      	movs	r3, #1
 80058ea:	4622      	mov	r2, r4
 80058ec:	4649      	mov	r1, r9
 80058ee:	4638      	mov	r0, r7
 80058f0:	47c0      	blx	r8
 80058f2:	3001      	adds	r0, #1
 80058f4:	d0e6      	beq.n	80058c4 <_printf_common+0xa4>
 80058f6:	3601      	adds	r6, #1
 80058f8:	e7d9      	b.n	80058ae <_printf_common+0x8e>
	...

080058fc <_printf_i>:
 80058fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005900:	7e0f      	ldrb	r7, [r1, #24]
 8005902:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005904:	2f78      	cmp	r7, #120	; 0x78
 8005906:	4691      	mov	r9, r2
 8005908:	4680      	mov	r8, r0
 800590a:	460c      	mov	r4, r1
 800590c:	469a      	mov	sl, r3
 800590e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005912:	d807      	bhi.n	8005924 <_printf_i+0x28>
 8005914:	2f62      	cmp	r7, #98	; 0x62
 8005916:	d80a      	bhi.n	800592e <_printf_i+0x32>
 8005918:	2f00      	cmp	r7, #0
 800591a:	f000 80d8 	beq.w	8005ace <_printf_i+0x1d2>
 800591e:	2f58      	cmp	r7, #88	; 0x58
 8005920:	f000 80a3 	beq.w	8005a6a <_printf_i+0x16e>
 8005924:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005928:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800592c:	e03a      	b.n	80059a4 <_printf_i+0xa8>
 800592e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005932:	2b15      	cmp	r3, #21
 8005934:	d8f6      	bhi.n	8005924 <_printf_i+0x28>
 8005936:	a101      	add	r1, pc, #4	; (adr r1, 800593c <_printf_i+0x40>)
 8005938:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800593c:	08005995 	.word	0x08005995
 8005940:	080059a9 	.word	0x080059a9
 8005944:	08005925 	.word	0x08005925
 8005948:	08005925 	.word	0x08005925
 800594c:	08005925 	.word	0x08005925
 8005950:	08005925 	.word	0x08005925
 8005954:	080059a9 	.word	0x080059a9
 8005958:	08005925 	.word	0x08005925
 800595c:	08005925 	.word	0x08005925
 8005960:	08005925 	.word	0x08005925
 8005964:	08005925 	.word	0x08005925
 8005968:	08005ab5 	.word	0x08005ab5
 800596c:	080059d9 	.word	0x080059d9
 8005970:	08005a97 	.word	0x08005a97
 8005974:	08005925 	.word	0x08005925
 8005978:	08005925 	.word	0x08005925
 800597c:	08005ad7 	.word	0x08005ad7
 8005980:	08005925 	.word	0x08005925
 8005984:	080059d9 	.word	0x080059d9
 8005988:	08005925 	.word	0x08005925
 800598c:	08005925 	.word	0x08005925
 8005990:	08005a9f 	.word	0x08005a9f
 8005994:	682b      	ldr	r3, [r5, #0]
 8005996:	1d1a      	adds	r2, r3, #4
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	602a      	str	r2, [r5, #0]
 800599c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80059a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80059a4:	2301      	movs	r3, #1
 80059a6:	e0a3      	b.n	8005af0 <_printf_i+0x1f4>
 80059a8:	6820      	ldr	r0, [r4, #0]
 80059aa:	6829      	ldr	r1, [r5, #0]
 80059ac:	0606      	lsls	r6, r0, #24
 80059ae:	f101 0304 	add.w	r3, r1, #4
 80059b2:	d50a      	bpl.n	80059ca <_printf_i+0xce>
 80059b4:	680e      	ldr	r6, [r1, #0]
 80059b6:	602b      	str	r3, [r5, #0]
 80059b8:	2e00      	cmp	r6, #0
 80059ba:	da03      	bge.n	80059c4 <_printf_i+0xc8>
 80059bc:	232d      	movs	r3, #45	; 0x2d
 80059be:	4276      	negs	r6, r6
 80059c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059c4:	485e      	ldr	r0, [pc, #376]	; (8005b40 <_printf_i+0x244>)
 80059c6:	230a      	movs	r3, #10
 80059c8:	e019      	b.n	80059fe <_printf_i+0x102>
 80059ca:	680e      	ldr	r6, [r1, #0]
 80059cc:	602b      	str	r3, [r5, #0]
 80059ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 80059d2:	bf18      	it	ne
 80059d4:	b236      	sxthne	r6, r6
 80059d6:	e7ef      	b.n	80059b8 <_printf_i+0xbc>
 80059d8:	682b      	ldr	r3, [r5, #0]
 80059da:	6820      	ldr	r0, [r4, #0]
 80059dc:	1d19      	adds	r1, r3, #4
 80059de:	6029      	str	r1, [r5, #0]
 80059e0:	0601      	lsls	r1, r0, #24
 80059e2:	d501      	bpl.n	80059e8 <_printf_i+0xec>
 80059e4:	681e      	ldr	r6, [r3, #0]
 80059e6:	e002      	b.n	80059ee <_printf_i+0xf2>
 80059e8:	0646      	lsls	r6, r0, #25
 80059ea:	d5fb      	bpl.n	80059e4 <_printf_i+0xe8>
 80059ec:	881e      	ldrh	r6, [r3, #0]
 80059ee:	4854      	ldr	r0, [pc, #336]	; (8005b40 <_printf_i+0x244>)
 80059f0:	2f6f      	cmp	r7, #111	; 0x6f
 80059f2:	bf0c      	ite	eq
 80059f4:	2308      	moveq	r3, #8
 80059f6:	230a      	movne	r3, #10
 80059f8:	2100      	movs	r1, #0
 80059fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80059fe:	6865      	ldr	r5, [r4, #4]
 8005a00:	60a5      	str	r5, [r4, #8]
 8005a02:	2d00      	cmp	r5, #0
 8005a04:	bfa2      	ittt	ge
 8005a06:	6821      	ldrge	r1, [r4, #0]
 8005a08:	f021 0104 	bicge.w	r1, r1, #4
 8005a0c:	6021      	strge	r1, [r4, #0]
 8005a0e:	b90e      	cbnz	r6, 8005a14 <_printf_i+0x118>
 8005a10:	2d00      	cmp	r5, #0
 8005a12:	d04d      	beq.n	8005ab0 <_printf_i+0x1b4>
 8005a14:	4615      	mov	r5, r2
 8005a16:	fbb6 f1f3 	udiv	r1, r6, r3
 8005a1a:	fb03 6711 	mls	r7, r3, r1, r6
 8005a1e:	5dc7      	ldrb	r7, [r0, r7]
 8005a20:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005a24:	4637      	mov	r7, r6
 8005a26:	42bb      	cmp	r3, r7
 8005a28:	460e      	mov	r6, r1
 8005a2a:	d9f4      	bls.n	8005a16 <_printf_i+0x11a>
 8005a2c:	2b08      	cmp	r3, #8
 8005a2e:	d10b      	bne.n	8005a48 <_printf_i+0x14c>
 8005a30:	6823      	ldr	r3, [r4, #0]
 8005a32:	07de      	lsls	r6, r3, #31
 8005a34:	d508      	bpl.n	8005a48 <_printf_i+0x14c>
 8005a36:	6923      	ldr	r3, [r4, #16]
 8005a38:	6861      	ldr	r1, [r4, #4]
 8005a3a:	4299      	cmp	r1, r3
 8005a3c:	bfde      	ittt	le
 8005a3e:	2330      	movle	r3, #48	; 0x30
 8005a40:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005a44:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005a48:	1b52      	subs	r2, r2, r5
 8005a4a:	6122      	str	r2, [r4, #16]
 8005a4c:	f8cd a000 	str.w	sl, [sp]
 8005a50:	464b      	mov	r3, r9
 8005a52:	aa03      	add	r2, sp, #12
 8005a54:	4621      	mov	r1, r4
 8005a56:	4640      	mov	r0, r8
 8005a58:	f7ff fee2 	bl	8005820 <_printf_common>
 8005a5c:	3001      	adds	r0, #1
 8005a5e:	d14c      	bne.n	8005afa <_printf_i+0x1fe>
 8005a60:	f04f 30ff 	mov.w	r0, #4294967295
 8005a64:	b004      	add	sp, #16
 8005a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a6a:	4835      	ldr	r0, [pc, #212]	; (8005b40 <_printf_i+0x244>)
 8005a6c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005a70:	6829      	ldr	r1, [r5, #0]
 8005a72:	6823      	ldr	r3, [r4, #0]
 8005a74:	f851 6b04 	ldr.w	r6, [r1], #4
 8005a78:	6029      	str	r1, [r5, #0]
 8005a7a:	061d      	lsls	r5, r3, #24
 8005a7c:	d514      	bpl.n	8005aa8 <_printf_i+0x1ac>
 8005a7e:	07df      	lsls	r7, r3, #31
 8005a80:	bf44      	itt	mi
 8005a82:	f043 0320 	orrmi.w	r3, r3, #32
 8005a86:	6023      	strmi	r3, [r4, #0]
 8005a88:	b91e      	cbnz	r6, 8005a92 <_printf_i+0x196>
 8005a8a:	6823      	ldr	r3, [r4, #0]
 8005a8c:	f023 0320 	bic.w	r3, r3, #32
 8005a90:	6023      	str	r3, [r4, #0]
 8005a92:	2310      	movs	r3, #16
 8005a94:	e7b0      	b.n	80059f8 <_printf_i+0xfc>
 8005a96:	6823      	ldr	r3, [r4, #0]
 8005a98:	f043 0320 	orr.w	r3, r3, #32
 8005a9c:	6023      	str	r3, [r4, #0]
 8005a9e:	2378      	movs	r3, #120	; 0x78
 8005aa0:	4828      	ldr	r0, [pc, #160]	; (8005b44 <_printf_i+0x248>)
 8005aa2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005aa6:	e7e3      	b.n	8005a70 <_printf_i+0x174>
 8005aa8:	0659      	lsls	r1, r3, #25
 8005aaa:	bf48      	it	mi
 8005aac:	b2b6      	uxthmi	r6, r6
 8005aae:	e7e6      	b.n	8005a7e <_printf_i+0x182>
 8005ab0:	4615      	mov	r5, r2
 8005ab2:	e7bb      	b.n	8005a2c <_printf_i+0x130>
 8005ab4:	682b      	ldr	r3, [r5, #0]
 8005ab6:	6826      	ldr	r6, [r4, #0]
 8005ab8:	6961      	ldr	r1, [r4, #20]
 8005aba:	1d18      	adds	r0, r3, #4
 8005abc:	6028      	str	r0, [r5, #0]
 8005abe:	0635      	lsls	r5, r6, #24
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	d501      	bpl.n	8005ac8 <_printf_i+0x1cc>
 8005ac4:	6019      	str	r1, [r3, #0]
 8005ac6:	e002      	b.n	8005ace <_printf_i+0x1d2>
 8005ac8:	0670      	lsls	r0, r6, #25
 8005aca:	d5fb      	bpl.n	8005ac4 <_printf_i+0x1c8>
 8005acc:	8019      	strh	r1, [r3, #0]
 8005ace:	2300      	movs	r3, #0
 8005ad0:	6123      	str	r3, [r4, #16]
 8005ad2:	4615      	mov	r5, r2
 8005ad4:	e7ba      	b.n	8005a4c <_printf_i+0x150>
 8005ad6:	682b      	ldr	r3, [r5, #0]
 8005ad8:	1d1a      	adds	r2, r3, #4
 8005ada:	602a      	str	r2, [r5, #0]
 8005adc:	681d      	ldr	r5, [r3, #0]
 8005ade:	6862      	ldr	r2, [r4, #4]
 8005ae0:	2100      	movs	r1, #0
 8005ae2:	4628      	mov	r0, r5
 8005ae4:	f7fa fb7c 	bl	80001e0 <memchr>
 8005ae8:	b108      	cbz	r0, 8005aee <_printf_i+0x1f2>
 8005aea:	1b40      	subs	r0, r0, r5
 8005aec:	6060      	str	r0, [r4, #4]
 8005aee:	6863      	ldr	r3, [r4, #4]
 8005af0:	6123      	str	r3, [r4, #16]
 8005af2:	2300      	movs	r3, #0
 8005af4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005af8:	e7a8      	b.n	8005a4c <_printf_i+0x150>
 8005afa:	6923      	ldr	r3, [r4, #16]
 8005afc:	462a      	mov	r2, r5
 8005afe:	4649      	mov	r1, r9
 8005b00:	4640      	mov	r0, r8
 8005b02:	47d0      	blx	sl
 8005b04:	3001      	adds	r0, #1
 8005b06:	d0ab      	beq.n	8005a60 <_printf_i+0x164>
 8005b08:	6823      	ldr	r3, [r4, #0]
 8005b0a:	079b      	lsls	r3, r3, #30
 8005b0c:	d413      	bmi.n	8005b36 <_printf_i+0x23a>
 8005b0e:	68e0      	ldr	r0, [r4, #12]
 8005b10:	9b03      	ldr	r3, [sp, #12]
 8005b12:	4298      	cmp	r0, r3
 8005b14:	bfb8      	it	lt
 8005b16:	4618      	movlt	r0, r3
 8005b18:	e7a4      	b.n	8005a64 <_printf_i+0x168>
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	4632      	mov	r2, r6
 8005b1e:	4649      	mov	r1, r9
 8005b20:	4640      	mov	r0, r8
 8005b22:	47d0      	blx	sl
 8005b24:	3001      	adds	r0, #1
 8005b26:	d09b      	beq.n	8005a60 <_printf_i+0x164>
 8005b28:	3501      	adds	r5, #1
 8005b2a:	68e3      	ldr	r3, [r4, #12]
 8005b2c:	9903      	ldr	r1, [sp, #12]
 8005b2e:	1a5b      	subs	r3, r3, r1
 8005b30:	42ab      	cmp	r3, r5
 8005b32:	dcf2      	bgt.n	8005b1a <_printf_i+0x21e>
 8005b34:	e7eb      	b.n	8005b0e <_printf_i+0x212>
 8005b36:	2500      	movs	r5, #0
 8005b38:	f104 0619 	add.w	r6, r4, #25
 8005b3c:	e7f5      	b.n	8005b2a <_printf_i+0x22e>
 8005b3e:	bf00      	nop
 8005b40:	08007b46 	.word	0x08007b46
 8005b44:	08007b57 	.word	0x08007b57

08005b48 <_sbrk_r>:
 8005b48:	b538      	push	{r3, r4, r5, lr}
 8005b4a:	4d06      	ldr	r5, [pc, #24]	; (8005b64 <_sbrk_r+0x1c>)
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	4604      	mov	r4, r0
 8005b50:	4608      	mov	r0, r1
 8005b52:	602b      	str	r3, [r5, #0]
 8005b54:	f7fb fd76 	bl	8001644 <_sbrk>
 8005b58:	1c43      	adds	r3, r0, #1
 8005b5a:	d102      	bne.n	8005b62 <_sbrk_r+0x1a>
 8005b5c:	682b      	ldr	r3, [r5, #0]
 8005b5e:	b103      	cbz	r3, 8005b62 <_sbrk_r+0x1a>
 8005b60:	6023      	str	r3, [r4, #0]
 8005b62:	bd38      	pop	{r3, r4, r5, pc}
 8005b64:	2000035c 	.word	0x2000035c

08005b68 <quorem>:
 8005b68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b6c:	6903      	ldr	r3, [r0, #16]
 8005b6e:	690c      	ldr	r4, [r1, #16]
 8005b70:	42a3      	cmp	r3, r4
 8005b72:	4607      	mov	r7, r0
 8005b74:	f2c0 8081 	blt.w	8005c7a <quorem+0x112>
 8005b78:	3c01      	subs	r4, #1
 8005b7a:	f101 0814 	add.w	r8, r1, #20
 8005b7e:	f100 0514 	add.w	r5, r0, #20
 8005b82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b86:	9301      	str	r3, [sp, #4]
 8005b88:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005b8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b90:	3301      	adds	r3, #1
 8005b92:	429a      	cmp	r2, r3
 8005b94:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005b98:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005b9c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005ba0:	d331      	bcc.n	8005c06 <quorem+0x9e>
 8005ba2:	f04f 0e00 	mov.w	lr, #0
 8005ba6:	4640      	mov	r0, r8
 8005ba8:	46ac      	mov	ip, r5
 8005baa:	46f2      	mov	sl, lr
 8005bac:	f850 2b04 	ldr.w	r2, [r0], #4
 8005bb0:	b293      	uxth	r3, r2
 8005bb2:	fb06 e303 	mla	r3, r6, r3, lr
 8005bb6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	ebaa 0303 	sub.w	r3, sl, r3
 8005bc0:	f8dc a000 	ldr.w	sl, [ip]
 8005bc4:	0c12      	lsrs	r2, r2, #16
 8005bc6:	fa13 f38a 	uxtah	r3, r3, sl
 8005bca:	fb06 e202 	mla	r2, r6, r2, lr
 8005bce:	9300      	str	r3, [sp, #0]
 8005bd0:	9b00      	ldr	r3, [sp, #0]
 8005bd2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005bd6:	b292      	uxth	r2, r2
 8005bd8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005bdc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005be0:	f8bd 3000 	ldrh.w	r3, [sp]
 8005be4:	4581      	cmp	r9, r0
 8005be6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005bea:	f84c 3b04 	str.w	r3, [ip], #4
 8005bee:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005bf2:	d2db      	bcs.n	8005bac <quorem+0x44>
 8005bf4:	f855 300b 	ldr.w	r3, [r5, fp]
 8005bf8:	b92b      	cbnz	r3, 8005c06 <quorem+0x9e>
 8005bfa:	9b01      	ldr	r3, [sp, #4]
 8005bfc:	3b04      	subs	r3, #4
 8005bfe:	429d      	cmp	r5, r3
 8005c00:	461a      	mov	r2, r3
 8005c02:	d32e      	bcc.n	8005c62 <quorem+0xfa>
 8005c04:	613c      	str	r4, [r7, #16]
 8005c06:	4638      	mov	r0, r7
 8005c08:	f001 f8c8 	bl	8006d9c <__mcmp>
 8005c0c:	2800      	cmp	r0, #0
 8005c0e:	db24      	blt.n	8005c5a <quorem+0xf2>
 8005c10:	3601      	adds	r6, #1
 8005c12:	4628      	mov	r0, r5
 8005c14:	f04f 0c00 	mov.w	ip, #0
 8005c18:	f858 2b04 	ldr.w	r2, [r8], #4
 8005c1c:	f8d0 e000 	ldr.w	lr, [r0]
 8005c20:	b293      	uxth	r3, r2
 8005c22:	ebac 0303 	sub.w	r3, ip, r3
 8005c26:	0c12      	lsrs	r2, r2, #16
 8005c28:	fa13 f38e 	uxtah	r3, r3, lr
 8005c2c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005c30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c3a:	45c1      	cmp	r9, r8
 8005c3c:	f840 3b04 	str.w	r3, [r0], #4
 8005c40:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005c44:	d2e8      	bcs.n	8005c18 <quorem+0xb0>
 8005c46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c4e:	b922      	cbnz	r2, 8005c5a <quorem+0xf2>
 8005c50:	3b04      	subs	r3, #4
 8005c52:	429d      	cmp	r5, r3
 8005c54:	461a      	mov	r2, r3
 8005c56:	d30a      	bcc.n	8005c6e <quorem+0x106>
 8005c58:	613c      	str	r4, [r7, #16]
 8005c5a:	4630      	mov	r0, r6
 8005c5c:	b003      	add	sp, #12
 8005c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c62:	6812      	ldr	r2, [r2, #0]
 8005c64:	3b04      	subs	r3, #4
 8005c66:	2a00      	cmp	r2, #0
 8005c68:	d1cc      	bne.n	8005c04 <quorem+0x9c>
 8005c6a:	3c01      	subs	r4, #1
 8005c6c:	e7c7      	b.n	8005bfe <quorem+0x96>
 8005c6e:	6812      	ldr	r2, [r2, #0]
 8005c70:	3b04      	subs	r3, #4
 8005c72:	2a00      	cmp	r2, #0
 8005c74:	d1f0      	bne.n	8005c58 <quorem+0xf0>
 8005c76:	3c01      	subs	r4, #1
 8005c78:	e7eb      	b.n	8005c52 <quorem+0xea>
 8005c7a:	2000      	movs	r0, #0
 8005c7c:	e7ee      	b.n	8005c5c <quorem+0xf4>
	...

08005c80 <_dtoa_r>:
 8005c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c84:	ed2d 8b04 	vpush	{d8-d9}
 8005c88:	ec57 6b10 	vmov	r6, r7, d0
 8005c8c:	b093      	sub	sp, #76	; 0x4c
 8005c8e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005c90:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005c94:	9106      	str	r1, [sp, #24]
 8005c96:	ee10 aa10 	vmov	sl, s0
 8005c9a:	4604      	mov	r4, r0
 8005c9c:	9209      	str	r2, [sp, #36]	; 0x24
 8005c9e:	930c      	str	r3, [sp, #48]	; 0x30
 8005ca0:	46bb      	mov	fp, r7
 8005ca2:	b975      	cbnz	r5, 8005cc2 <_dtoa_r+0x42>
 8005ca4:	2010      	movs	r0, #16
 8005ca6:	f7ff f9f5 	bl	8005094 <malloc>
 8005caa:	4602      	mov	r2, r0
 8005cac:	6260      	str	r0, [r4, #36]	; 0x24
 8005cae:	b920      	cbnz	r0, 8005cba <_dtoa_r+0x3a>
 8005cb0:	4ba7      	ldr	r3, [pc, #668]	; (8005f50 <_dtoa_r+0x2d0>)
 8005cb2:	21ea      	movs	r1, #234	; 0xea
 8005cb4:	48a7      	ldr	r0, [pc, #668]	; (8005f54 <_dtoa_r+0x2d4>)
 8005cb6:	f001 f989 	bl	8006fcc <__assert_func>
 8005cba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005cbe:	6005      	str	r5, [r0, #0]
 8005cc0:	60c5      	str	r5, [r0, #12]
 8005cc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005cc4:	6819      	ldr	r1, [r3, #0]
 8005cc6:	b151      	cbz	r1, 8005cde <_dtoa_r+0x5e>
 8005cc8:	685a      	ldr	r2, [r3, #4]
 8005cca:	604a      	str	r2, [r1, #4]
 8005ccc:	2301      	movs	r3, #1
 8005cce:	4093      	lsls	r3, r2
 8005cd0:	608b      	str	r3, [r1, #8]
 8005cd2:	4620      	mov	r0, r4
 8005cd4:	f000 fe20 	bl	8006918 <_Bfree>
 8005cd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005cda:	2200      	movs	r2, #0
 8005cdc:	601a      	str	r2, [r3, #0]
 8005cde:	1e3b      	subs	r3, r7, #0
 8005ce0:	bfaa      	itet	ge
 8005ce2:	2300      	movge	r3, #0
 8005ce4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005ce8:	f8c8 3000 	strge.w	r3, [r8]
 8005cec:	4b9a      	ldr	r3, [pc, #616]	; (8005f58 <_dtoa_r+0x2d8>)
 8005cee:	bfbc      	itt	lt
 8005cf0:	2201      	movlt	r2, #1
 8005cf2:	f8c8 2000 	strlt.w	r2, [r8]
 8005cf6:	ea33 030b 	bics.w	r3, r3, fp
 8005cfa:	d11b      	bne.n	8005d34 <_dtoa_r+0xb4>
 8005cfc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005cfe:	f242 730f 	movw	r3, #9999	; 0x270f
 8005d02:	6013      	str	r3, [r2, #0]
 8005d04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005d08:	4333      	orrs	r3, r6
 8005d0a:	f000 8592 	beq.w	8006832 <_dtoa_r+0xbb2>
 8005d0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d10:	b963      	cbnz	r3, 8005d2c <_dtoa_r+0xac>
 8005d12:	4b92      	ldr	r3, [pc, #584]	; (8005f5c <_dtoa_r+0x2dc>)
 8005d14:	e022      	b.n	8005d5c <_dtoa_r+0xdc>
 8005d16:	4b92      	ldr	r3, [pc, #584]	; (8005f60 <_dtoa_r+0x2e0>)
 8005d18:	9301      	str	r3, [sp, #4]
 8005d1a:	3308      	adds	r3, #8
 8005d1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005d1e:	6013      	str	r3, [r2, #0]
 8005d20:	9801      	ldr	r0, [sp, #4]
 8005d22:	b013      	add	sp, #76	; 0x4c
 8005d24:	ecbd 8b04 	vpop	{d8-d9}
 8005d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d2c:	4b8b      	ldr	r3, [pc, #556]	; (8005f5c <_dtoa_r+0x2dc>)
 8005d2e:	9301      	str	r3, [sp, #4]
 8005d30:	3303      	adds	r3, #3
 8005d32:	e7f3      	b.n	8005d1c <_dtoa_r+0x9c>
 8005d34:	2200      	movs	r2, #0
 8005d36:	2300      	movs	r3, #0
 8005d38:	4650      	mov	r0, sl
 8005d3a:	4659      	mov	r1, fp
 8005d3c:	f7fa fec4 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d40:	ec4b ab19 	vmov	d9, sl, fp
 8005d44:	4680      	mov	r8, r0
 8005d46:	b158      	cbz	r0, 8005d60 <_dtoa_r+0xe0>
 8005d48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	6013      	str	r3, [r2, #0]
 8005d4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	f000 856b 	beq.w	800682c <_dtoa_r+0xbac>
 8005d56:	4883      	ldr	r0, [pc, #524]	; (8005f64 <_dtoa_r+0x2e4>)
 8005d58:	6018      	str	r0, [r3, #0]
 8005d5a:	1e43      	subs	r3, r0, #1
 8005d5c:	9301      	str	r3, [sp, #4]
 8005d5e:	e7df      	b.n	8005d20 <_dtoa_r+0xa0>
 8005d60:	ec4b ab10 	vmov	d0, sl, fp
 8005d64:	aa10      	add	r2, sp, #64	; 0x40
 8005d66:	a911      	add	r1, sp, #68	; 0x44
 8005d68:	4620      	mov	r0, r4
 8005d6a:	f001 f8bd 	bl	8006ee8 <__d2b>
 8005d6e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005d72:	ee08 0a10 	vmov	s16, r0
 8005d76:	2d00      	cmp	r5, #0
 8005d78:	f000 8084 	beq.w	8005e84 <_dtoa_r+0x204>
 8005d7c:	ee19 3a90 	vmov	r3, s19
 8005d80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d84:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005d88:	4656      	mov	r6, sl
 8005d8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005d8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005d92:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005d96:	4b74      	ldr	r3, [pc, #464]	; (8005f68 <_dtoa_r+0x2e8>)
 8005d98:	2200      	movs	r2, #0
 8005d9a:	4630      	mov	r0, r6
 8005d9c:	4639      	mov	r1, r7
 8005d9e:	f7fa fa73 	bl	8000288 <__aeabi_dsub>
 8005da2:	a365      	add	r3, pc, #404	; (adr r3, 8005f38 <_dtoa_r+0x2b8>)
 8005da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da8:	f7fa fc26 	bl	80005f8 <__aeabi_dmul>
 8005dac:	a364      	add	r3, pc, #400	; (adr r3, 8005f40 <_dtoa_r+0x2c0>)
 8005dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db2:	f7fa fa6b 	bl	800028c <__adddf3>
 8005db6:	4606      	mov	r6, r0
 8005db8:	4628      	mov	r0, r5
 8005dba:	460f      	mov	r7, r1
 8005dbc:	f7fa fbb2 	bl	8000524 <__aeabi_i2d>
 8005dc0:	a361      	add	r3, pc, #388	; (adr r3, 8005f48 <_dtoa_r+0x2c8>)
 8005dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dc6:	f7fa fc17 	bl	80005f8 <__aeabi_dmul>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	460b      	mov	r3, r1
 8005dce:	4630      	mov	r0, r6
 8005dd0:	4639      	mov	r1, r7
 8005dd2:	f7fa fa5b 	bl	800028c <__adddf3>
 8005dd6:	4606      	mov	r6, r0
 8005dd8:	460f      	mov	r7, r1
 8005dda:	f7fa febd 	bl	8000b58 <__aeabi_d2iz>
 8005dde:	2200      	movs	r2, #0
 8005de0:	9000      	str	r0, [sp, #0]
 8005de2:	2300      	movs	r3, #0
 8005de4:	4630      	mov	r0, r6
 8005de6:	4639      	mov	r1, r7
 8005de8:	f7fa fe78 	bl	8000adc <__aeabi_dcmplt>
 8005dec:	b150      	cbz	r0, 8005e04 <_dtoa_r+0x184>
 8005dee:	9800      	ldr	r0, [sp, #0]
 8005df0:	f7fa fb98 	bl	8000524 <__aeabi_i2d>
 8005df4:	4632      	mov	r2, r6
 8005df6:	463b      	mov	r3, r7
 8005df8:	f7fa fe66 	bl	8000ac8 <__aeabi_dcmpeq>
 8005dfc:	b910      	cbnz	r0, 8005e04 <_dtoa_r+0x184>
 8005dfe:	9b00      	ldr	r3, [sp, #0]
 8005e00:	3b01      	subs	r3, #1
 8005e02:	9300      	str	r3, [sp, #0]
 8005e04:	9b00      	ldr	r3, [sp, #0]
 8005e06:	2b16      	cmp	r3, #22
 8005e08:	d85a      	bhi.n	8005ec0 <_dtoa_r+0x240>
 8005e0a:	9a00      	ldr	r2, [sp, #0]
 8005e0c:	4b57      	ldr	r3, [pc, #348]	; (8005f6c <_dtoa_r+0x2ec>)
 8005e0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e16:	ec51 0b19 	vmov	r0, r1, d9
 8005e1a:	f7fa fe5f 	bl	8000adc <__aeabi_dcmplt>
 8005e1e:	2800      	cmp	r0, #0
 8005e20:	d050      	beq.n	8005ec4 <_dtoa_r+0x244>
 8005e22:	9b00      	ldr	r3, [sp, #0]
 8005e24:	3b01      	subs	r3, #1
 8005e26:	9300      	str	r3, [sp, #0]
 8005e28:	2300      	movs	r3, #0
 8005e2a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005e2e:	1b5d      	subs	r5, r3, r5
 8005e30:	1e6b      	subs	r3, r5, #1
 8005e32:	9305      	str	r3, [sp, #20]
 8005e34:	bf45      	ittet	mi
 8005e36:	f1c5 0301 	rsbmi	r3, r5, #1
 8005e3a:	9304      	strmi	r3, [sp, #16]
 8005e3c:	2300      	movpl	r3, #0
 8005e3e:	2300      	movmi	r3, #0
 8005e40:	bf4c      	ite	mi
 8005e42:	9305      	strmi	r3, [sp, #20]
 8005e44:	9304      	strpl	r3, [sp, #16]
 8005e46:	9b00      	ldr	r3, [sp, #0]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	db3d      	blt.n	8005ec8 <_dtoa_r+0x248>
 8005e4c:	9b05      	ldr	r3, [sp, #20]
 8005e4e:	9a00      	ldr	r2, [sp, #0]
 8005e50:	920a      	str	r2, [sp, #40]	; 0x28
 8005e52:	4413      	add	r3, r2
 8005e54:	9305      	str	r3, [sp, #20]
 8005e56:	2300      	movs	r3, #0
 8005e58:	9307      	str	r3, [sp, #28]
 8005e5a:	9b06      	ldr	r3, [sp, #24]
 8005e5c:	2b09      	cmp	r3, #9
 8005e5e:	f200 8089 	bhi.w	8005f74 <_dtoa_r+0x2f4>
 8005e62:	2b05      	cmp	r3, #5
 8005e64:	bfc4      	itt	gt
 8005e66:	3b04      	subgt	r3, #4
 8005e68:	9306      	strgt	r3, [sp, #24]
 8005e6a:	9b06      	ldr	r3, [sp, #24]
 8005e6c:	f1a3 0302 	sub.w	r3, r3, #2
 8005e70:	bfcc      	ite	gt
 8005e72:	2500      	movgt	r5, #0
 8005e74:	2501      	movle	r5, #1
 8005e76:	2b03      	cmp	r3, #3
 8005e78:	f200 8087 	bhi.w	8005f8a <_dtoa_r+0x30a>
 8005e7c:	e8df f003 	tbb	[pc, r3]
 8005e80:	59383a2d 	.word	0x59383a2d
 8005e84:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005e88:	441d      	add	r5, r3
 8005e8a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005e8e:	2b20      	cmp	r3, #32
 8005e90:	bfc1      	itttt	gt
 8005e92:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005e96:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005e9a:	fa0b f303 	lslgt.w	r3, fp, r3
 8005e9e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005ea2:	bfda      	itte	le
 8005ea4:	f1c3 0320 	rsble	r3, r3, #32
 8005ea8:	fa06 f003 	lslle.w	r0, r6, r3
 8005eac:	4318      	orrgt	r0, r3
 8005eae:	f7fa fb29 	bl	8000504 <__aeabi_ui2d>
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	4606      	mov	r6, r0
 8005eb6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005eba:	3d01      	subs	r5, #1
 8005ebc:	930e      	str	r3, [sp, #56]	; 0x38
 8005ebe:	e76a      	b.n	8005d96 <_dtoa_r+0x116>
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e7b2      	b.n	8005e2a <_dtoa_r+0x1aa>
 8005ec4:	900b      	str	r0, [sp, #44]	; 0x2c
 8005ec6:	e7b1      	b.n	8005e2c <_dtoa_r+0x1ac>
 8005ec8:	9b04      	ldr	r3, [sp, #16]
 8005eca:	9a00      	ldr	r2, [sp, #0]
 8005ecc:	1a9b      	subs	r3, r3, r2
 8005ece:	9304      	str	r3, [sp, #16]
 8005ed0:	4253      	negs	r3, r2
 8005ed2:	9307      	str	r3, [sp, #28]
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	930a      	str	r3, [sp, #40]	; 0x28
 8005ed8:	e7bf      	b.n	8005e5a <_dtoa_r+0x1da>
 8005eda:	2300      	movs	r3, #0
 8005edc:	9308      	str	r3, [sp, #32]
 8005ede:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	dc55      	bgt.n	8005f90 <_dtoa_r+0x310>
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005eea:	461a      	mov	r2, r3
 8005eec:	9209      	str	r2, [sp, #36]	; 0x24
 8005eee:	e00c      	b.n	8005f0a <_dtoa_r+0x28a>
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e7f3      	b.n	8005edc <_dtoa_r+0x25c>
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ef8:	9308      	str	r3, [sp, #32]
 8005efa:	9b00      	ldr	r3, [sp, #0]
 8005efc:	4413      	add	r3, r2
 8005efe:	9302      	str	r3, [sp, #8]
 8005f00:	3301      	adds	r3, #1
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	9303      	str	r3, [sp, #12]
 8005f06:	bfb8      	it	lt
 8005f08:	2301      	movlt	r3, #1
 8005f0a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	6042      	str	r2, [r0, #4]
 8005f10:	2204      	movs	r2, #4
 8005f12:	f102 0614 	add.w	r6, r2, #20
 8005f16:	429e      	cmp	r6, r3
 8005f18:	6841      	ldr	r1, [r0, #4]
 8005f1a:	d93d      	bls.n	8005f98 <_dtoa_r+0x318>
 8005f1c:	4620      	mov	r0, r4
 8005f1e:	f000 fcbb 	bl	8006898 <_Balloc>
 8005f22:	9001      	str	r0, [sp, #4]
 8005f24:	2800      	cmp	r0, #0
 8005f26:	d13b      	bne.n	8005fa0 <_dtoa_r+0x320>
 8005f28:	4b11      	ldr	r3, [pc, #68]	; (8005f70 <_dtoa_r+0x2f0>)
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005f30:	e6c0      	b.n	8005cb4 <_dtoa_r+0x34>
 8005f32:	2301      	movs	r3, #1
 8005f34:	e7df      	b.n	8005ef6 <_dtoa_r+0x276>
 8005f36:	bf00      	nop
 8005f38:	636f4361 	.word	0x636f4361
 8005f3c:	3fd287a7 	.word	0x3fd287a7
 8005f40:	8b60c8b3 	.word	0x8b60c8b3
 8005f44:	3fc68a28 	.word	0x3fc68a28
 8005f48:	509f79fb 	.word	0x509f79fb
 8005f4c:	3fd34413 	.word	0x3fd34413
 8005f50:	08007b75 	.word	0x08007b75
 8005f54:	08007b8c 	.word	0x08007b8c
 8005f58:	7ff00000 	.word	0x7ff00000
 8005f5c:	08007b71 	.word	0x08007b71
 8005f60:	08007b68 	.word	0x08007b68
 8005f64:	08007b45 	.word	0x08007b45
 8005f68:	3ff80000 	.word	0x3ff80000
 8005f6c:	08007c80 	.word	0x08007c80
 8005f70:	08007be7 	.word	0x08007be7
 8005f74:	2501      	movs	r5, #1
 8005f76:	2300      	movs	r3, #0
 8005f78:	9306      	str	r3, [sp, #24]
 8005f7a:	9508      	str	r5, [sp, #32]
 8005f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8005f80:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005f84:	2200      	movs	r2, #0
 8005f86:	2312      	movs	r3, #18
 8005f88:	e7b0      	b.n	8005eec <_dtoa_r+0x26c>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	9308      	str	r3, [sp, #32]
 8005f8e:	e7f5      	b.n	8005f7c <_dtoa_r+0x2fc>
 8005f90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f92:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005f96:	e7b8      	b.n	8005f0a <_dtoa_r+0x28a>
 8005f98:	3101      	adds	r1, #1
 8005f9a:	6041      	str	r1, [r0, #4]
 8005f9c:	0052      	lsls	r2, r2, #1
 8005f9e:	e7b8      	b.n	8005f12 <_dtoa_r+0x292>
 8005fa0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fa2:	9a01      	ldr	r2, [sp, #4]
 8005fa4:	601a      	str	r2, [r3, #0]
 8005fa6:	9b03      	ldr	r3, [sp, #12]
 8005fa8:	2b0e      	cmp	r3, #14
 8005faa:	f200 809d 	bhi.w	80060e8 <_dtoa_r+0x468>
 8005fae:	2d00      	cmp	r5, #0
 8005fb0:	f000 809a 	beq.w	80060e8 <_dtoa_r+0x468>
 8005fb4:	9b00      	ldr	r3, [sp, #0]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	dd32      	ble.n	8006020 <_dtoa_r+0x3a0>
 8005fba:	4ab7      	ldr	r2, [pc, #732]	; (8006298 <_dtoa_r+0x618>)
 8005fbc:	f003 030f 	and.w	r3, r3, #15
 8005fc0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005fc4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005fc8:	9b00      	ldr	r3, [sp, #0]
 8005fca:	05d8      	lsls	r0, r3, #23
 8005fcc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005fd0:	d516      	bpl.n	8006000 <_dtoa_r+0x380>
 8005fd2:	4bb2      	ldr	r3, [pc, #712]	; (800629c <_dtoa_r+0x61c>)
 8005fd4:	ec51 0b19 	vmov	r0, r1, d9
 8005fd8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005fdc:	f7fa fc36 	bl	800084c <__aeabi_ddiv>
 8005fe0:	f007 070f 	and.w	r7, r7, #15
 8005fe4:	4682      	mov	sl, r0
 8005fe6:	468b      	mov	fp, r1
 8005fe8:	2503      	movs	r5, #3
 8005fea:	4eac      	ldr	r6, [pc, #688]	; (800629c <_dtoa_r+0x61c>)
 8005fec:	b957      	cbnz	r7, 8006004 <_dtoa_r+0x384>
 8005fee:	4642      	mov	r2, r8
 8005ff0:	464b      	mov	r3, r9
 8005ff2:	4650      	mov	r0, sl
 8005ff4:	4659      	mov	r1, fp
 8005ff6:	f7fa fc29 	bl	800084c <__aeabi_ddiv>
 8005ffa:	4682      	mov	sl, r0
 8005ffc:	468b      	mov	fp, r1
 8005ffe:	e028      	b.n	8006052 <_dtoa_r+0x3d2>
 8006000:	2502      	movs	r5, #2
 8006002:	e7f2      	b.n	8005fea <_dtoa_r+0x36a>
 8006004:	07f9      	lsls	r1, r7, #31
 8006006:	d508      	bpl.n	800601a <_dtoa_r+0x39a>
 8006008:	4640      	mov	r0, r8
 800600a:	4649      	mov	r1, r9
 800600c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006010:	f7fa faf2 	bl	80005f8 <__aeabi_dmul>
 8006014:	3501      	adds	r5, #1
 8006016:	4680      	mov	r8, r0
 8006018:	4689      	mov	r9, r1
 800601a:	107f      	asrs	r7, r7, #1
 800601c:	3608      	adds	r6, #8
 800601e:	e7e5      	b.n	8005fec <_dtoa_r+0x36c>
 8006020:	f000 809b 	beq.w	800615a <_dtoa_r+0x4da>
 8006024:	9b00      	ldr	r3, [sp, #0]
 8006026:	4f9d      	ldr	r7, [pc, #628]	; (800629c <_dtoa_r+0x61c>)
 8006028:	425e      	negs	r6, r3
 800602a:	4b9b      	ldr	r3, [pc, #620]	; (8006298 <_dtoa_r+0x618>)
 800602c:	f006 020f 	and.w	r2, r6, #15
 8006030:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006038:	ec51 0b19 	vmov	r0, r1, d9
 800603c:	f7fa fadc 	bl	80005f8 <__aeabi_dmul>
 8006040:	1136      	asrs	r6, r6, #4
 8006042:	4682      	mov	sl, r0
 8006044:	468b      	mov	fp, r1
 8006046:	2300      	movs	r3, #0
 8006048:	2502      	movs	r5, #2
 800604a:	2e00      	cmp	r6, #0
 800604c:	d17a      	bne.n	8006144 <_dtoa_r+0x4c4>
 800604e:	2b00      	cmp	r3, #0
 8006050:	d1d3      	bne.n	8005ffa <_dtoa_r+0x37a>
 8006052:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006054:	2b00      	cmp	r3, #0
 8006056:	f000 8082 	beq.w	800615e <_dtoa_r+0x4de>
 800605a:	4b91      	ldr	r3, [pc, #580]	; (80062a0 <_dtoa_r+0x620>)
 800605c:	2200      	movs	r2, #0
 800605e:	4650      	mov	r0, sl
 8006060:	4659      	mov	r1, fp
 8006062:	f7fa fd3b 	bl	8000adc <__aeabi_dcmplt>
 8006066:	2800      	cmp	r0, #0
 8006068:	d079      	beq.n	800615e <_dtoa_r+0x4de>
 800606a:	9b03      	ldr	r3, [sp, #12]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d076      	beq.n	800615e <_dtoa_r+0x4de>
 8006070:	9b02      	ldr	r3, [sp, #8]
 8006072:	2b00      	cmp	r3, #0
 8006074:	dd36      	ble.n	80060e4 <_dtoa_r+0x464>
 8006076:	9b00      	ldr	r3, [sp, #0]
 8006078:	4650      	mov	r0, sl
 800607a:	4659      	mov	r1, fp
 800607c:	1e5f      	subs	r7, r3, #1
 800607e:	2200      	movs	r2, #0
 8006080:	4b88      	ldr	r3, [pc, #544]	; (80062a4 <_dtoa_r+0x624>)
 8006082:	f7fa fab9 	bl	80005f8 <__aeabi_dmul>
 8006086:	9e02      	ldr	r6, [sp, #8]
 8006088:	4682      	mov	sl, r0
 800608a:	468b      	mov	fp, r1
 800608c:	3501      	adds	r5, #1
 800608e:	4628      	mov	r0, r5
 8006090:	f7fa fa48 	bl	8000524 <__aeabi_i2d>
 8006094:	4652      	mov	r2, sl
 8006096:	465b      	mov	r3, fp
 8006098:	f7fa faae 	bl	80005f8 <__aeabi_dmul>
 800609c:	4b82      	ldr	r3, [pc, #520]	; (80062a8 <_dtoa_r+0x628>)
 800609e:	2200      	movs	r2, #0
 80060a0:	f7fa f8f4 	bl	800028c <__adddf3>
 80060a4:	46d0      	mov	r8, sl
 80060a6:	46d9      	mov	r9, fp
 80060a8:	4682      	mov	sl, r0
 80060aa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80060ae:	2e00      	cmp	r6, #0
 80060b0:	d158      	bne.n	8006164 <_dtoa_r+0x4e4>
 80060b2:	4b7e      	ldr	r3, [pc, #504]	; (80062ac <_dtoa_r+0x62c>)
 80060b4:	2200      	movs	r2, #0
 80060b6:	4640      	mov	r0, r8
 80060b8:	4649      	mov	r1, r9
 80060ba:	f7fa f8e5 	bl	8000288 <__aeabi_dsub>
 80060be:	4652      	mov	r2, sl
 80060c0:	465b      	mov	r3, fp
 80060c2:	4680      	mov	r8, r0
 80060c4:	4689      	mov	r9, r1
 80060c6:	f7fa fd27 	bl	8000b18 <__aeabi_dcmpgt>
 80060ca:	2800      	cmp	r0, #0
 80060cc:	f040 8295 	bne.w	80065fa <_dtoa_r+0x97a>
 80060d0:	4652      	mov	r2, sl
 80060d2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80060d6:	4640      	mov	r0, r8
 80060d8:	4649      	mov	r1, r9
 80060da:	f7fa fcff 	bl	8000adc <__aeabi_dcmplt>
 80060de:	2800      	cmp	r0, #0
 80060e0:	f040 8289 	bne.w	80065f6 <_dtoa_r+0x976>
 80060e4:	ec5b ab19 	vmov	sl, fp, d9
 80060e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	f2c0 8148 	blt.w	8006380 <_dtoa_r+0x700>
 80060f0:	9a00      	ldr	r2, [sp, #0]
 80060f2:	2a0e      	cmp	r2, #14
 80060f4:	f300 8144 	bgt.w	8006380 <_dtoa_r+0x700>
 80060f8:	4b67      	ldr	r3, [pc, #412]	; (8006298 <_dtoa_r+0x618>)
 80060fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80060fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006102:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006104:	2b00      	cmp	r3, #0
 8006106:	f280 80d5 	bge.w	80062b4 <_dtoa_r+0x634>
 800610a:	9b03      	ldr	r3, [sp, #12]
 800610c:	2b00      	cmp	r3, #0
 800610e:	f300 80d1 	bgt.w	80062b4 <_dtoa_r+0x634>
 8006112:	f040 826f 	bne.w	80065f4 <_dtoa_r+0x974>
 8006116:	4b65      	ldr	r3, [pc, #404]	; (80062ac <_dtoa_r+0x62c>)
 8006118:	2200      	movs	r2, #0
 800611a:	4640      	mov	r0, r8
 800611c:	4649      	mov	r1, r9
 800611e:	f7fa fa6b 	bl	80005f8 <__aeabi_dmul>
 8006122:	4652      	mov	r2, sl
 8006124:	465b      	mov	r3, fp
 8006126:	f7fa fced 	bl	8000b04 <__aeabi_dcmpge>
 800612a:	9e03      	ldr	r6, [sp, #12]
 800612c:	4637      	mov	r7, r6
 800612e:	2800      	cmp	r0, #0
 8006130:	f040 8245 	bne.w	80065be <_dtoa_r+0x93e>
 8006134:	9d01      	ldr	r5, [sp, #4]
 8006136:	2331      	movs	r3, #49	; 0x31
 8006138:	f805 3b01 	strb.w	r3, [r5], #1
 800613c:	9b00      	ldr	r3, [sp, #0]
 800613e:	3301      	adds	r3, #1
 8006140:	9300      	str	r3, [sp, #0]
 8006142:	e240      	b.n	80065c6 <_dtoa_r+0x946>
 8006144:	07f2      	lsls	r2, r6, #31
 8006146:	d505      	bpl.n	8006154 <_dtoa_r+0x4d4>
 8006148:	e9d7 2300 	ldrd	r2, r3, [r7]
 800614c:	f7fa fa54 	bl	80005f8 <__aeabi_dmul>
 8006150:	3501      	adds	r5, #1
 8006152:	2301      	movs	r3, #1
 8006154:	1076      	asrs	r6, r6, #1
 8006156:	3708      	adds	r7, #8
 8006158:	e777      	b.n	800604a <_dtoa_r+0x3ca>
 800615a:	2502      	movs	r5, #2
 800615c:	e779      	b.n	8006052 <_dtoa_r+0x3d2>
 800615e:	9f00      	ldr	r7, [sp, #0]
 8006160:	9e03      	ldr	r6, [sp, #12]
 8006162:	e794      	b.n	800608e <_dtoa_r+0x40e>
 8006164:	9901      	ldr	r1, [sp, #4]
 8006166:	4b4c      	ldr	r3, [pc, #304]	; (8006298 <_dtoa_r+0x618>)
 8006168:	4431      	add	r1, r6
 800616a:	910d      	str	r1, [sp, #52]	; 0x34
 800616c:	9908      	ldr	r1, [sp, #32]
 800616e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006172:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006176:	2900      	cmp	r1, #0
 8006178:	d043      	beq.n	8006202 <_dtoa_r+0x582>
 800617a:	494d      	ldr	r1, [pc, #308]	; (80062b0 <_dtoa_r+0x630>)
 800617c:	2000      	movs	r0, #0
 800617e:	f7fa fb65 	bl	800084c <__aeabi_ddiv>
 8006182:	4652      	mov	r2, sl
 8006184:	465b      	mov	r3, fp
 8006186:	f7fa f87f 	bl	8000288 <__aeabi_dsub>
 800618a:	9d01      	ldr	r5, [sp, #4]
 800618c:	4682      	mov	sl, r0
 800618e:	468b      	mov	fp, r1
 8006190:	4649      	mov	r1, r9
 8006192:	4640      	mov	r0, r8
 8006194:	f7fa fce0 	bl	8000b58 <__aeabi_d2iz>
 8006198:	4606      	mov	r6, r0
 800619a:	f7fa f9c3 	bl	8000524 <__aeabi_i2d>
 800619e:	4602      	mov	r2, r0
 80061a0:	460b      	mov	r3, r1
 80061a2:	4640      	mov	r0, r8
 80061a4:	4649      	mov	r1, r9
 80061a6:	f7fa f86f 	bl	8000288 <__aeabi_dsub>
 80061aa:	3630      	adds	r6, #48	; 0x30
 80061ac:	f805 6b01 	strb.w	r6, [r5], #1
 80061b0:	4652      	mov	r2, sl
 80061b2:	465b      	mov	r3, fp
 80061b4:	4680      	mov	r8, r0
 80061b6:	4689      	mov	r9, r1
 80061b8:	f7fa fc90 	bl	8000adc <__aeabi_dcmplt>
 80061bc:	2800      	cmp	r0, #0
 80061be:	d163      	bne.n	8006288 <_dtoa_r+0x608>
 80061c0:	4642      	mov	r2, r8
 80061c2:	464b      	mov	r3, r9
 80061c4:	4936      	ldr	r1, [pc, #216]	; (80062a0 <_dtoa_r+0x620>)
 80061c6:	2000      	movs	r0, #0
 80061c8:	f7fa f85e 	bl	8000288 <__aeabi_dsub>
 80061cc:	4652      	mov	r2, sl
 80061ce:	465b      	mov	r3, fp
 80061d0:	f7fa fc84 	bl	8000adc <__aeabi_dcmplt>
 80061d4:	2800      	cmp	r0, #0
 80061d6:	f040 80b5 	bne.w	8006344 <_dtoa_r+0x6c4>
 80061da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80061dc:	429d      	cmp	r5, r3
 80061de:	d081      	beq.n	80060e4 <_dtoa_r+0x464>
 80061e0:	4b30      	ldr	r3, [pc, #192]	; (80062a4 <_dtoa_r+0x624>)
 80061e2:	2200      	movs	r2, #0
 80061e4:	4650      	mov	r0, sl
 80061e6:	4659      	mov	r1, fp
 80061e8:	f7fa fa06 	bl	80005f8 <__aeabi_dmul>
 80061ec:	4b2d      	ldr	r3, [pc, #180]	; (80062a4 <_dtoa_r+0x624>)
 80061ee:	4682      	mov	sl, r0
 80061f0:	468b      	mov	fp, r1
 80061f2:	4640      	mov	r0, r8
 80061f4:	4649      	mov	r1, r9
 80061f6:	2200      	movs	r2, #0
 80061f8:	f7fa f9fe 	bl	80005f8 <__aeabi_dmul>
 80061fc:	4680      	mov	r8, r0
 80061fe:	4689      	mov	r9, r1
 8006200:	e7c6      	b.n	8006190 <_dtoa_r+0x510>
 8006202:	4650      	mov	r0, sl
 8006204:	4659      	mov	r1, fp
 8006206:	f7fa f9f7 	bl	80005f8 <__aeabi_dmul>
 800620a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800620c:	9d01      	ldr	r5, [sp, #4]
 800620e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006210:	4682      	mov	sl, r0
 8006212:	468b      	mov	fp, r1
 8006214:	4649      	mov	r1, r9
 8006216:	4640      	mov	r0, r8
 8006218:	f7fa fc9e 	bl	8000b58 <__aeabi_d2iz>
 800621c:	4606      	mov	r6, r0
 800621e:	f7fa f981 	bl	8000524 <__aeabi_i2d>
 8006222:	3630      	adds	r6, #48	; 0x30
 8006224:	4602      	mov	r2, r0
 8006226:	460b      	mov	r3, r1
 8006228:	4640      	mov	r0, r8
 800622a:	4649      	mov	r1, r9
 800622c:	f7fa f82c 	bl	8000288 <__aeabi_dsub>
 8006230:	f805 6b01 	strb.w	r6, [r5], #1
 8006234:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006236:	429d      	cmp	r5, r3
 8006238:	4680      	mov	r8, r0
 800623a:	4689      	mov	r9, r1
 800623c:	f04f 0200 	mov.w	r2, #0
 8006240:	d124      	bne.n	800628c <_dtoa_r+0x60c>
 8006242:	4b1b      	ldr	r3, [pc, #108]	; (80062b0 <_dtoa_r+0x630>)
 8006244:	4650      	mov	r0, sl
 8006246:	4659      	mov	r1, fp
 8006248:	f7fa f820 	bl	800028c <__adddf3>
 800624c:	4602      	mov	r2, r0
 800624e:	460b      	mov	r3, r1
 8006250:	4640      	mov	r0, r8
 8006252:	4649      	mov	r1, r9
 8006254:	f7fa fc60 	bl	8000b18 <__aeabi_dcmpgt>
 8006258:	2800      	cmp	r0, #0
 800625a:	d173      	bne.n	8006344 <_dtoa_r+0x6c4>
 800625c:	4652      	mov	r2, sl
 800625e:	465b      	mov	r3, fp
 8006260:	4913      	ldr	r1, [pc, #76]	; (80062b0 <_dtoa_r+0x630>)
 8006262:	2000      	movs	r0, #0
 8006264:	f7fa f810 	bl	8000288 <__aeabi_dsub>
 8006268:	4602      	mov	r2, r0
 800626a:	460b      	mov	r3, r1
 800626c:	4640      	mov	r0, r8
 800626e:	4649      	mov	r1, r9
 8006270:	f7fa fc34 	bl	8000adc <__aeabi_dcmplt>
 8006274:	2800      	cmp	r0, #0
 8006276:	f43f af35 	beq.w	80060e4 <_dtoa_r+0x464>
 800627a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800627c:	1e6b      	subs	r3, r5, #1
 800627e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006280:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006284:	2b30      	cmp	r3, #48	; 0x30
 8006286:	d0f8      	beq.n	800627a <_dtoa_r+0x5fa>
 8006288:	9700      	str	r7, [sp, #0]
 800628a:	e049      	b.n	8006320 <_dtoa_r+0x6a0>
 800628c:	4b05      	ldr	r3, [pc, #20]	; (80062a4 <_dtoa_r+0x624>)
 800628e:	f7fa f9b3 	bl	80005f8 <__aeabi_dmul>
 8006292:	4680      	mov	r8, r0
 8006294:	4689      	mov	r9, r1
 8006296:	e7bd      	b.n	8006214 <_dtoa_r+0x594>
 8006298:	08007c80 	.word	0x08007c80
 800629c:	08007c58 	.word	0x08007c58
 80062a0:	3ff00000 	.word	0x3ff00000
 80062a4:	40240000 	.word	0x40240000
 80062a8:	401c0000 	.word	0x401c0000
 80062ac:	40140000 	.word	0x40140000
 80062b0:	3fe00000 	.word	0x3fe00000
 80062b4:	9d01      	ldr	r5, [sp, #4]
 80062b6:	4656      	mov	r6, sl
 80062b8:	465f      	mov	r7, fp
 80062ba:	4642      	mov	r2, r8
 80062bc:	464b      	mov	r3, r9
 80062be:	4630      	mov	r0, r6
 80062c0:	4639      	mov	r1, r7
 80062c2:	f7fa fac3 	bl	800084c <__aeabi_ddiv>
 80062c6:	f7fa fc47 	bl	8000b58 <__aeabi_d2iz>
 80062ca:	4682      	mov	sl, r0
 80062cc:	f7fa f92a 	bl	8000524 <__aeabi_i2d>
 80062d0:	4642      	mov	r2, r8
 80062d2:	464b      	mov	r3, r9
 80062d4:	f7fa f990 	bl	80005f8 <__aeabi_dmul>
 80062d8:	4602      	mov	r2, r0
 80062da:	460b      	mov	r3, r1
 80062dc:	4630      	mov	r0, r6
 80062de:	4639      	mov	r1, r7
 80062e0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80062e4:	f7f9 ffd0 	bl	8000288 <__aeabi_dsub>
 80062e8:	f805 6b01 	strb.w	r6, [r5], #1
 80062ec:	9e01      	ldr	r6, [sp, #4]
 80062ee:	9f03      	ldr	r7, [sp, #12]
 80062f0:	1bae      	subs	r6, r5, r6
 80062f2:	42b7      	cmp	r7, r6
 80062f4:	4602      	mov	r2, r0
 80062f6:	460b      	mov	r3, r1
 80062f8:	d135      	bne.n	8006366 <_dtoa_r+0x6e6>
 80062fa:	f7f9 ffc7 	bl	800028c <__adddf3>
 80062fe:	4642      	mov	r2, r8
 8006300:	464b      	mov	r3, r9
 8006302:	4606      	mov	r6, r0
 8006304:	460f      	mov	r7, r1
 8006306:	f7fa fc07 	bl	8000b18 <__aeabi_dcmpgt>
 800630a:	b9d0      	cbnz	r0, 8006342 <_dtoa_r+0x6c2>
 800630c:	4642      	mov	r2, r8
 800630e:	464b      	mov	r3, r9
 8006310:	4630      	mov	r0, r6
 8006312:	4639      	mov	r1, r7
 8006314:	f7fa fbd8 	bl	8000ac8 <__aeabi_dcmpeq>
 8006318:	b110      	cbz	r0, 8006320 <_dtoa_r+0x6a0>
 800631a:	f01a 0f01 	tst.w	sl, #1
 800631e:	d110      	bne.n	8006342 <_dtoa_r+0x6c2>
 8006320:	4620      	mov	r0, r4
 8006322:	ee18 1a10 	vmov	r1, s16
 8006326:	f000 faf7 	bl	8006918 <_Bfree>
 800632a:	2300      	movs	r3, #0
 800632c:	9800      	ldr	r0, [sp, #0]
 800632e:	702b      	strb	r3, [r5, #0]
 8006330:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006332:	3001      	adds	r0, #1
 8006334:	6018      	str	r0, [r3, #0]
 8006336:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006338:	2b00      	cmp	r3, #0
 800633a:	f43f acf1 	beq.w	8005d20 <_dtoa_r+0xa0>
 800633e:	601d      	str	r5, [r3, #0]
 8006340:	e4ee      	b.n	8005d20 <_dtoa_r+0xa0>
 8006342:	9f00      	ldr	r7, [sp, #0]
 8006344:	462b      	mov	r3, r5
 8006346:	461d      	mov	r5, r3
 8006348:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800634c:	2a39      	cmp	r2, #57	; 0x39
 800634e:	d106      	bne.n	800635e <_dtoa_r+0x6de>
 8006350:	9a01      	ldr	r2, [sp, #4]
 8006352:	429a      	cmp	r2, r3
 8006354:	d1f7      	bne.n	8006346 <_dtoa_r+0x6c6>
 8006356:	9901      	ldr	r1, [sp, #4]
 8006358:	2230      	movs	r2, #48	; 0x30
 800635a:	3701      	adds	r7, #1
 800635c:	700a      	strb	r2, [r1, #0]
 800635e:	781a      	ldrb	r2, [r3, #0]
 8006360:	3201      	adds	r2, #1
 8006362:	701a      	strb	r2, [r3, #0]
 8006364:	e790      	b.n	8006288 <_dtoa_r+0x608>
 8006366:	4ba6      	ldr	r3, [pc, #664]	; (8006600 <_dtoa_r+0x980>)
 8006368:	2200      	movs	r2, #0
 800636a:	f7fa f945 	bl	80005f8 <__aeabi_dmul>
 800636e:	2200      	movs	r2, #0
 8006370:	2300      	movs	r3, #0
 8006372:	4606      	mov	r6, r0
 8006374:	460f      	mov	r7, r1
 8006376:	f7fa fba7 	bl	8000ac8 <__aeabi_dcmpeq>
 800637a:	2800      	cmp	r0, #0
 800637c:	d09d      	beq.n	80062ba <_dtoa_r+0x63a>
 800637e:	e7cf      	b.n	8006320 <_dtoa_r+0x6a0>
 8006380:	9a08      	ldr	r2, [sp, #32]
 8006382:	2a00      	cmp	r2, #0
 8006384:	f000 80d7 	beq.w	8006536 <_dtoa_r+0x8b6>
 8006388:	9a06      	ldr	r2, [sp, #24]
 800638a:	2a01      	cmp	r2, #1
 800638c:	f300 80ba 	bgt.w	8006504 <_dtoa_r+0x884>
 8006390:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006392:	2a00      	cmp	r2, #0
 8006394:	f000 80b2 	beq.w	80064fc <_dtoa_r+0x87c>
 8006398:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800639c:	9e07      	ldr	r6, [sp, #28]
 800639e:	9d04      	ldr	r5, [sp, #16]
 80063a0:	9a04      	ldr	r2, [sp, #16]
 80063a2:	441a      	add	r2, r3
 80063a4:	9204      	str	r2, [sp, #16]
 80063a6:	9a05      	ldr	r2, [sp, #20]
 80063a8:	2101      	movs	r1, #1
 80063aa:	441a      	add	r2, r3
 80063ac:	4620      	mov	r0, r4
 80063ae:	9205      	str	r2, [sp, #20]
 80063b0:	f000 fb6a 	bl	8006a88 <__i2b>
 80063b4:	4607      	mov	r7, r0
 80063b6:	2d00      	cmp	r5, #0
 80063b8:	dd0c      	ble.n	80063d4 <_dtoa_r+0x754>
 80063ba:	9b05      	ldr	r3, [sp, #20]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	dd09      	ble.n	80063d4 <_dtoa_r+0x754>
 80063c0:	42ab      	cmp	r3, r5
 80063c2:	9a04      	ldr	r2, [sp, #16]
 80063c4:	bfa8      	it	ge
 80063c6:	462b      	movge	r3, r5
 80063c8:	1ad2      	subs	r2, r2, r3
 80063ca:	9204      	str	r2, [sp, #16]
 80063cc:	9a05      	ldr	r2, [sp, #20]
 80063ce:	1aed      	subs	r5, r5, r3
 80063d0:	1ad3      	subs	r3, r2, r3
 80063d2:	9305      	str	r3, [sp, #20]
 80063d4:	9b07      	ldr	r3, [sp, #28]
 80063d6:	b31b      	cbz	r3, 8006420 <_dtoa_r+0x7a0>
 80063d8:	9b08      	ldr	r3, [sp, #32]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	f000 80af 	beq.w	800653e <_dtoa_r+0x8be>
 80063e0:	2e00      	cmp	r6, #0
 80063e2:	dd13      	ble.n	800640c <_dtoa_r+0x78c>
 80063e4:	4639      	mov	r1, r7
 80063e6:	4632      	mov	r2, r6
 80063e8:	4620      	mov	r0, r4
 80063ea:	f000 fc0d 	bl	8006c08 <__pow5mult>
 80063ee:	ee18 2a10 	vmov	r2, s16
 80063f2:	4601      	mov	r1, r0
 80063f4:	4607      	mov	r7, r0
 80063f6:	4620      	mov	r0, r4
 80063f8:	f000 fb5c 	bl	8006ab4 <__multiply>
 80063fc:	ee18 1a10 	vmov	r1, s16
 8006400:	4680      	mov	r8, r0
 8006402:	4620      	mov	r0, r4
 8006404:	f000 fa88 	bl	8006918 <_Bfree>
 8006408:	ee08 8a10 	vmov	s16, r8
 800640c:	9b07      	ldr	r3, [sp, #28]
 800640e:	1b9a      	subs	r2, r3, r6
 8006410:	d006      	beq.n	8006420 <_dtoa_r+0x7a0>
 8006412:	ee18 1a10 	vmov	r1, s16
 8006416:	4620      	mov	r0, r4
 8006418:	f000 fbf6 	bl	8006c08 <__pow5mult>
 800641c:	ee08 0a10 	vmov	s16, r0
 8006420:	2101      	movs	r1, #1
 8006422:	4620      	mov	r0, r4
 8006424:	f000 fb30 	bl	8006a88 <__i2b>
 8006428:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800642a:	2b00      	cmp	r3, #0
 800642c:	4606      	mov	r6, r0
 800642e:	f340 8088 	ble.w	8006542 <_dtoa_r+0x8c2>
 8006432:	461a      	mov	r2, r3
 8006434:	4601      	mov	r1, r0
 8006436:	4620      	mov	r0, r4
 8006438:	f000 fbe6 	bl	8006c08 <__pow5mult>
 800643c:	9b06      	ldr	r3, [sp, #24]
 800643e:	2b01      	cmp	r3, #1
 8006440:	4606      	mov	r6, r0
 8006442:	f340 8081 	ble.w	8006548 <_dtoa_r+0x8c8>
 8006446:	f04f 0800 	mov.w	r8, #0
 800644a:	6933      	ldr	r3, [r6, #16]
 800644c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006450:	6918      	ldr	r0, [r3, #16]
 8006452:	f000 fac9 	bl	80069e8 <__hi0bits>
 8006456:	f1c0 0020 	rsb	r0, r0, #32
 800645a:	9b05      	ldr	r3, [sp, #20]
 800645c:	4418      	add	r0, r3
 800645e:	f010 001f 	ands.w	r0, r0, #31
 8006462:	f000 8092 	beq.w	800658a <_dtoa_r+0x90a>
 8006466:	f1c0 0320 	rsb	r3, r0, #32
 800646a:	2b04      	cmp	r3, #4
 800646c:	f340 808a 	ble.w	8006584 <_dtoa_r+0x904>
 8006470:	f1c0 001c 	rsb	r0, r0, #28
 8006474:	9b04      	ldr	r3, [sp, #16]
 8006476:	4403      	add	r3, r0
 8006478:	9304      	str	r3, [sp, #16]
 800647a:	9b05      	ldr	r3, [sp, #20]
 800647c:	4403      	add	r3, r0
 800647e:	4405      	add	r5, r0
 8006480:	9305      	str	r3, [sp, #20]
 8006482:	9b04      	ldr	r3, [sp, #16]
 8006484:	2b00      	cmp	r3, #0
 8006486:	dd07      	ble.n	8006498 <_dtoa_r+0x818>
 8006488:	ee18 1a10 	vmov	r1, s16
 800648c:	461a      	mov	r2, r3
 800648e:	4620      	mov	r0, r4
 8006490:	f000 fc14 	bl	8006cbc <__lshift>
 8006494:	ee08 0a10 	vmov	s16, r0
 8006498:	9b05      	ldr	r3, [sp, #20]
 800649a:	2b00      	cmp	r3, #0
 800649c:	dd05      	ble.n	80064aa <_dtoa_r+0x82a>
 800649e:	4631      	mov	r1, r6
 80064a0:	461a      	mov	r2, r3
 80064a2:	4620      	mov	r0, r4
 80064a4:	f000 fc0a 	bl	8006cbc <__lshift>
 80064a8:	4606      	mov	r6, r0
 80064aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d06e      	beq.n	800658e <_dtoa_r+0x90e>
 80064b0:	ee18 0a10 	vmov	r0, s16
 80064b4:	4631      	mov	r1, r6
 80064b6:	f000 fc71 	bl	8006d9c <__mcmp>
 80064ba:	2800      	cmp	r0, #0
 80064bc:	da67      	bge.n	800658e <_dtoa_r+0x90e>
 80064be:	9b00      	ldr	r3, [sp, #0]
 80064c0:	3b01      	subs	r3, #1
 80064c2:	ee18 1a10 	vmov	r1, s16
 80064c6:	9300      	str	r3, [sp, #0]
 80064c8:	220a      	movs	r2, #10
 80064ca:	2300      	movs	r3, #0
 80064cc:	4620      	mov	r0, r4
 80064ce:	f000 fa45 	bl	800695c <__multadd>
 80064d2:	9b08      	ldr	r3, [sp, #32]
 80064d4:	ee08 0a10 	vmov	s16, r0
 80064d8:	2b00      	cmp	r3, #0
 80064da:	f000 81b1 	beq.w	8006840 <_dtoa_r+0xbc0>
 80064de:	2300      	movs	r3, #0
 80064e0:	4639      	mov	r1, r7
 80064e2:	220a      	movs	r2, #10
 80064e4:	4620      	mov	r0, r4
 80064e6:	f000 fa39 	bl	800695c <__multadd>
 80064ea:	9b02      	ldr	r3, [sp, #8]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	4607      	mov	r7, r0
 80064f0:	f300 808e 	bgt.w	8006610 <_dtoa_r+0x990>
 80064f4:	9b06      	ldr	r3, [sp, #24]
 80064f6:	2b02      	cmp	r3, #2
 80064f8:	dc51      	bgt.n	800659e <_dtoa_r+0x91e>
 80064fa:	e089      	b.n	8006610 <_dtoa_r+0x990>
 80064fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80064fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006502:	e74b      	b.n	800639c <_dtoa_r+0x71c>
 8006504:	9b03      	ldr	r3, [sp, #12]
 8006506:	1e5e      	subs	r6, r3, #1
 8006508:	9b07      	ldr	r3, [sp, #28]
 800650a:	42b3      	cmp	r3, r6
 800650c:	bfbf      	itttt	lt
 800650e:	9b07      	ldrlt	r3, [sp, #28]
 8006510:	9607      	strlt	r6, [sp, #28]
 8006512:	1af2      	sublt	r2, r6, r3
 8006514:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006516:	bfb6      	itet	lt
 8006518:	189b      	addlt	r3, r3, r2
 800651a:	1b9e      	subge	r6, r3, r6
 800651c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800651e:	9b03      	ldr	r3, [sp, #12]
 8006520:	bfb8      	it	lt
 8006522:	2600      	movlt	r6, #0
 8006524:	2b00      	cmp	r3, #0
 8006526:	bfb7      	itett	lt
 8006528:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800652c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006530:	1a9d      	sublt	r5, r3, r2
 8006532:	2300      	movlt	r3, #0
 8006534:	e734      	b.n	80063a0 <_dtoa_r+0x720>
 8006536:	9e07      	ldr	r6, [sp, #28]
 8006538:	9d04      	ldr	r5, [sp, #16]
 800653a:	9f08      	ldr	r7, [sp, #32]
 800653c:	e73b      	b.n	80063b6 <_dtoa_r+0x736>
 800653e:	9a07      	ldr	r2, [sp, #28]
 8006540:	e767      	b.n	8006412 <_dtoa_r+0x792>
 8006542:	9b06      	ldr	r3, [sp, #24]
 8006544:	2b01      	cmp	r3, #1
 8006546:	dc18      	bgt.n	800657a <_dtoa_r+0x8fa>
 8006548:	f1ba 0f00 	cmp.w	sl, #0
 800654c:	d115      	bne.n	800657a <_dtoa_r+0x8fa>
 800654e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006552:	b993      	cbnz	r3, 800657a <_dtoa_r+0x8fa>
 8006554:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006558:	0d1b      	lsrs	r3, r3, #20
 800655a:	051b      	lsls	r3, r3, #20
 800655c:	b183      	cbz	r3, 8006580 <_dtoa_r+0x900>
 800655e:	9b04      	ldr	r3, [sp, #16]
 8006560:	3301      	adds	r3, #1
 8006562:	9304      	str	r3, [sp, #16]
 8006564:	9b05      	ldr	r3, [sp, #20]
 8006566:	3301      	adds	r3, #1
 8006568:	9305      	str	r3, [sp, #20]
 800656a:	f04f 0801 	mov.w	r8, #1
 800656e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006570:	2b00      	cmp	r3, #0
 8006572:	f47f af6a 	bne.w	800644a <_dtoa_r+0x7ca>
 8006576:	2001      	movs	r0, #1
 8006578:	e76f      	b.n	800645a <_dtoa_r+0x7da>
 800657a:	f04f 0800 	mov.w	r8, #0
 800657e:	e7f6      	b.n	800656e <_dtoa_r+0x8ee>
 8006580:	4698      	mov	r8, r3
 8006582:	e7f4      	b.n	800656e <_dtoa_r+0x8ee>
 8006584:	f43f af7d 	beq.w	8006482 <_dtoa_r+0x802>
 8006588:	4618      	mov	r0, r3
 800658a:	301c      	adds	r0, #28
 800658c:	e772      	b.n	8006474 <_dtoa_r+0x7f4>
 800658e:	9b03      	ldr	r3, [sp, #12]
 8006590:	2b00      	cmp	r3, #0
 8006592:	dc37      	bgt.n	8006604 <_dtoa_r+0x984>
 8006594:	9b06      	ldr	r3, [sp, #24]
 8006596:	2b02      	cmp	r3, #2
 8006598:	dd34      	ble.n	8006604 <_dtoa_r+0x984>
 800659a:	9b03      	ldr	r3, [sp, #12]
 800659c:	9302      	str	r3, [sp, #8]
 800659e:	9b02      	ldr	r3, [sp, #8]
 80065a0:	b96b      	cbnz	r3, 80065be <_dtoa_r+0x93e>
 80065a2:	4631      	mov	r1, r6
 80065a4:	2205      	movs	r2, #5
 80065a6:	4620      	mov	r0, r4
 80065a8:	f000 f9d8 	bl	800695c <__multadd>
 80065ac:	4601      	mov	r1, r0
 80065ae:	4606      	mov	r6, r0
 80065b0:	ee18 0a10 	vmov	r0, s16
 80065b4:	f000 fbf2 	bl	8006d9c <__mcmp>
 80065b8:	2800      	cmp	r0, #0
 80065ba:	f73f adbb 	bgt.w	8006134 <_dtoa_r+0x4b4>
 80065be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065c0:	9d01      	ldr	r5, [sp, #4]
 80065c2:	43db      	mvns	r3, r3
 80065c4:	9300      	str	r3, [sp, #0]
 80065c6:	f04f 0800 	mov.w	r8, #0
 80065ca:	4631      	mov	r1, r6
 80065cc:	4620      	mov	r0, r4
 80065ce:	f000 f9a3 	bl	8006918 <_Bfree>
 80065d2:	2f00      	cmp	r7, #0
 80065d4:	f43f aea4 	beq.w	8006320 <_dtoa_r+0x6a0>
 80065d8:	f1b8 0f00 	cmp.w	r8, #0
 80065dc:	d005      	beq.n	80065ea <_dtoa_r+0x96a>
 80065de:	45b8      	cmp	r8, r7
 80065e0:	d003      	beq.n	80065ea <_dtoa_r+0x96a>
 80065e2:	4641      	mov	r1, r8
 80065e4:	4620      	mov	r0, r4
 80065e6:	f000 f997 	bl	8006918 <_Bfree>
 80065ea:	4639      	mov	r1, r7
 80065ec:	4620      	mov	r0, r4
 80065ee:	f000 f993 	bl	8006918 <_Bfree>
 80065f2:	e695      	b.n	8006320 <_dtoa_r+0x6a0>
 80065f4:	2600      	movs	r6, #0
 80065f6:	4637      	mov	r7, r6
 80065f8:	e7e1      	b.n	80065be <_dtoa_r+0x93e>
 80065fa:	9700      	str	r7, [sp, #0]
 80065fc:	4637      	mov	r7, r6
 80065fe:	e599      	b.n	8006134 <_dtoa_r+0x4b4>
 8006600:	40240000 	.word	0x40240000
 8006604:	9b08      	ldr	r3, [sp, #32]
 8006606:	2b00      	cmp	r3, #0
 8006608:	f000 80ca 	beq.w	80067a0 <_dtoa_r+0xb20>
 800660c:	9b03      	ldr	r3, [sp, #12]
 800660e:	9302      	str	r3, [sp, #8]
 8006610:	2d00      	cmp	r5, #0
 8006612:	dd05      	ble.n	8006620 <_dtoa_r+0x9a0>
 8006614:	4639      	mov	r1, r7
 8006616:	462a      	mov	r2, r5
 8006618:	4620      	mov	r0, r4
 800661a:	f000 fb4f 	bl	8006cbc <__lshift>
 800661e:	4607      	mov	r7, r0
 8006620:	f1b8 0f00 	cmp.w	r8, #0
 8006624:	d05b      	beq.n	80066de <_dtoa_r+0xa5e>
 8006626:	6879      	ldr	r1, [r7, #4]
 8006628:	4620      	mov	r0, r4
 800662a:	f000 f935 	bl	8006898 <_Balloc>
 800662e:	4605      	mov	r5, r0
 8006630:	b928      	cbnz	r0, 800663e <_dtoa_r+0x9be>
 8006632:	4b87      	ldr	r3, [pc, #540]	; (8006850 <_dtoa_r+0xbd0>)
 8006634:	4602      	mov	r2, r0
 8006636:	f240 21ea 	movw	r1, #746	; 0x2ea
 800663a:	f7ff bb3b 	b.w	8005cb4 <_dtoa_r+0x34>
 800663e:	693a      	ldr	r2, [r7, #16]
 8006640:	3202      	adds	r2, #2
 8006642:	0092      	lsls	r2, r2, #2
 8006644:	f107 010c 	add.w	r1, r7, #12
 8006648:	300c      	adds	r0, #12
 800664a:	f000 f90b 	bl	8006864 <memcpy>
 800664e:	2201      	movs	r2, #1
 8006650:	4629      	mov	r1, r5
 8006652:	4620      	mov	r0, r4
 8006654:	f000 fb32 	bl	8006cbc <__lshift>
 8006658:	9b01      	ldr	r3, [sp, #4]
 800665a:	f103 0901 	add.w	r9, r3, #1
 800665e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006662:	4413      	add	r3, r2
 8006664:	9305      	str	r3, [sp, #20]
 8006666:	f00a 0301 	and.w	r3, sl, #1
 800666a:	46b8      	mov	r8, r7
 800666c:	9304      	str	r3, [sp, #16]
 800666e:	4607      	mov	r7, r0
 8006670:	4631      	mov	r1, r6
 8006672:	ee18 0a10 	vmov	r0, s16
 8006676:	f7ff fa77 	bl	8005b68 <quorem>
 800667a:	4641      	mov	r1, r8
 800667c:	9002      	str	r0, [sp, #8]
 800667e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006682:	ee18 0a10 	vmov	r0, s16
 8006686:	f000 fb89 	bl	8006d9c <__mcmp>
 800668a:	463a      	mov	r2, r7
 800668c:	9003      	str	r0, [sp, #12]
 800668e:	4631      	mov	r1, r6
 8006690:	4620      	mov	r0, r4
 8006692:	f000 fb9f 	bl	8006dd4 <__mdiff>
 8006696:	68c2      	ldr	r2, [r0, #12]
 8006698:	f109 3bff 	add.w	fp, r9, #4294967295
 800669c:	4605      	mov	r5, r0
 800669e:	bb02      	cbnz	r2, 80066e2 <_dtoa_r+0xa62>
 80066a0:	4601      	mov	r1, r0
 80066a2:	ee18 0a10 	vmov	r0, s16
 80066a6:	f000 fb79 	bl	8006d9c <__mcmp>
 80066aa:	4602      	mov	r2, r0
 80066ac:	4629      	mov	r1, r5
 80066ae:	4620      	mov	r0, r4
 80066b0:	9207      	str	r2, [sp, #28]
 80066b2:	f000 f931 	bl	8006918 <_Bfree>
 80066b6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80066ba:	ea43 0102 	orr.w	r1, r3, r2
 80066be:	9b04      	ldr	r3, [sp, #16]
 80066c0:	430b      	orrs	r3, r1
 80066c2:	464d      	mov	r5, r9
 80066c4:	d10f      	bne.n	80066e6 <_dtoa_r+0xa66>
 80066c6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80066ca:	d02a      	beq.n	8006722 <_dtoa_r+0xaa2>
 80066cc:	9b03      	ldr	r3, [sp, #12]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	dd02      	ble.n	80066d8 <_dtoa_r+0xa58>
 80066d2:	9b02      	ldr	r3, [sp, #8]
 80066d4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80066d8:	f88b a000 	strb.w	sl, [fp]
 80066dc:	e775      	b.n	80065ca <_dtoa_r+0x94a>
 80066de:	4638      	mov	r0, r7
 80066e0:	e7ba      	b.n	8006658 <_dtoa_r+0x9d8>
 80066e2:	2201      	movs	r2, #1
 80066e4:	e7e2      	b.n	80066ac <_dtoa_r+0xa2c>
 80066e6:	9b03      	ldr	r3, [sp, #12]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	db04      	blt.n	80066f6 <_dtoa_r+0xa76>
 80066ec:	9906      	ldr	r1, [sp, #24]
 80066ee:	430b      	orrs	r3, r1
 80066f0:	9904      	ldr	r1, [sp, #16]
 80066f2:	430b      	orrs	r3, r1
 80066f4:	d122      	bne.n	800673c <_dtoa_r+0xabc>
 80066f6:	2a00      	cmp	r2, #0
 80066f8:	ddee      	ble.n	80066d8 <_dtoa_r+0xa58>
 80066fa:	ee18 1a10 	vmov	r1, s16
 80066fe:	2201      	movs	r2, #1
 8006700:	4620      	mov	r0, r4
 8006702:	f000 fadb 	bl	8006cbc <__lshift>
 8006706:	4631      	mov	r1, r6
 8006708:	ee08 0a10 	vmov	s16, r0
 800670c:	f000 fb46 	bl	8006d9c <__mcmp>
 8006710:	2800      	cmp	r0, #0
 8006712:	dc03      	bgt.n	800671c <_dtoa_r+0xa9c>
 8006714:	d1e0      	bne.n	80066d8 <_dtoa_r+0xa58>
 8006716:	f01a 0f01 	tst.w	sl, #1
 800671a:	d0dd      	beq.n	80066d8 <_dtoa_r+0xa58>
 800671c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006720:	d1d7      	bne.n	80066d2 <_dtoa_r+0xa52>
 8006722:	2339      	movs	r3, #57	; 0x39
 8006724:	f88b 3000 	strb.w	r3, [fp]
 8006728:	462b      	mov	r3, r5
 800672a:	461d      	mov	r5, r3
 800672c:	3b01      	subs	r3, #1
 800672e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006732:	2a39      	cmp	r2, #57	; 0x39
 8006734:	d071      	beq.n	800681a <_dtoa_r+0xb9a>
 8006736:	3201      	adds	r2, #1
 8006738:	701a      	strb	r2, [r3, #0]
 800673a:	e746      	b.n	80065ca <_dtoa_r+0x94a>
 800673c:	2a00      	cmp	r2, #0
 800673e:	dd07      	ble.n	8006750 <_dtoa_r+0xad0>
 8006740:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006744:	d0ed      	beq.n	8006722 <_dtoa_r+0xaa2>
 8006746:	f10a 0301 	add.w	r3, sl, #1
 800674a:	f88b 3000 	strb.w	r3, [fp]
 800674e:	e73c      	b.n	80065ca <_dtoa_r+0x94a>
 8006750:	9b05      	ldr	r3, [sp, #20]
 8006752:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006756:	4599      	cmp	r9, r3
 8006758:	d047      	beq.n	80067ea <_dtoa_r+0xb6a>
 800675a:	ee18 1a10 	vmov	r1, s16
 800675e:	2300      	movs	r3, #0
 8006760:	220a      	movs	r2, #10
 8006762:	4620      	mov	r0, r4
 8006764:	f000 f8fa 	bl	800695c <__multadd>
 8006768:	45b8      	cmp	r8, r7
 800676a:	ee08 0a10 	vmov	s16, r0
 800676e:	f04f 0300 	mov.w	r3, #0
 8006772:	f04f 020a 	mov.w	r2, #10
 8006776:	4641      	mov	r1, r8
 8006778:	4620      	mov	r0, r4
 800677a:	d106      	bne.n	800678a <_dtoa_r+0xb0a>
 800677c:	f000 f8ee 	bl	800695c <__multadd>
 8006780:	4680      	mov	r8, r0
 8006782:	4607      	mov	r7, r0
 8006784:	f109 0901 	add.w	r9, r9, #1
 8006788:	e772      	b.n	8006670 <_dtoa_r+0x9f0>
 800678a:	f000 f8e7 	bl	800695c <__multadd>
 800678e:	4639      	mov	r1, r7
 8006790:	4680      	mov	r8, r0
 8006792:	2300      	movs	r3, #0
 8006794:	220a      	movs	r2, #10
 8006796:	4620      	mov	r0, r4
 8006798:	f000 f8e0 	bl	800695c <__multadd>
 800679c:	4607      	mov	r7, r0
 800679e:	e7f1      	b.n	8006784 <_dtoa_r+0xb04>
 80067a0:	9b03      	ldr	r3, [sp, #12]
 80067a2:	9302      	str	r3, [sp, #8]
 80067a4:	9d01      	ldr	r5, [sp, #4]
 80067a6:	ee18 0a10 	vmov	r0, s16
 80067aa:	4631      	mov	r1, r6
 80067ac:	f7ff f9dc 	bl	8005b68 <quorem>
 80067b0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80067b4:	9b01      	ldr	r3, [sp, #4]
 80067b6:	f805 ab01 	strb.w	sl, [r5], #1
 80067ba:	1aea      	subs	r2, r5, r3
 80067bc:	9b02      	ldr	r3, [sp, #8]
 80067be:	4293      	cmp	r3, r2
 80067c0:	dd09      	ble.n	80067d6 <_dtoa_r+0xb56>
 80067c2:	ee18 1a10 	vmov	r1, s16
 80067c6:	2300      	movs	r3, #0
 80067c8:	220a      	movs	r2, #10
 80067ca:	4620      	mov	r0, r4
 80067cc:	f000 f8c6 	bl	800695c <__multadd>
 80067d0:	ee08 0a10 	vmov	s16, r0
 80067d4:	e7e7      	b.n	80067a6 <_dtoa_r+0xb26>
 80067d6:	9b02      	ldr	r3, [sp, #8]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	bfc8      	it	gt
 80067dc:	461d      	movgt	r5, r3
 80067de:	9b01      	ldr	r3, [sp, #4]
 80067e0:	bfd8      	it	le
 80067e2:	2501      	movle	r5, #1
 80067e4:	441d      	add	r5, r3
 80067e6:	f04f 0800 	mov.w	r8, #0
 80067ea:	ee18 1a10 	vmov	r1, s16
 80067ee:	2201      	movs	r2, #1
 80067f0:	4620      	mov	r0, r4
 80067f2:	f000 fa63 	bl	8006cbc <__lshift>
 80067f6:	4631      	mov	r1, r6
 80067f8:	ee08 0a10 	vmov	s16, r0
 80067fc:	f000 face 	bl	8006d9c <__mcmp>
 8006800:	2800      	cmp	r0, #0
 8006802:	dc91      	bgt.n	8006728 <_dtoa_r+0xaa8>
 8006804:	d102      	bne.n	800680c <_dtoa_r+0xb8c>
 8006806:	f01a 0f01 	tst.w	sl, #1
 800680a:	d18d      	bne.n	8006728 <_dtoa_r+0xaa8>
 800680c:	462b      	mov	r3, r5
 800680e:	461d      	mov	r5, r3
 8006810:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006814:	2a30      	cmp	r2, #48	; 0x30
 8006816:	d0fa      	beq.n	800680e <_dtoa_r+0xb8e>
 8006818:	e6d7      	b.n	80065ca <_dtoa_r+0x94a>
 800681a:	9a01      	ldr	r2, [sp, #4]
 800681c:	429a      	cmp	r2, r3
 800681e:	d184      	bne.n	800672a <_dtoa_r+0xaaa>
 8006820:	9b00      	ldr	r3, [sp, #0]
 8006822:	3301      	adds	r3, #1
 8006824:	9300      	str	r3, [sp, #0]
 8006826:	2331      	movs	r3, #49	; 0x31
 8006828:	7013      	strb	r3, [r2, #0]
 800682a:	e6ce      	b.n	80065ca <_dtoa_r+0x94a>
 800682c:	4b09      	ldr	r3, [pc, #36]	; (8006854 <_dtoa_r+0xbd4>)
 800682e:	f7ff ba95 	b.w	8005d5c <_dtoa_r+0xdc>
 8006832:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006834:	2b00      	cmp	r3, #0
 8006836:	f47f aa6e 	bne.w	8005d16 <_dtoa_r+0x96>
 800683a:	4b07      	ldr	r3, [pc, #28]	; (8006858 <_dtoa_r+0xbd8>)
 800683c:	f7ff ba8e 	b.w	8005d5c <_dtoa_r+0xdc>
 8006840:	9b02      	ldr	r3, [sp, #8]
 8006842:	2b00      	cmp	r3, #0
 8006844:	dcae      	bgt.n	80067a4 <_dtoa_r+0xb24>
 8006846:	9b06      	ldr	r3, [sp, #24]
 8006848:	2b02      	cmp	r3, #2
 800684a:	f73f aea8 	bgt.w	800659e <_dtoa_r+0x91e>
 800684e:	e7a9      	b.n	80067a4 <_dtoa_r+0xb24>
 8006850:	08007be7 	.word	0x08007be7
 8006854:	08007b44 	.word	0x08007b44
 8006858:	08007b68 	.word	0x08007b68

0800685c <_localeconv_r>:
 800685c:	4800      	ldr	r0, [pc, #0]	; (8006860 <_localeconv_r+0x4>)
 800685e:	4770      	bx	lr
 8006860:	20000160 	.word	0x20000160

08006864 <memcpy>:
 8006864:	440a      	add	r2, r1
 8006866:	4291      	cmp	r1, r2
 8006868:	f100 33ff 	add.w	r3, r0, #4294967295
 800686c:	d100      	bne.n	8006870 <memcpy+0xc>
 800686e:	4770      	bx	lr
 8006870:	b510      	push	{r4, lr}
 8006872:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006876:	f803 4f01 	strb.w	r4, [r3, #1]!
 800687a:	4291      	cmp	r1, r2
 800687c:	d1f9      	bne.n	8006872 <memcpy+0xe>
 800687e:	bd10      	pop	{r4, pc}

08006880 <__malloc_lock>:
 8006880:	4801      	ldr	r0, [pc, #4]	; (8006888 <__malloc_lock+0x8>)
 8006882:	f000 bbd4 	b.w	800702e <__retarget_lock_acquire_recursive>
 8006886:	bf00      	nop
 8006888:	20000360 	.word	0x20000360

0800688c <__malloc_unlock>:
 800688c:	4801      	ldr	r0, [pc, #4]	; (8006894 <__malloc_unlock+0x8>)
 800688e:	f000 bbcf 	b.w	8007030 <__retarget_lock_release_recursive>
 8006892:	bf00      	nop
 8006894:	20000360 	.word	0x20000360

08006898 <_Balloc>:
 8006898:	b570      	push	{r4, r5, r6, lr}
 800689a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800689c:	4604      	mov	r4, r0
 800689e:	460d      	mov	r5, r1
 80068a0:	b976      	cbnz	r6, 80068c0 <_Balloc+0x28>
 80068a2:	2010      	movs	r0, #16
 80068a4:	f7fe fbf6 	bl	8005094 <malloc>
 80068a8:	4602      	mov	r2, r0
 80068aa:	6260      	str	r0, [r4, #36]	; 0x24
 80068ac:	b920      	cbnz	r0, 80068b8 <_Balloc+0x20>
 80068ae:	4b18      	ldr	r3, [pc, #96]	; (8006910 <_Balloc+0x78>)
 80068b0:	4818      	ldr	r0, [pc, #96]	; (8006914 <_Balloc+0x7c>)
 80068b2:	2166      	movs	r1, #102	; 0x66
 80068b4:	f000 fb8a 	bl	8006fcc <__assert_func>
 80068b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80068bc:	6006      	str	r6, [r0, #0]
 80068be:	60c6      	str	r6, [r0, #12]
 80068c0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80068c2:	68f3      	ldr	r3, [r6, #12]
 80068c4:	b183      	cbz	r3, 80068e8 <_Balloc+0x50>
 80068c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80068ce:	b9b8      	cbnz	r0, 8006900 <_Balloc+0x68>
 80068d0:	2101      	movs	r1, #1
 80068d2:	fa01 f605 	lsl.w	r6, r1, r5
 80068d6:	1d72      	adds	r2, r6, #5
 80068d8:	0092      	lsls	r2, r2, #2
 80068da:	4620      	mov	r0, r4
 80068dc:	f000 fb60 	bl	8006fa0 <_calloc_r>
 80068e0:	b160      	cbz	r0, 80068fc <_Balloc+0x64>
 80068e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80068e6:	e00e      	b.n	8006906 <_Balloc+0x6e>
 80068e8:	2221      	movs	r2, #33	; 0x21
 80068ea:	2104      	movs	r1, #4
 80068ec:	4620      	mov	r0, r4
 80068ee:	f000 fb57 	bl	8006fa0 <_calloc_r>
 80068f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80068f4:	60f0      	str	r0, [r6, #12]
 80068f6:	68db      	ldr	r3, [r3, #12]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d1e4      	bne.n	80068c6 <_Balloc+0x2e>
 80068fc:	2000      	movs	r0, #0
 80068fe:	bd70      	pop	{r4, r5, r6, pc}
 8006900:	6802      	ldr	r2, [r0, #0]
 8006902:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006906:	2300      	movs	r3, #0
 8006908:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800690c:	e7f7      	b.n	80068fe <_Balloc+0x66>
 800690e:	bf00      	nop
 8006910:	08007b75 	.word	0x08007b75
 8006914:	08007bf8 	.word	0x08007bf8

08006918 <_Bfree>:
 8006918:	b570      	push	{r4, r5, r6, lr}
 800691a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800691c:	4605      	mov	r5, r0
 800691e:	460c      	mov	r4, r1
 8006920:	b976      	cbnz	r6, 8006940 <_Bfree+0x28>
 8006922:	2010      	movs	r0, #16
 8006924:	f7fe fbb6 	bl	8005094 <malloc>
 8006928:	4602      	mov	r2, r0
 800692a:	6268      	str	r0, [r5, #36]	; 0x24
 800692c:	b920      	cbnz	r0, 8006938 <_Bfree+0x20>
 800692e:	4b09      	ldr	r3, [pc, #36]	; (8006954 <_Bfree+0x3c>)
 8006930:	4809      	ldr	r0, [pc, #36]	; (8006958 <_Bfree+0x40>)
 8006932:	218a      	movs	r1, #138	; 0x8a
 8006934:	f000 fb4a 	bl	8006fcc <__assert_func>
 8006938:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800693c:	6006      	str	r6, [r0, #0]
 800693e:	60c6      	str	r6, [r0, #12]
 8006940:	b13c      	cbz	r4, 8006952 <_Bfree+0x3a>
 8006942:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006944:	6862      	ldr	r2, [r4, #4]
 8006946:	68db      	ldr	r3, [r3, #12]
 8006948:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800694c:	6021      	str	r1, [r4, #0]
 800694e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006952:	bd70      	pop	{r4, r5, r6, pc}
 8006954:	08007b75 	.word	0x08007b75
 8006958:	08007bf8 	.word	0x08007bf8

0800695c <__multadd>:
 800695c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006960:	690d      	ldr	r5, [r1, #16]
 8006962:	4607      	mov	r7, r0
 8006964:	460c      	mov	r4, r1
 8006966:	461e      	mov	r6, r3
 8006968:	f101 0c14 	add.w	ip, r1, #20
 800696c:	2000      	movs	r0, #0
 800696e:	f8dc 3000 	ldr.w	r3, [ip]
 8006972:	b299      	uxth	r1, r3
 8006974:	fb02 6101 	mla	r1, r2, r1, r6
 8006978:	0c1e      	lsrs	r6, r3, #16
 800697a:	0c0b      	lsrs	r3, r1, #16
 800697c:	fb02 3306 	mla	r3, r2, r6, r3
 8006980:	b289      	uxth	r1, r1
 8006982:	3001      	adds	r0, #1
 8006984:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006988:	4285      	cmp	r5, r0
 800698a:	f84c 1b04 	str.w	r1, [ip], #4
 800698e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006992:	dcec      	bgt.n	800696e <__multadd+0x12>
 8006994:	b30e      	cbz	r6, 80069da <__multadd+0x7e>
 8006996:	68a3      	ldr	r3, [r4, #8]
 8006998:	42ab      	cmp	r3, r5
 800699a:	dc19      	bgt.n	80069d0 <__multadd+0x74>
 800699c:	6861      	ldr	r1, [r4, #4]
 800699e:	4638      	mov	r0, r7
 80069a0:	3101      	adds	r1, #1
 80069a2:	f7ff ff79 	bl	8006898 <_Balloc>
 80069a6:	4680      	mov	r8, r0
 80069a8:	b928      	cbnz	r0, 80069b6 <__multadd+0x5a>
 80069aa:	4602      	mov	r2, r0
 80069ac:	4b0c      	ldr	r3, [pc, #48]	; (80069e0 <__multadd+0x84>)
 80069ae:	480d      	ldr	r0, [pc, #52]	; (80069e4 <__multadd+0x88>)
 80069b0:	21b5      	movs	r1, #181	; 0xb5
 80069b2:	f000 fb0b 	bl	8006fcc <__assert_func>
 80069b6:	6922      	ldr	r2, [r4, #16]
 80069b8:	3202      	adds	r2, #2
 80069ba:	f104 010c 	add.w	r1, r4, #12
 80069be:	0092      	lsls	r2, r2, #2
 80069c0:	300c      	adds	r0, #12
 80069c2:	f7ff ff4f 	bl	8006864 <memcpy>
 80069c6:	4621      	mov	r1, r4
 80069c8:	4638      	mov	r0, r7
 80069ca:	f7ff ffa5 	bl	8006918 <_Bfree>
 80069ce:	4644      	mov	r4, r8
 80069d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80069d4:	3501      	adds	r5, #1
 80069d6:	615e      	str	r6, [r3, #20]
 80069d8:	6125      	str	r5, [r4, #16]
 80069da:	4620      	mov	r0, r4
 80069dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069e0:	08007be7 	.word	0x08007be7
 80069e4:	08007bf8 	.word	0x08007bf8

080069e8 <__hi0bits>:
 80069e8:	0c03      	lsrs	r3, r0, #16
 80069ea:	041b      	lsls	r3, r3, #16
 80069ec:	b9d3      	cbnz	r3, 8006a24 <__hi0bits+0x3c>
 80069ee:	0400      	lsls	r0, r0, #16
 80069f0:	2310      	movs	r3, #16
 80069f2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80069f6:	bf04      	itt	eq
 80069f8:	0200      	lsleq	r0, r0, #8
 80069fa:	3308      	addeq	r3, #8
 80069fc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006a00:	bf04      	itt	eq
 8006a02:	0100      	lsleq	r0, r0, #4
 8006a04:	3304      	addeq	r3, #4
 8006a06:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006a0a:	bf04      	itt	eq
 8006a0c:	0080      	lsleq	r0, r0, #2
 8006a0e:	3302      	addeq	r3, #2
 8006a10:	2800      	cmp	r0, #0
 8006a12:	db05      	blt.n	8006a20 <__hi0bits+0x38>
 8006a14:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006a18:	f103 0301 	add.w	r3, r3, #1
 8006a1c:	bf08      	it	eq
 8006a1e:	2320      	moveq	r3, #32
 8006a20:	4618      	mov	r0, r3
 8006a22:	4770      	bx	lr
 8006a24:	2300      	movs	r3, #0
 8006a26:	e7e4      	b.n	80069f2 <__hi0bits+0xa>

08006a28 <__lo0bits>:
 8006a28:	6803      	ldr	r3, [r0, #0]
 8006a2a:	f013 0207 	ands.w	r2, r3, #7
 8006a2e:	4601      	mov	r1, r0
 8006a30:	d00b      	beq.n	8006a4a <__lo0bits+0x22>
 8006a32:	07da      	lsls	r2, r3, #31
 8006a34:	d423      	bmi.n	8006a7e <__lo0bits+0x56>
 8006a36:	0798      	lsls	r0, r3, #30
 8006a38:	bf49      	itett	mi
 8006a3a:	085b      	lsrmi	r3, r3, #1
 8006a3c:	089b      	lsrpl	r3, r3, #2
 8006a3e:	2001      	movmi	r0, #1
 8006a40:	600b      	strmi	r3, [r1, #0]
 8006a42:	bf5c      	itt	pl
 8006a44:	600b      	strpl	r3, [r1, #0]
 8006a46:	2002      	movpl	r0, #2
 8006a48:	4770      	bx	lr
 8006a4a:	b298      	uxth	r0, r3
 8006a4c:	b9a8      	cbnz	r0, 8006a7a <__lo0bits+0x52>
 8006a4e:	0c1b      	lsrs	r3, r3, #16
 8006a50:	2010      	movs	r0, #16
 8006a52:	b2da      	uxtb	r2, r3
 8006a54:	b90a      	cbnz	r2, 8006a5a <__lo0bits+0x32>
 8006a56:	3008      	adds	r0, #8
 8006a58:	0a1b      	lsrs	r3, r3, #8
 8006a5a:	071a      	lsls	r2, r3, #28
 8006a5c:	bf04      	itt	eq
 8006a5e:	091b      	lsreq	r3, r3, #4
 8006a60:	3004      	addeq	r0, #4
 8006a62:	079a      	lsls	r2, r3, #30
 8006a64:	bf04      	itt	eq
 8006a66:	089b      	lsreq	r3, r3, #2
 8006a68:	3002      	addeq	r0, #2
 8006a6a:	07da      	lsls	r2, r3, #31
 8006a6c:	d403      	bmi.n	8006a76 <__lo0bits+0x4e>
 8006a6e:	085b      	lsrs	r3, r3, #1
 8006a70:	f100 0001 	add.w	r0, r0, #1
 8006a74:	d005      	beq.n	8006a82 <__lo0bits+0x5a>
 8006a76:	600b      	str	r3, [r1, #0]
 8006a78:	4770      	bx	lr
 8006a7a:	4610      	mov	r0, r2
 8006a7c:	e7e9      	b.n	8006a52 <__lo0bits+0x2a>
 8006a7e:	2000      	movs	r0, #0
 8006a80:	4770      	bx	lr
 8006a82:	2020      	movs	r0, #32
 8006a84:	4770      	bx	lr
	...

08006a88 <__i2b>:
 8006a88:	b510      	push	{r4, lr}
 8006a8a:	460c      	mov	r4, r1
 8006a8c:	2101      	movs	r1, #1
 8006a8e:	f7ff ff03 	bl	8006898 <_Balloc>
 8006a92:	4602      	mov	r2, r0
 8006a94:	b928      	cbnz	r0, 8006aa2 <__i2b+0x1a>
 8006a96:	4b05      	ldr	r3, [pc, #20]	; (8006aac <__i2b+0x24>)
 8006a98:	4805      	ldr	r0, [pc, #20]	; (8006ab0 <__i2b+0x28>)
 8006a9a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006a9e:	f000 fa95 	bl	8006fcc <__assert_func>
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	6144      	str	r4, [r0, #20]
 8006aa6:	6103      	str	r3, [r0, #16]
 8006aa8:	bd10      	pop	{r4, pc}
 8006aaa:	bf00      	nop
 8006aac:	08007be7 	.word	0x08007be7
 8006ab0:	08007bf8 	.word	0x08007bf8

08006ab4 <__multiply>:
 8006ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab8:	4691      	mov	r9, r2
 8006aba:	690a      	ldr	r2, [r1, #16]
 8006abc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006ac0:	429a      	cmp	r2, r3
 8006ac2:	bfb8      	it	lt
 8006ac4:	460b      	movlt	r3, r1
 8006ac6:	460c      	mov	r4, r1
 8006ac8:	bfbc      	itt	lt
 8006aca:	464c      	movlt	r4, r9
 8006acc:	4699      	movlt	r9, r3
 8006ace:	6927      	ldr	r7, [r4, #16]
 8006ad0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006ad4:	68a3      	ldr	r3, [r4, #8]
 8006ad6:	6861      	ldr	r1, [r4, #4]
 8006ad8:	eb07 060a 	add.w	r6, r7, sl
 8006adc:	42b3      	cmp	r3, r6
 8006ade:	b085      	sub	sp, #20
 8006ae0:	bfb8      	it	lt
 8006ae2:	3101      	addlt	r1, #1
 8006ae4:	f7ff fed8 	bl	8006898 <_Balloc>
 8006ae8:	b930      	cbnz	r0, 8006af8 <__multiply+0x44>
 8006aea:	4602      	mov	r2, r0
 8006aec:	4b44      	ldr	r3, [pc, #272]	; (8006c00 <__multiply+0x14c>)
 8006aee:	4845      	ldr	r0, [pc, #276]	; (8006c04 <__multiply+0x150>)
 8006af0:	f240 115d 	movw	r1, #349	; 0x15d
 8006af4:	f000 fa6a 	bl	8006fcc <__assert_func>
 8006af8:	f100 0514 	add.w	r5, r0, #20
 8006afc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006b00:	462b      	mov	r3, r5
 8006b02:	2200      	movs	r2, #0
 8006b04:	4543      	cmp	r3, r8
 8006b06:	d321      	bcc.n	8006b4c <__multiply+0x98>
 8006b08:	f104 0314 	add.w	r3, r4, #20
 8006b0c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006b10:	f109 0314 	add.w	r3, r9, #20
 8006b14:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006b18:	9202      	str	r2, [sp, #8]
 8006b1a:	1b3a      	subs	r2, r7, r4
 8006b1c:	3a15      	subs	r2, #21
 8006b1e:	f022 0203 	bic.w	r2, r2, #3
 8006b22:	3204      	adds	r2, #4
 8006b24:	f104 0115 	add.w	r1, r4, #21
 8006b28:	428f      	cmp	r7, r1
 8006b2a:	bf38      	it	cc
 8006b2c:	2204      	movcc	r2, #4
 8006b2e:	9201      	str	r2, [sp, #4]
 8006b30:	9a02      	ldr	r2, [sp, #8]
 8006b32:	9303      	str	r3, [sp, #12]
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d80c      	bhi.n	8006b52 <__multiply+0x9e>
 8006b38:	2e00      	cmp	r6, #0
 8006b3a:	dd03      	ble.n	8006b44 <__multiply+0x90>
 8006b3c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d05a      	beq.n	8006bfa <__multiply+0x146>
 8006b44:	6106      	str	r6, [r0, #16]
 8006b46:	b005      	add	sp, #20
 8006b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b4c:	f843 2b04 	str.w	r2, [r3], #4
 8006b50:	e7d8      	b.n	8006b04 <__multiply+0x50>
 8006b52:	f8b3 a000 	ldrh.w	sl, [r3]
 8006b56:	f1ba 0f00 	cmp.w	sl, #0
 8006b5a:	d024      	beq.n	8006ba6 <__multiply+0xf2>
 8006b5c:	f104 0e14 	add.w	lr, r4, #20
 8006b60:	46a9      	mov	r9, r5
 8006b62:	f04f 0c00 	mov.w	ip, #0
 8006b66:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006b6a:	f8d9 1000 	ldr.w	r1, [r9]
 8006b6e:	fa1f fb82 	uxth.w	fp, r2
 8006b72:	b289      	uxth	r1, r1
 8006b74:	fb0a 110b 	mla	r1, sl, fp, r1
 8006b78:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006b7c:	f8d9 2000 	ldr.w	r2, [r9]
 8006b80:	4461      	add	r1, ip
 8006b82:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006b86:	fb0a c20b 	mla	r2, sl, fp, ip
 8006b8a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006b8e:	b289      	uxth	r1, r1
 8006b90:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006b94:	4577      	cmp	r7, lr
 8006b96:	f849 1b04 	str.w	r1, [r9], #4
 8006b9a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006b9e:	d8e2      	bhi.n	8006b66 <__multiply+0xb2>
 8006ba0:	9a01      	ldr	r2, [sp, #4]
 8006ba2:	f845 c002 	str.w	ip, [r5, r2]
 8006ba6:	9a03      	ldr	r2, [sp, #12]
 8006ba8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006bac:	3304      	adds	r3, #4
 8006bae:	f1b9 0f00 	cmp.w	r9, #0
 8006bb2:	d020      	beq.n	8006bf6 <__multiply+0x142>
 8006bb4:	6829      	ldr	r1, [r5, #0]
 8006bb6:	f104 0c14 	add.w	ip, r4, #20
 8006bba:	46ae      	mov	lr, r5
 8006bbc:	f04f 0a00 	mov.w	sl, #0
 8006bc0:	f8bc b000 	ldrh.w	fp, [ip]
 8006bc4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006bc8:	fb09 220b 	mla	r2, r9, fp, r2
 8006bcc:	4492      	add	sl, r2
 8006bce:	b289      	uxth	r1, r1
 8006bd0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006bd4:	f84e 1b04 	str.w	r1, [lr], #4
 8006bd8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006bdc:	f8be 1000 	ldrh.w	r1, [lr]
 8006be0:	0c12      	lsrs	r2, r2, #16
 8006be2:	fb09 1102 	mla	r1, r9, r2, r1
 8006be6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006bea:	4567      	cmp	r7, ip
 8006bec:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006bf0:	d8e6      	bhi.n	8006bc0 <__multiply+0x10c>
 8006bf2:	9a01      	ldr	r2, [sp, #4]
 8006bf4:	50a9      	str	r1, [r5, r2]
 8006bf6:	3504      	adds	r5, #4
 8006bf8:	e79a      	b.n	8006b30 <__multiply+0x7c>
 8006bfa:	3e01      	subs	r6, #1
 8006bfc:	e79c      	b.n	8006b38 <__multiply+0x84>
 8006bfe:	bf00      	nop
 8006c00:	08007be7 	.word	0x08007be7
 8006c04:	08007bf8 	.word	0x08007bf8

08006c08 <__pow5mult>:
 8006c08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c0c:	4615      	mov	r5, r2
 8006c0e:	f012 0203 	ands.w	r2, r2, #3
 8006c12:	4606      	mov	r6, r0
 8006c14:	460f      	mov	r7, r1
 8006c16:	d007      	beq.n	8006c28 <__pow5mult+0x20>
 8006c18:	4c25      	ldr	r4, [pc, #148]	; (8006cb0 <__pow5mult+0xa8>)
 8006c1a:	3a01      	subs	r2, #1
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006c22:	f7ff fe9b 	bl	800695c <__multadd>
 8006c26:	4607      	mov	r7, r0
 8006c28:	10ad      	asrs	r5, r5, #2
 8006c2a:	d03d      	beq.n	8006ca8 <__pow5mult+0xa0>
 8006c2c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006c2e:	b97c      	cbnz	r4, 8006c50 <__pow5mult+0x48>
 8006c30:	2010      	movs	r0, #16
 8006c32:	f7fe fa2f 	bl	8005094 <malloc>
 8006c36:	4602      	mov	r2, r0
 8006c38:	6270      	str	r0, [r6, #36]	; 0x24
 8006c3a:	b928      	cbnz	r0, 8006c48 <__pow5mult+0x40>
 8006c3c:	4b1d      	ldr	r3, [pc, #116]	; (8006cb4 <__pow5mult+0xac>)
 8006c3e:	481e      	ldr	r0, [pc, #120]	; (8006cb8 <__pow5mult+0xb0>)
 8006c40:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006c44:	f000 f9c2 	bl	8006fcc <__assert_func>
 8006c48:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006c4c:	6004      	str	r4, [r0, #0]
 8006c4e:	60c4      	str	r4, [r0, #12]
 8006c50:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006c54:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006c58:	b94c      	cbnz	r4, 8006c6e <__pow5mult+0x66>
 8006c5a:	f240 2171 	movw	r1, #625	; 0x271
 8006c5e:	4630      	mov	r0, r6
 8006c60:	f7ff ff12 	bl	8006a88 <__i2b>
 8006c64:	2300      	movs	r3, #0
 8006c66:	f8c8 0008 	str.w	r0, [r8, #8]
 8006c6a:	4604      	mov	r4, r0
 8006c6c:	6003      	str	r3, [r0, #0]
 8006c6e:	f04f 0900 	mov.w	r9, #0
 8006c72:	07eb      	lsls	r3, r5, #31
 8006c74:	d50a      	bpl.n	8006c8c <__pow5mult+0x84>
 8006c76:	4639      	mov	r1, r7
 8006c78:	4622      	mov	r2, r4
 8006c7a:	4630      	mov	r0, r6
 8006c7c:	f7ff ff1a 	bl	8006ab4 <__multiply>
 8006c80:	4639      	mov	r1, r7
 8006c82:	4680      	mov	r8, r0
 8006c84:	4630      	mov	r0, r6
 8006c86:	f7ff fe47 	bl	8006918 <_Bfree>
 8006c8a:	4647      	mov	r7, r8
 8006c8c:	106d      	asrs	r5, r5, #1
 8006c8e:	d00b      	beq.n	8006ca8 <__pow5mult+0xa0>
 8006c90:	6820      	ldr	r0, [r4, #0]
 8006c92:	b938      	cbnz	r0, 8006ca4 <__pow5mult+0x9c>
 8006c94:	4622      	mov	r2, r4
 8006c96:	4621      	mov	r1, r4
 8006c98:	4630      	mov	r0, r6
 8006c9a:	f7ff ff0b 	bl	8006ab4 <__multiply>
 8006c9e:	6020      	str	r0, [r4, #0]
 8006ca0:	f8c0 9000 	str.w	r9, [r0]
 8006ca4:	4604      	mov	r4, r0
 8006ca6:	e7e4      	b.n	8006c72 <__pow5mult+0x6a>
 8006ca8:	4638      	mov	r0, r7
 8006caa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cae:	bf00      	nop
 8006cb0:	08007d48 	.word	0x08007d48
 8006cb4:	08007b75 	.word	0x08007b75
 8006cb8:	08007bf8 	.word	0x08007bf8

08006cbc <__lshift>:
 8006cbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cc0:	460c      	mov	r4, r1
 8006cc2:	6849      	ldr	r1, [r1, #4]
 8006cc4:	6923      	ldr	r3, [r4, #16]
 8006cc6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006cca:	68a3      	ldr	r3, [r4, #8]
 8006ccc:	4607      	mov	r7, r0
 8006cce:	4691      	mov	r9, r2
 8006cd0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006cd4:	f108 0601 	add.w	r6, r8, #1
 8006cd8:	42b3      	cmp	r3, r6
 8006cda:	db0b      	blt.n	8006cf4 <__lshift+0x38>
 8006cdc:	4638      	mov	r0, r7
 8006cde:	f7ff fddb 	bl	8006898 <_Balloc>
 8006ce2:	4605      	mov	r5, r0
 8006ce4:	b948      	cbnz	r0, 8006cfa <__lshift+0x3e>
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	4b2a      	ldr	r3, [pc, #168]	; (8006d94 <__lshift+0xd8>)
 8006cea:	482b      	ldr	r0, [pc, #172]	; (8006d98 <__lshift+0xdc>)
 8006cec:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006cf0:	f000 f96c 	bl	8006fcc <__assert_func>
 8006cf4:	3101      	adds	r1, #1
 8006cf6:	005b      	lsls	r3, r3, #1
 8006cf8:	e7ee      	b.n	8006cd8 <__lshift+0x1c>
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	f100 0114 	add.w	r1, r0, #20
 8006d00:	f100 0210 	add.w	r2, r0, #16
 8006d04:	4618      	mov	r0, r3
 8006d06:	4553      	cmp	r3, sl
 8006d08:	db37      	blt.n	8006d7a <__lshift+0xbe>
 8006d0a:	6920      	ldr	r0, [r4, #16]
 8006d0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006d10:	f104 0314 	add.w	r3, r4, #20
 8006d14:	f019 091f 	ands.w	r9, r9, #31
 8006d18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006d1c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006d20:	d02f      	beq.n	8006d82 <__lshift+0xc6>
 8006d22:	f1c9 0e20 	rsb	lr, r9, #32
 8006d26:	468a      	mov	sl, r1
 8006d28:	f04f 0c00 	mov.w	ip, #0
 8006d2c:	681a      	ldr	r2, [r3, #0]
 8006d2e:	fa02 f209 	lsl.w	r2, r2, r9
 8006d32:	ea42 020c 	orr.w	r2, r2, ip
 8006d36:	f84a 2b04 	str.w	r2, [sl], #4
 8006d3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d3e:	4298      	cmp	r0, r3
 8006d40:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006d44:	d8f2      	bhi.n	8006d2c <__lshift+0x70>
 8006d46:	1b03      	subs	r3, r0, r4
 8006d48:	3b15      	subs	r3, #21
 8006d4a:	f023 0303 	bic.w	r3, r3, #3
 8006d4e:	3304      	adds	r3, #4
 8006d50:	f104 0215 	add.w	r2, r4, #21
 8006d54:	4290      	cmp	r0, r2
 8006d56:	bf38      	it	cc
 8006d58:	2304      	movcc	r3, #4
 8006d5a:	f841 c003 	str.w	ip, [r1, r3]
 8006d5e:	f1bc 0f00 	cmp.w	ip, #0
 8006d62:	d001      	beq.n	8006d68 <__lshift+0xac>
 8006d64:	f108 0602 	add.w	r6, r8, #2
 8006d68:	3e01      	subs	r6, #1
 8006d6a:	4638      	mov	r0, r7
 8006d6c:	612e      	str	r6, [r5, #16]
 8006d6e:	4621      	mov	r1, r4
 8006d70:	f7ff fdd2 	bl	8006918 <_Bfree>
 8006d74:	4628      	mov	r0, r5
 8006d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d7a:	f842 0f04 	str.w	r0, [r2, #4]!
 8006d7e:	3301      	adds	r3, #1
 8006d80:	e7c1      	b.n	8006d06 <__lshift+0x4a>
 8006d82:	3904      	subs	r1, #4
 8006d84:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d88:	f841 2f04 	str.w	r2, [r1, #4]!
 8006d8c:	4298      	cmp	r0, r3
 8006d8e:	d8f9      	bhi.n	8006d84 <__lshift+0xc8>
 8006d90:	e7ea      	b.n	8006d68 <__lshift+0xac>
 8006d92:	bf00      	nop
 8006d94:	08007be7 	.word	0x08007be7
 8006d98:	08007bf8 	.word	0x08007bf8

08006d9c <__mcmp>:
 8006d9c:	b530      	push	{r4, r5, lr}
 8006d9e:	6902      	ldr	r2, [r0, #16]
 8006da0:	690c      	ldr	r4, [r1, #16]
 8006da2:	1b12      	subs	r2, r2, r4
 8006da4:	d10e      	bne.n	8006dc4 <__mcmp+0x28>
 8006da6:	f100 0314 	add.w	r3, r0, #20
 8006daa:	3114      	adds	r1, #20
 8006dac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006db0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006db4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006db8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006dbc:	42a5      	cmp	r5, r4
 8006dbe:	d003      	beq.n	8006dc8 <__mcmp+0x2c>
 8006dc0:	d305      	bcc.n	8006dce <__mcmp+0x32>
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	4610      	mov	r0, r2
 8006dc6:	bd30      	pop	{r4, r5, pc}
 8006dc8:	4283      	cmp	r3, r0
 8006dca:	d3f3      	bcc.n	8006db4 <__mcmp+0x18>
 8006dcc:	e7fa      	b.n	8006dc4 <__mcmp+0x28>
 8006dce:	f04f 32ff 	mov.w	r2, #4294967295
 8006dd2:	e7f7      	b.n	8006dc4 <__mcmp+0x28>

08006dd4 <__mdiff>:
 8006dd4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dd8:	460c      	mov	r4, r1
 8006dda:	4606      	mov	r6, r0
 8006ddc:	4611      	mov	r1, r2
 8006dde:	4620      	mov	r0, r4
 8006de0:	4690      	mov	r8, r2
 8006de2:	f7ff ffdb 	bl	8006d9c <__mcmp>
 8006de6:	1e05      	subs	r5, r0, #0
 8006de8:	d110      	bne.n	8006e0c <__mdiff+0x38>
 8006dea:	4629      	mov	r1, r5
 8006dec:	4630      	mov	r0, r6
 8006dee:	f7ff fd53 	bl	8006898 <_Balloc>
 8006df2:	b930      	cbnz	r0, 8006e02 <__mdiff+0x2e>
 8006df4:	4b3a      	ldr	r3, [pc, #232]	; (8006ee0 <__mdiff+0x10c>)
 8006df6:	4602      	mov	r2, r0
 8006df8:	f240 2132 	movw	r1, #562	; 0x232
 8006dfc:	4839      	ldr	r0, [pc, #228]	; (8006ee4 <__mdiff+0x110>)
 8006dfe:	f000 f8e5 	bl	8006fcc <__assert_func>
 8006e02:	2301      	movs	r3, #1
 8006e04:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006e08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e0c:	bfa4      	itt	ge
 8006e0e:	4643      	movge	r3, r8
 8006e10:	46a0      	movge	r8, r4
 8006e12:	4630      	mov	r0, r6
 8006e14:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006e18:	bfa6      	itte	ge
 8006e1a:	461c      	movge	r4, r3
 8006e1c:	2500      	movge	r5, #0
 8006e1e:	2501      	movlt	r5, #1
 8006e20:	f7ff fd3a 	bl	8006898 <_Balloc>
 8006e24:	b920      	cbnz	r0, 8006e30 <__mdiff+0x5c>
 8006e26:	4b2e      	ldr	r3, [pc, #184]	; (8006ee0 <__mdiff+0x10c>)
 8006e28:	4602      	mov	r2, r0
 8006e2a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006e2e:	e7e5      	b.n	8006dfc <__mdiff+0x28>
 8006e30:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006e34:	6926      	ldr	r6, [r4, #16]
 8006e36:	60c5      	str	r5, [r0, #12]
 8006e38:	f104 0914 	add.w	r9, r4, #20
 8006e3c:	f108 0514 	add.w	r5, r8, #20
 8006e40:	f100 0e14 	add.w	lr, r0, #20
 8006e44:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006e48:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006e4c:	f108 0210 	add.w	r2, r8, #16
 8006e50:	46f2      	mov	sl, lr
 8006e52:	2100      	movs	r1, #0
 8006e54:	f859 3b04 	ldr.w	r3, [r9], #4
 8006e58:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006e5c:	fa1f f883 	uxth.w	r8, r3
 8006e60:	fa11 f18b 	uxtah	r1, r1, fp
 8006e64:	0c1b      	lsrs	r3, r3, #16
 8006e66:	eba1 0808 	sub.w	r8, r1, r8
 8006e6a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006e6e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006e72:	fa1f f888 	uxth.w	r8, r8
 8006e76:	1419      	asrs	r1, r3, #16
 8006e78:	454e      	cmp	r6, r9
 8006e7a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006e7e:	f84a 3b04 	str.w	r3, [sl], #4
 8006e82:	d8e7      	bhi.n	8006e54 <__mdiff+0x80>
 8006e84:	1b33      	subs	r3, r6, r4
 8006e86:	3b15      	subs	r3, #21
 8006e88:	f023 0303 	bic.w	r3, r3, #3
 8006e8c:	3304      	adds	r3, #4
 8006e8e:	3415      	adds	r4, #21
 8006e90:	42a6      	cmp	r6, r4
 8006e92:	bf38      	it	cc
 8006e94:	2304      	movcc	r3, #4
 8006e96:	441d      	add	r5, r3
 8006e98:	4473      	add	r3, lr
 8006e9a:	469e      	mov	lr, r3
 8006e9c:	462e      	mov	r6, r5
 8006e9e:	4566      	cmp	r6, ip
 8006ea0:	d30e      	bcc.n	8006ec0 <__mdiff+0xec>
 8006ea2:	f10c 0203 	add.w	r2, ip, #3
 8006ea6:	1b52      	subs	r2, r2, r5
 8006ea8:	f022 0203 	bic.w	r2, r2, #3
 8006eac:	3d03      	subs	r5, #3
 8006eae:	45ac      	cmp	ip, r5
 8006eb0:	bf38      	it	cc
 8006eb2:	2200      	movcc	r2, #0
 8006eb4:	441a      	add	r2, r3
 8006eb6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006eba:	b17b      	cbz	r3, 8006edc <__mdiff+0x108>
 8006ebc:	6107      	str	r7, [r0, #16]
 8006ebe:	e7a3      	b.n	8006e08 <__mdiff+0x34>
 8006ec0:	f856 8b04 	ldr.w	r8, [r6], #4
 8006ec4:	fa11 f288 	uxtah	r2, r1, r8
 8006ec8:	1414      	asrs	r4, r2, #16
 8006eca:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006ece:	b292      	uxth	r2, r2
 8006ed0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006ed4:	f84e 2b04 	str.w	r2, [lr], #4
 8006ed8:	1421      	asrs	r1, r4, #16
 8006eda:	e7e0      	b.n	8006e9e <__mdiff+0xca>
 8006edc:	3f01      	subs	r7, #1
 8006ede:	e7ea      	b.n	8006eb6 <__mdiff+0xe2>
 8006ee0:	08007be7 	.word	0x08007be7
 8006ee4:	08007bf8 	.word	0x08007bf8

08006ee8 <__d2b>:
 8006ee8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006eec:	4689      	mov	r9, r1
 8006eee:	2101      	movs	r1, #1
 8006ef0:	ec57 6b10 	vmov	r6, r7, d0
 8006ef4:	4690      	mov	r8, r2
 8006ef6:	f7ff fccf 	bl	8006898 <_Balloc>
 8006efa:	4604      	mov	r4, r0
 8006efc:	b930      	cbnz	r0, 8006f0c <__d2b+0x24>
 8006efe:	4602      	mov	r2, r0
 8006f00:	4b25      	ldr	r3, [pc, #148]	; (8006f98 <__d2b+0xb0>)
 8006f02:	4826      	ldr	r0, [pc, #152]	; (8006f9c <__d2b+0xb4>)
 8006f04:	f240 310a 	movw	r1, #778	; 0x30a
 8006f08:	f000 f860 	bl	8006fcc <__assert_func>
 8006f0c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006f10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006f14:	bb35      	cbnz	r5, 8006f64 <__d2b+0x7c>
 8006f16:	2e00      	cmp	r6, #0
 8006f18:	9301      	str	r3, [sp, #4]
 8006f1a:	d028      	beq.n	8006f6e <__d2b+0x86>
 8006f1c:	4668      	mov	r0, sp
 8006f1e:	9600      	str	r6, [sp, #0]
 8006f20:	f7ff fd82 	bl	8006a28 <__lo0bits>
 8006f24:	9900      	ldr	r1, [sp, #0]
 8006f26:	b300      	cbz	r0, 8006f6a <__d2b+0x82>
 8006f28:	9a01      	ldr	r2, [sp, #4]
 8006f2a:	f1c0 0320 	rsb	r3, r0, #32
 8006f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f32:	430b      	orrs	r3, r1
 8006f34:	40c2      	lsrs	r2, r0
 8006f36:	6163      	str	r3, [r4, #20]
 8006f38:	9201      	str	r2, [sp, #4]
 8006f3a:	9b01      	ldr	r3, [sp, #4]
 8006f3c:	61a3      	str	r3, [r4, #24]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	bf14      	ite	ne
 8006f42:	2202      	movne	r2, #2
 8006f44:	2201      	moveq	r2, #1
 8006f46:	6122      	str	r2, [r4, #16]
 8006f48:	b1d5      	cbz	r5, 8006f80 <__d2b+0x98>
 8006f4a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006f4e:	4405      	add	r5, r0
 8006f50:	f8c9 5000 	str.w	r5, [r9]
 8006f54:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006f58:	f8c8 0000 	str.w	r0, [r8]
 8006f5c:	4620      	mov	r0, r4
 8006f5e:	b003      	add	sp, #12
 8006f60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f64:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006f68:	e7d5      	b.n	8006f16 <__d2b+0x2e>
 8006f6a:	6161      	str	r1, [r4, #20]
 8006f6c:	e7e5      	b.n	8006f3a <__d2b+0x52>
 8006f6e:	a801      	add	r0, sp, #4
 8006f70:	f7ff fd5a 	bl	8006a28 <__lo0bits>
 8006f74:	9b01      	ldr	r3, [sp, #4]
 8006f76:	6163      	str	r3, [r4, #20]
 8006f78:	2201      	movs	r2, #1
 8006f7a:	6122      	str	r2, [r4, #16]
 8006f7c:	3020      	adds	r0, #32
 8006f7e:	e7e3      	b.n	8006f48 <__d2b+0x60>
 8006f80:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006f84:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006f88:	f8c9 0000 	str.w	r0, [r9]
 8006f8c:	6918      	ldr	r0, [r3, #16]
 8006f8e:	f7ff fd2b 	bl	80069e8 <__hi0bits>
 8006f92:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006f96:	e7df      	b.n	8006f58 <__d2b+0x70>
 8006f98:	08007be7 	.word	0x08007be7
 8006f9c:	08007bf8 	.word	0x08007bf8

08006fa0 <_calloc_r>:
 8006fa0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006fa2:	fba1 2402 	umull	r2, r4, r1, r2
 8006fa6:	b94c      	cbnz	r4, 8006fbc <_calloc_r+0x1c>
 8006fa8:	4611      	mov	r1, r2
 8006faa:	9201      	str	r2, [sp, #4]
 8006fac:	f7fe f8ee 	bl	800518c <_malloc_r>
 8006fb0:	9a01      	ldr	r2, [sp, #4]
 8006fb2:	4605      	mov	r5, r0
 8006fb4:	b930      	cbnz	r0, 8006fc4 <_calloc_r+0x24>
 8006fb6:	4628      	mov	r0, r5
 8006fb8:	b003      	add	sp, #12
 8006fba:	bd30      	pop	{r4, r5, pc}
 8006fbc:	220c      	movs	r2, #12
 8006fbe:	6002      	str	r2, [r0, #0]
 8006fc0:	2500      	movs	r5, #0
 8006fc2:	e7f8      	b.n	8006fb6 <_calloc_r+0x16>
 8006fc4:	4621      	mov	r1, r4
 8006fc6:	f7fe f86d 	bl	80050a4 <memset>
 8006fca:	e7f4      	b.n	8006fb6 <_calloc_r+0x16>

08006fcc <__assert_func>:
 8006fcc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006fce:	4614      	mov	r4, r2
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	4b09      	ldr	r3, [pc, #36]	; (8006ff8 <__assert_func+0x2c>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4605      	mov	r5, r0
 8006fd8:	68d8      	ldr	r0, [r3, #12]
 8006fda:	b14c      	cbz	r4, 8006ff0 <__assert_func+0x24>
 8006fdc:	4b07      	ldr	r3, [pc, #28]	; (8006ffc <__assert_func+0x30>)
 8006fde:	9100      	str	r1, [sp, #0]
 8006fe0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006fe4:	4906      	ldr	r1, [pc, #24]	; (8007000 <__assert_func+0x34>)
 8006fe6:	462b      	mov	r3, r5
 8006fe8:	f000 f80e 	bl	8007008 <fiprintf>
 8006fec:	f000 fa5a 	bl	80074a4 <abort>
 8006ff0:	4b04      	ldr	r3, [pc, #16]	; (8007004 <__assert_func+0x38>)
 8006ff2:	461c      	mov	r4, r3
 8006ff4:	e7f3      	b.n	8006fde <__assert_func+0x12>
 8006ff6:	bf00      	nop
 8006ff8:	2000000c 	.word	0x2000000c
 8006ffc:	08007d54 	.word	0x08007d54
 8007000:	08007d61 	.word	0x08007d61
 8007004:	08007d8f 	.word	0x08007d8f

08007008 <fiprintf>:
 8007008:	b40e      	push	{r1, r2, r3}
 800700a:	b503      	push	{r0, r1, lr}
 800700c:	4601      	mov	r1, r0
 800700e:	ab03      	add	r3, sp, #12
 8007010:	4805      	ldr	r0, [pc, #20]	; (8007028 <fiprintf+0x20>)
 8007012:	f853 2b04 	ldr.w	r2, [r3], #4
 8007016:	6800      	ldr	r0, [r0, #0]
 8007018:	9301      	str	r3, [sp, #4]
 800701a:	f000 f845 	bl	80070a8 <_vfiprintf_r>
 800701e:	b002      	add	sp, #8
 8007020:	f85d eb04 	ldr.w	lr, [sp], #4
 8007024:	b003      	add	sp, #12
 8007026:	4770      	bx	lr
 8007028:	2000000c 	.word	0x2000000c

0800702c <__retarget_lock_init_recursive>:
 800702c:	4770      	bx	lr

0800702e <__retarget_lock_acquire_recursive>:
 800702e:	4770      	bx	lr

08007030 <__retarget_lock_release_recursive>:
 8007030:	4770      	bx	lr

08007032 <__ascii_mbtowc>:
 8007032:	b082      	sub	sp, #8
 8007034:	b901      	cbnz	r1, 8007038 <__ascii_mbtowc+0x6>
 8007036:	a901      	add	r1, sp, #4
 8007038:	b142      	cbz	r2, 800704c <__ascii_mbtowc+0x1a>
 800703a:	b14b      	cbz	r3, 8007050 <__ascii_mbtowc+0x1e>
 800703c:	7813      	ldrb	r3, [r2, #0]
 800703e:	600b      	str	r3, [r1, #0]
 8007040:	7812      	ldrb	r2, [r2, #0]
 8007042:	1e10      	subs	r0, r2, #0
 8007044:	bf18      	it	ne
 8007046:	2001      	movne	r0, #1
 8007048:	b002      	add	sp, #8
 800704a:	4770      	bx	lr
 800704c:	4610      	mov	r0, r2
 800704e:	e7fb      	b.n	8007048 <__ascii_mbtowc+0x16>
 8007050:	f06f 0001 	mvn.w	r0, #1
 8007054:	e7f8      	b.n	8007048 <__ascii_mbtowc+0x16>

08007056 <__sfputc_r>:
 8007056:	6893      	ldr	r3, [r2, #8]
 8007058:	3b01      	subs	r3, #1
 800705a:	2b00      	cmp	r3, #0
 800705c:	b410      	push	{r4}
 800705e:	6093      	str	r3, [r2, #8]
 8007060:	da08      	bge.n	8007074 <__sfputc_r+0x1e>
 8007062:	6994      	ldr	r4, [r2, #24]
 8007064:	42a3      	cmp	r3, r4
 8007066:	db01      	blt.n	800706c <__sfputc_r+0x16>
 8007068:	290a      	cmp	r1, #10
 800706a:	d103      	bne.n	8007074 <__sfputc_r+0x1e>
 800706c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007070:	f000 b94a 	b.w	8007308 <__swbuf_r>
 8007074:	6813      	ldr	r3, [r2, #0]
 8007076:	1c58      	adds	r0, r3, #1
 8007078:	6010      	str	r0, [r2, #0]
 800707a:	7019      	strb	r1, [r3, #0]
 800707c:	4608      	mov	r0, r1
 800707e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007082:	4770      	bx	lr

08007084 <__sfputs_r>:
 8007084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007086:	4606      	mov	r6, r0
 8007088:	460f      	mov	r7, r1
 800708a:	4614      	mov	r4, r2
 800708c:	18d5      	adds	r5, r2, r3
 800708e:	42ac      	cmp	r4, r5
 8007090:	d101      	bne.n	8007096 <__sfputs_r+0x12>
 8007092:	2000      	movs	r0, #0
 8007094:	e007      	b.n	80070a6 <__sfputs_r+0x22>
 8007096:	f814 1b01 	ldrb.w	r1, [r4], #1
 800709a:	463a      	mov	r2, r7
 800709c:	4630      	mov	r0, r6
 800709e:	f7ff ffda 	bl	8007056 <__sfputc_r>
 80070a2:	1c43      	adds	r3, r0, #1
 80070a4:	d1f3      	bne.n	800708e <__sfputs_r+0xa>
 80070a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080070a8 <_vfiprintf_r>:
 80070a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ac:	460d      	mov	r5, r1
 80070ae:	b09d      	sub	sp, #116	; 0x74
 80070b0:	4614      	mov	r4, r2
 80070b2:	4698      	mov	r8, r3
 80070b4:	4606      	mov	r6, r0
 80070b6:	b118      	cbz	r0, 80070c0 <_vfiprintf_r+0x18>
 80070b8:	6983      	ldr	r3, [r0, #24]
 80070ba:	b90b      	cbnz	r3, 80070c0 <_vfiprintf_r+0x18>
 80070bc:	f000 fb14 	bl	80076e8 <__sinit>
 80070c0:	4b89      	ldr	r3, [pc, #548]	; (80072e8 <_vfiprintf_r+0x240>)
 80070c2:	429d      	cmp	r5, r3
 80070c4:	d11b      	bne.n	80070fe <_vfiprintf_r+0x56>
 80070c6:	6875      	ldr	r5, [r6, #4]
 80070c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80070ca:	07d9      	lsls	r1, r3, #31
 80070cc:	d405      	bmi.n	80070da <_vfiprintf_r+0x32>
 80070ce:	89ab      	ldrh	r3, [r5, #12]
 80070d0:	059a      	lsls	r2, r3, #22
 80070d2:	d402      	bmi.n	80070da <_vfiprintf_r+0x32>
 80070d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80070d6:	f7ff ffaa 	bl	800702e <__retarget_lock_acquire_recursive>
 80070da:	89ab      	ldrh	r3, [r5, #12]
 80070dc:	071b      	lsls	r3, r3, #28
 80070de:	d501      	bpl.n	80070e4 <_vfiprintf_r+0x3c>
 80070e0:	692b      	ldr	r3, [r5, #16]
 80070e2:	b9eb      	cbnz	r3, 8007120 <_vfiprintf_r+0x78>
 80070e4:	4629      	mov	r1, r5
 80070e6:	4630      	mov	r0, r6
 80070e8:	f000 f96e 	bl	80073c8 <__swsetup_r>
 80070ec:	b1c0      	cbz	r0, 8007120 <_vfiprintf_r+0x78>
 80070ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80070f0:	07dc      	lsls	r4, r3, #31
 80070f2:	d50e      	bpl.n	8007112 <_vfiprintf_r+0x6a>
 80070f4:	f04f 30ff 	mov.w	r0, #4294967295
 80070f8:	b01d      	add	sp, #116	; 0x74
 80070fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070fe:	4b7b      	ldr	r3, [pc, #492]	; (80072ec <_vfiprintf_r+0x244>)
 8007100:	429d      	cmp	r5, r3
 8007102:	d101      	bne.n	8007108 <_vfiprintf_r+0x60>
 8007104:	68b5      	ldr	r5, [r6, #8]
 8007106:	e7df      	b.n	80070c8 <_vfiprintf_r+0x20>
 8007108:	4b79      	ldr	r3, [pc, #484]	; (80072f0 <_vfiprintf_r+0x248>)
 800710a:	429d      	cmp	r5, r3
 800710c:	bf08      	it	eq
 800710e:	68f5      	ldreq	r5, [r6, #12]
 8007110:	e7da      	b.n	80070c8 <_vfiprintf_r+0x20>
 8007112:	89ab      	ldrh	r3, [r5, #12]
 8007114:	0598      	lsls	r0, r3, #22
 8007116:	d4ed      	bmi.n	80070f4 <_vfiprintf_r+0x4c>
 8007118:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800711a:	f7ff ff89 	bl	8007030 <__retarget_lock_release_recursive>
 800711e:	e7e9      	b.n	80070f4 <_vfiprintf_r+0x4c>
 8007120:	2300      	movs	r3, #0
 8007122:	9309      	str	r3, [sp, #36]	; 0x24
 8007124:	2320      	movs	r3, #32
 8007126:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800712a:	f8cd 800c 	str.w	r8, [sp, #12]
 800712e:	2330      	movs	r3, #48	; 0x30
 8007130:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80072f4 <_vfiprintf_r+0x24c>
 8007134:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007138:	f04f 0901 	mov.w	r9, #1
 800713c:	4623      	mov	r3, r4
 800713e:	469a      	mov	sl, r3
 8007140:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007144:	b10a      	cbz	r2, 800714a <_vfiprintf_r+0xa2>
 8007146:	2a25      	cmp	r2, #37	; 0x25
 8007148:	d1f9      	bne.n	800713e <_vfiprintf_r+0x96>
 800714a:	ebba 0b04 	subs.w	fp, sl, r4
 800714e:	d00b      	beq.n	8007168 <_vfiprintf_r+0xc0>
 8007150:	465b      	mov	r3, fp
 8007152:	4622      	mov	r2, r4
 8007154:	4629      	mov	r1, r5
 8007156:	4630      	mov	r0, r6
 8007158:	f7ff ff94 	bl	8007084 <__sfputs_r>
 800715c:	3001      	adds	r0, #1
 800715e:	f000 80aa 	beq.w	80072b6 <_vfiprintf_r+0x20e>
 8007162:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007164:	445a      	add	r2, fp
 8007166:	9209      	str	r2, [sp, #36]	; 0x24
 8007168:	f89a 3000 	ldrb.w	r3, [sl]
 800716c:	2b00      	cmp	r3, #0
 800716e:	f000 80a2 	beq.w	80072b6 <_vfiprintf_r+0x20e>
 8007172:	2300      	movs	r3, #0
 8007174:	f04f 32ff 	mov.w	r2, #4294967295
 8007178:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800717c:	f10a 0a01 	add.w	sl, sl, #1
 8007180:	9304      	str	r3, [sp, #16]
 8007182:	9307      	str	r3, [sp, #28]
 8007184:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007188:	931a      	str	r3, [sp, #104]	; 0x68
 800718a:	4654      	mov	r4, sl
 800718c:	2205      	movs	r2, #5
 800718e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007192:	4858      	ldr	r0, [pc, #352]	; (80072f4 <_vfiprintf_r+0x24c>)
 8007194:	f7f9 f824 	bl	80001e0 <memchr>
 8007198:	9a04      	ldr	r2, [sp, #16]
 800719a:	b9d8      	cbnz	r0, 80071d4 <_vfiprintf_r+0x12c>
 800719c:	06d1      	lsls	r1, r2, #27
 800719e:	bf44      	itt	mi
 80071a0:	2320      	movmi	r3, #32
 80071a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80071a6:	0713      	lsls	r3, r2, #28
 80071a8:	bf44      	itt	mi
 80071aa:	232b      	movmi	r3, #43	; 0x2b
 80071ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80071b0:	f89a 3000 	ldrb.w	r3, [sl]
 80071b4:	2b2a      	cmp	r3, #42	; 0x2a
 80071b6:	d015      	beq.n	80071e4 <_vfiprintf_r+0x13c>
 80071b8:	9a07      	ldr	r2, [sp, #28]
 80071ba:	4654      	mov	r4, sl
 80071bc:	2000      	movs	r0, #0
 80071be:	f04f 0c0a 	mov.w	ip, #10
 80071c2:	4621      	mov	r1, r4
 80071c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071c8:	3b30      	subs	r3, #48	; 0x30
 80071ca:	2b09      	cmp	r3, #9
 80071cc:	d94e      	bls.n	800726c <_vfiprintf_r+0x1c4>
 80071ce:	b1b0      	cbz	r0, 80071fe <_vfiprintf_r+0x156>
 80071d0:	9207      	str	r2, [sp, #28]
 80071d2:	e014      	b.n	80071fe <_vfiprintf_r+0x156>
 80071d4:	eba0 0308 	sub.w	r3, r0, r8
 80071d8:	fa09 f303 	lsl.w	r3, r9, r3
 80071dc:	4313      	orrs	r3, r2
 80071de:	9304      	str	r3, [sp, #16]
 80071e0:	46a2      	mov	sl, r4
 80071e2:	e7d2      	b.n	800718a <_vfiprintf_r+0xe2>
 80071e4:	9b03      	ldr	r3, [sp, #12]
 80071e6:	1d19      	adds	r1, r3, #4
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	9103      	str	r1, [sp, #12]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	bfbb      	ittet	lt
 80071f0:	425b      	neglt	r3, r3
 80071f2:	f042 0202 	orrlt.w	r2, r2, #2
 80071f6:	9307      	strge	r3, [sp, #28]
 80071f8:	9307      	strlt	r3, [sp, #28]
 80071fa:	bfb8      	it	lt
 80071fc:	9204      	strlt	r2, [sp, #16]
 80071fe:	7823      	ldrb	r3, [r4, #0]
 8007200:	2b2e      	cmp	r3, #46	; 0x2e
 8007202:	d10c      	bne.n	800721e <_vfiprintf_r+0x176>
 8007204:	7863      	ldrb	r3, [r4, #1]
 8007206:	2b2a      	cmp	r3, #42	; 0x2a
 8007208:	d135      	bne.n	8007276 <_vfiprintf_r+0x1ce>
 800720a:	9b03      	ldr	r3, [sp, #12]
 800720c:	1d1a      	adds	r2, r3, #4
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	9203      	str	r2, [sp, #12]
 8007212:	2b00      	cmp	r3, #0
 8007214:	bfb8      	it	lt
 8007216:	f04f 33ff 	movlt.w	r3, #4294967295
 800721a:	3402      	adds	r4, #2
 800721c:	9305      	str	r3, [sp, #20]
 800721e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007304 <_vfiprintf_r+0x25c>
 8007222:	7821      	ldrb	r1, [r4, #0]
 8007224:	2203      	movs	r2, #3
 8007226:	4650      	mov	r0, sl
 8007228:	f7f8 ffda 	bl	80001e0 <memchr>
 800722c:	b140      	cbz	r0, 8007240 <_vfiprintf_r+0x198>
 800722e:	2340      	movs	r3, #64	; 0x40
 8007230:	eba0 000a 	sub.w	r0, r0, sl
 8007234:	fa03 f000 	lsl.w	r0, r3, r0
 8007238:	9b04      	ldr	r3, [sp, #16]
 800723a:	4303      	orrs	r3, r0
 800723c:	3401      	adds	r4, #1
 800723e:	9304      	str	r3, [sp, #16]
 8007240:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007244:	482c      	ldr	r0, [pc, #176]	; (80072f8 <_vfiprintf_r+0x250>)
 8007246:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800724a:	2206      	movs	r2, #6
 800724c:	f7f8 ffc8 	bl	80001e0 <memchr>
 8007250:	2800      	cmp	r0, #0
 8007252:	d03f      	beq.n	80072d4 <_vfiprintf_r+0x22c>
 8007254:	4b29      	ldr	r3, [pc, #164]	; (80072fc <_vfiprintf_r+0x254>)
 8007256:	bb1b      	cbnz	r3, 80072a0 <_vfiprintf_r+0x1f8>
 8007258:	9b03      	ldr	r3, [sp, #12]
 800725a:	3307      	adds	r3, #7
 800725c:	f023 0307 	bic.w	r3, r3, #7
 8007260:	3308      	adds	r3, #8
 8007262:	9303      	str	r3, [sp, #12]
 8007264:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007266:	443b      	add	r3, r7
 8007268:	9309      	str	r3, [sp, #36]	; 0x24
 800726a:	e767      	b.n	800713c <_vfiprintf_r+0x94>
 800726c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007270:	460c      	mov	r4, r1
 8007272:	2001      	movs	r0, #1
 8007274:	e7a5      	b.n	80071c2 <_vfiprintf_r+0x11a>
 8007276:	2300      	movs	r3, #0
 8007278:	3401      	adds	r4, #1
 800727a:	9305      	str	r3, [sp, #20]
 800727c:	4619      	mov	r1, r3
 800727e:	f04f 0c0a 	mov.w	ip, #10
 8007282:	4620      	mov	r0, r4
 8007284:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007288:	3a30      	subs	r2, #48	; 0x30
 800728a:	2a09      	cmp	r2, #9
 800728c:	d903      	bls.n	8007296 <_vfiprintf_r+0x1ee>
 800728e:	2b00      	cmp	r3, #0
 8007290:	d0c5      	beq.n	800721e <_vfiprintf_r+0x176>
 8007292:	9105      	str	r1, [sp, #20]
 8007294:	e7c3      	b.n	800721e <_vfiprintf_r+0x176>
 8007296:	fb0c 2101 	mla	r1, ip, r1, r2
 800729a:	4604      	mov	r4, r0
 800729c:	2301      	movs	r3, #1
 800729e:	e7f0      	b.n	8007282 <_vfiprintf_r+0x1da>
 80072a0:	ab03      	add	r3, sp, #12
 80072a2:	9300      	str	r3, [sp, #0]
 80072a4:	462a      	mov	r2, r5
 80072a6:	4b16      	ldr	r3, [pc, #88]	; (8007300 <_vfiprintf_r+0x258>)
 80072a8:	a904      	add	r1, sp, #16
 80072aa:	4630      	mov	r0, r6
 80072ac:	f7fe f882 	bl	80053b4 <_printf_float>
 80072b0:	4607      	mov	r7, r0
 80072b2:	1c78      	adds	r0, r7, #1
 80072b4:	d1d6      	bne.n	8007264 <_vfiprintf_r+0x1bc>
 80072b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80072b8:	07d9      	lsls	r1, r3, #31
 80072ba:	d405      	bmi.n	80072c8 <_vfiprintf_r+0x220>
 80072bc:	89ab      	ldrh	r3, [r5, #12]
 80072be:	059a      	lsls	r2, r3, #22
 80072c0:	d402      	bmi.n	80072c8 <_vfiprintf_r+0x220>
 80072c2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80072c4:	f7ff feb4 	bl	8007030 <__retarget_lock_release_recursive>
 80072c8:	89ab      	ldrh	r3, [r5, #12]
 80072ca:	065b      	lsls	r3, r3, #25
 80072cc:	f53f af12 	bmi.w	80070f4 <_vfiprintf_r+0x4c>
 80072d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80072d2:	e711      	b.n	80070f8 <_vfiprintf_r+0x50>
 80072d4:	ab03      	add	r3, sp, #12
 80072d6:	9300      	str	r3, [sp, #0]
 80072d8:	462a      	mov	r2, r5
 80072da:	4b09      	ldr	r3, [pc, #36]	; (8007300 <_vfiprintf_r+0x258>)
 80072dc:	a904      	add	r1, sp, #16
 80072de:	4630      	mov	r0, r6
 80072e0:	f7fe fb0c 	bl	80058fc <_printf_i>
 80072e4:	e7e4      	b.n	80072b0 <_vfiprintf_r+0x208>
 80072e6:	bf00      	nop
 80072e8:	08007ecc 	.word	0x08007ecc
 80072ec:	08007eec 	.word	0x08007eec
 80072f0:	08007eac 	.word	0x08007eac
 80072f4:	08007d9a 	.word	0x08007d9a
 80072f8:	08007da4 	.word	0x08007da4
 80072fc:	080053b5 	.word	0x080053b5
 8007300:	08007085 	.word	0x08007085
 8007304:	08007da0 	.word	0x08007da0

08007308 <__swbuf_r>:
 8007308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800730a:	460e      	mov	r6, r1
 800730c:	4614      	mov	r4, r2
 800730e:	4605      	mov	r5, r0
 8007310:	b118      	cbz	r0, 800731a <__swbuf_r+0x12>
 8007312:	6983      	ldr	r3, [r0, #24]
 8007314:	b90b      	cbnz	r3, 800731a <__swbuf_r+0x12>
 8007316:	f000 f9e7 	bl	80076e8 <__sinit>
 800731a:	4b21      	ldr	r3, [pc, #132]	; (80073a0 <__swbuf_r+0x98>)
 800731c:	429c      	cmp	r4, r3
 800731e:	d12b      	bne.n	8007378 <__swbuf_r+0x70>
 8007320:	686c      	ldr	r4, [r5, #4]
 8007322:	69a3      	ldr	r3, [r4, #24]
 8007324:	60a3      	str	r3, [r4, #8]
 8007326:	89a3      	ldrh	r3, [r4, #12]
 8007328:	071a      	lsls	r2, r3, #28
 800732a:	d52f      	bpl.n	800738c <__swbuf_r+0x84>
 800732c:	6923      	ldr	r3, [r4, #16]
 800732e:	b36b      	cbz	r3, 800738c <__swbuf_r+0x84>
 8007330:	6923      	ldr	r3, [r4, #16]
 8007332:	6820      	ldr	r0, [r4, #0]
 8007334:	1ac0      	subs	r0, r0, r3
 8007336:	6963      	ldr	r3, [r4, #20]
 8007338:	b2f6      	uxtb	r6, r6
 800733a:	4283      	cmp	r3, r0
 800733c:	4637      	mov	r7, r6
 800733e:	dc04      	bgt.n	800734a <__swbuf_r+0x42>
 8007340:	4621      	mov	r1, r4
 8007342:	4628      	mov	r0, r5
 8007344:	f000 f93c 	bl	80075c0 <_fflush_r>
 8007348:	bb30      	cbnz	r0, 8007398 <__swbuf_r+0x90>
 800734a:	68a3      	ldr	r3, [r4, #8]
 800734c:	3b01      	subs	r3, #1
 800734e:	60a3      	str	r3, [r4, #8]
 8007350:	6823      	ldr	r3, [r4, #0]
 8007352:	1c5a      	adds	r2, r3, #1
 8007354:	6022      	str	r2, [r4, #0]
 8007356:	701e      	strb	r6, [r3, #0]
 8007358:	6963      	ldr	r3, [r4, #20]
 800735a:	3001      	adds	r0, #1
 800735c:	4283      	cmp	r3, r0
 800735e:	d004      	beq.n	800736a <__swbuf_r+0x62>
 8007360:	89a3      	ldrh	r3, [r4, #12]
 8007362:	07db      	lsls	r3, r3, #31
 8007364:	d506      	bpl.n	8007374 <__swbuf_r+0x6c>
 8007366:	2e0a      	cmp	r6, #10
 8007368:	d104      	bne.n	8007374 <__swbuf_r+0x6c>
 800736a:	4621      	mov	r1, r4
 800736c:	4628      	mov	r0, r5
 800736e:	f000 f927 	bl	80075c0 <_fflush_r>
 8007372:	b988      	cbnz	r0, 8007398 <__swbuf_r+0x90>
 8007374:	4638      	mov	r0, r7
 8007376:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007378:	4b0a      	ldr	r3, [pc, #40]	; (80073a4 <__swbuf_r+0x9c>)
 800737a:	429c      	cmp	r4, r3
 800737c:	d101      	bne.n	8007382 <__swbuf_r+0x7a>
 800737e:	68ac      	ldr	r4, [r5, #8]
 8007380:	e7cf      	b.n	8007322 <__swbuf_r+0x1a>
 8007382:	4b09      	ldr	r3, [pc, #36]	; (80073a8 <__swbuf_r+0xa0>)
 8007384:	429c      	cmp	r4, r3
 8007386:	bf08      	it	eq
 8007388:	68ec      	ldreq	r4, [r5, #12]
 800738a:	e7ca      	b.n	8007322 <__swbuf_r+0x1a>
 800738c:	4621      	mov	r1, r4
 800738e:	4628      	mov	r0, r5
 8007390:	f000 f81a 	bl	80073c8 <__swsetup_r>
 8007394:	2800      	cmp	r0, #0
 8007396:	d0cb      	beq.n	8007330 <__swbuf_r+0x28>
 8007398:	f04f 37ff 	mov.w	r7, #4294967295
 800739c:	e7ea      	b.n	8007374 <__swbuf_r+0x6c>
 800739e:	bf00      	nop
 80073a0:	08007ecc 	.word	0x08007ecc
 80073a4:	08007eec 	.word	0x08007eec
 80073a8:	08007eac 	.word	0x08007eac

080073ac <__ascii_wctomb>:
 80073ac:	b149      	cbz	r1, 80073c2 <__ascii_wctomb+0x16>
 80073ae:	2aff      	cmp	r2, #255	; 0xff
 80073b0:	bf85      	ittet	hi
 80073b2:	238a      	movhi	r3, #138	; 0x8a
 80073b4:	6003      	strhi	r3, [r0, #0]
 80073b6:	700a      	strbls	r2, [r1, #0]
 80073b8:	f04f 30ff 	movhi.w	r0, #4294967295
 80073bc:	bf98      	it	ls
 80073be:	2001      	movls	r0, #1
 80073c0:	4770      	bx	lr
 80073c2:	4608      	mov	r0, r1
 80073c4:	4770      	bx	lr
	...

080073c8 <__swsetup_r>:
 80073c8:	4b32      	ldr	r3, [pc, #200]	; (8007494 <__swsetup_r+0xcc>)
 80073ca:	b570      	push	{r4, r5, r6, lr}
 80073cc:	681d      	ldr	r5, [r3, #0]
 80073ce:	4606      	mov	r6, r0
 80073d0:	460c      	mov	r4, r1
 80073d2:	b125      	cbz	r5, 80073de <__swsetup_r+0x16>
 80073d4:	69ab      	ldr	r3, [r5, #24]
 80073d6:	b913      	cbnz	r3, 80073de <__swsetup_r+0x16>
 80073d8:	4628      	mov	r0, r5
 80073da:	f000 f985 	bl	80076e8 <__sinit>
 80073de:	4b2e      	ldr	r3, [pc, #184]	; (8007498 <__swsetup_r+0xd0>)
 80073e0:	429c      	cmp	r4, r3
 80073e2:	d10f      	bne.n	8007404 <__swsetup_r+0x3c>
 80073e4:	686c      	ldr	r4, [r5, #4]
 80073e6:	89a3      	ldrh	r3, [r4, #12]
 80073e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80073ec:	0719      	lsls	r1, r3, #28
 80073ee:	d42c      	bmi.n	800744a <__swsetup_r+0x82>
 80073f0:	06dd      	lsls	r5, r3, #27
 80073f2:	d411      	bmi.n	8007418 <__swsetup_r+0x50>
 80073f4:	2309      	movs	r3, #9
 80073f6:	6033      	str	r3, [r6, #0]
 80073f8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80073fc:	81a3      	strh	r3, [r4, #12]
 80073fe:	f04f 30ff 	mov.w	r0, #4294967295
 8007402:	e03e      	b.n	8007482 <__swsetup_r+0xba>
 8007404:	4b25      	ldr	r3, [pc, #148]	; (800749c <__swsetup_r+0xd4>)
 8007406:	429c      	cmp	r4, r3
 8007408:	d101      	bne.n	800740e <__swsetup_r+0x46>
 800740a:	68ac      	ldr	r4, [r5, #8]
 800740c:	e7eb      	b.n	80073e6 <__swsetup_r+0x1e>
 800740e:	4b24      	ldr	r3, [pc, #144]	; (80074a0 <__swsetup_r+0xd8>)
 8007410:	429c      	cmp	r4, r3
 8007412:	bf08      	it	eq
 8007414:	68ec      	ldreq	r4, [r5, #12]
 8007416:	e7e6      	b.n	80073e6 <__swsetup_r+0x1e>
 8007418:	0758      	lsls	r0, r3, #29
 800741a:	d512      	bpl.n	8007442 <__swsetup_r+0x7a>
 800741c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800741e:	b141      	cbz	r1, 8007432 <__swsetup_r+0x6a>
 8007420:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007424:	4299      	cmp	r1, r3
 8007426:	d002      	beq.n	800742e <__swsetup_r+0x66>
 8007428:	4630      	mov	r0, r6
 800742a:	f7fd fe43 	bl	80050b4 <_free_r>
 800742e:	2300      	movs	r3, #0
 8007430:	6363      	str	r3, [r4, #52]	; 0x34
 8007432:	89a3      	ldrh	r3, [r4, #12]
 8007434:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007438:	81a3      	strh	r3, [r4, #12]
 800743a:	2300      	movs	r3, #0
 800743c:	6063      	str	r3, [r4, #4]
 800743e:	6923      	ldr	r3, [r4, #16]
 8007440:	6023      	str	r3, [r4, #0]
 8007442:	89a3      	ldrh	r3, [r4, #12]
 8007444:	f043 0308 	orr.w	r3, r3, #8
 8007448:	81a3      	strh	r3, [r4, #12]
 800744a:	6923      	ldr	r3, [r4, #16]
 800744c:	b94b      	cbnz	r3, 8007462 <__swsetup_r+0x9a>
 800744e:	89a3      	ldrh	r3, [r4, #12]
 8007450:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007454:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007458:	d003      	beq.n	8007462 <__swsetup_r+0x9a>
 800745a:	4621      	mov	r1, r4
 800745c:	4630      	mov	r0, r6
 800745e:	f000 fa05 	bl	800786c <__smakebuf_r>
 8007462:	89a0      	ldrh	r0, [r4, #12]
 8007464:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007468:	f010 0301 	ands.w	r3, r0, #1
 800746c:	d00a      	beq.n	8007484 <__swsetup_r+0xbc>
 800746e:	2300      	movs	r3, #0
 8007470:	60a3      	str	r3, [r4, #8]
 8007472:	6963      	ldr	r3, [r4, #20]
 8007474:	425b      	negs	r3, r3
 8007476:	61a3      	str	r3, [r4, #24]
 8007478:	6923      	ldr	r3, [r4, #16]
 800747a:	b943      	cbnz	r3, 800748e <__swsetup_r+0xc6>
 800747c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007480:	d1ba      	bne.n	80073f8 <__swsetup_r+0x30>
 8007482:	bd70      	pop	{r4, r5, r6, pc}
 8007484:	0781      	lsls	r1, r0, #30
 8007486:	bf58      	it	pl
 8007488:	6963      	ldrpl	r3, [r4, #20]
 800748a:	60a3      	str	r3, [r4, #8]
 800748c:	e7f4      	b.n	8007478 <__swsetup_r+0xb0>
 800748e:	2000      	movs	r0, #0
 8007490:	e7f7      	b.n	8007482 <__swsetup_r+0xba>
 8007492:	bf00      	nop
 8007494:	2000000c 	.word	0x2000000c
 8007498:	08007ecc 	.word	0x08007ecc
 800749c:	08007eec 	.word	0x08007eec
 80074a0:	08007eac 	.word	0x08007eac

080074a4 <abort>:
 80074a4:	b508      	push	{r3, lr}
 80074a6:	2006      	movs	r0, #6
 80074a8:	f000 fa48 	bl	800793c <raise>
 80074ac:	2001      	movs	r0, #1
 80074ae:	f7fa f851 	bl	8001554 <_exit>
	...

080074b4 <__sflush_r>:
 80074b4:	898a      	ldrh	r2, [r1, #12]
 80074b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074ba:	4605      	mov	r5, r0
 80074bc:	0710      	lsls	r0, r2, #28
 80074be:	460c      	mov	r4, r1
 80074c0:	d458      	bmi.n	8007574 <__sflush_r+0xc0>
 80074c2:	684b      	ldr	r3, [r1, #4]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	dc05      	bgt.n	80074d4 <__sflush_r+0x20>
 80074c8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	dc02      	bgt.n	80074d4 <__sflush_r+0x20>
 80074ce:	2000      	movs	r0, #0
 80074d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074d6:	2e00      	cmp	r6, #0
 80074d8:	d0f9      	beq.n	80074ce <__sflush_r+0x1a>
 80074da:	2300      	movs	r3, #0
 80074dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80074e0:	682f      	ldr	r7, [r5, #0]
 80074e2:	602b      	str	r3, [r5, #0]
 80074e4:	d032      	beq.n	800754c <__sflush_r+0x98>
 80074e6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80074e8:	89a3      	ldrh	r3, [r4, #12]
 80074ea:	075a      	lsls	r2, r3, #29
 80074ec:	d505      	bpl.n	80074fa <__sflush_r+0x46>
 80074ee:	6863      	ldr	r3, [r4, #4]
 80074f0:	1ac0      	subs	r0, r0, r3
 80074f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80074f4:	b10b      	cbz	r3, 80074fa <__sflush_r+0x46>
 80074f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80074f8:	1ac0      	subs	r0, r0, r3
 80074fa:	2300      	movs	r3, #0
 80074fc:	4602      	mov	r2, r0
 80074fe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007500:	6a21      	ldr	r1, [r4, #32]
 8007502:	4628      	mov	r0, r5
 8007504:	47b0      	blx	r6
 8007506:	1c43      	adds	r3, r0, #1
 8007508:	89a3      	ldrh	r3, [r4, #12]
 800750a:	d106      	bne.n	800751a <__sflush_r+0x66>
 800750c:	6829      	ldr	r1, [r5, #0]
 800750e:	291d      	cmp	r1, #29
 8007510:	d82c      	bhi.n	800756c <__sflush_r+0xb8>
 8007512:	4a2a      	ldr	r2, [pc, #168]	; (80075bc <__sflush_r+0x108>)
 8007514:	40ca      	lsrs	r2, r1
 8007516:	07d6      	lsls	r6, r2, #31
 8007518:	d528      	bpl.n	800756c <__sflush_r+0xb8>
 800751a:	2200      	movs	r2, #0
 800751c:	6062      	str	r2, [r4, #4]
 800751e:	04d9      	lsls	r1, r3, #19
 8007520:	6922      	ldr	r2, [r4, #16]
 8007522:	6022      	str	r2, [r4, #0]
 8007524:	d504      	bpl.n	8007530 <__sflush_r+0x7c>
 8007526:	1c42      	adds	r2, r0, #1
 8007528:	d101      	bne.n	800752e <__sflush_r+0x7a>
 800752a:	682b      	ldr	r3, [r5, #0]
 800752c:	b903      	cbnz	r3, 8007530 <__sflush_r+0x7c>
 800752e:	6560      	str	r0, [r4, #84]	; 0x54
 8007530:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007532:	602f      	str	r7, [r5, #0]
 8007534:	2900      	cmp	r1, #0
 8007536:	d0ca      	beq.n	80074ce <__sflush_r+0x1a>
 8007538:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800753c:	4299      	cmp	r1, r3
 800753e:	d002      	beq.n	8007546 <__sflush_r+0x92>
 8007540:	4628      	mov	r0, r5
 8007542:	f7fd fdb7 	bl	80050b4 <_free_r>
 8007546:	2000      	movs	r0, #0
 8007548:	6360      	str	r0, [r4, #52]	; 0x34
 800754a:	e7c1      	b.n	80074d0 <__sflush_r+0x1c>
 800754c:	6a21      	ldr	r1, [r4, #32]
 800754e:	2301      	movs	r3, #1
 8007550:	4628      	mov	r0, r5
 8007552:	47b0      	blx	r6
 8007554:	1c41      	adds	r1, r0, #1
 8007556:	d1c7      	bne.n	80074e8 <__sflush_r+0x34>
 8007558:	682b      	ldr	r3, [r5, #0]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d0c4      	beq.n	80074e8 <__sflush_r+0x34>
 800755e:	2b1d      	cmp	r3, #29
 8007560:	d001      	beq.n	8007566 <__sflush_r+0xb2>
 8007562:	2b16      	cmp	r3, #22
 8007564:	d101      	bne.n	800756a <__sflush_r+0xb6>
 8007566:	602f      	str	r7, [r5, #0]
 8007568:	e7b1      	b.n	80074ce <__sflush_r+0x1a>
 800756a:	89a3      	ldrh	r3, [r4, #12]
 800756c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007570:	81a3      	strh	r3, [r4, #12]
 8007572:	e7ad      	b.n	80074d0 <__sflush_r+0x1c>
 8007574:	690f      	ldr	r7, [r1, #16]
 8007576:	2f00      	cmp	r7, #0
 8007578:	d0a9      	beq.n	80074ce <__sflush_r+0x1a>
 800757a:	0793      	lsls	r3, r2, #30
 800757c:	680e      	ldr	r6, [r1, #0]
 800757e:	bf08      	it	eq
 8007580:	694b      	ldreq	r3, [r1, #20]
 8007582:	600f      	str	r7, [r1, #0]
 8007584:	bf18      	it	ne
 8007586:	2300      	movne	r3, #0
 8007588:	eba6 0807 	sub.w	r8, r6, r7
 800758c:	608b      	str	r3, [r1, #8]
 800758e:	f1b8 0f00 	cmp.w	r8, #0
 8007592:	dd9c      	ble.n	80074ce <__sflush_r+0x1a>
 8007594:	6a21      	ldr	r1, [r4, #32]
 8007596:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007598:	4643      	mov	r3, r8
 800759a:	463a      	mov	r2, r7
 800759c:	4628      	mov	r0, r5
 800759e:	47b0      	blx	r6
 80075a0:	2800      	cmp	r0, #0
 80075a2:	dc06      	bgt.n	80075b2 <__sflush_r+0xfe>
 80075a4:	89a3      	ldrh	r3, [r4, #12]
 80075a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075aa:	81a3      	strh	r3, [r4, #12]
 80075ac:	f04f 30ff 	mov.w	r0, #4294967295
 80075b0:	e78e      	b.n	80074d0 <__sflush_r+0x1c>
 80075b2:	4407      	add	r7, r0
 80075b4:	eba8 0800 	sub.w	r8, r8, r0
 80075b8:	e7e9      	b.n	800758e <__sflush_r+0xda>
 80075ba:	bf00      	nop
 80075bc:	20400001 	.word	0x20400001

080075c0 <_fflush_r>:
 80075c0:	b538      	push	{r3, r4, r5, lr}
 80075c2:	690b      	ldr	r3, [r1, #16]
 80075c4:	4605      	mov	r5, r0
 80075c6:	460c      	mov	r4, r1
 80075c8:	b913      	cbnz	r3, 80075d0 <_fflush_r+0x10>
 80075ca:	2500      	movs	r5, #0
 80075cc:	4628      	mov	r0, r5
 80075ce:	bd38      	pop	{r3, r4, r5, pc}
 80075d0:	b118      	cbz	r0, 80075da <_fflush_r+0x1a>
 80075d2:	6983      	ldr	r3, [r0, #24]
 80075d4:	b90b      	cbnz	r3, 80075da <_fflush_r+0x1a>
 80075d6:	f000 f887 	bl	80076e8 <__sinit>
 80075da:	4b14      	ldr	r3, [pc, #80]	; (800762c <_fflush_r+0x6c>)
 80075dc:	429c      	cmp	r4, r3
 80075de:	d11b      	bne.n	8007618 <_fflush_r+0x58>
 80075e0:	686c      	ldr	r4, [r5, #4]
 80075e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d0ef      	beq.n	80075ca <_fflush_r+0xa>
 80075ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80075ec:	07d0      	lsls	r0, r2, #31
 80075ee:	d404      	bmi.n	80075fa <_fflush_r+0x3a>
 80075f0:	0599      	lsls	r1, r3, #22
 80075f2:	d402      	bmi.n	80075fa <_fflush_r+0x3a>
 80075f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075f6:	f7ff fd1a 	bl	800702e <__retarget_lock_acquire_recursive>
 80075fa:	4628      	mov	r0, r5
 80075fc:	4621      	mov	r1, r4
 80075fe:	f7ff ff59 	bl	80074b4 <__sflush_r>
 8007602:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007604:	07da      	lsls	r2, r3, #31
 8007606:	4605      	mov	r5, r0
 8007608:	d4e0      	bmi.n	80075cc <_fflush_r+0xc>
 800760a:	89a3      	ldrh	r3, [r4, #12]
 800760c:	059b      	lsls	r3, r3, #22
 800760e:	d4dd      	bmi.n	80075cc <_fflush_r+0xc>
 8007610:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007612:	f7ff fd0d 	bl	8007030 <__retarget_lock_release_recursive>
 8007616:	e7d9      	b.n	80075cc <_fflush_r+0xc>
 8007618:	4b05      	ldr	r3, [pc, #20]	; (8007630 <_fflush_r+0x70>)
 800761a:	429c      	cmp	r4, r3
 800761c:	d101      	bne.n	8007622 <_fflush_r+0x62>
 800761e:	68ac      	ldr	r4, [r5, #8]
 8007620:	e7df      	b.n	80075e2 <_fflush_r+0x22>
 8007622:	4b04      	ldr	r3, [pc, #16]	; (8007634 <_fflush_r+0x74>)
 8007624:	429c      	cmp	r4, r3
 8007626:	bf08      	it	eq
 8007628:	68ec      	ldreq	r4, [r5, #12]
 800762a:	e7da      	b.n	80075e2 <_fflush_r+0x22>
 800762c:	08007ecc 	.word	0x08007ecc
 8007630:	08007eec 	.word	0x08007eec
 8007634:	08007eac 	.word	0x08007eac

08007638 <std>:
 8007638:	2300      	movs	r3, #0
 800763a:	b510      	push	{r4, lr}
 800763c:	4604      	mov	r4, r0
 800763e:	e9c0 3300 	strd	r3, r3, [r0]
 8007642:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007646:	6083      	str	r3, [r0, #8]
 8007648:	8181      	strh	r1, [r0, #12]
 800764a:	6643      	str	r3, [r0, #100]	; 0x64
 800764c:	81c2      	strh	r2, [r0, #14]
 800764e:	6183      	str	r3, [r0, #24]
 8007650:	4619      	mov	r1, r3
 8007652:	2208      	movs	r2, #8
 8007654:	305c      	adds	r0, #92	; 0x5c
 8007656:	f7fd fd25 	bl	80050a4 <memset>
 800765a:	4b05      	ldr	r3, [pc, #20]	; (8007670 <std+0x38>)
 800765c:	6263      	str	r3, [r4, #36]	; 0x24
 800765e:	4b05      	ldr	r3, [pc, #20]	; (8007674 <std+0x3c>)
 8007660:	62a3      	str	r3, [r4, #40]	; 0x28
 8007662:	4b05      	ldr	r3, [pc, #20]	; (8007678 <std+0x40>)
 8007664:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007666:	4b05      	ldr	r3, [pc, #20]	; (800767c <std+0x44>)
 8007668:	6224      	str	r4, [r4, #32]
 800766a:	6323      	str	r3, [r4, #48]	; 0x30
 800766c:	bd10      	pop	{r4, pc}
 800766e:	bf00      	nop
 8007670:	08007975 	.word	0x08007975
 8007674:	08007997 	.word	0x08007997
 8007678:	080079cf 	.word	0x080079cf
 800767c:	080079f3 	.word	0x080079f3

08007680 <_cleanup_r>:
 8007680:	4901      	ldr	r1, [pc, #4]	; (8007688 <_cleanup_r+0x8>)
 8007682:	f000 b8af 	b.w	80077e4 <_fwalk_reent>
 8007686:	bf00      	nop
 8007688:	080075c1 	.word	0x080075c1

0800768c <__sfmoreglue>:
 800768c:	b570      	push	{r4, r5, r6, lr}
 800768e:	2268      	movs	r2, #104	; 0x68
 8007690:	1e4d      	subs	r5, r1, #1
 8007692:	4355      	muls	r5, r2
 8007694:	460e      	mov	r6, r1
 8007696:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800769a:	f7fd fd77 	bl	800518c <_malloc_r>
 800769e:	4604      	mov	r4, r0
 80076a0:	b140      	cbz	r0, 80076b4 <__sfmoreglue+0x28>
 80076a2:	2100      	movs	r1, #0
 80076a4:	e9c0 1600 	strd	r1, r6, [r0]
 80076a8:	300c      	adds	r0, #12
 80076aa:	60a0      	str	r0, [r4, #8]
 80076ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80076b0:	f7fd fcf8 	bl	80050a4 <memset>
 80076b4:	4620      	mov	r0, r4
 80076b6:	bd70      	pop	{r4, r5, r6, pc}

080076b8 <__sfp_lock_acquire>:
 80076b8:	4801      	ldr	r0, [pc, #4]	; (80076c0 <__sfp_lock_acquire+0x8>)
 80076ba:	f7ff bcb8 	b.w	800702e <__retarget_lock_acquire_recursive>
 80076be:	bf00      	nop
 80076c0:	20000361 	.word	0x20000361

080076c4 <__sfp_lock_release>:
 80076c4:	4801      	ldr	r0, [pc, #4]	; (80076cc <__sfp_lock_release+0x8>)
 80076c6:	f7ff bcb3 	b.w	8007030 <__retarget_lock_release_recursive>
 80076ca:	bf00      	nop
 80076cc:	20000361 	.word	0x20000361

080076d0 <__sinit_lock_acquire>:
 80076d0:	4801      	ldr	r0, [pc, #4]	; (80076d8 <__sinit_lock_acquire+0x8>)
 80076d2:	f7ff bcac 	b.w	800702e <__retarget_lock_acquire_recursive>
 80076d6:	bf00      	nop
 80076d8:	20000362 	.word	0x20000362

080076dc <__sinit_lock_release>:
 80076dc:	4801      	ldr	r0, [pc, #4]	; (80076e4 <__sinit_lock_release+0x8>)
 80076de:	f7ff bca7 	b.w	8007030 <__retarget_lock_release_recursive>
 80076e2:	bf00      	nop
 80076e4:	20000362 	.word	0x20000362

080076e8 <__sinit>:
 80076e8:	b510      	push	{r4, lr}
 80076ea:	4604      	mov	r4, r0
 80076ec:	f7ff fff0 	bl	80076d0 <__sinit_lock_acquire>
 80076f0:	69a3      	ldr	r3, [r4, #24]
 80076f2:	b11b      	cbz	r3, 80076fc <__sinit+0x14>
 80076f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076f8:	f7ff bff0 	b.w	80076dc <__sinit_lock_release>
 80076fc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007700:	6523      	str	r3, [r4, #80]	; 0x50
 8007702:	4b13      	ldr	r3, [pc, #76]	; (8007750 <__sinit+0x68>)
 8007704:	4a13      	ldr	r2, [pc, #76]	; (8007754 <__sinit+0x6c>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	62a2      	str	r2, [r4, #40]	; 0x28
 800770a:	42a3      	cmp	r3, r4
 800770c:	bf04      	itt	eq
 800770e:	2301      	moveq	r3, #1
 8007710:	61a3      	streq	r3, [r4, #24]
 8007712:	4620      	mov	r0, r4
 8007714:	f000 f820 	bl	8007758 <__sfp>
 8007718:	6060      	str	r0, [r4, #4]
 800771a:	4620      	mov	r0, r4
 800771c:	f000 f81c 	bl	8007758 <__sfp>
 8007720:	60a0      	str	r0, [r4, #8]
 8007722:	4620      	mov	r0, r4
 8007724:	f000 f818 	bl	8007758 <__sfp>
 8007728:	2200      	movs	r2, #0
 800772a:	60e0      	str	r0, [r4, #12]
 800772c:	2104      	movs	r1, #4
 800772e:	6860      	ldr	r0, [r4, #4]
 8007730:	f7ff ff82 	bl	8007638 <std>
 8007734:	68a0      	ldr	r0, [r4, #8]
 8007736:	2201      	movs	r2, #1
 8007738:	2109      	movs	r1, #9
 800773a:	f7ff ff7d 	bl	8007638 <std>
 800773e:	68e0      	ldr	r0, [r4, #12]
 8007740:	2202      	movs	r2, #2
 8007742:	2112      	movs	r1, #18
 8007744:	f7ff ff78 	bl	8007638 <std>
 8007748:	2301      	movs	r3, #1
 800774a:	61a3      	str	r3, [r4, #24]
 800774c:	e7d2      	b.n	80076f4 <__sinit+0xc>
 800774e:	bf00      	nop
 8007750:	08007b30 	.word	0x08007b30
 8007754:	08007681 	.word	0x08007681

08007758 <__sfp>:
 8007758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800775a:	4607      	mov	r7, r0
 800775c:	f7ff ffac 	bl	80076b8 <__sfp_lock_acquire>
 8007760:	4b1e      	ldr	r3, [pc, #120]	; (80077dc <__sfp+0x84>)
 8007762:	681e      	ldr	r6, [r3, #0]
 8007764:	69b3      	ldr	r3, [r6, #24]
 8007766:	b913      	cbnz	r3, 800776e <__sfp+0x16>
 8007768:	4630      	mov	r0, r6
 800776a:	f7ff ffbd 	bl	80076e8 <__sinit>
 800776e:	3648      	adds	r6, #72	; 0x48
 8007770:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007774:	3b01      	subs	r3, #1
 8007776:	d503      	bpl.n	8007780 <__sfp+0x28>
 8007778:	6833      	ldr	r3, [r6, #0]
 800777a:	b30b      	cbz	r3, 80077c0 <__sfp+0x68>
 800777c:	6836      	ldr	r6, [r6, #0]
 800777e:	e7f7      	b.n	8007770 <__sfp+0x18>
 8007780:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007784:	b9d5      	cbnz	r5, 80077bc <__sfp+0x64>
 8007786:	4b16      	ldr	r3, [pc, #88]	; (80077e0 <__sfp+0x88>)
 8007788:	60e3      	str	r3, [r4, #12]
 800778a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800778e:	6665      	str	r5, [r4, #100]	; 0x64
 8007790:	f7ff fc4c 	bl	800702c <__retarget_lock_init_recursive>
 8007794:	f7ff ff96 	bl	80076c4 <__sfp_lock_release>
 8007798:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800779c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80077a0:	6025      	str	r5, [r4, #0]
 80077a2:	61a5      	str	r5, [r4, #24]
 80077a4:	2208      	movs	r2, #8
 80077a6:	4629      	mov	r1, r5
 80077a8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80077ac:	f7fd fc7a 	bl	80050a4 <memset>
 80077b0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80077b4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80077b8:	4620      	mov	r0, r4
 80077ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077bc:	3468      	adds	r4, #104	; 0x68
 80077be:	e7d9      	b.n	8007774 <__sfp+0x1c>
 80077c0:	2104      	movs	r1, #4
 80077c2:	4638      	mov	r0, r7
 80077c4:	f7ff ff62 	bl	800768c <__sfmoreglue>
 80077c8:	4604      	mov	r4, r0
 80077ca:	6030      	str	r0, [r6, #0]
 80077cc:	2800      	cmp	r0, #0
 80077ce:	d1d5      	bne.n	800777c <__sfp+0x24>
 80077d0:	f7ff ff78 	bl	80076c4 <__sfp_lock_release>
 80077d4:	230c      	movs	r3, #12
 80077d6:	603b      	str	r3, [r7, #0]
 80077d8:	e7ee      	b.n	80077b8 <__sfp+0x60>
 80077da:	bf00      	nop
 80077dc:	08007b30 	.word	0x08007b30
 80077e0:	ffff0001 	.word	0xffff0001

080077e4 <_fwalk_reent>:
 80077e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077e8:	4606      	mov	r6, r0
 80077ea:	4688      	mov	r8, r1
 80077ec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80077f0:	2700      	movs	r7, #0
 80077f2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80077f6:	f1b9 0901 	subs.w	r9, r9, #1
 80077fa:	d505      	bpl.n	8007808 <_fwalk_reent+0x24>
 80077fc:	6824      	ldr	r4, [r4, #0]
 80077fe:	2c00      	cmp	r4, #0
 8007800:	d1f7      	bne.n	80077f2 <_fwalk_reent+0xe>
 8007802:	4638      	mov	r0, r7
 8007804:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007808:	89ab      	ldrh	r3, [r5, #12]
 800780a:	2b01      	cmp	r3, #1
 800780c:	d907      	bls.n	800781e <_fwalk_reent+0x3a>
 800780e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007812:	3301      	adds	r3, #1
 8007814:	d003      	beq.n	800781e <_fwalk_reent+0x3a>
 8007816:	4629      	mov	r1, r5
 8007818:	4630      	mov	r0, r6
 800781a:	47c0      	blx	r8
 800781c:	4307      	orrs	r7, r0
 800781e:	3568      	adds	r5, #104	; 0x68
 8007820:	e7e9      	b.n	80077f6 <_fwalk_reent+0x12>

08007822 <__swhatbuf_r>:
 8007822:	b570      	push	{r4, r5, r6, lr}
 8007824:	460e      	mov	r6, r1
 8007826:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800782a:	2900      	cmp	r1, #0
 800782c:	b096      	sub	sp, #88	; 0x58
 800782e:	4614      	mov	r4, r2
 8007830:	461d      	mov	r5, r3
 8007832:	da08      	bge.n	8007846 <__swhatbuf_r+0x24>
 8007834:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007838:	2200      	movs	r2, #0
 800783a:	602a      	str	r2, [r5, #0]
 800783c:	061a      	lsls	r2, r3, #24
 800783e:	d410      	bmi.n	8007862 <__swhatbuf_r+0x40>
 8007840:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007844:	e00e      	b.n	8007864 <__swhatbuf_r+0x42>
 8007846:	466a      	mov	r2, sp
 8007848:	f000 f8fa 	bl	8007a40 <_fstat_r>
 800784c:	2800      	cmp	r0, #0
 800784e:	dbf1      	blt.n	8007834 <__swhatbuf_r+0x12>
 8007850:	9a01      	ldr	r2, [sp, #4]
 8007852:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007856:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800785a:	425a      	negs	r2, r3
 800785c:	415a      	adcs	r2, r3
 800785e:	602a      	str	r2, [r5, #0]
 8007860:	e7ee      	b.n	8007840 <__swhatbuf_r+0x1e>
 8007862:	2340      	movs	r3, #64	; 0x40
 8007864:	2000      	movs	r0, #0
 8007866:	6023      	str	r3, [r4, #0]
 8007868:	b016      	add	sp, #88	; 0x58
 800786a:	bd70      	pop	{r4, r5, r6, pc}

0800786c <__smakebuf_r>:
 800786c:	898b      	ldrh	r3, [r1, #12]
 800786e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007870:	079d      	lsls	r5, r3, #30
 8007872:	4606      	mov	r6, r0
 8007874:	460c      	mov	r4, r1
 8007876:	d507      	bpl.n	8007888 <__smakebuf_r+0x1c>
 8007878:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800787c:	6023      	str	r3, [r4, #0]
 800787e:	6123      	str	r3, [r4, #16]
 8007880:	2301      	movs	r3, #1
 8007882:	6163      	str	r3, [r4, #20]
 8007884:	b002      	add	sp, #8
 8007886:	bd70      	pop	{r4, r5, r6, pc}
 8007888:	ab01      	add	r3, sp, #4
 800788a:	466a      	mov	r2, sp
 800788c:	f7ff ffc9 	bl	8007822 <__swhatbuf_r>
 8007890:	9900      	ldr	r1, [sp, #0]
 8007892:	4605      	mov	r5, r0
 8007894:	4630      	mov	r0, r6
 8007896:	f7fd fc79 	bl	800518c <_malloc_r>
 800789a:	b948      	cbnz	r0, 80078b0 <__smakebuf_r+0x44>
 800789c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078a0:	059a      	lsls	r2, r3, #22
 80078a2:	d4ef      	bmi.n	8007884 <__smakebuf_r+0x18>
 80078a4:	f023 0303 	bic.w	r3, r3, #3
 80078a8:	f043 0302 	orr.w	r3, r3, #2
 80078ac:	81a3      	strh	r3, [r4, #12]
 80078ae:	e7e3      	b.n	8007878 <__smakebuf_r+0xc>
 80078b0:	4b0d      	ldr	r3, [pc, #52]	; (80078e8 <__smakebuf_r+0x7c>)
 80078b2:	62b3      	str	r3, [r6, #40]	; 0x28
 80078b4:	89a3      	ldrh	r3, [r4, #12]
 80078b6:	6020      	str	r0, [r4, #0]
 80078b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078bc:	81a3      	strh	r3, [r4, #12]
 80078be:	9b00      	ldr	r3, [sp, #0]
 80078c0:	6163      	str	r3, [r4, #20]
 80078c2:	9b01      	ldr	r3, [sp, #4]
 80078c4:	6120      	str	r0, [r4, #16]
 80078c6:	b15b      	cbz	r3, 80078e0 <__smakebuf_r+0x74>
 80078c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078cc:	4630      	mov	r0, r6
 80078ce:	f000 f8c9 	bl	8007a64 <_isatty_r>
 80078d2:	b128      	cbz	r0, 80078e0 <__smakebuf_r+0x74>
 80078d4:	89a3      	ldrh	r3, [r4, #12]
 80078d6:	f023 0303 	bic.w	r3, r3, #3
 80078da:	f043 0301 	orr.w	r3, r3, #1
 80078de:	81a3      	strh	r3, [r4, #12]
 80078e0:	89a0      	ldrh	r0, [r4, #12]
 80078e2:	4305      	orrs	r5, r0
 80078e4:	81a5      	strh	r5, [r4, #12]
 80078e6:	e7cd      	b.n	8007884 <__smakebuf_r+0x18>
 80078e8:	08007681 	.word	0x08007681

080078ec <_raise_r>:
 80078ec:	291f      	cmp	r1, #31
 80078ee:	b538      	push	{r3, r4, r5, lr}
 80078f0:	4604      	mov	r4, r0
 80078f2:	460d      	mov	r5, r1
 80078f4:	d904      	bls.n	8007900 <_raise_r+0x14>
 80078f6:	2316      	movs	r3, #22
 80078f8:	6003      	str	r3, [r0, #0]
 80078fa:	f04f 30ff 	mov.w	r0, #4294967295
 80078fe:	bd38      	pop	{r3, r4, r5, pc}
 8007900:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007902:	b112      	cbz	r2, 800790a <_raise_r+0x1e>
 8007904:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007908:	b94b      	cbnz	r3, 800791e <_raise_r+0x32>
 800790a:	4620      	mov	r0, r4
 800790c:	f000 f830 	bl	8007970 <_getpid_r>
 8007910:	462a      	mov	r2, r5
 8007912:	4601      	mov	r1, r0
 8007914:	4620      	mov	r0, r4
 8007916:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800791a:	f000 b817 	b.w	800794c <_kill_r>
 800791e:	2b01      	cmp	r3, #1
 8007920:	d00a      	beq.n	8007938 <_raise_r+0x4c>
 8007922:	1c59      	adds	r1, r3, #1
 8007924:	d103      	bne.n	800792e <_raise_r+0x42>
 8007926:	2316      	movs	r3, #22
 8007928:	6003      	str	r3, [r0, #0]
 800792a:	2001      	movs	r0, #1
 800792c:	e7e7      	b.n	80078fe <_raise_r+0x12>
 800792e:	2400      	movs	r4, #0
 8007930:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007934:	4628      	mov	r0, r5
 8007936:	4798      	blx	r3
 8007938:	2000      	movs	r0, #0
 800793a:	e7e0      	b.n	80078fe <_raise_r+0x12>

0800793c <raise>:
 800793c:	4b02      	ldr	r3, [pc, #8]	; (8007948 <raise+0xc>)
 800793e:	4601      	mov	r1, r0
 8007940:	6818      	ldr	r0, [r3, #0]
 8007942:	f7ff bfd3 	b.w	80078ec <_raise_r>
 8007946:	bf00      	nop
 8007948:	2000000c 	.word	0x2000000c

0800794c <_kill_r>:
 800794c:	b538      	push	{r3, r4, r5, lr}
 800794e:	4d07      	ldr	r5, [pc, #28]	; (800796c <_kill_r+0x20>)
 8007950:	2300      	movs	r3, #0
 8007952:	4604      	mov	r4, r0
 8007954:	4608      	mov	r0, r1
 8007956:	4611      	mov	r1, r2
 8007958:	602b      	str	r3, [r5, #0]
 800795a:	f7f9 fdeb 	bl	8001534 <_kill>
 800795e:	1c43      	adds	r3, r0, #1
 8007960:	d102      	bne.n	8007968 <_kill_r+0x1c>
 8007962:	682b      	ldr	r3, [r5, #0]
 8007964:	b103      	cbz	r3, 8007968 <_kill_r+0x1c>
 8007966:	6023      	str	r3, [r4, #0]
 8007968:	bd38      	pop	{r3, r4, r5, pc}
 800796a:	bf00      	nop
 800796c:	2000035c 	.word	0x2000035c

08007970 <_getpid_r>:
 8007970:	f7f9 bdd8 	b.w	8001524 <_getpid>

08007974 <__sread>:
 8007974:	b510      	push	{r4, lr}
 8007976:	460c      	mov	r4, r1
 8007978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800797c:	f000 f894 	bl	8007aa8 <_read_r>
 8007980:	2800      	cmp	r0, #0
 8007982:	bfab      	itete	ge
 8007984:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007986:	89a3      	ldrhlt	r3, [r4, #12]
 8007988:	181b      	addge	r3, r3, r0
 800798a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800798e:	bfac      	ite	ge
 8007990:	6563      	strge	r3, [r4, #84]	; 0x54
 8007992:	81a3      	strhlt	r3, [r4, #12]
 8007994:	bd10      	pop	{r4, pc}

08007996 <__swrite>:
 8007996:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800799a:	461f      	mov	r7, r3
 800799c:	898b      	ldrh	r3, [r1, #12]
 800799e:	05db      	lsls	r3, r3, #23
 80079a0:	4605      	mov	r5, r0
 80079a2:	460c      	mov	r4, r1
 80079a4:	4616      	mov	r6, r2
 80079a6:	d505      	bpl.n	80079b4 <__swrite+0x1e>
 80079a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079ac:	2302      	movs	r3, #2
 80079ae:	2200      	movs	r2, #0
 80079b0:	f000 f868 	bl	8007a84 <_lseek_r>
 80079b4:	89a3      	ldrh	r3, [r4, #12]
 80079b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079be:	81a3      	strh	r3, [r4, #12]
 80079c0:	4632      	mov	r2, r6
 80079c2:	463b      	mov	r3, r7
 80079c4:	4628      	mov	r0, r5
 80079c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079ca:	f000 b817 	b.w	80079fc <_write_r>

080079ce <__sseek>:
 80079ce:	b510      	push	{r4, lr}
 80079d0:	460c      	mov	r4, r1
 80079d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079d6:	f000 f855 	bl	8007a84 <_lseek_r>
 80079da:	1c43      	adds	r3, r0, #1
 80079dc:	89a3      	ldrh	r3, [r4, #12]
 80079de:	bf15      	itete	ne
 80079e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80079e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80079e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80079ea:	81a3      	strheq	r3, [r4, #12]
 80079ec:	bf18      	it	ne
 80079ee:	81a3      	strhne	r3, [r4, #12]
 80079f0:	bd10      	pop	{r4, pc}

080079f2 <__sclose>:
 80079f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079f6:	f000 b813 	b.w	8007a20 <_close_r>
	...

080079fc <_write_r>:
 80079fc:	b538      	push	{r3, r4, r5, lr}
 80079fe:	4d07      	ldr	r5, [pc, #28]	; (8007a1c <_write_r+0x20>)
 8007a00:	4604      	mov	r4, r0
 8007a02:	4608      	mov	r0, r1
 8007a04:	4611      	mov	r1, r2
 8007a06:	2200      	movs	r2, #0
 8007a08:	602a      	str	r2, [r5, #0]
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	f7f9 fdc9 	bl	80015a2 <_write>
 8007a10:	1c43      	adds	r3, r0, #1
 8007a12:	d102      	bne.n	8007a1a <_write_r+0x1e>
 8007a14:	682b      	ldr	r3, [r5, #0]
 8007a16:	b103      	cbz	r3, 8007a1a <_write_r+0x1e>
 8007a18:	6023      	str	r3, [r4, #0]
 8007a1a:	bd38      	pop	{r3, r4, r5, pc}
 8007a1c:	2000035c 	.word	0x2000035c

08007a20 <_close_r>:
 8007a20:	b538      	push	{r3, r4, r5, lr}
 8007a22:	4d06      	ldr	r5, [pc, #24]	; (8007a3c <_close_r+0x1c>)
 8007a24:	2300      	movs	r3, #0
 8007a26:	4604      	mov	r4, r0
 8007a28:	4608      	mov	r0, r1
 8007a2a:	602b      	str	r3, [r5, #0]
 8007a2c:	f7f9 fdd5 	bl	80015da <_close>
 8007a30:	1c43      	adds	r3, r0, #1
 8007a32:	d102      	bne.n	8007a3a <_close_r+0x1a>
 8007a34:	682b      	ldr	r3, [r5, #0]
 8007a36:	b103      	cbz	r3, 8007a3a <_close_r+0x1a>
 8007a38:	6023      	str	r3, [r4, #0]
 8007a3a:	bd38      	pop	{r3, r4, r5, pc}
 8007a3c:	2000035c 	.word	0x2000035c

08007a40 <_fstat_r>:
 8007a40:	b538      	push	{r3, r4, r5, lr}
 8007a42:	4d07      	ldr	r5, [pc, #28]	; (8007a60 <_fstat_r+0x20>)
 8007a44:	2300      	movs	r3, #0
 8007a46:	4604      	mov	r4, r0
 8007a48:	4608      	mov	r0, r1
 8007a4a:	4611      	mov	r1, r2
 8007a4c:	602b      	str	r3, [r5, #0]
 8007a4e:	f7f9 fdd0 	bl	80015f2 <_fstat>
 8007a52:	1c43      	adds	r3, r0, #1
 8007a54:	d102      	bne.n	8007a5c <_fstat_r+0x1c>
 8007a56:	682b      	ldr	r3, [r5, #0]
 8007a58:	b103      	cbz	r3, 8007a5c <_fstat_r+0x1c>
 8007a5a:	6023      	str	r3, [r4, #0]
 8007a5c:	bd38      	pop	{r3, r4, r5, pc}
 8007a5e:	bf00      	nop
 8007a60:	2000035c 	.word	0x2000035c

08007a64 <_isatty_r>:
 8007a64:	b538      	push	{r3, r4, r5, lr}
 8007a66:	4d06      	ldr	r5, [pc, #24]	; (8007a80 <_isatty_r+0x1c>)
 8007a68:	2300      	movs	r3, #0
 8007a6a:	4604      	mov	r4, r0
 8007a6c:	4608      	mov	r0, r1
 8007a6e:	602b      	str	r3, [r5, #0]
 8007a70:	f7f9 fdcf 	bl	8001612 <_isatty>
 8007a74:	1c43      	adds	r3, r0, #1
 8007a76:	d102      	bne.n	8007a7e <_isatty_r+0x1a>
 8007a78:	682b      	ldr	r3, [r5, #0]
 8007a7a:	b103      	cbz	r3, 8007a7e <_isatty_r+0x1a>
 8007a7c:	6023      	str	r3, [r4, #0]
 8007a7e:	bd38      	pop	{r3, r4, r5, pc}
 8007a80:	2000035c 	.word	0x2000035c

08007a84 <_lseek_r>:
 8007a84:	b538      	push	{r3, r4, r5, lr}
 8007a86:	4d07      	ldr	r5, [pc, #28]	; (8007aa4 <_lseek_r+0x20>)
 8007a88:	4604      	mov	r4, r0
 8007a8a:	4608      	mov	r0, r1
 8007a8c:	4611      	mov	r1, r2
 8007a8e:	2200      	movs	r2, #0
 8007a90:	602a      	str	r2, [r5, #0]
 8007a92:	461a      	mov	r2, r3
 8007a94:	f7f9 fdc8 	bl	8001628 <_lseek>
 8007a98:	1c43      	adds	r3, r0, #1
 8007a9a:	d102      	bne.n	8007aa2 <_lseek_r+0x1e>
 8007a9c:	682b      	ldr	r3, [r5, #0]
 8007a9e:	b103      	cbz	r3, 8007aa2 <_lseek_r+0x1e>
 8007aa0:	6023      	str	r3, [r4, #0]
 8007aa2:	bd38      	pop	{r3, r4, r5, pc}
 8007aa4:	2000035c 	.word	0x2000035c

08007aa8 <_read_r>:
 8007aa8:	b538      	push	{r3, r4, r5, lr}
 8007aaa:	4d07      	ldr	r5, [pc, #28]	; (8007ac8 <_read_r+0x20>)
 8007aac:	4604      	mov	r4, r0
 8007aae:	4608      	mov	r0, r1
 8007ab0:	4611      	mov	r1, r2
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	602a      	str	r2, [r5, #0]
 8007ab6:	461a      	mov	r2, r3
 8007ab8:	f7f9 fd56 	bl	8001568 <_read>
 8007abc:	1c43      	adds	r3, r0, #1
 8007abe:	d102      	bne.n	8007ac6 <_read_r+0x1e>
 8007ac0:	682b      	ldr	r3, [r5, #0]
 8007ac2:	b103      	cbz	r3, 8007ac6 <_read_r+0x1e>
 8007ac4:	6023      	str	r3, [r4, #0]
 8007ac6:	bd38      	pop	{r3, r4, r5, pc}
 8007ac8:	2000035c 	.word	0x2000035c

08007acc <_init>:
 8007acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ace:	bf00      	nop
 8007ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ad2:	bc08      	pop	{r3}
 8007ad4:	469e      	mov	lr, r3
 8007ad6:	4770      	bx	lr

08007ad8 <_fini>:
 8007ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ada:	bf00      	nop
 8007adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ade:	bc08      	pop	{r3}
 8007ae0:	469e      	mov	lr, r3
 8007ae2:	4770      	bx	lr
