{
	"Name": "Main",
	"Doc": "Second config must get the next address even if the gap is wide enough.\nConfigs are readable and writable.\nPutting configs in the same register can significantly increase the round trip time, as writing one of them would require RMW operation.\nThe address space size decrease is simply not worth the round trip time increase.",
	"IsArray": false,
	"Count": 1,
	"Masters": 1,
	"Reset": "",
	"Width": 32,
	"Sizes": {
		"BlockAligned": 4,
		"Compact": 3,
		"Own": 3
	},
	"AddrSpace": {
		"Start": 0,
		"End": 3
	},
	"Consts": {
		"Bools": null,
		"BoolLists": null,
		"Floats": null,
		"Ints": null,
		"IntLists": null,
		"Strings": null
	},
	"Blackboxes": null,
	"Configs": [
		{
			"Name": "C1",
			"Doc": "",
			"IsArray": false,
			"Count": 1,
			"Atomic": true,
			"InitValue": "",
			"Range": null,
			"ReadValue": "",
			"ResetValue": "",
			"Width": 10,
			"Access": {
				"Type": "SingleOneReg",
				"RegCount": 1,
				"RegWidth": 32,
				"ItemCount": 1,
				"ItemWidth": 10,
				"StartAddr": 1,
				"EndAddr": 1,
				"StartBit": 0,
				"EndBit": 9,
				"StartRegWidth": 10,
				"EndRegWidth": 10
			}
		},
		{
			"Name": "C2",
			"Doc": "",
			"IsArray": false,
			"Count": 1,
			"Atomic": true,
			"InitValue": "",
			"Range": null,
			"ReadValue": "",
			"ResetValue": "",
			"Width": 8,
			"Access": {
				"Type": "SingleOneReg",
				"RegCount": 1,
				"RegWidth": 32,
				"ItemCount": 1,
				"ItemWidth": 8,
				"StartAddr": 2,
				"EndAddr": 2,
				"StartBit": 0,
				"EndBit": 7,
				"StartRegWidth": 8,
				"EndRegWidth": 8
			}
		}
	],
	"Groups": null,
	"Irqs": null,
	"Masks": null,
	"Procs": null,
	"Statics": [
		{
			"Name": "ID",
			"Doc": "Bus identifier.",
			"IsArray": false,
			"Count": 1,
			"InitValue": "x\"70030517\"",
			"ReadValue": "",
			"ResetValue": "",
			"Width": 32,
			"Access": {
				"Type": "SingleOneReg",
				"RegCount": 1,
				"RegWidth": 32,
				"ItemCount": 1,
				"ItemWidth": 32,
				"StartAddr": 0,
				"EndAddr": 0,
				"StartBit": 0,
				"EndBit": 31,
				"StartRegWidth": 32,
				"EndRegWidth": 32
			}
		}
	],
	"Statuses": null,
	"Streams": null,
	"Subblocks": null
}