

================================================================
== Vivado HLS Report for 'kernel_matrix'
================================================================
* Date:           Wed Jun 26 00:47:57 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kernel_matrix_hardware_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.235|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                               |                    |  Latency  |  Interval | Pipeline|
        |            Instance           |       Module       | min | max | min | max |   Type  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_Loop_LOOP_2_proc9_fu_118   |Loop_LOOP_2_proc9   |    ?|    ?|    ?|    ?|   none  |
        |grp_Loop_LOOP_6_proc_fu_140    |Loop_LOOP_6_proc    |    ?|    ?|    ?|    ?|   none  |
        |grp_Loop_LOOP_1_proc10_fu_160  |Loop_LOOP_1_proc10  |  786|  786|  786|  786|   none  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%remaining_size_c = alloca i32, align 4"   --->   Operation 9 'alloca' 'remaining_size_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tile_size_c = alloca i32, align 4"   --->   Operation 10 'alloca' 'tile_size_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%length_x_c = alloca i32, align 4"   --->   Operation 11 'alloca' 'length_x_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%index_buf = alloca [784 x float], align 16"   --->   Operation 12 'alloca' 'index_buf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%result_buf = alloca [2500 x float], align 16" [kernel_matrix_hardware_hls/top.cpp:30]   --->   Operation 13 'alloca' 'result_buf' <Predicate = true> <Delay = 3.25>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 14 [2/2] (3.63ns)   --->   "call fastcc void @Loop_LOOP_1_proc10(i32* %kernel_index_stream_data_V, i4* %kernel_index_stream_strb_V, i4* %kernel_index_stream_keep_V, i4* %kernel_index_stream_user_V, i1* %kernel_index_stream_last_V, i5* %kernel_index_stream_id_V, i5* %kernel_index_stream_dest_V, [784 x float]* %index_buf, i32* %length_x, i32* %tile_size, i32* %remaining_size, i32* %length_x_c, i32* %tile_size_c, i32* %remaining_size_c)"   --->   Operation 14 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [1/2] (0.00ns)   --->   "call fastcc void @Loop_LOOP_1_proc10(i32* %kernel_index_stream_data_V, i4* %kernel_index_stream_strb_V, i4* %kernel_index_stream_keep_V, i4* %kernel_index_stream_user_V, i1* %kernel_index_stream_last_V, i5* %kernel_index_stream_id_V, i5* %kernel_index_stream_dest_V, [784 x float]* %index_buf, i32* %length_x, i32* %tile_size, i32* %remaining_size, i32* %length_x_c, i32* %tile_size_c, i32* %remaining_size_c)"   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [2/2] (0.00ns)   --->   "call fastcc void @Loop_LOOP_2_proc9(i32* nocapture %tile_size_c, i32* nocapture %remaining_size_c, [2500 x float]* %result_buf, [784 x float]* %index_buf, i32* %kernel_in_stream_data_V, i4* %kernel_in_stream_strb_V, i4* %kernel_in_stream_keep_V, i4* %kernel_in_stream_user_V, i1* %kernel_in_stream_last_V, i5* %kernel_in_stream_id_V, i5* %kernel_in_stream_dest_V)"   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [1/2] (0.00ns)   --->   "call fastcc void @Loop_LOOP_2_proc9(i32* nocapture %tile_size_c, i32* nocapture %remaining_size_c, [2500 x float]* %result_buf, [784 x float]* %index_buf, i32* %kernel_in_stream_data_V, i4* %kernel_in_stream_strb_V, i4* %kernel_in_stream_keep_V, i4* %kernel_in_stream_user_V, i1* %kernel_in_stream_last_V, i5* %kernel_in_stream_id_V, i5* %kernel_in_stream_dest_V)"   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 18 [2/2] (0.00ns)   --->   "call fastcc void @Loop_LOOP_6_proc(i32* nocapture %length_x_c, [2500 x float]* %result_buf, i32* %kernel_out_stream_data_V, i4* %kernel_out_stream_keep_V, i4* %kernel_out_stream_strb_V, i4* %kernel_out_stream_user_V, i1* %kernel_out_stream_last_V, i5* %kernel_out_stream_id_V, i5* %kernel_out_stream_dest_V)"   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @Loop_LOOP_6_proc(i32* nocapture %length_x_c, [2500 x float]* %result_buf, i32* %kernel_out_stream_data_V, i4* %kernel_out_stream_keep_V, i4* %kernel_out_stream_strb_V, i4* %kernel_out_stream_user_V, i1* %kernel_out_stream_last_V, i5* %kernel_out_stream_id_V, i5* %kernel_out_stream_dest_V)"   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [kernel_matrix_hardware_hls/top.cpp:10]   --->   Operation 20 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %length_x), !map !51"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tile_size), !map !55"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %remaining_size), !map !59"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_in_stream_data_V), !map !63"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_in_stream_keep_V), !map !67"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_in_stream_strb_V), !map !71"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_in_stream_user_V), !map !75"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %kernel_in_stream_last_V), !map !79"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_in_stream_id_V), !map !83"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_in_stream_dest_V), !map !87"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_index_stream_data_V), !map !91"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_index_stream_keep_V), !map !95"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_index_stream_strb_V), !map !99"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_index_stream_user_V), !map !103"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %kernel_index_stream_last_V), !map !107"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_index_stream_id_V), !map !111"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_index_stream_dest_V), !map !115"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_out_stream_data_V), !map !119"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_out_stream_keep_V), !map !123"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_out_stream_strb_V), !map !127"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_out_stream_user_V), !map !131"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %kernel_out_stream_last_V), !map !135"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_out_stream_id_V), !map !139"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_out_stream_dest_V), !map !143"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @kernel_matrix_str) nounwind"   --->   Operation 45 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [kernel_matrix_hardware_hls/top.cpp:12]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %length_x, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [kernel_matrix_hardware_hls/top.cpp:13]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tile_size, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [kernel_matrix_hardware_hls/top.cpp:14]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %remaining_size, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [kernel_matrix_hardware_hls/top.cpp:15]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_in_stream_data_V, i4* %kernel_in_stream_keep_V, i4* %kernel_in_stream_strb_V, i4* %kernel_in_stream_user_V, i1* %kernel_in_stream_last_V, i5* %kernel_in_stream_id_V, i5* %kernel_in_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [kernel_matrix_hardware_hls/top.cpp:16]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_index_stream_data_V, i4* %kernel_index_stream_keep_V, i4* %kernel_index_stream_strb_V, i4* %kernel_index_stream_user_V, i1* %kernel_index_stream_last_V, i5* %kernel_index_stream_id_V, i5* %kernel_index_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [kernel_matrix_hardware_hls/top.cpp:17]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_out_stream_data_V, i4* %kernel_out_stream_keep_V, i4* %kernel_out_stream_strb_V, i4* %kernel_out_stream_user_V, i1* %kernel_out_stream_last_V, i5* %kernel_out_stream_id_V, i5* %kernel_out_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [kernel_matrix_hardware_hls/top.cpp:18]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @length_x_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %length_x_c, i32* %length_x_c)"   --->   Operation 53 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %length_x_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @tile_size_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %tile_size_c, i32* %tile_size_c)"   --->   Operation 55 'specchannel' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tile_size_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @remaining_size_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %remaining_size_c, i32* %remaining_size_c)"   --->   Operation 57 'specchannel' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %remaining_size_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [kernel_matrix_hardware_hls/top.cpp:76]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ length_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tile_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ remaining_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_in_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_in_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_in_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_in_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_in_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_in_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_in_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_index_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_index_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_index_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_index_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_index_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_index_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_index_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
remaining_size_c (alloca              ) [ 001111111]
tile_size_c      (alloca              ) [ 001111111]
length_x_c       (alloca              ) [ 001111111]
index_buf        (alloca              ) [ 001111000]
result_buf       (alloca              ) [ 001111110]
StgValue_15      (call                ) [ 000000000]
StgValue_17      (call                ) [ 000000000]
StgValue_19      (call                ) [ 000000000]
StgValue_20      (specdataflowpipeline) [ 000000000]
StgValue_21      (specbitsmap         ) [ 000000000]
StgValue_22      (specbitsmap         ) [ 000000000]
StgValue_23      (specbitsmap         ) [ 000000000]
StgValue_24      (specbitsmap         ) [ 000000000]
StgValue_25      (specbitsmap         ) [ 000000000]
StgValue_26      (specbitsmap         ) [ 000000000]
StgValue_27      (specbitsmap         ) [ 000000000]
StgValue_28      (specbitsmap         ) [ 000000000]
StgValue_29      (specbitsmap         ) [ 000000000]
StgValue_30      (specbitsmap         ) [ 000000000]
StgValue_31      (specbitsmap         ) [ 000000000]
StgValue_32      (specbitsmap         ) [ 000000000]
StgValue_33      (specbitsmap         ) [ 000000000]
StgValue_34      (specbitsmap         ) [ 000000000]
StgValue_35      (specbitsmap         ) [ 000000000]
StgValue_36      (specbitsmap         ) [ 000000000]
StgValue_37      (specbitsmap         ) [ 000000000]
StgValue_38      (specbitsmap         ) [ 000000000]
StgValue_39      (specbitsmap         ) [ 000000000]
StgValue_40      (specbitsmap         ) [ 000000000]
StgValue_41      (specbitsmap         ) [ 000000000]
StgValue_42      (specbitsmap         ) [ 000000000]
StgValue_43      (specbitsmap         ) [ 000000000]
StgValue_44      (specbitsmap         ) [ 000000000]
StgValue_45      (spectopmodule       ) [ 000000000]
StgValue_46      (specinterface       ) [ 000000000]
StgValue_47      (specinterface       ) [ 000000000]
StgValue_48      (specinterface       ) [ 000000000]
StgValue_49      (specinterface       ) [ 000000000]
StgValue_50      (specinterface       ) [ 000000000]
StgValue_51      (specinterface       ) [ 000000000]
StgValue_52      (specinterface       ) [ 000000000]
empty            (specchannel         ) [ 000000000]
StgValue_54      (specinterface       ) [ 000000000]
empty_6          (specchannel         ) [ 000000000]
StgValue_56      (specinterface       ) [ 000000000]
empty_7          (specchannel         ) [ 000000000]
StgValue_58      (specinterface       ) [ 000000000]
StgValue_59      (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="length_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tile_size">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_size"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="remaining_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="remaining_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_in_stream_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_in_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_in_stream_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_in_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_in_stream_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_in_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_in_stream_user_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_in_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_in_stream_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_in_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_in_stream_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_in_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_in_stream_dest_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_in_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_index_stream_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_index_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_index_stream_keep_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_index_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_index_stream_strb_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_index_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_index_stream_user_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_index_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_index_stream_last_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_index_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_index_stream_id_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_index_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_index_stream_dest_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_index_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_out_stream_data_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_out_stream_keep_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_out_stream_strb_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_out_stream_user_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_out_stream_last_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_out_stream_id_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_out_stream_dest_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_LOOP_1_proc10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_LOOP_2_proc9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_LOOP_6_proc"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_matrix_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_x_c_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_size_c_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="remaining_size_c_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="remaining_size_c_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="remaining_size_c/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tile_size_c_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_size_c/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="length_x_c_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="length_x_c/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="index_buf_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="index_buf/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="result_buf_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_buf/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_Loop_LOOP_2_proc9_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="3"/>
<pin id="121" dir="0" index="2" bw="32" slack="3"/>
<pin id="122" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="5" bw="32" slack="0"/>
<pin id="125" dir="0" index="6" bw="4" slack="0"/>
<pin id="126" dir="0" index="7" bw="4" slack="0"/>
<pin id="127" dir="0" index="8" bw="4" slack="0"/>
<pin id="128" dir="0" index="9" bw="1" slack="0"/>
<pin id="129" dir="0" index="10" bw="5" slack="0"/>
<pin id="130" dir="0" index="11" bw="5" slack="0"/>
<pin id="131" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_16/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_Loop_LOOP_6_proc_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="5"/>
<pin id="143" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="3" bw="32" slack="0"/>
<pin id="145" dir="0" index="4" bw="4" slack="0"/>
<pin id="146" dir="0" index="5" bw="4" slack="0"/>
<pin id="147" dir="0" index="6" bw="4" slack="0"/>
<pin id="148" dir="0" index="7" bw="1" slack="0"/>
<pin id="149" dir="0" index="8" bw="5" slack="0"/>
<pin id="150" dir="0" index="9" bw="5" slack="0"/>
<pin id="151" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_18/6 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_Loop_LOOP_1_proc10_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="0" index="3" bw="4" slack="0"/>
<pin id="165" dir="0" index="4" bw="4" slack="0"/>
<pin id="166" dir="0" index="5" bw="1" slack="0"/>
<pin id="167" dir="0" index="6" bw="5" slack="0"/>
<pin id="168" dir="0" index="7" bw="5" slack="0"/>
<pin id="169" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="9" bw="32" slack="0"/>
<pin id="171" dir="0" index="10" bw="32" slack="0"/>
<pin id="172" dir="0" index="11" bw="32" slack="0"/>
<pin id="173" dir="0" index="12" bw="32" slack="1"/>
<pin id="174" dir="0" index="13" bw="32" slack="1"/>
<pin id="175" dir="0" index="14" bw="32" slack="1"/>
<pin id="176" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_14/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="remaining_size_c_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="remaining_size_c "/>
</bind>
</comp>

<comp id="194" class="1005" name="tile_size_c_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tile_size_c "/>
</bind>
</comp>

<comp id="200" class="1005" name="length_x_c_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_x_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="48" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="118" pin=5"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="118" pin=6"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="118" pin=7"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="118" pin=8"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="118" pin=9"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="118" pin=10"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="118" pin=11"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="140" pin=5"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="140" pin=6"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="140" pin=7"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="140" pin=8"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="140" pin=9"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="160" pin=5"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="160" pin=6"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="160" pin=7"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="160" pin=9"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="160" pin=10"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="160" pin=11"/></net>

<net id="191"><net_src comp="98" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="160" pin=14"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="197"><net_src comp="102" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="160" pin=13"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="203"><net_src comp="106" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="160" pin=12"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="140" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel_out_stream_data_V | {6 7 }
	Port: kernel_out_stream_keep_V | {6 7 }
	Port: kernel_out_stream_strb_V | {6 7 }
	Port: kernel_out_stream_user_V | {6 7 }
	Port: kernel_out_stream_last_V | {6 7 }
	Port: kernel_out_stream_id_V | {6 7 }
	Port: kernel_out_stream_dest_V | {6 7 }
 - Input state : 
	Port: kernel_matrix : length_x | {2 3 }
	Port: kernel_matrix : tile_size | {2 3 }
	Port: kernel_matrix : remaining_size | {2 3 }
	Port: kernel_matrix : kernel_in_stream_data_V | {4 5 }
	Port: kernel_matrix : kernel_in_stream_keep_V | {4 5 }
	Port: kernel_matrix : kernel_in_stream_strb_V | {4 5 }
	Port: kernel_matrix : kernel_in_stream_user_V | {4 5 }
	Port: kernel_matrix : kernel_in_stream_last_V | {4 5 }
	Port: kernel_matrix : kernel_in_stream_id_V | {4 5 }
	Port: kernel_matrix : kernel_in_stream_dest_V | {4 5 }
	Port: kernel_matrix : kernel_index_stream_data_V | {2 3 }
	Port: kernel_matrix : kernel_index_stream_keep_V | {2 3 }
	Port: kernel_matrix : kernel_index_stream_strb_V | {2 3 }
	Port: kernel_matrix : kernel_index_stream_user_V | {2 3 }
	Port: kernel_matrix : kernel_index_stream_last_V | {2 3 }
	Port: kernel_matrix : kernel_index_stream_id_V | {2 3 }
	Port: kernel_matrix : kernel_index_stream_dest_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |  grp_Loop_LOOP_2_proc9_fu_118 |   256   |    23   | 220.864 |  32210  |  34089  |
|   call   |  grp_Loop_LOOP_6_proc_fu_140  |    0    |    0    |  3.538  |   140   |    92   |
|          | grp_Loop_LOOP_1_proc10_fu_160 |    0    |    0    |  1.769  |    21   |    36   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |   256   |    23   | 226.171 |  32371  |  34217  |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
| index_buf|    2   |    0   |    0   |
|result_buf|    8   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   10   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   length_x_c_reg_200   |   32   |
|remaining_size_c_reg_188|   32   |
|   tile_size_c_reg_194  |   32   |
+------------------------+--------+
|          Total         |   96   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   256  |   23   |   226  |  32371 |  34217 |
|   Memory  |   10   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   266  |   23   |   226  |  32467 |  34217 |
+-----------+--------+--------+--------+--------+--------+
