<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>VeriPy: verilog_generator.py File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">VeriPy
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">verilog_generator.py File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classverilog__generator_1_1RegisterGenerationError.html">verilog_generator.RegisterGenerationError</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classverilog__generator_1_1Port.html">verilog_generator.Port</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classverilog__generator_1_1ClockResetPort.html">verilog_generator.ClockResetPort</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classverilog__generator_1_1AXIPort.html">verilog_generator.AXIPort</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classverilog__generator_1_1FeedthroughPort.html">verilog_generator.FeedthroughPort</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classverilog__generator_1_1VerilogInterface.html">verilog_generator.VerilogInterface</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classverilog__generator_1_1ModuleInstance.html">verilog_generator.ModuleInstance</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespaceverilog__generator"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html">verilog_generator</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:acb4e047f1654d4a6efb2c360ec8c1d23"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#acb4e047f1654d4a6efb2c360ec8c1d23">verilog_generator.generate_instances</a></td></tr>
<tr class="separator:acb4e047f1654d4a6efb2c360ec8c1d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb9263648f722fbb3f2f9c4d1cda088"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a9eb9263648f722fbb3f2f9c4d1cda088">verilog_generator.get_ftport_pair</a></td></tr>
<tr class="separator:a9eb9263648f722fbb3f2f9c4d1cda088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17ca9d3000f5bce2be5ab46ec93cea2c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a17ca9d3000f5bce2be5ab46ec93cea2c">verilog_generator.generate_module_io</a></td></tr>
<tr class="separator:a17ca9d3000f5bce2be5ab46ec93cea2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae361894414ae0f5f26303fac1e6e58f1"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ae361894414ae0f5f26303fac1e6e58f1">verilog_generator.add_axi_ports</a></td></tr>
<tr class="separator:ae361894414ae0f5f26303fac1e6e58f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad855928dfd70f82603a0c352f2fbdaae"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ad855928dfd70f82603a0c352f2fbdaae">verilog_generator.tabulate_assigns</a></td></tr>
<tr class="separator:ad855928dfd70f82603a0c352f2fbdaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0b867df9080f5933e37b2ab48d6a006"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ae0b867df9080f5933e37b2ab48d6a006">verilog_generator.get_args</a></td></tr>
<tr class="separator:ae0b867df9080f5933e37b2ab48d6a006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0afa389b8b04b6ee1794ec477b46580f"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a0afa389b8b04b6ee1794ec477b46580f">verilog_generator.return_html_style</a></td></tr>
<tr class="separator:a0afa389b8b04b6ee1794ec477b46580f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45769736577ae4988378d604c0b4c70c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a45769736577ae4988378d604c0b4c70c">verilog_generator.return_html_body</a></td></tr>
<tr class="separator:a45769736577ae4988378d604c0b4c70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1b496ee7fb13cd3daf8e146c5cc53d"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a5b1b496ee7fb13cd3daf8e146c5cc53d">verilog_generator.declare_signals</a></td></tr>
<tr class="separator:a5b1b496ee7fb13cd3daf8e146c5cc53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aed88c96321f188e2ecf9cc19939c81"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a7aed88c96321f188e2ecf9cc19939c81">verilog_generator.reg</a></td></tr>
<tr class="separator:a7aed88c96321f188e2ecf9cc19939c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae700bcdfd771712dd3276fdf04b220a3"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ae700bcdfd771712dd3276fdf04b220a3">verilog_generator.cover_property</a></td></tr>
<tr class="separator:ae700bcdfd771712dd3276fdf04b220a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07fb806582e66217640d2249566cc612"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a07fb806582e66217640d2249566cc612">verilog_generator.assert_property</a></td></tr>
<tr class="separator:a07fb806582e66217640d2249566cc612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab85cf13d445a0532e81f0a2523e4dd22"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ab85cf13d445a0532e81f0a2523e4dd22">verilog_generator.one_hot</a></td></tr>
<tr class="separator:ab85cf13d445a0532e81f0a2523e4dd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05810c962a9557cda78548c97752be3"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ab05810c962a9557cda78548c97752be3">verilog_generator.pipeline_signals</a></td></tr>
<tr class="separator:ab05810c962a9557cda78548c97752be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab311e89bc055c6a8c2ade6e49db979c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aab311e89bc055c6a8c2ade6e49db979c">verilog_generator.generate_register_declarations</a></td></tr>
<tr class="separator:aab311e89bc055c6a8c2ade6e49db979c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81d2753380a5383b30d6a19e80f660a8"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a81d2753380a5383b30d6a19e80f660a8">verilog_generator.generate_register_structs</a></td></tr>
<tr class="separator:a81d2753380a5383b30d6a19e80f660a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a960e77cce25482f5e9d572f8b69aced1"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a960e77cce25482f5e9d572f8b69aced1">verilog_generator.generate_register_enables</a></td></tr>
<tr class="separator:a960e77cce25482f5e9d572f8b69aced1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ad5b6204f02b19a37e605f22e82e82"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a81ad5b6204f02b19a37e605f22e82e82">verilog_generator.generate_all_register_structs</a></td></tr>
<tr class="separator:a81ad5b6204f02b19a37e605f22e82e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8001fdf85cc4eff67474e3b9e5934a8b"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a8001fdf85cc4eff67474e3b9e5934a8b">verilog_generator.generate_register_write_case_statements_for_capi</a></td></tr>
<tr class="separator:a8001fdf85cc4eff67474e3b9e5934a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f2f3a22d4048b756f3973cdf6879d1b"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a3f2f3a22d4048b756f3973cdf6879d1b">verilog_generator.generate_registers_struct_for_target</a></td></tr>
<tr class="separator:a3f2f3a22d4048b756f3973cdf6879d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c52443a57fbea26ffbbe647107e9bcf"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6c52443a57fbea26ffbbe647107e9bcf">verilog_generator.generate_register_json_decls_cmodel</a></td></tr>
<tr class="separator:a6c52443a57fbea26ffbbe647107e9bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3cfd64ea4cc95b1fc5c502887d1dac3"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ab3cfd64ea4cc95b1fc5c502887d1dac3">verilog_generator.generate_register_json_cmodel</a></td></tr>
<tr class="separator:ab3cfd64ea4cc95b1fc5c502887d1dac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa45a75a6321f4cfa7ae96947d89ce8"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aeaa45a75a6321f4cfa7ae96947d89ce8">verilog_generator.generate_registers_struct_for_target_inputs</a></td></tr>
<tr class="separator:aeaa45a75a6321f4cfa7ae96947d89ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6563d671701159de89515ae3c7e42e76"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6563d671701159de89515ae3c7e42e76">verilog_generator.declare_wire</a></td></tr>
<tr class="separator:a6563d671701159de89515ae3c7e42e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d47b1b0da6e4fb31235f0abcc33e2b3"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a3d47b1b0da6e4fb31235f0abcc33e2b3">verilog_generator.declare_io</a></td></tr>
<tr class="separator:a3d47b1b0da6e4fb31235f0abcc33e2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15e6e2383bf95293904d980b3f797fb"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ae15e6e2383bf95293904d980b3f797fb">verilog_generator.declare_instance</a></td></tr>
<tr class="separator:ae15e6e2383bf95293904d980b3f797fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab72caaa1ef66f1902240b27f35b4ad"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#afab72caaa1ef66f1902240b27f35b4ad">verilog_generator.declare_logics</a></td></tr>
<tr class="separator:afab72caaa1ef66f1902240b27f35b4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a2da088265b5bb4f9745b0128f7f7c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a42a2da088265b5bb4f9745b0128f7f7c">verilog_generator.lines_append</a></td></tr>
<tr class="separator:a42a2da088265b5bb4f9745b0128f7f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f3e378bd6814ba4629fd379af67993"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a34f3e378bd6814ba4629fd379af67993">verilog_generator.lines_append_auto</a></td></tr>
<tr class="separator:a34f3e378bd6814ba4629fd379af67993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef71dfd8e3ef95955c441db6a541135b"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aef71dfd8e3ef95955c441db6a541135b">verilog_generator.lines_extend</a></td></tr>
<tr class="separator:aef71dfd8e3ef95955c441db6a541135b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592da8cd2096daeb8b42aead926ead8e"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a592da8cd2096daeb8b42aead926ead8e">verilog_generator.return_lines</a></td></tr>
<tr class="separator:a592da8cd2096daeb8b42aead926ead8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91af3939549a5c93eff3b53f1be6a89"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#af91af3939549a5c93eff3b53f1be6a89">verilog_generator.print_lines</a></td></tr>
<tr class="separator:af91af3939549a5c93eff3b53f1be6a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95555fb0931ad8a3c70bad808563086e"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a95555fb0931ad8a3c70bad808563086e">verilog_generator.println</a></td></tr>
<tr class="separator:a95555fb0931ad8a3c70bad808563086e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e878a82aae33cc466225575289dd5e3"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a7e878a82aae33cc466225575289dd5e3">verilog_generator.print_list</a></td></tr>
<tr class="separator:a7e878a82aae33cc466225575289dd5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237963892d969bbd25ebe75ca472479a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a237963892d969bbd25ebe75ca472479a">verilog_generator.insert_current_directories_to_path</a></td></tr>
<tr class="separator:a237963892d969bbd25ebe75ca472479a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099831c9fef45a43cd0009ee0f5873d6"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a099831c9fef45a43cd0009ee0f5873d6">verilog_generator.print_links_html</a></td></tr>
<tr class="separator:a099831c9fef45a43cd0009ee0f5873d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774aef0ca9ecbe98e9d9759eb055471e"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a774aef0ca9ecbe98e9d9759eb055471e">verilog_generator.generate_registers_html</a></td></tr>
<tr class="separator:a774aef0ca9ecbe98e9d9759eb055471e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4f66bd3720a318a2e1693b8a26b3e4"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6f4f66bd3720a318a2e1693b8a26b3e4">verilog_generator.generate_commands_html</a></td></tr>
<tr class="separator:a6f4f66bd3720a318a2e1693b8a26b3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a256b187a47e584614f72f65dd7c8e2ad"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a256b187a47e584614f72f65dd7c8e2ad">verilog_generator.html_common_top</a></td></tr>
<tr class="separator:a256b187a47e584614f72f65dd7c8e2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed941607000ed260e676a05943c6390"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a4ed941607000ed260e676a05943c6390">verilog_generator.html_common_bottom</a></td></tr>
<tr class="separator:a4ed941607000ed260e676a05943c6390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad20a5ed82a60f252fee1f60ea97e29ff"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ad20a5ed82a60f252fee1f60ea97e29ff">verilog_generator.get_FU_name_cmodel</a></td></tr>
<tr class="separator:ad20a5ed82a60f252fee1f60ea97e29ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accda53358dd92e65f65f8ef4309e262c"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#accda53358dd92e65f65f8ef4309e262c">verilog_generator.generate_registers_map_cmodel</a></td></tr>
<tr class="separator:accda53358dd92e65f65f8ef4309e262c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aba86b85f6fbe161aa1a7990b89d96a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a4aba86b85f6fbe161aa1a7990b89d96a">verilog_generator.generate_interfaces_cmodel</a></td></tr>
<tr class="separator:a4aba86b85f6fbe161aa1a7990b89d96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5689ca2829cf3f64e0097bd159b5933"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aa5689ca2829cf3f64e0097bd159b5933">verilog_generator.generate_module_cmodel</a></td></tr>
<tr class="separator:aa5689ca2829cf3f64e0097bd159b5933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff270eafc24d60823ebfdd8a4cd6b59"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a4ff270eafc24d60823ebfdd8a4cd6b59">verilog_generator.generate_module_testharness_cmodel</a></td></tr>
<tr class="separator:a4ff270eafc24d60823ebfdd8a4cd6b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada03eee25ccf847803a8f352adab0e5a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ada03eee25ccf847803a8f352adab0e5a">verilog_generator.generate_topmodule_header_cmodel</a></td></tr>
<tr class="separator:ada03eee25ccf847803a8f352adab0e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a645fa70de712f9a0926b2805f3a95fbb"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a645fa70de712f9a0926b2805f3a95fbb">verilog_generator.generate_topmodule_cmodel</a></td></tr>
<tr class="separator:a645fa70de712f9a0926b2805f3a95fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8556c01a78c2889ec573e73c3fc818"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a2c8556c01a78c2889ec573e73c3fc818">verilog_generator.generate_interfaces_html</a></td></tr>
<tr class="separator:a2c8556c01a78c2889ec573e73c3fc818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e9a6f47ee1499d20e96b8218ae3c076"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a5e9a6f47ee1499d20e96b8218ae3c076">verilog_generator.generate_interface_struct</a></td></tr>
<tr class="separator:a5e9a6f47ee1499d20e96b8218ae3c076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a1884989972fb1a726f96b3146e201"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a49a1884989972fb1a726f96b3146e201">verilog_generator.generate_interface_structs</a></td></tr>
<tr class="separator:a49a1884989972fb1a726f96b3146e201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83aa3e784a06d90a6be26e280258789"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ad83aa3e784a06d90a6be26e280258789">verilog_generator.generate_interface_json_decls_cmodel</a></td></tr>
<tr class="separator:ad83aa3e784a06d90a6be26e280258789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919d53390e1b3f4da6a3d0dbf4d10724"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a919d53390e1b3f4da6a3d0dbf4d10724">verilog_generator.generate_interface_json_cmodel</a></td></tr>
<tr class="separator:a919d53390e1b3f4da6a3d0dbf4d10724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b83fcf3e3b2461c91800ede5e888e8"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ae4b83fcf3e3b2461c91800ede5e888e8">verilog_generator.generate_enum</a></td></tr>
<tr class="separator:ae4b83fcf3e3b2461c91800ede5e888e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a553da8ae92faf081b7dc22e8059a1723"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a553da8ae92faf081b7dc22e8059a1723">verilog_generator.generate_enums</a></td></tr>
<tr class="separator:a553da8ae92faf081b7dc22e8059a1723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f8e67a618e687d2f1b4ef4c5f680ad"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a18f8e67a618e687d2f1b4ef4c5f680ad">verilog_generator.generate_enums_definition</a></td></tr>
<tr class="separator:a18f8e67a618e687d2f1b4ef4c5f680ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a401902496c836d1a7fc618da16735c1a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a401902496c836d1a7fc618da16735c1a">verilog_generator.generate_command_field_definition</a></td></tr>
<tr class="separator:a401902496c836d1a7fc618da16735c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99140dae090076df2e9d01865f291b24"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a99140dae090076df2e9d01865f291b24">verilog_generator.add_reserved_fields</a></td></tr>
<tr class="separator:a99140dae090076df2e9d01865f291b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52139fc84901842eccf99a1e1223aa2a"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a52139fc84901842eccf99a1e1223aa2a">verilog_generator.generate_command_struct</a></td></tr>
<tr class="separator:a52139fc84901842eccf99a1e1223aa2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829131b806a8c3d88f26ecfc56446f51"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a829131b806a8c3d88f26ecfc56446f51">verilog_generator.generate_command_structs</a></td></tr>
<tr class="separator:a829131b806a8c3d88f26ecfc56446f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ae655648b84ad8392c670e1e7408c1f"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a2ae655648b84ad8392c670e1e7408c1f">verilog_generator.generate_command_union</a></td></tr>
<tr class="separator:a2ae655648b84ad8392c670e1e7408c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7d07f63cffa3207219f8aaeb95a4ff"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a3b7d07f63cffa3207219f8aaeb95a4ff">verilog_generator.cal_command_width</a></td></tr>
<tr class="separator:a3b7d07f63cffa3207219f8aaeb95a4ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae6e39ff58a15ddf0b2ae38834983c5"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aeae6e39ff58a15ddf0b2ae38834983c5">verilog_generator.reorder_fields</a></td></tr>
<tr class="separator:aeae6e39ff58a15ddf0b2ae38834983c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab540fa76e47f69d54714fa0f0382e3"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a9ab540fa76e47f69d54714fa0f0382e3">verilog_generator.add_dummy_command</a></td></tr>
<tr class="separator:a9ab540fa76e47f69d54714fa0f0382e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e51a16eea5e96c5aa77ea01579bd27"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a85e51a16eea5e96c5aa77ea01579bd27">verilog_generator.flatten_struct_fields</a></td></tr>
<tr class="separator:a85e51a16eea5e96c5aa77ea01579bd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719ec89eadbdb76c3ba1f8df8f157907"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a719ec89eadbdb76c3ba1f8df8f157907">verilog_generator.generate_interface</a></td></tr>
<tr class="separator:a719ec89eadbdb76c3ba1f8df8f157907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a09865dc2428bffadea5669370a1471"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a1a09865dc2428bffadea5669370a1471">verilog_generator.generate_interface_perf_counters</a></td></tr>
<tr class="separator:a1a09865dc2428bffadea5669370a1471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc59aa695fe42f246df0ff8a0c3e785d"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#adc59aa695fe42f246df0ff8a0c3e785d">verilog_generator.generate_interfaces</a></td></tr>
<tr class="separator:adc59aa695fe42f246df0ff8a0c3e785d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e58e2b5b632223307b65b5e8cd51028"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6e58e2b5b632223307b65b5e8cd51028">verilog_generator.generate_interface_senders_receivers</a></td></tr>
<tr class="separator:a6e58e2b5b632223307b65b5e8cd51028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb69d2091eb978318f0c6fc718fb13a4"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#adb69d2091eb978318f0c6fc718fb13a4">verilog_generator.newln</a></td></tr>
<tr class="separator:adb69d2091eb978318f0c6fc718fb13a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e251dc21817ef0d79de794d38318fbb"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a9e251dc21817ef0d79de794d38318fbb">verilog_generator.enum_2_class_name</a></td></tr>
<tr class="separator:a9e251dc21817ef0d79de794d38318fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc005646e92f8b0aeeed3f441cdfa11"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6cc005646e92f8b0aeeed3f441cdfa11">verilog_generator.insert_enum</a></td></tr>
<tr class="separator:a6cc005646e92f8b0aeeed3f441cdfa11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1510db3a4ad74101fa56687347987bda"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a1510db3a4ad74101fa56687347987bda">verilog_generator.register_reset_value</a></td></tr>
<tr class="separator:a1510db3a4ad74101fa56687347987bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1702bb61a8a284ceb782528501d58b7"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aa1702bb61a8a284ceb782528501d58b7">verilog_generator.generate_registers_map_amodel</a></td></tr>
<tr class="separator:aa1702bb61a8a284ceb782528501d58b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c57a6c2e7b44997ebc77a9705f56ec6"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a3c57a6c2e7b44997ebc77a9705f56ec6">verilog_generator.gen_amodel_c_headers_base</a></td></tr>
<tr class="separator:a3c57a6c2e7b44997ebc77a9705f56ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37a4383316401f253d362156fe7f159"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ac37a4383316401f253d362156fe7f159">verilog_generator.gen_amodel_c_headers_offset</a></td></tr>
<tr class="separator:ac37a4383316401f253d362156fe7f159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a065d3eb7df588932ffee2860e142abb4"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a065d3eb7df588932ffee2860e142abb4">verilog_generator.gen_amodel_c_headers_field</a></td></tr>
<tr class="separator:a065d3eb7df588932ffee2860e142abb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab43f759f0bdf2c082390a88110092e93"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ab43f759f0bdf2c082390a88110092e93">verilog_generator.generate_registers_amodel_c_headers</a></td></tr>
<tr class="separator:ab43f759f0bdf2c082390a88110092e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f4962f360a3453496fbb9aecc154b7"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a09f4962f360a3453496fbb9aecc154b7">verilog_generator.generate_commands_trace_amodel_c_headers</a></td></tr>
<tr class="separator:a09f4962f360a3453496fbb9aecc154b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407a6d16ea507354f98156061a237cc7"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a407a6d16ea507354f98156061a237cc7">verilog_generator.generate_commands_amodel_c_headers</a></td></tr>
<tr class="separator:a407a6d16ea507354f98156061a237cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04093e2bab1b5ac3b1809a000cbb4792"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a04093e2bab1b5ac3b1809a000cbb4792">verilog_generator.generate_enums_amodel_c_headers</a></td></tr>
<tr class="separator:a04093e2bab1b5ac3b1809a000cbb4792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9116a9ecd3860faffaa5e390ccc8d361"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a9116a9ecd3860faffaa5e390ccc8d361">verilog_generator.arbiter</a></td></tr>
<tr class="separator:a9116a9ecd3860faffaa5e390ccc8d361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39ea44e38eb50d66f8ceeafd61d2c848"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a39ea44e38eb50d66f8ceeafd61d2c848">verilog_generator.instantiate_fifo</a></td></tr>
<tr class="separator:a39ea44e38eb50d66f8ceeafd61d2c848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7507df63a0f85b2936f84cd64e62ce22"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a7507df63a0f85b2936f84cd64e62ce22">verilog_generator.beautify_io</a></td></tr>
<tr class="separator:a7507df63a0f85b2936f84cd64e62ce22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf544527848eccf8c9d510143b80eb98"><td class="memItemLeft" align="right" valign="top">def&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aaf544527848eccf8c9d510143b80eb98">verilog_generator.my_replace</a></td></tr>
<tr class="separator:aaf544527848eccf8c9d510143b80eb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ad90475de491c58d1bd0962f20cb9b26a"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ad90475de491c58d1bd0962f20cb9b26a">verilog_generator.infra_dir</a> = os.path.dirname(os.path.realpath(os.environ[&quot;INFRA_ASIC_FPGA_ROOT&quot;]))</td></tr>
<tr class="separator:ad90475de491c58d1bd0962f20cb9b26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef66d07ac5937a888f2a6087df98f168"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aef66d07ac5937a888f2a6087df98f168">verilog_generator.veripy_dir</a> = infra_dir+'/infra_asic_fpga/common/tools/veripy/1_0'</td></tr>
<tr class="separator:aef66d07ac5937a888f2a6087df98f168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4524ff0556a251f5fb377c73c43c62fd"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a4524ff0556a251f5fb377c73c43c62fd">verilog_generator.epilog</a></td></tr>
<tr class="separator:a4524ff0556a251f5fb377c73c43c62fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade554169d988ab15567d5895be125e8a"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ade554169d988ab15567d5895be125e8a">verilog_generator.ios</a> = []</td></tr>
<tr class="separator:ade554169d988ab15567d5895be125e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a729e0a8bec14b9a53a961013b1c6b10d"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a729e0a8bec14b9a53a961013b1c6b10d">verilog_generator.io_names</a> = []</td></tr>
<tr class="separator:a729e0a8bec14b9a53a961013b1c6b10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da1e4bf2a3336949d86ab239c0d48fa"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a0da1e4bf2a3336949d86ab239c0d48fa">verilog_generator.connection_display</a> = []</td></tr>
<tr class="separator:a0da1e4bf2a3336949d86ab239c0d48fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a220b4f3ab621882ef8a81bb413f8d7b1"><td class="memItemLeft" align="right" valign="top">dictionary&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a220b4f3ab621882ef8a81bb413f8d7b1">verilog_generator.connection_dict</a> = {}</td></tr>
<tr class="separator:a220b4f3ab621882ef8a81bb413f8d7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdc641e6360d79d9e9df91867d89549"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#abfdc641e6360d79d9e9df91867d89549">verilog_generator.instances</a> = []</td></tr>
<tr class="separator:abfdc641e6360d79d9e9df91867d89549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1814507baaef36aff8b155155897e8b2"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a1814507baaef36aff8b155155897e8b2">verilog_generator.LHS_list</a> = []</td></tr>
<tr class="separator:a1814507baaef36aff8b155155897e8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cff72beee2a3140fb4e24f0df14fa24"><td class="memItemLeft" align="right" valign="top">dictionary&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a0cff72beee2a3140fb4e24f0df14fa24">verilog_generator.RESET_TYPES</a></td></tr>
<tr class="separator:a0cff72beee2a3140fb4e24f0df14fa24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57369757866dd14ee1936dffd0a5aa9"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aa57369757866dd14ee1936dffd0a5aa9">verilog_generator.t</a> = &quot; &quot;</td></tr>
<tr class="separator:aa57369757866dd14ee1936dffd0a5aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084b763c0c3c8177e456acc947433d03"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a084b763c0c3c8177e456acc947433d03">verilog_generator.clk</a> = &quot;clk&quot;</td></tr>
<tr class="separator:a084b763c0c3c8177e456acc947433d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a856600314c3e197aec6b35a3a309c"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ae8a856600314c3e197aec6b35a3a309c">verilog_generator.reset</a> = &quot;reset_n&quot;</td></tr>
<tr class="separator:ae8a856600314c3e197aec6b35a3a309c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9b1a5f31f594c7d5f7e5ed5109b5ae"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#abb9b1a5f31f594c7d5f7e5ed5109b5ae">verilog_generator.reset_type</a> = &quot;async&quot;</td></tr>
<tr class="separator:abb9b1a5f31f594c7d5f7e5ed5109b5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7c6221b08ab4fb64b0982313fd0ff7"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#adf7c6221b08ab4fb64b0982313fd0ff7">verilog_generator.time_unit</a> = &quot;1ps&quot;</td></tr>
<tr class="separator:adf7c6221b08ab4fb64b0982313fd0ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2ac36940267286c7a5391623e03573"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#abf2ac36940267286c7a5391623e03573">verilog_generator.time_precision</a> = &quot;1ps&quot;</td></tr>
<tr class="separator:abf2ac36940267286c7a5391623e03573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4116ec2b4ca55baef938c192cb786b9f"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a4116ec2b4ca55baef938c192cb786b9f">verilog_generator.lines</a> = []</td></tr>
<tr class="separator:a4116ec2b4ca55baef938c192cb786b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e203affef1ef3d1663ff2b55d94e66"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aa5e203affef1ef3d1663ff2b55d94e66">verilog_generator.wires</a> = []</td></tr>
<tr class="separator:aa5e203affef1ef3d1663ff2b55d94e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3013d1cc593da9b9bf0d2070d1efa32b"><td class="memItemLeft" align="right" valign="top">dictionary&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a3013d1cc593da9b9bf0d2070d1efa32b">verilog_generator.dictionary_for_passing_variable</a> = {}</td></tr>
<tr class="separator:a3013d1cc593da9b9bf0d2070d1efa32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6109161297a91e88d4900fd43a8ae7c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ab6109161297a91e88d4900fd43a8ae7c">verilog_generator.declare_separately</a> = False</td></tr>
<tr class="separator:ab6109161297a91e88d4900fd43a8ae7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc0cb849be3aeecb483610528ce0a8c"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6dc0cb849be3aeecb483610528ce0a8c">verilog_generator.auto_indent</a> = &quot;&quot;</td></tr>
<tr class="separator:a6dc0cb849be3aeecb483610528ce0a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add157c9592135f760a25b6882b66f317"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#add157c9592135f760a25b6882b66f317">verilog_generator.ios_limiter</a> = &quot;,&quot;</td></tr>
<tr class="separator:add157c9592135f760a25b6882b66f317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2325db94182cdaabe6764d7dd66e83"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a4b2325db94182cdaabe6764d7dd66e83">verilog_generator.wires_limiter</a> = &quot;;&quot;</td></tr>
<tr class="separator:a4b2325db94182cdaabe6764d7dd66e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2b00ab6926aace302d17acbfc4b4930"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ae2b00ab6926aace302d17acbfc4b4930">verilog_generator.print_to_stdio</a> = True</td></tr>
<tr class="separator:ae2b00ab6926aace302d17acbfc4b4930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5af5f0a450d4472bada6b8dc7f1476"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a0b5af5f0a450d4472bada6b8dc7f1476">verilog_generator.assertion_support_code_printed</a> = False</td></tr>
<tr class="separator:a0b5af5f0a450d4472bada6b8dc7f1476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a240aab9d20a84388dc27eb1f446b0767"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a240aab9d20a84388dc27eb1f446b0767">verilog_generator.assertion_counter</a> = 0</td></tr>
<tr class="separator:a240aab9d20a84388dc27eb1f446b0767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599ad76910e1a4ff51f628cc081c2318"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a599ad76910e1a4ff51f628cc081c2318">verilog_generator.html_table_width</a> = &quot;95%&quot;</td></tr>
<tr class="separator:a599ad76910e1a4ff51f628cc081c2318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d06d215d8d94fd14381a66bf96fc683"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a0d06d215d8d94fd14381a66bf96fc683">verilog_generator.doing_python</a> = 0</td></tr>
<tr class="separator:a0d06d215d8d94fd14381a66bf96fc683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5096d6e8e228909ba47c9a767073c07"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ab5096d6e8e228909ba47c9a767073c07">verilog_generator.code_block</a> = &quot;&quot;</td></tr>
<tr class="separator:ab5096d6e8e228909ba47c9a767073c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba79d1c3e3b9be44f11728cd35c6e73c"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aba79d1c3e3b9be44f11728cd35c6e73c">verilog_generator.comment_indent</a> = &quot;&quot;</td></tr>
<tr class="separator:aba79d1c3e3b9be44f11728cd35c6e73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e6335e1f83988a91ae70e4ecb391730"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a5e6335e1f83988a91ae70e4ecb391730">verilog_generator.language</a> = args.language</td></tr>
<tr class="separator:a5e6335e1f83988a91ae70e4ecb391730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb52776ad17e577ce327352763024a8"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6eb52776ad17e577ce327352763024a8">verilog_generator.bn</a> = os.path.basename(args.input[0])</td></tr>
<tr class="separator:a6eb52776ad17e577ce327352763024a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada96a4c39f1929758761d6a64ad0c760"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ada96a4c39f1929758761d6a64ad0c760">verilog_generator.RE_LANGUAGE0</a> = re.compile(r&quot;^(verilog|systemverilog|c|cpp|text)$&quot;)</td></tr>
<tr class="separator:ada96a4c39f1929758761d6a64ad0c760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf04d1286f0d2641bb2f82f7929d958"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#acbf04d1286f0d2641bb2f82f7929d958">verilog_generator.reg_language0</a> = re.search(RE_LANGUAGE0, language)</td></tr>
<tr class="separator:acbf04d1286f0d2641bb2f82f7929d958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4484e49b7559533253e1bda0ca0e6c"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a9a4484e49b7559533253e1bda0ca0e6c">verilog_generator.RE_LANGUAGE_HTML</a> = re.compile(r&quot;^(html)$&quot;)</td></tr>
<tr class="separator:a9a4484e49b7559533253e1bda0ca0e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad213e3c3338fcff392ee54c0628944c6"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ad213e3c3338fcff392ee54c0628944c6">verilog_generator.reg_language_html</a> = re.search(RE_LANGUAGE_HTML, language)</td></tr>
<tr class="separator:ad213e3c3338fcff392ee54c0628944c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca785f35678184fec88d5d43caa3740"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a0ca785f35678184fec88d5d43caa3740">verilog_generator.RE_LANGUAGE_TCL</a> = re.compile(r&quot;^(tcl)$&quot;)</td></tr>
<tr class="separator:a0ca785f35678184fec88d5d43caa3740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af401d6db8d44ed7c956d2bc940b830b7"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#af401d6db8d44ed7c956d2bc940b830b7">verilog_generator.reg_language_tcl</a> = re.search(RE_LANGUAGE_TCL, language)</td></tr>
<tr class="separator:af401d6db8d44ed7c956d2bc940b830b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab534858c586df01be1972992248e17e2"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ab534858c586df01be1972992248e17e2">verilog_generator.comment_pre</a> = &quot;//&quot;</td></tr>
<tr class="separator:ab534858c586df01be1972992248e17e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd9d3d9939ee9a02315fa72596bcb584"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#acd9d3d9939ee9a02315fa72596bcb584">verilog_generator.comment_post</a> = &quot;&quot;</td></tr>
<tr class="separator:acd9d3d9939ee9a02315fa72596bcb584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05f0f3ac407424a9c5a520b2273bc80"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ad05f0f3ac407424a9c5a520b2273bc80">verilog_generator.current_time</a> = strftime(&quot;%04Y%02m%02dff%02H%02M%02S&quot;, localtime())</td></tr>
<tr class="separator:ad05f0f3ac407424a9c5a520b2273bc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e32195323e3b3286dde555fd14edb5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ac7e32195323e3b3286dde555fd14edb5">verilog_generator.level</a> = logging.DEBUG,</td></tr>
<tr class="separator:ac7e32195323e3b3286dde555fd14edb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15bd2d3bf5324274289ab73246b585bf"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a15bd2d3bf5324274289ab73246b585bf">verilog_generator.format</a> = &quot;%(asctime)s %(name)-12s %(levelname)-8s %(message)s&quot;</td></tr>
<tr class="separator:a15bd2d3bf5324274289ab73246b585bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017c98333edf5962930aae34c94472d7"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a017c98333edf5962930aae34c94472d7">verilog_generator.datefmt</a> = &quot;%m-%d %H:%M&quot;</td></tr>
<tr class="separator:a017c98333edf5962930aae34c94472d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74645f88578da230e576aaf69299fa2d"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a74645f88578da230e576aaf69299fa2d">verilog_generator.filename</a> = &quot;/tmp/{}.{}.log&quot;</td></tr>
<tr class="separator:a74645f88578da230e576aaf69299fa2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36e53540e6ae38d5e5e1d87cba949016"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a36e53540e6ae38d5e5e1d87cba949016">verilog_generator.filemode</a> = &quot;w&quot;</td></tr>
<tr class="separator:a36e53540e6ae38d5e5e1d87cba949016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734fc03a4db18f8e5c63129ffcda83a9"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a734fc03a4db18f8e5c63129ffcda83a9">verilog_generator.console</a> = logging.StreamHandler()</td></tr>
<tr class="separator:a734fc03a4db18f8e5c63129ffcda83a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acadbc9500b6eafb53dca88de5dd2ca81"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#acadbc9500b6eafb53dca88de5dd2ca81">verilog_generator.formatter</a> = logging.Formatter(&quot;%(name)-12s: %(levelname)-8s %(message)s&quot;)</td></tr>
<tr class="separator:acadbc9500b6eafb53dca88de5dd2ca81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5eb8554969365fa9ee5b1fb34933f60"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ad5eb8554969365fa9ee5b1fb34933f60">verilog_generator.preprocess_lines</a> = []</td></tr>
<tr class="separator:ad5eb8554969365fa9ee5b1fb34933f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f7123cb341845c3498a34ba5e3c0067"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6f7123cb341845c3498a34ba5e3c0067">verilog_generator.RE_TEMPLATE</a> = re.compile(r&quot;^(\s*)&amp;template\s+([\w\.\/]+)$&quot;)</td></tr>
<tr class="separator:a6f7123cb341845c3498a34ba5e3c0067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aed3c5cd303298b2bb45f71638c1e0a"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a3aed3c5cd303298b2bb45f71638c1e0a">verilog_generator.reg_template</a> = re.search(RE_TEMPLATE, line)</td></tr>
<tr class="separator:a3aed3c5cd303298b2bb45f71638c1e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3333ead908a28b77546390c93f38929f"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a3333ead908a28b77546390c93f38929f">verilog_generator.template_file</a> = open(&quot;{}&quot;.format(reg_template.group(2)), &quot;r&quot;)</td></tr>
<tr class="separator:a3333ead908a28b77546390c93f38929f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa6dff7070364c2a3d96814f1efc53e8"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aaa6dff7070364c2a3d96814f1efc53e8">verilog_generator.RE_PYTHON_BLOCK_BEGIN</a> = re.compile(r&quot;^(\s*)&amp;pythonBegin(\s*)$&quot;)</td></tr>
<tr class="separator:aaa6dff7070364c2a3d96814f1efc53e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2349535564e100a6d65a2146bf0f8bbd"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a2349535564e100a6d65a2146bf0f8bbd">verilog_generator.RE_PYTHON_BLOCK_END</a> = re.compile(r&quot;^(\s*)&amp;pythonEnd(\s*)$&quot;)</td></tr>
<tr class="separator:a2349535564e100a6d65a2146bf0f8bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa77385c9f3ed119e28172c750844d448"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aa77385c9f3ed119e28172c750844d448">verilog_generator.RE_PYTHON_SINGLE_LINE</a> = re.compile(r&quot;^(\s*)&amp;python(\s+)(.*)$&quot;)</td></tr>
<tr class="separator:aa77385c9f3ed119e28172c750844d448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17458264d0df5cb836d925e8cf2ec56f"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a17458264d0df5cb836d925e8cf2ec56f">verilog_generator.RE_DECLARATIONS</a> = re.compile(r&quot;^(\s*)&amp;declarations(\S?)(\s*)$&quot;)</td></tr>
<tr class="separator:a17458264d0df5cb836d925e8cf2ec56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42330437a8a95b3a482073d5c6791d3"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ac42330437a8a95b3a482073d5c6791d3">verilog_generator.RE_VARIABLE</a> = re.compile(r&quot;\$\${(.*?)}&quot;)</td></tr>
<tr class="separator:ac42330437a8a95b3a482073d5c6791d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac53d8e583f512c430c2e1c3ddff585e4"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ac53d8e583f512c430c2e1c3ddff585e4">verilog_generator.RE_IOS</a> = re.compile(r&quot;^(\s*)&amp;ios(\S?)(\s*)$&quot;)</td></tr>
<tr class="separator:ac53d8e583f512c430c2e1c3ddff585e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a164628a1ed9048df4807c3e001bd2"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ac2a164628a1ed9048df4807c3e001bd2">verilog_generator.RE_INSTANCE</a> = re.compile(r&quot;^(\s*)&amp;instances(\S?)(\s*)$&quot;, re.I)</td></tr>
<tr class="separator:ac2a164628a1ed9048df4807c3e001bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767602e234555709fb8829fe493912ff"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a767602e234555709fb8829fe493912ff">verilog_generator.RE_LOGICS</a> = re.compile(r&quot;^(\s*)&amp;logics(\S?)(\s*)$&quot;, re.I)</td></tr>
<tr class="separator:a767602e234555709fb8829fe493912ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac99e807a3e07ae1108785072dc553db5"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ac99e807a3e07ae1108785072dc553db5">verilog_generator.RE_ASSIGN</a> = re.compile(r&quot;^(\s*)&amp;assigns(\S?)(\s*)$&quot;, re.I)</td></tr>
<tr class="separator:ac99e807a3e07ae1108785072dc553db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a59f9d26b1ec9895aaef184d00d045"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aa0a59f9d26b1ec9895aaef184d00d045">verilog_generator.reg0</a> = re.search(RE_PYTHON_BLOCK_BEGIN, line)</td></tr>
<tr class="separator:aa0a59f9d26b1ec9895aaef184d00d045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f900619fa2fade7a25b6a381d043e00"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a7f900619fa2fade7a25b6a381d043e00">verilog_generator.reg1</a> = re.search(RE_PYTHON_BLOCK_END, line)</td></tr>
<tr class="separator:a7f900619fa2fade7a25b6a381d043e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3383556e2c69bec3df7179edb9abd5"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a6b3383556e2c69bec3df7179edb9abd5">verilog_generator.reg2</a> = re.search(RE_PYTHON_SINGLE_LINE, line)</td></tr>
<tr class="separator:a6b3383556e2c69bec3df7179edb9abd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d70c910cdff4ddb30f5578ec4b4593"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a67d70c910cdff4ddb30f5578ec4b4593">verilog_generator.reg3</a> = re.search(RE_DECLARATIONS, line)</td></tr>
<tr class="separator:a67d70c910cdff4ddb30f5578ec4b4593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0b192cfe4308b8276b1dd2e4b84812"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a1e0b192cfe4308b8276b1dd2e4b84812">verilog_generator.reg4</a> = re.search(RE_VARIABLE, line)</td></tr>
<tr class="separator:a1e0b192cfe4308b8276b1dd2e4b84812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206dc8afa200c2596681d5f885a8d1df"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a206dc8afa200c2596681d5f885a8d1df">verilog_generator.reg5</a> = re.search(RE_IOS, line)</td></tr>
<tr class="separator:a206dc8afa200c2596681d5f885a8d1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ef6869003c4cba069f0d66aedee089"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#ae3ef6869003c4cba069f0d66aedee089">verilog_generator.cpre</a> = comment_post</td></tr>
<tr class="separator:ae3ef6869003c4cba069f0d66aedee089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d95b4550b774331a0bbcd9fa6fdd934"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a8d95b4550b774331a0bbcd9fa6fdd934">verilog_generator.dum</a> = re.sub(r&quot;^(&quot; + comment_indent + r&quot;)&quot;, r&quot;&quot;, line)</td></tr>
<tr class="separator:a8d95b4550b774331a0bbcd9fa6fdd934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90dad455f6c0ec9127df51647fb1380f"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a90dad455f6c0ec9127df51647fb1380f">verilog_generator.instance</a> = re.match(RE_INSTANCE, line)</td></tr>
<tr class="separator:a90dad455f6c0ec9127df51647fb1380f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e8bc766afc3a7055490c6df1b89960f"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a2e8bc766afc3a7055490c6df1b89960f">verilog_generator.logic</a> = re.match(RE_LOGICS, line)</td></tr>
<tr class="separator:a2e8bc766afc3a7055490c6df1b89960f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca014ca977d2ad248a4281f819d4204a"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#aca014ca977d2ad248a4281f819d4204a">verilog_generator.assign</a> = re.match(RE_ASSIGN, line)</td></tr>
<tr class="separator:aca014ca977d2ad248a4281f819d4204a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2eb71d7c30c0dff70beaa28ec95fdc"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceverilog__generator.html#a0a2eb71d7c30c0dff70beaa28ec95fdc">verilog_generator.connection_ports</a> = [v for k, v in connection_dict.items() if k not in io_names]</td></tr>
<tr class="separator:a0a2eb71d7c30c0dff70beaa28ec95fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.5
</small></address>
</body>
</html>
