Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Jul 29 19:33:00 2024
| Host         : cadence26 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.303        0.000                      0                 2274        0.033        0.000                      0                 2274        3.000        0.000                       0                  1430  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk65Mhz_clk_wiz_0   {0.000 7.692}      15.385          65.000          
  clk975Mhz_clk_wiz_0  {0.000 5.128}      10.256          97.500          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk65Mhz_clk_wiz_0         4.202        0.000                      0                 1790        0.033        0.000                      0                 1790        6.712        0.000                       0                  1151  
  clk975Mhz_clk_wiz_0        4.002        0.000                      0                  461        0.133        0.000                      0                  461        4.628        0.000                       0                   275  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk975Mhz_clk_wiz_0  clk65Mhz_clk_wiz_0         2.303        0.000                      0                   23        0.164        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk65Mhz_clk_wiz_0                        
(none)               clk975Mhz_clk_wiz_0                       
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk65Mhz_clk_wiz_0   
(none)                                    clk975Mhz_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk65Mhz_clk_wiz_0
  To Clock:  clk65Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/pixel_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.004ns  (logic 1.816ns (16.502%)  route 9.188ns (83.498%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 13.830 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.650    -0.862    u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/clk65MHz
    DSP48_X1Y7           DSP48E1                                      r  u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/pixel_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434    -0.428 f  u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/pixel_addr_reg/P[7]
                         net (fo=149, routed)         3.847     3.419    u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/P[7]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.124     3.543 r  u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/rom_inferred__4898/i___3_i_1/O
                         net (fo=63, routed)          3.084     6.627    u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/rom_inferred__4898/i___3_i_1_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_S_O)       0.296     6.923 r  u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[0]_i_30/O
                         net (fo=1, routed)           0.795     7.718    u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[0]_i_30_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.298     8.016 r  u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/rom_inferred__4898/dout[0]_i_11/O
                         net (fo=1, routed)           0.000     8.016    u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/rom_inferred__4898/dout[0]_i_11_n_0
    SLICE_X2Y14          MUXF7 (Prop_muxf7_I1_O)      0.247     8.263 r  u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     8.263    u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[0]_i_4_n_0
    SLICE_X2Y14          MUXF8 (Prop_muxf8_I0_O)      0.098     8.361 r  u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[0]_i_2/O
                         net (fo=1, routed)           1.462     9.823    u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[0]_i_2_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I3_O)        0.319    10.142 r  u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/rom_inferred__4898/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    10.142    u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/rom[0]
    SLICE_X36Y14         FDRE                                         r  u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.440    13.830    u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/clk65MHz
    SLICE_X36Y14         FDRE                                         r  u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/dout_reg[0]/C
                         clock pessimism              0.564    14.393    
                         clock uncertainty           -0.079    14.314    
    SLICE_X36Y14         FDRE (Setup_fdre_C_D)        0.031    14.345    u_top_vga/u_test/player_cards[7].u_card1/u_image_rom_card/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/pixel_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.970ns  (logic 2.221ns (20.246%)  route 8.749ns (79.754%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 13.827 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.648    -0.864    u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/clk65MHz
    DSP48_X0Y7           DSP48E1                                      r  u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/pixel_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -0.430 f  u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/pixel_addr_reg/P[4]
                         net (fo=955, routed)         3.185     2.755    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/P[4]
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.150     2.905 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/i___52_i_1/O
                         net (fo=158, routed)         2.354     5.259    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/i___52_i_1_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I0_O)        0.328     5.587 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[3]_i_122/O
                         net (fo=1, routed)           0.000     5.587    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[3]_i_122_n_0
    SLICE_X9Y21          MUXF7 (Prop_muxf7_I1_O)      0.217     5.804 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[3]_i_85/O
                         net (fo=1, routed)           0.574     6.378    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[3]_i_85_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.299     6.677 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[3]_i_39/O
                         net (fo=1, routed)           0.000     6.677    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[3]_i_39_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     6.924 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[3]_i_14/O
                         net (fo=1, routed)           0.742     7.666    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[3]_i_14_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I0_O)        0.298     7.964 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[3]_i_6/O
                         net (fo=1, routed)           1.445     9.408    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[3]_i_6_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.532 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[3]_i_3/O
                         net (fo=1, routed)           0.450     9.982    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[3]_i_3_n_0
    SLICE_X46Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.106 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[3]_i_1/O
                         net (fo=1, routed)           0.000    10.106    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom[3]
    SLICE_X46Y20         FDRE                                         r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.437    13.827    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/clk65MHz
    SLICE_X46Y20         FDRE                                         r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/dout_reg[3]/C
                         clock pessimism              0.492    14.318    
                         clock uncertainty           -0.079    14.239    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.077    14.316    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/pixel_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.911ns  (logic 1.758ns (16.113%)  route 9.153ns (83.887%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 13.814 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.633    -0.879    u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/clk65MHz
    DSP48_X0Y31          DSP48E1                                      r  u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/pixel_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434    -0.445 r  u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/pixel_addr_reg/P[3]
                         net (fo=948, routed)         3.597     3.152    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/P[3]
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.150     3.302 f  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/i___52_i_1/O
                         net (fo=158, routed)         1.637     4.939    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/i___52_i_1_n_0
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.352     5.291 r  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/i___94/O
                         net (fo=23, routed)          0.907     6.198    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/i___94_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I2_O)        0.326     6.524 r  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[2]_i_36/O
                         net (fo=1, routed)           0.936     7.460    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[2]_i_36_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.584 r  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[2]_i_14/O
                         net (fo=1, routed)           0.452     8.036    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[2]_i_14_n_0
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.124     8.160 r  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[2]_i_5/O
                         net (fo=1, routed)           0.978     9.138    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[2]_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.262 r  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[2]_i_2/O
                         net (fo=1, routed)           0.645     9.907    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[2]_i_2_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.124    10.031 r  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[2]_i_1/O
                         net (fo=1, routed)           0.000    10.031    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom[2]
    SLICE_X37Y81         FDRE                                         r  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.425    13.814    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/clk65MHz
    SLICE_X37Y81         FDRE                                         r  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/dout_reg[2]/C
                         clock pessimism              0.491    14.304    
                         clock uncertainty           -0.079    14.225    
    SLICE_X37Y81         FDRE (Setup_fdre_C_D)        0.029    14.254    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/pixel_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.861ns  (logic 2.417ns (22.253%)  route 8.444ns (77.747%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 13.827 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.648    -0.864    u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/clk65MHz
    DSP48_X0Y7           DSP48E1                                      r  u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/pixel_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -0.430 f  u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/pixel_addr_reg/P[4]
                         net (fo=955, routed)         3.185     2.755    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/P[4]
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.150     2.905 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/i___52_i_1/O
                         net (fo=158, routed)         2.253     5.158    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/i___52_i_1_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I0_O)        0.328     5.486 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[5]_i_130/O
                         net (fo=1, routed)           0.000     5.486    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[5]_i_130_n_0
    SLICE_X9Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     5.703 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[5]_i_106/O
                         net (fo=1, routed)           0.567     6.270    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[5]_i_106_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I1_O)        0.299     6.569 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[5]_i_60/O
                         net (fo=1, routed)           0.000     6.569    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[5]_i_60_n_0
    SLICE_X10Y19         MUXF7 (Prop_muxf7_I1_O)      0.214     6.783 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[5]_i_24/O
                         net (fo=1, routed)           0.463     7.246    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[5]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.297     7.543 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[5]_i_8/O
                         net (fo=1, routed)           1.418     8.961    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[5]_i_8_n_0
    SLICE_X42Y19         LUT5 (Prop_lut5_I0_O)        0.150     9.111 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[5]_i_3/O
                         net (fo=1, routed)           0.559     9.669    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[5]_i_3_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.328     9.997 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[5]_i_1/O
                         net (fo=1, routed)           0.000     9.997    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom[5]
    SLICE_X47Y20         FDRE                                         r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.437    13.827    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/clk65MHz
    SLICE_X47Y20         FDRE                                         r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/dout_reg[5]/C
                         clock pessimism              0.492    14.318    
                         clock uncertainty           -0.079    14.239    
    SLICE_X47Y20         FDRE (Setup_fdre_C_D)        0.031    14.270    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/pixel_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.828ns  (logic 1.758ns (16.236%)  route 9.070ns (83.764%))
  Logic Levels:           7  (LUT2=2 LUT6=5)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 13.816 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.633    -0.879    u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/clk65MHz
    DSP48_X0Y31          DSP48E1                                      r  u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/pixel_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434    -0.445 r  u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/pixel_addr_reg/P[3]
                         net (fo=948, routed)         3.597     3.152    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/P[3]
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.150     3.302 f  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/i___52_i_1/O
                         net (fo=158, routed)         1.637     4.939    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/i___52_i_1_n_0
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.352     5.291 r  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/i___94/O
                         net (fo=23, routed)          0.794     6.085    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/i___94_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.326     6.411 r  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[4]_i_41/O
                         net (fo=1, routed)           0.822     7.233    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[4]_i_41_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.357 r  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[4]_i_16/O
                         net (fo=1, routed)           0.571     7.928    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[4]_i_16_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.052 r  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[4]_i_5/O
                         net (fo=1, routed)           0.936     8.988    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[4]_i_5_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.112 r  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[4]_i_2/O
                         net (fo=1, routed)           0.713     9.825    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[4]_i_2_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I3_O)        0.124     9.949 r  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom_inferred__4898/dout[4]_i_1/O
                         net (fo=1, routed)           0.000     9.949    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/rom[4]
    SLICE_X37Y82         FDRE                                         r  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.427    13.816    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/clk65MHz
    SLICE_X37Y82         FDRE                                         r  u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/dout_reg[4]/C
                         clock pessimism              0.491    14.306    
                         clock uncertainty           -0.079    14.227    
    SLICE_X37Y82         FDRE (Setup_fdre_C_D)        0.031    14.258    u_top_vga/u_test/player_cards[0].u_card1/u_image_rom_card/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 u_top_vga/u_test/player_cards[5].u_card1/u_draw_card/pixel_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.805ns  (logic 2.045ns (18.926%)  route 8.760ns (81.074%))
  Logic Levels:           7  (LUT2=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 13.825 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.647    -0.865    u_top_vga/u_test/player_cards[5].u_card1/u_draw_card/clk65MHz
    DSP48_X1Y11          DSP48E1                                      r  u_top_vga/u_test/player_cards[5].u_card1/u_draw_card/pixel_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -0.431 r  u_top_vga/u_test/player_cards[5].u_card1/u_draw_card/pixel_addr_reg/P[0]
                         net (fo=1032, routed)        4.704     4.273    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/P[0]
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.117     4.390 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/i___275/O
                         net (fo=3, routed)           1.071     5.461    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/i___275_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.348     5.809 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[8]_i_81/O
                         net (fo=1, routed)           0.000     5.809    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[8]_i_81_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     6.023 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[8]_i_39/O
                         net (fo=1, routed)           0.697     6.720    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[8]_i_39_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I1_O)        0.297     7.017 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[8]_i_15/O
                         net (fo=1, routed)           0.000     7.017    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[8]_i_15_n_0
    SLICE_X3Y27          MUXF7 (Prop_muxf7_I0_O)      0.212     7.229 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[8]_i_6/O
                         net (fo=1, routed)           1.731     8.959    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[8]_i_6_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I3_O)        0.299     9.258 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[8]_i_2/O
                         net (fo=1, routed)           0.558     9.816    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[8]_i_2_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.940 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[8]_i_1/O
                         net (fo=1, routed)           0.000     9.940    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom[8]
    SLICE_X32Y31         FDRE                                         r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.435    13.825    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/clk65MHz
    SLICE_X32Y31         FDRE                                         r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[8]/C
                         clock pessimism              0.492    14.316    
                         clock uncertainty           -0.079    14.237    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)        0.029    14.266    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 u_top_vga/u_test/player_cards[5].u_card1/u_draw_card/pixel_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.845ns  (logic 1.982ns (18.276%)  route 8.863ns (81.724%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 13.824 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.647    -0.865    u_top_vga/u_test/player_cards[5].u_card1/u_draw_card/clk65MHz
    DSP48_X1Y11          DSP48E1                                      r  u_top_vga/u_test/player_cards[5].u_card1/u_draw_card/pixel_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -0.431 r  u_top_vga/u_test/player_cards[5].u_card1/u_draw_card/pixel_addr_reg/P[0]
                         net (fo=1032, routed)        5.872     5.441    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/P[0]
    SLICE_X1Y35          LUT6 (Prop_lut6_I1_O)        0.124     5.565 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/i___120/O
                         net (fo=1, routed)           0.000     5.565    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/i___120_n_0
    SLICE_X1Y35          MUXF7 (Prop_muxf7_I1_O)      0.245     5.810 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[9]_i_137/O
                         net (fo=1, routed)           0.000     5.810    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[9]_i_137_n_0
    SLICE_X1Y35          MUXF8 (Prop_muxf8_I0_O)      0.104     5.914 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[9]_i_101/O
                         net (fo=1, routed)           0.414     6.329    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[9]_i_101_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.316     6.645 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[9]_i_60/O
                         net (fo=1, routed)           0.872     7.516    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[9]_i_60_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I1_O)        0.124     7.640 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[9]_i_24/O
                         net (fo=1, routed)           0.000     7.640    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[9]_i_24_n_0
    SLICE_X6Y33          MUXF7 (Prop_muxf7_I1_O)      0.214     7.854 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[9]_i_8/O
                         net (fo=1, routed)           0.859     8.713    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[9]_i_8_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I0_O)        0.297     9.010 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[9]_i_3/O
                         net (fo=1, routed)           0.845     9.856    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[9]_i_3_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.980 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[9]_i_1/O
                         net (fo=1, routed)           0.000     9.980    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom[9]
    SLICE_X34Y31         FDRE                                         r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.434    13.824    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/clk65MHz
    SLICE_X34Y31         FDRE                                         r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[9]/C
                         clock pessimism              0.492    14.315    
                         clock uncertainty           -0.079    14.236    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.077    14.313    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 u_top_vga/u_test/player_cards[3].u_card1/u_draw_card/pixel_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.858ns  (logic 1.828ns (16.835%)  route 9.030ns (83.165%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 13.835 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.659    -0.853    u_top_vga/u_test/player_cards[3].u_card1/u_draw_card/clk65MHz
    DSP48_X0Y18          DSP48E1                                      r  u_top_vga/u_test/player_cards[3].u_card1/u_draw_card/pixel_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434    -0.419 f  u_top_vga/u_test/player_cards[3].u_card1/u_draw_card/pixel_addr_reg/P[1]
                         net (fo=1059, routed)        4.751     4.332    u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/P[1]
    SLICE_X52Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.456 f  u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/rom_inferred__4898/i___125_i_1/O
                         net (fo=11, routed)          1.010     5.465    u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/rom_inferred__4898/i___125_i_1_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.589 r  u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/rom_inferred__4898/i___125/O
                         net (fo=1, routed)           0.000     5.589    u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/rom_inferred__4898/i___125_n_0
    SLICE_X52Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     5.798 r  u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[4]_i_50/O
                         net (fo=1, routed)           1.265     7.063    u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[4]_i_50_n_0
    SLICE_X58Y49         LUT5 (Prop_lut5_I0_O)        0.297     7.360 r  u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/rom_inferred__4898/dout[4]_i_19/O
                         net (fo=1, routed)           0.000     7.360    u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/rom_inferred__4898/dout[4]_i_19_n_0
    SLICE_X58Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     7.577 r  u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[4]_i_7/O
                         net (fo=1, routed)           0.647     8.224    u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[4]_i_7_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.299     8.523 r  u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/rom_inferred__4898/dout[4]_i_2/O
                         net (fo=1, routed)           1.358     9.881    u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/rom_inferred__4898/dout[4]_i_2_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124    10.005 r  u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/rom_inferred__4898/dout[4]_i_1/O
                         net (fo=1, routed)           0.000    10.005    u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/rom[4]
    SLICE_X33Y45         FDRE                                         r  u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.445    13.835    u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/clk65MHz
    SLICE_X33Y45         FDRE                                         r  u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/dout_reg[4]/C
                         clock pessimism              0.564    14.398    
                         clock uncertainty           -0.079    14.319    
    SLICE_X33Y45         FDRE (Setup_fdre_C_D)        0.029    14.348    u_top_vga/u_test/player_cards[3].u_card1/u_image_rom_card/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/pixel_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.701ns  (logic 2.187ns (20.437%)  route 8.514ns (79.563%))
  Logic Levels:           8  (LUT2=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 13.827 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.648    -0.864    u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/clk65MHz
    DSP48_X0Y7           DSP48E1                                      r  u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/pixel_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -0.430 f  u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/pixel_addr_reg/P[4]
                         net (fo=955, routed)         3.185     2.755    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/P[4]
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.150     2.905 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/i___52_i_1/O
                         net (fo=158, routed)         2.532     5.437    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/i___52_i_1_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I0_O)        0.328     5.765 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[10]_i_113/O
                         net (fo=1, routed)           0.000     5.765    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[10]_i_113_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217     5.982 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[10]_i_90/O
                         net (fo=1, routed)           0.472     6.454    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[10]_i_90_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.299     6.753 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[10]_i_51/O
                         net (fo=1, routed)           0.000     6.753    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[10]_i_51_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     6.967 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[10]_i_21/O
                         net (fo=1, routed)           1.105     8.072    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[10]_i_21_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.297     8.369 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[10]_i_8/O
                         net (fo=1, routed)           0.637     9.007    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[10]_i_8_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.131 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[10]_i_3/O
                         net (fo=1, routed)           0.582     9.713    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[10]_i_3_n_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.837 r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom_inferred__4898/dout[10]_i_1/O
                         net (fo=1, routed)           0.000     9.837    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/rom[10]
    SLICE_X47Y19         FDRE                                         r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.437    13.827    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/clk65MHz
    SLICE_X47Y19         FDRE                                         r  u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/dout_reg[10]/C
                         clock pessimism              0.492    14.318    
                         clock uncertainty           -0.079    14.239    
    SLICE_X47Y19         FDRE (Setup_fdre_C_D)        0.029    14.268    u_top_vga/u_test/player_cards[8].u_card1/u_image_rom_card/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 u_top_vga/u_test/player_cards[5].u_card1/u_draw_card/pixel_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.697ns  (logic 1.565ns (14.630%)  route 9.132ns (85.370%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 13.824 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.647    -0.865    u_top_vga/u_test/player_cards[5].u_card1/u_draw_card/clk65MHz
    DSP48_X1Y11          DSP48E1                                      r  u_top_vga/u_test/player_cards[5].u_card1/u_draw_card/pixel_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434    -0.431 r  u_top_vga/u_test/player_cards[5].u_card1/u_draw_card/pixel_addr_reg/P[5]
                         net (fo=617, routed)         4.048     3.617    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/P[5]
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.124     3.741 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[3]_i_61/O
                         net (fo=28, routed)          1.965     5.706    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[3]_i_61_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.830 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[11]_i_65/O
                         net (fo=2, routed)           0.427     6.257    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[11]_i_65_n_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.381 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[7]_i_31/O
                         net (fo=1, routed)           0.611     6.992    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[7]_i_31_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.116 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[7]_i_13/O
                         net (fo=1, routed)           0.000     7.116    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[7]_i_13_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     7.328 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[7]_i_5/O
                         net (fo=1, routed)           1.234     8.562    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout_reg[7]_i_5_n_0
    SLICE_X15Y31         LUT6 (Prop_lut6_I1_O)        0.299     8.861 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[7]_i_2/O
                         net (fo=1, routed)           0.848     9.708    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[7]_i_2_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.832 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom_inferred__4898/dout[7]_i_1/O
                         net (fo=1, routed)           0.000     9.832    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/rom[7]
    SLICE_X30Y30         FDRE                                         r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.434    13.824    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/clk65MHz
    SLICE_X30Y30         FDRE                                         r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[7]/C
                         clock pessimism              0.492    14.315    
                         clock uncertainty           -0.079    14.236    
    SLICE_X30Y30         FDRE (Setup_fdre_C_D)        0.079    14.315    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  4.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/u_rgb_delay/delay_stage[1].del_mem_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_test/player_cards[2].u_card1/card_out\\.rgb_reg[7]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.227ns (46.589%)  route 0.260ns (53.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.562    -0.619    u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/u_rgb_delay/clk65MHz
    SLICE_X31Y50         FDRE                                         r  u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/u_rgb_delay/delay_stage[1].del_mem_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/u_rgb_delay/delay_stage[1].del_mem_reg[1][7]/Q
                         net (fo=1, routed)           0.145    -0.346    u_top_vga/u_test/player_cards[1].u_card1/delay_stage[1].del_mem_reg[1]_1[7]
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.099    -0.247 r  u_top_vga/u_test/player_cards[1].u_card1/card_out\\.rgb_reg[7]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r_i_1__1/O
                         net (fo=1, routed)           0.115    -0.132    u_top_vga/u_test/player_cards[2].u_card1/rgb_nxt_0[7]
    SLICE_X30Y47         SRL16E                                       r  u_top_vga/u_test/player_cards[2].u_card1/card_out\\.rgb_reg[7]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.833    -0.857    u_top_vga/u_test/player_cards[2].u_card1/clk65MHz
    SLICE_X30Y47         SRL16E                                       r  u_top_vga/u_test/player_cards[2].u_card1/card_out\\.rgb_reg[7]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
                         clock pessimism              0.508    -0.348    
    SLICE_X30Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.165    u_top_vga/u_test/player_cards[2].u_card1/card_out\\.rgb_reg[7]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_top_vga/u_test/vga_blackjack_out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.364%)  route 0.243ns (56.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.554    -0.627    u_top_vga/u_test/clk65MHz
    SLICE_X43Y29         FDRE                                         r  u_top_vga/u_test/vga_blackjack_out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  u_top_vga/u_test/vga_blackjack_out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           0.243    -0.243    u_top_vga/u_test/wire_test\\.rgb[2]
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.198 r  u_top_vga/u_test/rgb_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_0
    SLICE_X35Y34         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.825    -0.865    u_top_vga/u_draw_mouse/inst/clk65MHz
    SLICE_X35Y34         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X35Y34         FDSE (Hold_fdse_C_D)         0.091    -0.270    u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_top_vga/u_test/player_cards[4].u_card1/u_draw_card/u_rgb_delay/del_mem_reg[0][8]_u_top_vga_u_draw_rect_char_vsync_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_test/player_cards[4].u_card1/u_draw_card/u_rgb_delay/delay_stage[1].del_mem_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.999%)  route 0.218ns (51.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.561    -0.620    u_top_vga/u_test/player_cards[4].u_card1/u_draw_card/u_rgb_delay/clk65MHz
    SLICE_X34Y41         FDRE                                         r  u_top_vga/u_test/player_cards[4].u_card1/u_draw_card/u_rgb_delay/del_mem_reg[0][8]_u_top_vga_u_draw_rect_char_vsync_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  u_top_vga/u_test/player_cards[4].u_card1/u_draw_card/u_rgb_delay/del_mem_reg[0][8]_u_top_vga_u_draw_rect_char_vsync_reg_r/Q
                         net (fo=1, routed)           0.218    -0.239    u_top_vga/u_test/player_cards[4].u_card1_n_15
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  u_top_vga/u_test/player_cards_gate__38/O
                         net (fo=1, routed)           0.000    -0.194    u_top_vga/u_test/player_cards[4].u_card1/u_draw_card/u_rgb_delay/delay_stage[1].del_mem_reg[1][8]_0
    SLICE_X37Y36         FDRE                                         r  u_top_vga/u_test/player_cards[4].u_card1/u_draw_card/u_rgb_delay/delay_stage[1].del_mem_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.827    -0.863    u_top_vga/u_test/player_cards[4].u_card1/u_draw_card/u_rgb_delay/clk65MHz
    SLICE_X37Y36         FDRE                                         r  u_top_vga/u_test/player_cards[4].u_card1/u_draw_card/u_rgb_delay/delay_stage[1].del_mem_reg[1][8]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.091    -0.268    u_top_vga/u_test/player_cards[4].u_card1/u_draw_card/u_rgb_delay/delay_stage[1].del_mem_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/u_rgb_delay/del_mem_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/u_rgb_delay/delay_stage[1].del_mem_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.140%)  route 0.272ns (65.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.549    -0.632    u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/u_rgb_delay/clk65MHz
    SLICE_X33Y73         FDRE                                         r  u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/u_rgb_delay/del_mem_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/u_rgb_delay/del_mem_reg[0][9]/Q
                         net (fo=1, routed)           0.272    -0.219    u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/u_rgb_delay/del_mem_reg[0]_8[9]
    SLICE_X36Y75         FDRE                                         r  u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/u_rgb_delay/delay_stage[1].del_mem_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.813    -0.876    u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/u_rgb_delay/clk65MHz
    SLICE_X36Y75         FDRE                                         r  u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/u_rgb_delay/delay_stage[1].del_mem_reg[1][9]/C
                         clock pessimism              0.503    -0.372    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.078    -0.294    u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/u_rgb_delay/delay_stage[1].del_mem_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_top_vga/u_test/vga_blackjack_out\\.rgb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.607%)  route 0.251ns (57.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.555    -0.626    u_top_vga/u_test/clk65MHz
    SLICE_X39Y30         FDRE                                         r  u_top_vga/u_test/vga_blackjack_out\\.rgb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  u_top_vga/u_test/vga_blackjack_out\\.rgb_reg[6]/Q
                         net (fo=1, routed)           0.251    -0.235    u_top_vga/u_test/wire_test\\.rgb[6]
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.190 r  u_top_vga/u_test/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]_0
    SLICE_X35Y34         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.825    -0.865    u_top_vga/u_draw_mouse/inst/clk65MHz
    SLICE_X35Y34         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X35Y34         FDSE (Hold_fdse_C_D)         0.092    -0.269    u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_test/player_cards[5].u_card1/card_out\\.rgb_reg[7]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.209ns (39.436%)  route 0.321ns (60.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.555    -0.626    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/clk65MHz
    SLICE_X30Y30         FDRE                                         r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[7]/Q
                         net (fo=1, routed)           0.208    -0.254    u_top_vga/u_test/player_cards[4].u_card1/dout[7]
    SLICE_X38Y30         LUT5 (Prop_lut5_I3_O)        0.045    -0.209 r  u_top_vga/u_test/player_cards[4].u_card1/card_out\\.rgb_reg[7]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r_i_1__4/O
                         net (fo=1, routed)           0.113    -0.096    u_top_vga/u_test/player_cards[5].u_card1/rgb_nxt_0[7]
    SLICE_X38Y29         SRL16E                                       r  u_top_vga/u_test/player_cards[5].u_card1/card_out\\.rgb_reg[7]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.821    -0.869    u_top_vga/u_test/player_cards[5].u_card1/clk65MHz
    SLICE_X38Y29         SRL16E                                       r  u_top_vga/u_test/player_cards[5].u_card1/card_out\\.rgb_reg[7]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
                         clock pessimism              0.503    -0.365    
    SLICE_X38Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.182    u_top_vga/u_test/player_cards[5].u_card1/card_out\\.rgb_reg[7]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.550    -0.631    u_top_vga/u_draw_rect_char/u_delay/clk65MHz
    SLICE_X35Y71         FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][6]/Q
                         net (fo=1, routed)           0.285    -0.205    u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0]_10[6]
    SLICE_X36Y74         FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.813    -0.876    u_top_vga/u_draw_rect_char/u_delay/clk65MHz
    SLICE_X36Y74         FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][6]/C
                         clock pessimism              0.503    -0.372    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.076    -0.296    u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_test/player_cards[5].u_card1/card_out\\.rgb_reg[4]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.170%)  route 0.289ns (60.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.555    -0.626    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/clk65MHz
    SLICE_X33Y30         FDRE                                         r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[4]/Q
                         net (fo=1, routed)           0.179    -0.307    u_top_vga/u_test/player_cards[4].u_card1/dout[4]
    SLICE_X38Y30         LUT5 (Prop_lut5_I3_O)        0.045    -0.262 r  u_top_vga/u_test/player_cards[4].u_card1/card_out\\.rgb_reg[4]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r_i_1__4/O
                         net (fo=1, routed)           0.110    -0.152    u_top_vga/u_test/player_cards[5].u_card1/rgb_nxt_0[4]
    SLICE_X38Y29         SRL16E                                       r  u_top_vga/u_test/player_cards[5].u_card1/card_out\\.rgb_reg[4]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.821    -0.869    u_top_vga/u_test/player_cards[5].u_card1/clk65MHz
    SLICE_X38Y29         SRL16E                                       r  u_top_vga/u_test/player_cards[5].u_card1/card_out\\.rgb_reg[4]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
                         clock pessimism              0.503    -0.365    
    SLICE_X38Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.248    u_top_vga/u_test/player_cards[5].u_card1/card_out\\.rgb_reg[4]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_top_vga/u_test/player_cards[1].u_card1/card_out\\.vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/vga_card_out\\.vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.115%)  route 0.298ns (67.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.561    -0.620    u_top_vga/u_test/player_cards[1].u_card1/clk65MHz
    SLICE_X28Y56         FDRE                                         r  u_top_vga/u_test/player_cards[1].u_card1/card_out\\.vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_top_vga/u_test/player_cards[1].u_card1/card_out\\.vcount_reg[4]/Q
                         net (fo=9, routed)           0.298    -0.181    u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/D[4]
    SLICE_X28Y43         FDRE                                         r  u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/vga_card_out\\.vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.833    -0.857    u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/clk65MHz
    SLICE_X28Y43         FDRE                                         r  u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/vga_card_out\\.vcount_reg[4]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.070    -0.278    u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/vga_card_out\\.vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_test/player_cards[5].u_card1/card_out\\.rgb_reg[11]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.301%)  route 0.287ns (60.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.556    -0.625    u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/clk65MHz
    SLICE_X31Y31         FDRE                                         r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_test/player_cards[5].u_card1/u_image_rom_card/dout_reg[11]/Q
                         net (fo=1, routed)           0.169    -0.315    u_top_vga/u_test/player_cards[4].u_card1/dout[11]
    SLICE_X39Y31         LUT5 (Prop_lut5_I3_O)        0.045    -0.270 r  u_top_vga/u_test/player_cards[4].u_card1/card_out\\.rgb_reg[11]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r_i_1__4/O
                         net (fo=1, routed)           0.118    -0.152    u_top_vga/u_test/player_cards[5].u_card1/rgb_nxt_0[11]
    SLICE_X42Y31         SRL16E                                       r  u_top_vga/u_test/player_cards[5].u_card1/card_out\\.rgb_reg[11]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.824    -0.866    u_top_vga/u_test/player_cards[5].u_card1/clk65MHz
    SLICE_X42Y31         SRL16E                                       r  u_top_vga/u_test/player_cards[5].u_card1/card_out\\.rgb_reg[11]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
                         clock pessimism              0.503    -0.362    
    SLICE_X42Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.254    u_top_vga/u_test/player_cards[5].u_card1/card_out\\.rgb_reg[11]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk65Mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y32     u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    u_clk_wiz_0_clk_wiz/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         15.385      13.229     BUFHCE_X0Y1      u_clk_wiz_0_clk_wiz/clkout2_buf_en/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         15.385      13.231     DSP48_X0Y31      u_top_vga/u_test/player_cards[0].u_card1/u_draw_card/pixel_addr_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         15.385      13.231     DSP48_X0Y27      u_top_vga/u_test/player_cards[1].u_card1/u_draw_card/pixel_addr_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         15.385      13.231     DSP48_X0Y21      u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/pixel_addr_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         15.385      13.231     DSP48_X0Y18      u_top_vga/u_test/player_cards[3].u_card1/u_draw_card/pixel_addr_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         15.385      13.231     DSP48_X1Y13      u_top_vga/u_test/player_cards[4].u_card1/u_draw_card/pixel_addr_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         15.385      13.231     DSP48_X1Y11      u_top_vga/u_test/player_cards[5].u_card1/u_draw_card/pixel_addr_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         15.385      13.231     DSP48_X1Y9       u_top_vga/u_test/player_cards[6].u_card1/u_draw_card/pixel_addr_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y72     u_top_vga/u_draw_rect_char/hblnk_reg_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y72     u_top_vga/u_draw_rect_char/hblnk_reg_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y76     u_top_vga/u_draw_rect_char/hcount_reg[0]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y76     u_top_vga/u_draw_rect_char/hcount_reg[0]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y73     u_top_vga/u_draw_rect_char/hcount_reg[10]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y73     u_top_vga/u_draw_rect_char/hcount_reg[10]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y76     u_top_vga/u_draw_rect_char/hcount_reg[1]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y76     u_top_vga/u_draw_rect_char/hcount_reg[1]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y76     u_top_vga/u_draw_rect_char/hcount_reg[2]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y76     u_top_vga/u_draw_rect_char/hcount_reg[2]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y72     u_top_vga/u_draw_rect_char/hblnk_reg_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y72     u_top_vga/u_draw_rect_char/hblnk_reg_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y76     u_top_vga/u_draw_rect_char/hcount_reg[0]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y76     u_top_vga/u_draw_rect_char/hcount_reg[0]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y73     u_top_vga/u_draw_rect_char/hcount_reg[10]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y73     u_top_vga/u_draw_rect_char/hcount_reg[10]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y76     u_top_vga/u_draw_rect_char/hcount_reg[1]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y76     u_top_vga/u_draw_rect_char/hcount_reg[1]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y76     u_top_vga/u_draw_rect_char/hcount_reg[2]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y76     u_top_vga/u_draw_rect_char/hcount_reg[2]_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk975Mhz_clk_wiz_0
  To Clock:  clk975Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.628ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.256ns  (clk975Mhz_clk_wiz_0 rise@10.256ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 2.492ns (40.005%)  route 3.737ns (59.995%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.695 - 10.256 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.540    -0.972    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y72          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.555     1.039    u_top_vga/u_MouseCtl/x_overflow_reg_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124     1.163 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.163    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.539 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.539    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.656 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.656    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.979 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.805     2.783    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.306     3.089 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.089    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.547 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          1.378     4.925    u_top_vga/u_MouseCtl/gtOp
    SLICE_X10Y66         LUT5 (Prop_lut5_I3_O)        0.332     5.257 r  u_top_vga/u_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     5.257    u_top_vga/u_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.644 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.806    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.589 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     7.170    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.261 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.434     8.695    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y66         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.562     9.256    
                         clock uncertainty           -0.074     9.182    
    SLICE_X10Y66         FDRE (Setup_fdre_C_D)        0.077     9.259    u_top_vga/u_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.256ns  (clk975Mhz_clk_wiz_0 rise@10.256ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 2.492ns (41.233%)  route 3.552ns (58.767%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.695 - 10.256 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.540    -0.972    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y72          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.555     1.039    u_top_vga/u_MouseCtl/x_overflow_reg_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124     1.163 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.163    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.539 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.539    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.656 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.656    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.979 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.805     2.783    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.306     3.089 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.089    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.547 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          1.192     4.740    u_top_vga/u_MouseCtl/gtOp
    SLICE_X11Y66         LUT5 (Prop_lut5_I3_O)        0.332     5.072 r  u_top_vga/u_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     5.072    u_top_vga/u_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X11Y66         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.644 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.806    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.589 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     7.170    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.261 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.434     8.695    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y66         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.562     9.256    
                         clock uncertainty           -0.074     9.182    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)        0.029     9.211    u_top_vga/u_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -5.072    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.256ns  (clk975Mhz_clk_wiz_0 rise@10.256ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 2.492ns (41.219%)  route 3.554ns (58.781%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.695 - 10.256 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.540    -0.972    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y72          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.555     1.039    u_top_vga/u_MouseCtl/x_overflow_reg_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124     1.163 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.163    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.539 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.539    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.656 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.656    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.979 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.805     2.783    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.306     3.089 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.089    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.547 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          1.194     4.742    u_top_vga/u_MouseCtl/gtOp
    SLICE_X11Y66         LUT5 (Prop_lut5_I3_O)        0.332     5.074 r  u_top_vga/u_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     5.074    u_top_vga/u_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X11Y66         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.644 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.806    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.589 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     7.170    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.261 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.434     8.695    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y66         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.562     9.256    
                         clock uncertainty           -0.074     9.182    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)        0.031     9.213    u_top_vga/u_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          9.213    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.256ns  (clk975Mhz_clk_wiz_0 rise@10.256ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 2.492ns (42.390%)  route 3.387ns (57.610%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.695 - 10.256 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.540    -0.972    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y72          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.555     1.039    u_top_vga/u_MouseCtl/x_overflow_reg_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124     1.163 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.163    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.539 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.539    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.656 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.656    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.979 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.805     2.783    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.306     3.089 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.089    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.547 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          1.027     4.575    u_top_vga/u_MouseCtl/gtOp
    SLICE_X11Y66         LUT5 (Prop_lut5_I3_O)        0.332     4.907 r  u_top_vga/u_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     4.907    u_top_vga/u_MouseCtl/x_pos[3]_i_1_n_0
    SLICE_X11Y66         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.644 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.806    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.589 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     7.170    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.261 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.434     8.695    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y66         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.562     9.256    
                         clock uncertainty           -0.074     9.182    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)        0.031     9.213    u_top_vga/u_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          9.213    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.256ns  (clk975Mhz_clk_wiz_0 rise@10.256ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 2.492ns (44.930%)  route 3.054ns (55.070%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.691 - 10.256 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.540    -0.972    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y72          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.555     1.039    u_top_vga/u_MouseCtl/x_overflow_reg_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124     1.163 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.163    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.539 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.539    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.656 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.656    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.979 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.805     2.783    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.306     3.089 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.089    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.547 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.695     4.242    u_top_vga/u_MouseCtl/gtOp
    SLICE_X9Y68          LUT5 (Prop_lut5_I3_O)        0.332     4.574 r  u_top_vga/u_MouseCtl/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000     4.574    u_top_vga/u_MouseCtl/x_pos[6]_i_1_n_0
    SLICE_X9Y68          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.644 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.806    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.589 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     7.170    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.261 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.430     8.691    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y68          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[6]/C
                         clock pessimism              0.576     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X9Y68          FDRE (Setup_fdre_C_D)        0.031     9.223    u_top_vga/u_MouseCtl/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.256ns  (clk975Mhz_clk_wiz_0 rise@10.256ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 2.492ns (44.971%)  route 3.049ns (55.029%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.691 - 10.256 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.540    -0.972    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y72          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.555     1.039    u_top_vga/u_MouseCtl/x_overflow_reg_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124     1.163 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.163    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.539 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.539    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.656 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.656    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.979 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.805     2.783    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.306     3.089 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.089    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.547 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.690     4.237    u_top_vga/u_MouseCtl/gtOp
    SLICE_X9Y68          LUT5 (Prop_lut5_I3_O)        0.332     4.569 r  u_top_vga/u_MouseCtl/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     4.569    u_top_vga/u_MouseCtl/x_pos[7]_i_1_n_0
    SLICE_X9Y68          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.644 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.806    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.589 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     7.170    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.261 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.430     8.691    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y68          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[7]/C
                         clock pessimism              0.576     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X9Y68          FDRE (Setup_fdre_C_D)        0.032     9.224    u_top_vga/u_MouseCtl/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.256ns  (clk975Mhz_clk_wiz_0 rise@10.256ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 2.492ns (45.414%)  route 2.995ns (54.586%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.690 - 10.256 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.540    -0.972    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y72          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.555     1.039    u_top_vga/u_MouseCtl/x_overflow_reg_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124     1.163 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.163    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.539 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.539    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.656 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.656    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.979 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.805     2.783    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.306     3.089 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.089    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.547 f  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.636     4.183    u_top_vga/u_MouseCtl/gtOp
    SLICE_X9Y69          LUT5 (Prop_lut5_I4_O)        0.332     4.515 r  u_top_vga/u_MouseCtl/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     4.515    u_top_vga/u_MouseCtl/x_pos[8]_i_1_n_0
    SLICE_X9Y69          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.644 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.806    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.589 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     7.170    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.261 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.429     8.690    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y69          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[8]/C
                         clock pessimism              0.576     9.265    
                         clock uncertainty           -0.074     9.191    
    SLICE_X9Y69          FDRE (Setup_fdre_C_D)        0.031     9.222    u_top_vga/u_MouseCtl/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.256ns  (clk975Mhz_clk_wiz_0 rise@10.256ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 2.492ns (45.555%)  route 2.978ns (54.445%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.691 - 10.256 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.540    -0.972    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y72          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.555     1.039    u_top_vga/u_MouseCtl/x_overflow_reg_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124     1.163 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.163    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.539 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.539    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.656 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.656    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.979 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.805     2.783    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.306     3.089 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.089    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.547 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.619     4.166    u_top_vga/u_MouseCtl/gtOp
    SLICE_X9Y68          LUT5 (Prop_lut5_I3_O)        0.332     4.498 r  u_top_vga/u_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000     4.498    u_top_vga/u_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X9Y68          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.644 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.806    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.589 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     7.170    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.261 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.430     8.691    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y68          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.576     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X9Y68          FDRE (Setup_fdre_C_D)        0.031     9.223    u_top_vga/u_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.256ns  (clk975Mhz_clk_wiz_0 rise@10.256ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 2.492ns (45.588%)  route 2.974ns (54.412%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.691 - 10.256 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.540    -0.972    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y72          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.555     1.039    u_top_vga/u_MouseCtl/x_overflow_reg_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124     1.163 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.163    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.539 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.539    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.656 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.656    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.979 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.805     2.783    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.306     3.089 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.089    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.547 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.615     4.162    u_top_vga/u_MouseCtl/gtOp
    SLICE_X9Y68          LUT5 (Prop_lut5_I3_O)        0.332     4.494 r  u_top_vga/u_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     4.494    u_top_vga/u_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X9Y68          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.644 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.806    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.589 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     7.170    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.261 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.430     8.691    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y68          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.576     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X9Y68          FDRE (Setup_fdre_C_D)        0.029     9.221    u_top_vga/u_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.256ns  (clk975Mhz_clk_wiz_0 rise@10.256ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 2.492ns (46.150%)  route 2.908ns (53.850%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.690 - 10.256 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.540    -0.972    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y72          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.555     1.039    u_top_vga/u_MouseCtl/x_overflow_reg_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I1_O)        0.124     1.163 r  u_top_vga/u_MouseCtl/x_pos[3]_i_3/O
                         net (fo=1, routed)           0.000     1.163    u_top_vga/u_MouseCtl/x_pos[3]_i_3_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.539 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.539    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.656 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.656    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.979 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.805     2.783    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.306     3.089 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.089    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.547 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.548     4.096    u_top_vga/u_MouseCtl/gtOp
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.332     4.428 r  u_top_vga/u_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     4.428    u_top_vga/u_MouseCtl/x_pos[10]_i_1_n_0
    SLICE_X9Y69          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.644 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.806    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.589 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     7.170    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.261 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.429     8.690    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y69          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.576     9.265    
                         clock uncertainty           -0.074     9.191    
    SLICE_X9Y69          FDRE (Setup_fdre_C_D)        0.029     9.220    u_top_vga/u_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          9.220    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  4.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk975Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.582    -0.599    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X7Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.067    -0.391    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean
    SLICE_X7Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.850    -0.839    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X7Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism              0.240    -0.599    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.075    -0.524    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk975Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_clk_wiz_0_clk_wiz/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk975Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.581    -0.600    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X4Y78          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.095    -0.364    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.045    -0.319 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000    -0.319    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.850    -0.840    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X5Y78          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism              0.253    -0.587    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.092    -0.495    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk975Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.578    -0.603    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X4Y74          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.098    -0.364    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X5Y74          LUT5 (Prop_lut5_I3_O)        0.045    -0.319 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.319    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X5Y74          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.845    -0.844    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X5Y74          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism              0.254    -0.590    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.091    -0.499    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk975Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    u_clk_wiz_0_clk_wiz/seq_reg1[6]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    u_clk_wiz_0_clk_wiz/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk975Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.555    -0.626    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X9Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter_reg/Q
                         net (fo=6, routed)           0.133    -0.353    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter
    SLICE_X8Y79          LUT6 (Prop_lut6_I0_O)        0.045    -0.308 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.822    -0.867    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X8Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.120    -0.493    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk975Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.555    -0.626    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X9Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter_reg/Q
                         net (fo=6, routed)           0.137    -0.349    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter
    SLICE_X8Y79          LUT6 (Prop_lut6_I0_O)        0.045    -0.304 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.822    -0.867    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X8Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.121    -0.492    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk975Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.554    -0.627    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X12Y77         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.148    -0.479 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[9]/Q
                         net (fo=4, routed)           0.073    -0.406    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[9]
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.098    -0.308 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.308    u_top_vga/u_MouseCtl/Inst_Ps2Interface/plusOp__0[10]
    SLICE_X12Y77         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.820    -0.869    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X12Y77         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]/C
                         clock pessimism              0.242    -0.627    
    SLICE_X12Y77         FDRE (Hold_fdre_C_D)         0.121    -0.506    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk975Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.299%)  route 0.150ns (44.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.579    -0.602    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X4Y76          FDPE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDPE (Prop_fdpe_C_Q)         0.141    -0.461 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.150    -0.311    u_top_vga/u_MouseCtl/Inst_Ps2Interface/reset_bit_count
    SLICE_X6Y76          LUT5 (Prop_lut5_I3_O)        0.045    -0.266 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.266    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[6]_i_1__0_n_0
    SLICE_X6Y76          FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.846    -0.843    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X6Y76          FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X6Y76          FDCE (Hold_fdce_C_D)         0.121    -0.468    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             clk975Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk975Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.989%)  route 0.152ns (45.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.551    -0.630    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X11Y75         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=9, routed)           0.152    -0.337    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.292 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_i_1/O
                         net (fo=1, routed)           0.000    -0.292    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_i_1_n_0
    SLICE_X10Y76         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.818    -0.871    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X10Y76         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/C
                         clock pessimism              0.255    -0.616    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.120    -0.496    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk975Mhz_clk_wiz_0
Waveform(ns):       { 0.000 5.128 }
Period(ns):         10.256
Sources:            { u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.256      8.101      BUFGCTRL_X0Y1    u_clk_wiz_0_clk_wiz/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.256      8.101      BUFHCE_X0Y0      u_clk_wiz_0_clk_wiz/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.256      9.007      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.256      9.256      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.256      9.256      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.256      9.256      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.256      9.256      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.256      9.256      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.256      9.256      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.256      9.256      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.256      203.104    MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.128       4.628      SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk_wiz_0_clk_wiz/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk975Mhz_clk_wiz_0
  To Clock:  clk65Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/xposout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.128ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk975Mhz_clk_wiz_0 rise@10.256ns)
  Data Path Delay:        2.321ns  (logic 0.456ns (19.643%)  route 1.865ns (80.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 13.820 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 9.289 - 10.256 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.715 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.948    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.987 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.648    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.744 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.545     9.289    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y69         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456     9.745 r  u_top_vga/u_MouseCtl/xpos_reg[10]/Q
                         net (fo=1, routed)           1.865    11.611    u_top_vga/u_hold_mouse/xposout_reg[11]_1[10]
    SLICE_X11Y68         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.431    13.820    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X11Y68         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[10]/C
                         clock pessimism              0.398    14.218    
                         clock uncertainty           -0.199    14.019    
    SLICE_X11Y68         FDRE (Setup_fdre_C_D)       -0.105    13.914    u_top_vga/u_hold_mouse/xposout_reg[10]
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                         -11.611    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/xposout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.128ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk975Mhz_clk_wiz_0 rise@10.256ns)
  Data Path Delay:        2.218ns  (logic 0.518ns (23.351%)  route 1.700ns (76.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 13.820 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 9.289 - 10.256 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.715 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.948    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.987 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.648    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.744 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.545     9.289    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y69         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.518     9.807 r  u_top_vga/u_MouseCtl/xpos_reg[5]/Q
                         net (fo=1, routed)           1.700    11.508    u_top_vga/u_hold_mouse/xposout_reg[11]_1[5]
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.431    13.820    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[5]/C
                         clock pessimism              0.398    14.218    
                         clock uncertainty           -0.199    14.019    
    SLICE_X10Y68         FDRE (Setup_fdre_C_D)       -0.058    13.961    u_top_vga/u_hold_mouse/xposout_reg[5]
  -------------------------------------------------------------------
                         required time                         13.961    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/yposout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.128ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk975Mhz_clk_wiz_0 rise@10.256ns)
  Data Path Delay:        2.238ns  (logic 0.518ns (23.142%)  route 1.720ns (76.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 13.818 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 9.281 - 10.256 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.715 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.948    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.987 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.648    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.744 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.537     9.281    u_top_vga/u_MouseCtl/CLK
    SLICE_X14Y74         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518     9.799 r  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=1, routed)           1.720    11.520    u_top_vga/u_hold_mouse/yposout_reg[10]_3[4]
    SLICE_X14Y70         FDRE                                         r  u_top_vga/u_hold_mouse/yposout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.429    13.818    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X14Y70         FDRE                                         r  u_top_vga/u_hold_mouse/yposout_reg[4]/C
                         clock pessimism              0.398    14.216    
                         clock uncertainty           -0.199    14.017    
    SLICE_X14Y70         FDRE (Setup_fdre_C_D)       -0.043    13.974    u_top_vga/u_hold_mouse/yposout_reg[4]
  -------------------------------------------------------------------
                         required time                         13.974    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/yposout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.128ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk975Mhz_clk_wiz_0 rise@10.256ns)
  Data Path Delay:        2.193ns  (logic 0.456ns (20.796%)  route 1.737ns (79.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 13.818 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 9.283 - 10.256 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.715 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.948    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.987 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.648    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.744 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.539     9.283    u_top_vga/u_MouseCtl/CLK
    SLICE_X15Y73         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.456     9.739 r  u_top_vga/u_MouseCtl/ypos_reg[5]/Q
                         net (fo=1, routed)           1.737    11.476    u_top_vga/u_hold_mouse/yposout_reg[10]_3[5]
    SLICE_X15Y69         FDRE                                         r  u_top_vga/u_hold_mouse/yposout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.429    13.818    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X15Y69         FDRE                                         r  u_top_vga/u_hold_mouse/yposout_reg[5]/C
                         clock pessimism              0.398    14.216    
                         clock uncertainty           -0.199    14.017    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.081    13.936    u_top_vga/u_hold_mouse/yposout_reg[5]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                         -11.476    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/xposout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.128ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk975Mhz_clk_wiz_0 rise@10.256ns)
  Data Path Delay:        2.201ns  (logic 0.518ns (23.539%)  route 1.683ns (76.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 13.820 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 9.289 - 10.256 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.715 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.948    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.987 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.648    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.744 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.545     9.289    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y69         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.518     9.807 r  u_top_vga/u_MouseCtl/xpos_reg[6]/Q
                         net (fo=1, routed)           1.683    11.490    u_top_vga/u_hold_mouse/xposout_reg[11]_1[6]
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.431    13.820    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[6]/C
                         clock pessimism              0.398    14.218    
                         clock uncertainty           -0.199    14.019    
    SLICE_X10Y68         FDRE (Setup_fdre_C_D)       -0.061    13.958    u_top_vga/u_hold_mouse/xposout_reg[6]
  -------------------------------------------------------------------
                         required time                         13.958    
                         arrival time                         -11.490    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/yposout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.128ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk975Mhz_clk_wiz_0 rise@10.256ns)
  Data Path Delay:        2.162ns  (logic 0.456ns (21.091%)  route 1.706ns (78.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 13.818 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 9.288 - 10.256 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.715 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.948    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.987 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.648    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.744 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.544     9.288    u_top_vga/u_MouseCtl/CLK
    SLICE_X15Y70         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456     9.744 r  u_top_vga/u_MouseCtl/ypos_reg[3]/Q
                         net (fo=1, routed)           1.706    11.451    u_top_vga/u_hold_mouse/yposout_reg[10]_3[3]
    SLICE_X15Y69         FDRE                                         r  u_top_vga/u_hold_mouse/yposout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.429    13.818    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X15Y69         FDRE                                         r  u_top_vga/u_hold_mouse/yposout_reg[3]/C
                         clock pessimism              0.398    14.216    
                         clock uncertainty           -0.199    14.017    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.067    13.950    u_top_vga/u_hold_mouse/yposout_reg[3]
  -------------------------------------------------------------------
                         required time                         13.950    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/xposout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.128ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk975Mhz_clk_wiz_0 rise@10.256ns)
  Data Path Delay:        2.166ns  (logic 0.456ns (21.050%)  route 1.710ns (78.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.292 - 10.256 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.715 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.948    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.987 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.648    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.744 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.548     9.292    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y67         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.456     9.748 r  u_top_vga/u_MouseCtl/xpos_reg[2]/Q
                         net (fo=1, routed)           1.710    11.459    u_top_vga/u_hold_mouse/xposout_reg[11]_1[2]
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.432    13.821    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[2]/C
                         clock pessimism              0.398    14.219    
                         clock uncertainty           -0.199    14.020    
    SLICE_X12Y67         FDRE (Setup_fdre_C_D)       -0.028    13.992    u_top_vga/u_hold_mouse/xposout_reg[2]
  -------------------------------------------------------------------
                         required time                         13.992    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/xposout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.128ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk975Mhz_clk_wiz_0 rise@10.256ns)
  Data Path Delay:        2.084ns  (logic 0.456ns (21.878%)  route 1.628ns (78.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 13.820 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 9.289 - 10.256 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.715 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.948    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.987 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.648    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.744 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.545     9.289    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y69         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456     9.745 r  u_top_vga/u_MouseCtl/xpos_reg[11]/Q
                         net (fo=1, routed)           1.628    11.374    u_top_vga/u_hold_mouse/xposout_reg[11]_1[11]
    SLICE_X11Y68         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.431    13.820    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X11Y68         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[11]/C
                         clock pessimism              0.398    14.218    
                         clock uncertainty           -0.199    14.019    
    SLICE_X11Y68         FDRE (Setup_fdre_C_D)       -0.105    13.914    u_top_vga/u_hold_mouse/xposout_reg[11]
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/xposout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.128ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk975Mhz_clk_wiz_0 rise@10.256ns)
  Data Path Delay:        2.077ns  (logic 0.518ns (24.939%)  route 1.559ns (75.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 13.818 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.967ns = ( 9.289 - 10.256 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.715 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.948    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.987 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.648    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.744 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.545     9.289    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y69         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.518     9.807 r  u_top_vga/u_MouseCtl/xpos_reg[4]/Q
                         net (fo=1, routed)           1.559    11.367    u_top_vga/u_hold_mouse/xposout_reg[11]_1[4]
    SLICE_X13Y69         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.429    13.818    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X13Y69         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[4]/C
                         clock pessimism              0.398    14.216    
                         clock uncertainty           -0.199    14.017    
    SLICE_X13Y69         FDRE (Setup_fdre_C_D)       -0.105    13.912    u_top_vga/u_hold_mouse/xposout_reg[4]
  -------------------------------------------------------------------
                         required time                         13.912    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/xposout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.128ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk975Mhz_clk_wiz_0 rise@10.256ns)
  Data Path Delay:        2.119ns  (logic 0.456ns (21.520%)  route 1.663ns (78.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.292 - 10.256 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                     10.256    10.256 r  
    W5                                                0.000    10.256 r  clk (IN)
                         net (fo=0)                   0.000    10.256    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.715 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.948    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.987 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.648    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.744 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.548     9.292    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y67         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.456     9.748 r  u_top_vga/u_MouseCtl/xpos_reg[1]/Q
                         net (fo=1, routed)           1.663    11.411    u_top_vga/u_hold_mouse/xposout_reg[11]_1[1]
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.432    13.821    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[1]/C
                         clock pessimism              0.398    14.219    
                         clock uncertainty           -0.199    14.020    
    SLICE_X12Y67         FDRE (Setup_fdre_C_D)       -0.045    13.975    u_top_vga/u_hold_mouse/xposout_reg[1]
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                         -11.411    
  -------------------------------------------------------------------
                         slack                                  2.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/xposout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.141ns (19.113%)  route 0.597ns (80.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.556    -0.625    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y69         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_MouseCtl/xpos_reg[9]/Q
                         net (fo=1, routed)           0.597     0.112    u_top_vga/u_hold_mouse/xposout_reg[11]_1[9]
    SLICE_X11Y68         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.824    -0.865    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X11Y68         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[9]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.199    -0.110    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)         0.059    -0.051    u_top_vga/u_hold_mouse/xposout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/yposout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.164ns (22.404%)  route 0.568ns (77.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.557    -0.624    u_top_vga/u_MouseCtl/CLK
    SLICE_X14Y68         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  u_top_vga/u_MouseCtl/ypos_reg[1]/Q
                         net (fo=1, routed)           0.568     0.108    u_top_vga/u_hold_mouse/yposout_reg[10]_3[1]
    SLICE_X14Y67         FDRE                                         r  u_top_vga/u_hold_mouse/yposout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.825    -0.864    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X14Y67         FDRE                                         r  u_top_vga/u_hold_mouse/yposout_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.199    -0.109    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.052    -0.057    u_top_vga/u_hold_mouse/yposout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/yposout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.164ns (21.984%)  route 0.582ns (78.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.557    -0.624    u_top_vga/u_MouseCtl/CLK
    SLICE_X14Y68         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  u_top_vga/u_MouseCtl/ypos_reg[0]/Q
                         net (fo=1, routed)           0.582     0.122    u_top_vga/u_hold_mouse/yposout_reg[10]_3[0]
    SLICE_X14Y67         FDRE                                         r  u_top_vga/u_hold_mouse/yposout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.825    -0.864    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X14Y67         FDRE                                         r  u_top_vga/u_hold_mouse/yposout_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.199    -0.109    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.059    -0.050    u_top_vga/u_hold_mouse/yposout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/yposout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.164ns (21.724%)  route 0.591ns (78.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.551    -0.630    u_top_vga/u_MouseCtl/CLK
    SLICE_X14Y74         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  u_top_vga/u_MouseCtl/ypos_reg[9]/Q
                         net (fo=1, routed)           0.591     0.125    u_top_vga/u_hold_mouse/yposout_reg[10]_3[9]
    SLICE_X14Y70         FDRE                                         r  u_top_vga/u_hold_mouse/yposout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.822    -0.867    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X14Y70         FDRE                                         r  u_top_vga/u_hold_mouse/yposout_reg[9]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.199    -0.112    
    SLICE_X14Y70         FDRE (Hold_fdre_C_D)         0.060    -0.052    u_top_vga/u_hold_mouse/yposout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/xposout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.619%)  route 0.616ns (81.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.556    -0.625    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y69         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_MouseCtl/xpos_reg[11]/Q
                         net (fo=1, routed)           0.616     0.132    u_top_vga/u_hold_mouse/xposout_reg[11]_1[11]
    SLICE_X11Y68         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.824    -0.865    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X11Y68         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[11]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.199    -0.110    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)         0.059    -0.051    u_top_vga/u_hold_mouse/xposout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/yposout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.164ns (21.107%)  route 0.613ns (78.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.552    -0.629    u_top_vga/u_MouseCtl/CLK
    SLICE_X14Y73         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  u_top_vga/u_MouseCtl/ypos_reg[7]/Q
                         net (fo=1, routed)           0.613     0.148    u_top_vga/u_hold_mouse/yposout_reg[10]_3[7]
    SLICE_X14Y70         FDRE                                         r  u_top_vga/u_hold_mouse/yposout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.822    -0.867    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X14Y70         FDRE                                         r  u_top_vga/u_hold_mouse/yposout_reg[7]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.199    -0.112    
    SLICE_X14Y70         FDRE (Hold_fdre_C_D)         0.076    -0.036    u_top_vga/u_hold_mouse/yposout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/xposout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.164ns (21.464%)  route 0.600ns (78.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.556    -0.625    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y69         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  u_top_vga/u_MouseCtl/xpos_reg[4]/Q
                         net (fo=1, routed)           0.600     0.139    u_top_vga/u_hold_mouse/xposout_reg[11]_1[4]
    SLICE_X13Y69         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.823    -0.866    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X13Y69         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.199    -0.111    
    SLICE_X13Y69         FDRE (Hold_fdre_C_D)         0.061    -0.050    u_top_vga/u_hold_mouse/xposout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/xposout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.164ns (20.562%)  route 0.634ns (79.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.556    -0.625    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y69         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  u_top_vga/u_MouseCtl/xpos_reg[6]/Q
                         net (fo=1, routed)           0.634     0.172    u_top_vga/u_hold_mouse/xposout_reg[11]_1[6]
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.824    -0.865    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[6]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.199    -0.110    
    SLICE_X10Y68         FDRE (Hold_fdre_C_D)         0.088    -0.022    u_top_vga/u_hold_mouse/xposout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/yposout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.030%)  route 0.641ns (81.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.555    -0.626    u_top_vga/u_MouseCtl/CLK
    SLICE_X15Y70         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  u_top_vga/u_MouseCtl/ypos_reg[3]/Q
                         net (fo=1, routed)           0.641     0.156    u_top_vga/u_hold_mouse/yposout_reg[10]_3[3]
    SLICE_X15Y69         FDRE                                         r  u_top_vga/u_hold_mouse/yposout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.823    -0.866    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X15Y69         FDRE                                         r  u_top_vga/u_hold_mouse/yposout_reg[3]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.199    -0.111    
    SLICE_X15Y69         FDRE (Hold_fdre_C_D)         0.070    -0.041    u_top_vga/u_hold_mouse/yposout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            u_top_vga/u_hold_mouse/xposout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk975Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.894%)  route 0.647ns (82.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.558    -0.623    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y67         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_MouseCtl/xpos_reg[3]/Q
                         net (fo=1, routed)           0.647     0.165    u_top_vga/u_hold_mouse/xposout_reg[11]_1[3]
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.825    -0.864    u_top_vga/u_hold_mouse/clk65MHz
    SLICE_X12Y67         FDRE                                         r  u_top_vga/u_hold_mouse/xposout_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.199    -0.109    
    SLICE_X12Y67         FDRE (Hold_fdre_C_D)         0.063    -0.046    u_top_vga/u_hold_mouse/xposout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.211    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk65Mhz_clk_wiz_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 fall edge)
                                                      7.692     7.692 f  
    W5                                                0.000     7.692 f  clk (IN)
                         net (fo=0)                   0.000     7.692    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     9.151 f  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.384    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     3.423 f  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     5.084    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     5.180 f  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.666     6.847    clk65MHz
    OLOGIC_X1Y93         ODDR                                         f  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472     7.319 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001     7.320    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    10.825 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    10.825    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.047ns  (logic 4.048ns (57.452%)  route 2.998ns (42.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.557    -0.955    u_top_vga/u_draw_mouse/inst/clk65MHz
    SLICE_X34Y34         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDSE (Prop_fdse_C_Q)         0.518    -0.437 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[7]/Q
                         net (fo=1, routed)           2.998     2.562    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     6.092 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.092    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/vga_mouse_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 4.021ns (58.204%)  route 2.888ns (41.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.537    -0.975    u_top_vga/u_draw_mouse/clk65MHz
    SLICE_X10Y74         FDRE                                         r  u_top_vga/u_draw_mouse/vga_mouse_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.457 r  u_top_vga/u_draw_mouse/vga_mouse_out\\.vsync_reg/Q
                         net (fo=1, routed)           2.888     2.431    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.934 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.934    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/vga_mouse_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 3.953ns (58.099%)  route 2.851ns (41.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.615    -0.897    u_top_vga/u_draw_mouse/clk65MHz
    SLICE_X3Y68          FDRE                                         r  u_top_vga/u_draw_mouse/vga_mouse_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  u_top_vga/u_draw_mouse/vga_mouse_out\\.hsync_reg/Q
                         net (fo=1, routed)           2.851     2.410    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.906 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.906    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.822ns  (logic 4.037ns (59.177%)  route 2.785ns (40.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.556    -0.956    u_top_vga/u_draw_mouse/inst/clk65MHz
    SLICE_X34Y33         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDSE (Prop_fdse_C_Q)         0.518    -0.438 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[9]/Q
                         net (fo=1, routed)           2.785     2.348    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     5.867 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.867    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.794ns  (logic 4.042ns (59.493%)  route 2.752ns (40.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.557    -0.955    u_top_vga/u_draw_mouse/inst/clk65MHz
    SLICE_X34Y34         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDSE (Prop_fdse_C_Q)         0.518    -0.437 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[8]/Q
                         net (fo=1, routed)           2.752     2.315    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.839 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.839    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.788ns  (logic 4.023ns (59.277%)  route 2.764ns (40.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.556    -0.956    u_top_vga/u_draw_mouse/inst/clk65MHz
    SLICE_X34Y33         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDSE (Prop_fdse_C_Q)         0.518    -0.438 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[5]/Q
                         net (fo=1, routed)           2.764     2.327    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     5.832 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.832    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.687ns  (logic 3.975ns (59.437%)  route 2.713ns (40.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.557    -0.955    u_top_vga/u_draw_mouse/inst/clk65MHz
    SLICE_X35Y34         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.499 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]/Q
                         net (fo=1, routed)           2.713     2.214    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     5.733 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.733    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 4.042ns (60.844%)  route 2.601ns (39.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.557    -0.955    u_top_vga/u_draw_mouse/inst/clk65MHz
    SLICE_X34Y34         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDSE (Prop_fdse_C_Q)         0.518    -0.437 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]/Q
                         net (fo=1, routed)           2.601     2.165    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.689 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.689    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.639ns  (logic 4.039ns (60.833%)  route 2.600ns (39.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.556    -0.956    u_top_vga/u_draw_mouse/inst/clk65MHz
    SLICE_X34Y33         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDSE (Prop_fdse_C_Q)         0.518    -0.438 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[4]/Q
                         net (fo=1, routed)           2.600     2.163    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     5.684 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.684    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.585    -0.596    clk65MHz
    OLOGIC_X1Y93         ODDR                                         r  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177    -0.419 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001    -0.418    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.788 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     0.788    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.346ns (68.222%)  route 0.627ns (31.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.557    -0.624    u_top_vga/u_draw_mouse/inst/clk65MHz
    SLICE_X35Y33         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDSE (Prop_fdse_C_Q)         0.141    -0.483 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[1]/Q
                         net (fo=1, routed)           0.627     0.143    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.348 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.348    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.338ns (62.590%)  route 0.799ns (37.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.557    -0.624    u_top_vga/u_draw_mouse/inst/clk65MHz
    SLICE_X35Y33         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDSE (Prop_fdse_C_Q)         0.141    -0.483 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[0]/Q
                         net (fo=1, routed)           0.799     0.316    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.513 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.513    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.368ns (63.179%)  route 0.797ns (36.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.557    -0.624    u_top_vga/u_draw_mouse/inst/clk65MHz
    SLICE_X34Y33         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[11]/Q
                         net (fo=1, routed)           0.797     0.337    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.540 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.540    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/vga_mouse_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.339ns (62.113%)  route 0.817ns (37.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.586    -0.595    u_top_vga/u_draw_mouse/clk65MHz
    SLICE_X3Y68          FDRE                                         r  u_top_vga/u_draw_mouse/vga_mouse_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_top_vga/u_draw_mouse/vga_mouse_out\\.hsync_reg/Q
                         net (fo=1, routed)           0.817     0.362    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.560 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.560    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.390ns (63.481%)  route 0.799ns (36.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.558    -0.623    u_top_vga/u_draw_mouse/inst/clk65MHz
    SLICE_X34Y34         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDSE (Prop_fdse_C_Q)         0.164    -0.459 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[3]/Q
                         net (fo=1, routed)           0.799     0.340    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.566 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.566    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.371ns (62.516%)  route 0.822ns (37.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.558    -0.623    u_top_vga/u_draw_mouse/inst/clk65MHz
    SLICE_X35Y34         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDSE (Prop_fdse_C_Q)         0.141    -0.482 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]/Q
                         net (fo=1, routed)           0.822     0.340    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.570 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.570    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.386ns (62.901%)  route 0.817ns (37.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.557    -0.624    u_top_vga/u_draw_mouse/inst/clk65MHz
    SLICE_X34Y33         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[4]/Q
                         net (fo=1, routed)           0.817     0.357    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.579 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.579    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.361ns (61.425%)  route 0.855ns (38.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.558    -0.623    u_top_vga/u_draw_mouse/inst/clk65MHz
    SLICE_X35Y34         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDSE (Prop_fdse_C_Q)         0.141    -0.482 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]/Q
                         net (fo=1, routed)           0.855     0.372    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.592 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.592    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/vga_mouse_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.368ns (61.528%)  route 0.856ns (38.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.551    -0.630    u_top_vga/u_draw_mouse/clk65MHz
    SLICE_X10Y74         FDRE                                         r  u_top_vga/u_draw_mouse/vga_mouse_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  u_top_vga/u_draw_mouse/vga_mouse_out\\.vsync_reg/Q
                         net (fo=1, routed)           0.856     0.389    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.594 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.594    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk975Mhz_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.011ns  (logic 3.978ns (56.740%)  route 3.033ns (43.260%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.609    -0.903    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y77          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.447 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           3.033     2.586    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     6.108 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.108    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.714ns  (logic 3.975ns (59.194%)  route 2.740ns (40.806%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.609    -0.903    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y77          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.447 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           2.740     2.293    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     5.812 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.812    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 0.965ns (48.495%)  route 1.025ns (51.505%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.583    -0.598    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y77          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.025     0.568    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.392 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.392    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 0.965ns (44.759%)  route 1.191ns (55.241%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.583    -0.598    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y77          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           1.191     0.734    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.558 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.558    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk_wiz_0_clk_wiz/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk_wiz_0_clk_wiz/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk_wiz_0_clk_wiz/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk_wiz_0_clk_wiz/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk65Mhz_clk_wiz_0

Max Delay           671 Endpoints
Min Delay           671 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/pixel_addr_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.324ns  (logic 1.565ns (10.928%)  route 12.759ns (89.072%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=751, routed)        12.012    13.453    u_top_vga/u_test/player_cards[6].u_card1/u_draw_card/btnC_IBUF
    SLICE_X52Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.577 r  u_top_vga/u_test/player_cards[6].u_card1/u_draw_card/pixel_addr_reg_i_1__6/O
                         net (fo=1, routed)           0.747    14.324    u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/RSTP_0
    DSP48_X1Y7           DSP48E1                                      r  u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/pixel_addr_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.532    -1.464    u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/clk65MHz
    DSP48_X1Y7           DSP48E1                                      r  u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/pixel_addr_reg/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[6].u_card1/card_out\\.hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.726ns  (logic 1.441ns (10.501%)  route 12.284ns (89.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=751, routed)        12.284    13.726    u_top_vga/u_test/player_cards[6].u_card1/btnC_IBUF
    SLICE_X58Y16         FDRE                                         r  u_top_vga/u_test/player_cards[6].u_card1/card_out\\.hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.511    -1.484    u_top_vga/u_test/player_cards[6].u_card1/clk65MHz
    SLICE_X58Y16         FDRE                                         r  u_top_vga/u_test/player_cards[6].u_card1/card_out\\.hcount_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[7].u_card1/card_out\\.hcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.726ns  (logic 1.441ns (10.501%)  route 12.284ns (89.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=751, routed)        12.284    13.726    u_top_vga/u_test/player_cards[7].u_card1/btnC_IBUF
    SLICE_X58Y16         FDRE                                         r  u_top_vga/u_test/player_cards[7].u_card1/card_out\\.hcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.511    -1.484    u_top_vga/u_test/player_cards[7].u_card1/clk65MHz
    SLICE_X58Y16         FDRE                                         r  u_top_vga/u_test/player_cards[7].u_card1/card_out\\.hcount_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/vga_card_out\\.hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.726ns  (logic 1.441ns (10.501%)  route 12.284ns (89.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=751, routed)        12.284    13.726    u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/btnC_IBUF
    SLICE_X58Y16         FDRE                                         r  u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/vga_card_out\\.hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.511    -1.484    u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/clk65MHz
    SLICE_X58Y16         FDRE                                         r  u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/vga_card_out\\.hcount_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/vga_card_out\\.hcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.726ns  (logic 1.441ns (10.501%)  route 12.284ns (89.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=751, routed)        12.284    13.726    u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/btnC_IBUF
    SLICE_X58Y16         FDRE                                         r  u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/vga_card_out\\.hcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.511    -1.484    u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/clk65MHz
    SLICE_X58Y16         FDRE                                         r  u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/vga_card_out\\.hcount_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[6].u_card1/card_out\\.vcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.721ns  (logic 1.441ns (10.504%)  route 12.280ns (89.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=751, routed)        12.280    13.721    u_top_vga/u_test/player_cards[6].u_card1/btnC_IBUF
    SLICE_X59Y16         FDRE                                         r  u_top_vga/u_test/player_cards[6].u_card1/card_out\\.vcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.511    -1.484    u_top_vga/u_test/player_cards[6].u_card1/clk65MHz
    SLICE_X59Y16         FDRE                                         r  u_top_vga/u_test/player_cards[6].u_card1/card_out\\.vcount_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[6].u_card1/u_draw_card/vga_card_out\\.vcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.721ns  (logic 1.441ns (10.504%)  route 12.280ns (89.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=751, routed)        12.280    13.721    u_top_vga/u_test/player_cards[6].u_card1/u_draw_card/btnC_IBUF
    SLICE_X59Y16         FDRE                                         r  u_top_vga/u_test/player_cards[6].u_card1/u_draw_card/vga_card_out\\.vcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.511    -1.484    u_top_vga/u_test/player_cards[6].u_card1/u_draw_card/clk65MHz
    SLICE_X59Y16         FDRE                                         r  u_top_vga/u_test/player_cards[6].u_card1/u_draw_card/vga_card_out\\.vcount_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[7].u_card1/card_out\\.hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.721ns  (logic 1.441ns (10.504%)  route 12.280ns (89.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=751, routed)        12.280    13.721    u_top_vga/u_test/player_cards[7].u_card1/btnC_IBUF
    SLICE_X59Y16         FDRE                                         r  u_top_vga/u_test/player_cards[7].u_card1/card_out\\.hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.511    -1.484    u_top_vga/u_test/player_cards[7].u_card1/clk65MHz
    SLICE_X59Y16         FDRE                                         r  u_top_vga/u_test/player_cards[7].u_card1/card_out\\.hcount_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/vga_card_out\\.hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.721ns  (logic 1.441ns (10.504%)  route 12.280ns (89.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=751, routed)        12.280    13.721    u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/btnC_IBUF
    SLICE_X59Y16         FDRE                                         r  u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/vga_card_out\\.hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.511    -1.484    u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/clk65MHz
    SLICE_X59Y16         FDRE                                         r  u_top_vga/u_test/player_cards[7].u_card1/u_draw_card/vga_card_out\\.hcount_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[6].u_card1/card_out\\.hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.284ns  (logic 1.441ns (10.850%)  route 11.842ns (89.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=751, routed)        11.842    13.284    u_top_vga/u_test/player_cards[6].u_card1/btnC_IBUF
    SLICE_X53Y15         FDRE                                         r  u_top_vga/u_test/player_cards[6].u_card1/card_out\\.hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        1.446    -1.549    u_top_vga/u_test/player_cards[6].u_card1/clk65MHz
    SLICE_X53Y15         FDRE                                         r  u_top_vga/u_test/player_cards[6].u_card1/card_out\\.hcount_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/pixel_addr_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.210ns (17.029%)  route 1.021ns (82.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=751, routed)         1.021     1.230    u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/btnC_IBUF
    DSP48_X0Y7           DSP48E1                                      r  u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/pixel_addr_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.916    -0.773    u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/clk65MHz
    DSP48_X0Y7           DSP48E1                                      r  u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/pixel_addr_reg/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[2].u_card1/card_out\\.vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.210ns (15.828%)  route 1.114ns (84.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=751, routed)         1.114     1.324    u_top_vga/u_test/player_cards[2].u_card1/btnC_IBUF
    SLICE_X13Y40         FDRE                                         r  u_top_vga/u_test/player_cards[2].u_card1/card_out\\.vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.835    -0.855    u_top_vga/u_test/player_cards[2].u_card1/clk65MHz
    SLICE_X13Y40         FDRE                                         r  u_top_vga/u_test/player_cards[2].u_card1/card_out\\.vcount_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[2].u_card1/card_out\\.vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.210ns (15.828%)  route 1.114ns (84.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=751, routed)         1.114     1.324    u_top_vga/u_test/player_cards[2].u_card1/btnC_IBUF
    SLICE_X13Y40         FDRE                                         r  u_top_vga/u_test/player_cards[2].u_card1/card_out\\.vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.835    -0.855    u_top_vga/u_test/player_cards[2].u_card1/clk65MHz
    SLICE_X13Y40         FDRE                                         r  u_top_vga/u_test/player_cards[2].u_card1/card_out\\.vcount_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[2].u_card1/card_out\\.vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.210ns (15.828%)  route 1.114ns (84.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=751, routed)         1.114     1.324    u_top_vga/u_test/player_cards[2].u_card1/btnC_IBUF
    SLICE_X12Y40         FDRE                                         r  u_top_vga/u_test/player_cards[2].u_card1/card_out\\.vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.835    -0.855    u_top_vga/u_test/player_cards[2].u_card1/clk65MHz
    SLICE_X12Y40         FDRE                                         r  u_top_vga/u_test/player_cards[2].u_card1/card_out\\.vcount_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/vga_card_out\\.vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.210ns (15.828%)  route 1.114ns (84.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=751, routed)         1.114     1.324    u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/btnC_IBUF
    SLICE_X12Y40         FDRE                                         r  u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/vga_card_out\\.vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.835    -0.855    u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/clk65MHz
    SLICE_X12Y40         FDRE                                         r  u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/vga_card_out\\.vcount_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/vga_card_out\\.vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.210ns (15.828%)  route 1.114ns (84.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=751, routed)         1.114     1.324    u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/btnC_IBUF
    SLICE_X12Y40         FDRE                                         r  u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/vga_card_out\\.vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.835    -0.855    u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/clk65MHz
    SLICE_X12Y40         FDRE                                         r  u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/vga_card_out\\.vcount_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/vga_card_out\\.vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.210ns (15.828%)  route 1.114ns (84.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=751, routed)         1.114     1.324    u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/btnC_IBUF
    SLICE_X12Y40         FDRE                                         r  u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/vga_card_out\\.vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.835    -0.855    u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/clk65MHz
    SLICE_X12Y40         FDRE                                         r  u_top_vga/u_test/player_cards[2].u_card1/u_draw_card/vga_card_out\\.vcount_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/pixel_addr_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.340ns  (logic 0.210ns (15.640%)  route 1.130ns (84.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=751, routed)         1.130     1.340    u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/btnC_IBUF
    DSP48_X0Y7           DSP48E1                                      r  u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/pixel_addr_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.916    -0.773    u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/clk65MHz
    DSP48_X0Y7           DSP48E1                                      r  u_top_vga/u_test/player_cards[8].u_card1/u_draw_card/pixel_addr_reg/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[1].u_card1/card_out\\.hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.210ns (15.054%)  route 1.182ns (84.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=751, routed)         1.182     1.392    u_top_vga/u_test/player_cards[1].u_card1/btnC_IBUF
    SLICE_X15Y44         FDRE                                         r  u_top_vga/u_test/player_cards[1].u_card1/card_out\\.hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.836    -0.854    u_top_vga/u_test/player_cards[1].u_card1/clk65MHz
    SLICE_X15Y44         FDRE                                         r  u_top_vga/u_test/player_cards[1].u_card1/card_out\\.hcount_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_test/player_cards[1].u_card1/card_out\\.hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.210ns (15.054%)  route 1.182ns (84.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=751, routed)         1.182     1.392    u_top_vga/u_test/player_cards[1].u_card1/btnC_IBUF
    SLICE_X15Y44         FDRE                                         r  u_top_vga/u_test/player_cards[1].u_card1/card_out\\.hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1141, routed)        0.836    -0.854    u_top_vga/u_test/player_cards[1].u_card1/clk65MHz
    SLICE_X15Y44         FDRE                                         r  u_top_vga/u_test/player_cards[1].u_card1/card_out\\.hcount_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk975Mhz_clk_wiz_0

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.588ns  (logic 1.594ns (18.564%)  route 6.994ns (81.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=751, routed)         6.129     7.570    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X3Y75          LUT1 (Prop_lut1_I0_O)        0.153     7.723 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.865     8.588    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC
    SLICE_X3Y77          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.495    -1.501    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y77          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.588ns  (logic 1.594ns (18.564%)  route 6.994ns (81.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=751, routed)         6.129     7.570    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X3Y75          LUT1 (Prop_lut1_I0_O)        0.153     7.723 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.865     8.588    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC
    SLICE_X3Y77          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.495    -1.501    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y77          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/err_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.423ns  (logic 1.594ns (18.927%)  route 6.829ns (81.073%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=751, routed)         6.129     7.570    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X3Y75          LUT1 (Prop_lut1_I0_O)        0.153     7.723 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.700     8.423    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC
    SLICE_X5Y76          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/err_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.492    -1.504    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X5Y76          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/err_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.423ns  (logic 1.594ns (18.927%)  route 6.829ns (81.073%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=751, routed)         6.129     7.570    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X3Y75          LUT1 (Prop_lut1_I0_O)        0.153     7.723 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.700     8.423    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC
    SLICE_X5Y76          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.492    -1.504    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X5Y76          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.423ns  (logic 1.594ns (18.927%)  route 6.829ns (81.073%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=751, routed)         6.129     7.570    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X3Y75          LUT1 (Prop_lut1_I0_O)        0.153     7.723 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.700     8.423    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC
    SLICE_X5Y76          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.492    -1.504    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X5Y76          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/read_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.423ns  (logic 1.594ns (18.927%)  route 6.829ns (81.073%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=751, routed)         6.129     7.570    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X3Y75          LUT1 (Prop_lut1_I0_O)        0.153     7.723 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.700     8.423    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC
    SLICE_X5Y76          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/read_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.492    -1.504    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X5Y76          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/read_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.258ns  (logic 1.565ns (18.955%)  route 6.693ns (81.045%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=751, routed)         6.129     7.570    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.694 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.564     8.258    u_top_vga/u_MouseCtl/tx_data0
    SLICE_X4Y75          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.490    -1.506    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y75          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.258ns  (logic 1.565ns (18.955%)  route 6.693ns (81.045%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=751, routed)         6.129     7.570    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.694 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.564     8.258    u_top_vga/u_MouseCtl/tx_data0
    SLICE_X4Y75          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.490    -1.506    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y75          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.258ns  (logic 1.565ns (18.955%)  route 6.693ns (81.045%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=751, routed)         6.129     7.570    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.694 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.564     8.258    u_top_vga/u_MouseCtl/tx_data0
    SLICE_X4Y75          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.490    -1.506    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y75          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.258ns  (logic 1.565ns (18.955%)  route 6.693ns (81.045%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=751, routed)         6.129     7.570    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.694 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.564     8.258    u_top_vga/u_MouseCtl/tx_data0
    SLICE_X4Y75          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         1.490    -1.506    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y75          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.217ns (17.424%)  route 1.027ns (82.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.027     1.243    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X5Y78          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.850    -0.840    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X5Y78          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.262ns (19.215%)  route 1.100ns (80.785%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.100     1.316    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.361 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.361    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X4Y78          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.850    -0.840    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X4Y78          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.262ns (19.201%)  route 1.101ns (80.799%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.101     1.317    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.362 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.362    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X4Y78          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.850    -0.840    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X4Y78          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.265ns (18.958%)  route 1.133ns (81.042%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.133     1.353    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X8Y79          LUT6 (Prop_lut6_I1_O)        0.045     1.398 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.398    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.822    -0.867    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X8Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.265ns (18.931%)  route 1.135ns (81.069%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.135     1.355    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X8Y79          LUT6 (Prop_lut6_I1_O)        0.045     1.400 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.400    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.822    -0.867    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X8Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.418ns  (logic 0.220ns (15.526%)  route 1.197ns (84.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.197     1.418    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X9Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.822    -0.867    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X9Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.310ns (20.961%)  route 1.169ns (79.039%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.948     1.168    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X7Y79          LUT3 (Prop_lut3_I1_O)        0.045     1.213 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_2/O
                         net (fo=1, routed)           0.221     1.434    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_2_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.045     1.479 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.479    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X7Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.850    -0.839    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X7Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.486ns  (logic 0.265ns (17.836%)  route 1.221ns (82.164%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.221     1.441    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X8Y79          LUT6 (Prop_lut6_I1_O)        0.045     1.486 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.486    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.822    -0.867    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X8Y79          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.262ns (17.384%)  route 1.243ns (82.616%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.243     1.460    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.505 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.505    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.850    -0.840    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X5Y78          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk975Mhz_clk_wiz_0  {rise@0.000ns fall@5.128ns period=10.256ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.262ns (17.373%)  route 1.244ns (82.627%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.244     1.461    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.506 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.506    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk975Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk975Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=264, routed)         0.850    -0.840    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X5Y78          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C





