Classic Timing Analyzer report for InfraHard
Tue Oct 15 01:49:16 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                       ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 7.528 ns                         ; Control:controle|Estado[0] ; state[0]                   ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 128.67 MHz ( period = 7.772 ns ) ; Control:controle|state[0]  ; Control:controle|Estado[0] ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Control:controle|Estado[2] ; Control:controle|state[1]  ; clock      ; clock    ; 16           ;
; Total number of failed paths ;                                          ;               ;                                  ;                            ;                            ;            ;          ; 16           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                          ;
+-------+----------------------------------+---------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                      ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 128.67 MHz ( period = 7.772 ns ) ; Control:controle|state[0] ; Control:controle|Estado[0] ; clock      ; clock    ; None                        ; None                      ; 0.526 ns                ;
; N/A   ; 128.83 MHz ( period = 7.762 ns ) ; Control:controle|state[2] ; Control:controle|Estado[2] ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A   ; 128.93 MHz ( period = 7.756 ns ) ; Control:controle|state[1] ; Control:controle|Estado[1] ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A   ; 132.31 MHz ( period = 7.558 ns ) ; Control:controle|state[3] ; Control:controle|Estado[3] ; clock      ; clock    ; None                        ; None                      ; 0.422 ns                ;
+-------+----------------------------------+---------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                            ;
+------------------------------------------+----------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                       ; To                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 0.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 1.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 1.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 1.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 1.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 1.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 1.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 1.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[0] ; Control:controle|state[3] ; clock      ; clock    ; None                       ; None                       ; 1.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[1] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[1] ; clock      ; clock    ; None                       ; None                       ; 1.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[0] ; clock      ; clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[3] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 1.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:controle|Estado[2] ; Control:controle|state[2] ; clock      ; clock    ; None                       ; None                       ; 1.548 ns                 ;
+------------------------------------------+----------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------+
; tco                                                                                    ;
+-------+--------------+------------+----------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To       ; From Clock ;
+-------+--------------+------------+----------------------------+----------+------------+
; N/A   ; None         ; 7.528 ns   ; Control:controle|Estado[0] ; state[0] ; clock      ;
; N/A   ; None         ; 7.091 ns   ; Control:controle|Estado[1] ; state[1] ; clock      ;
; N/A   ; None         ; 7.069 ns   ; Control:controle|Estado[2] ; state[2] ; clock      ;
; N/A   ; None         ; 7.035 ns   ; Control:controle|Estado[3] ; state[4] ; clock      ;
; N/A   ; None         ; 6.921 ns   ; Control:controle|Estado[3] ; state[5] ; clock      ;
; N/A   ; None         ; 6.921 ns   ; Control:controle|Estado[3] ; state[3] ; clock      ;
; N/A   ; None         ; 6.448 ns   ; Control:controle|Estado[3] ; state[6] ; clock      ;
+-------+--------------+------------+----------------------------+----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Oct 15 01:49:16 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off InfraHard -c InfraHard --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Control:controle|state[0]" is a latch
    Warning: Node "Control:controle|state[1]" is a latch
    Warning: Node "Control:controle|state[2]" is a latch
    Warning: Node "Control:controle|state[3]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Control:controle|WideOr5~0" as buffer
    Info: Detected ripple clock "Control:controle|Estado[2]" as buffer
    Info: Detected ripple clock "Control:controle|Estado[1]" as buffer
    Info: Detected ripple clock "Control:controle|Estado[3]" as buffer
    Info: Detected ripple clock "Control:controle|Estado[0]" as buffer
Info: Clock "clock" has Internal fmax of 128.67 MHz between source register "Control:controle|state[0]" and destination register "Control:controle|Estado[0]" (period= 7.772 ns)
    Info: + Longest register to register delay is 0.526 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 1; REG Node = 'Control:controle|state[0]'
        Info: 2: + IC(0.217 ns) + CELL(0.309 ns) = 0.526 ns; Loc. = LCFF_X25_Y11_N9; Fanout = 6; REG Node = 'Control:controle|Estado[0]'
        Info: Total cell delay = 0.309 ns ( 58.75 % )
        Info: Total interconnect delay = 0.217 ns ( 41.25 % )
    Info: - Smallest clock skew is -3.270 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.195 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 4; CLK Node = 'clock'
            Info: 2: + IC(1.767 ns) + CELL(0.618 ns) = 3.195 ns; Loc. = LCFF_X25_Y11_N9; Fanout = 6; REG Node = 'Control:controle|Estado[0]'
            Info: Total cell delay = 1.428 ns ( 44.69 % )
            Info: Total interconnect delay = 1.767 ns ( 55.31 % )
        Info: - Longest clock path from clock "clock" to source register is 6.465 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 4; CLK Node = 'clock'
            Info: 2: + IC(1.767 ns) + CELL(0.712 ns) = 3.289 ns; Loc. = LCFF_X25_Y11_N13; Fanout = 6; REG Node = 'Control:controle|Estado[2]'
            Info: 3: + IC(0.283 ns) + CELL(0.366 ns) = 3.938 ns; Loc. = LCCOMB_X25_Y11_N28; Fanout = 1; COMB Node = 'Control:controle|WideOr5~0'
            Info: 4: + IC(1.529 ns) + CELL(0.000 ns) = 5.467 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'Control:controle|WideOr5~0clkctrl'
            Info: 5: + IC(0.945 ns) + CELL(0.053 ns) = 6.465 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 1; REG Node = 'Control:controle|state[0]'
            Info: Total cell delay = 1.941 ns ( 30.02 % )
            Info: Total interconnect delay = 4.524 ns ( 69.98 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Control:controle|Estado[2]" and destination pin or register "Control:controle|state[1]" for clock "clock" (Hold time is 2.245 ns)
    Info: + Largest clock skew is 3.268 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.463 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 4; CLK Node = 'clock'
            Info: 2: + IC(1.767 ns) + CELL(0.712 ns) = 3.289 ns; Loc. = LCFF_X25_Y11_N13; Fanout = 6; REG Node = 'Control:controle|Estado[2]'
            Info: 3: + IC(0.283 ns) + CELL(0.366 ns) = 3.938 ns; Loc. = LCCOMB_X25_Y11_N28; Fanout = 1; COMB Node = 'Control:controle|WideOr5~0'
            Info: 4: + IC(1.529 ns) + CELL(0.000 ns) = 5.467 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'Control:controle|WideOr5~0clkctrl'
            Info: 5: + IC(0.943 ns) + CELL(0.053 ns) = 6.463 ns; Loc. = LCCOMB_X25_Y11_N18; Fanout = 1; REG Node = 'Control:controle|state[1]'
            Info: Total cell delay = 1.941 ns ( 30.03 % )
            Info: Total interconnect delay = 4.522 ns ( 69.97 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.195 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 4; CLK Node = 'clock'
            Info: 2: + IC(1.767 ns) + CELL(0.618 ns) = 3.195 ns; Loc. = LCFF_X25_Y11_N13; Fanout = 6; REG Node = 'Control:controle|Estado[2]'
            Info: Total cell delay = 1.428 ns ( 44.69 % )
            Info: Total interconnect delay = 1.767 ns ( 55.31 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.929 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y11_N13; Fanout = 6; REG Node = 'Control:controle|Estado[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X25_Y11_N12; Fanout = 1; COMB Node = 'Control:controle|WideOr19~0'
        Info: 3: + IC(0.463 ns) + CELL(0.225 ns) = 0.929 ns; Loc. = LCCOMB_X25_Y11_N18; Fanout = 1; REG Node = 'Control:controle|state[1]'
        Info: Total cell delay = 0.466 ns ( 50.16 % )
        Info: Total interconnect delay = 0.463 ns ( 49.84 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "state[0]" through register "Control:controle|Estado[0]" is 7.528 ns
    Info: + Longest clock path from clock "clock" to source register is 3.195 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 4; CLK Node = 'clock'
        Info: 2: + IC(1.767 ns) + CELL(0.618 ns) = 3.195 ns; Loc. = LCFF_X25_Y11_N9; Fanout = 6; REG Node = 'Control:controle|Estado[0]'
        Info: Total cell delay = 1.428 ns ( 44.69 % )
        Info: Total interconnect delay = 1.767 ns ( 55.31 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.239 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y11_N9; Fanout = 6; REG Node = 'Control:controle|Estado[0]'
        Info: 2: + IC(2.095 ns) + CELL(2.144 ns) = 4.239 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'state[0]'
        Info: Total cell delay = 2.144 ns ( 50.58 % )
        Info: Total interconnect delay = 2.095 ns ( 49.42 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Tue Oct 15 01:49:16 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


