<stg><name>dut</name>


<trans_list>

<trans id="29" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:1  %empty_35 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %strm_in_V_V), !map !130

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %strm_out_V_V), !map !134

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:5  %input_V = alloca [9 x i16], align 2

]]></Node>
<StgValue><ssdm name="input_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %i_0 = phi i4 [ %i, %0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln22 = icmp eq i4 %i_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln22, label %1, label %0

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln23 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_V_2 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %strm_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %input_V_addr = getelementptr [9 x i16]* %input_V, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:3  store i16 %tmp_V_2, i16* %input_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="13" op_8_bw="15" op_9_bw="14" op_10_bw="12" op_11_bw="16">
<![CDATA[
:0  %call_ret_i = call fastcc { i16, i16 } @mlp_monte_carlo([9 x i16]* %input_V)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="13" op_8_bw="15" op_9_bw="14" op_10_bw="12" op_11_bw="16">
<![CDATA[
:0  %call_ret_i = call fastcc { i16, i16 } @mlp_monte_carlo([9 x i16]* %input_V)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32">
<![CDATA[
:1  %mean_output_V = extractvalue { i16, i16 } %call_ret_i, 0

]]></Node>
<StgValue><ssdm name="mean_output_V"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="32">
<![CDATA[
:2  %variance_output_V = extractvalue { i16, i16 } %call_ret_i, 1

]]></Node>
<StgValue><ssdm name="variance_output_V"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %strm_out_V_V, i16 %mean_output_V)

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %strm_out_V_V, i16 %variance_output_V)

]]></Node>
<StgValue><ssdm name="write_ln31"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
:5  ret void

]]></Node>
<StgValue><ssdm name="ret_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="strm_in_V_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_in_V_V"/></StgValue>
</port>
<port id="35" name="strm_out_V_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_out_V_V"/></StgValue>
</port>
<port id="36" name="b1_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="w1_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="b2_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="w2_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="b3_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="w3_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="b4_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="w4_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="w5_V_0" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w5_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="outputs_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="outputs_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="47" from="_ssdm_op_SpecInterface" to="empty" fromId="46" toId="5">
</dataflow>
<dataflow id="48" from="strm_out_V_V" to="empty" fromId="35" toId="5">
</dataflow>
<dataflow id="50" from="ap_fifo_str" to="empty" fromId="49" toId="5">
</dataflow>
<dataflow id="52" from="StgValue_51" to="empty" fromId="51" toId="5">
</dataflow>
<dataflow id="53" from="StgValue_51" to="empty" fromId="51" toId="5">
</dataflow>
<dataflow id="55" from="p_str" to="empty" fromId="54" toId="5">
</dataflow>
<dataflow id="56" from="StgValue_51" to="empty" fromId="51" toId="5">
</dataflow>
<dataflow id="57" from="StgValue_51" to="empty" fromId="51" toId="5">
</dataflow>
<dataflow id="58" from="p_str" to="empty" fromId="54" toId="5">
</dataflow>
<dataflow id="59" from="p_str" to="empty" fromId="54" toId="5">
</dataflow>
<dataflow id="60" from="p_str" to="empty" fromId="54" toId="5">
</dataflow>
<dataflow id="62" from="StgValue_61" to="empty" fromId="61" toId="5">
</dataflow>
<dataflow id="63" from="StgValue_61" to="empty" fromId="61" toId="5">
</dataflow>
<dataflow id="65" from="StgValue_64" to="empty" fromId="64" toId="5">
</dataflow>
<dataflow id="66" from="StgValue_64" to="empty" fromId="64" toId="5">
</dataflow>
<dataflow id="67" from="p_str" to="empty" fromId="54" toId="5">
</dataflow>
<dataflow id="68" from="p_str" to="empty" fromId="54" toId="5">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecInterface" to="empty_35" fromId="46" toId="6">
</dataflow>
<dataflow id="70" from="strm_in_V_V" to="empty_35" fromId="34" toId="6">
</dataflow>
<dataflow id="71" from="ap_fifo_str" to="empty_35" fromId="49" toId="6">
</dataflow>
<dataflow id="72" from="StgValue_51" to="empty_35" fromId="51" toId="6">
</dataflow>
<dataflow id="73" from="StgValue_51" to="empty_35" fromId="51" toId="6">
</dataflow>
<dataflow id="74" from="p_str" to="empty_35" fromId="54" toId="6">
</dataflow>
<dataflow id="75" from="StgValue_51" to="empty_35" fromId="51" toId="6">
</dataflow>
<dataflow id="76" from="StgValue_51" to="empty_35" fromId="51" toId="6">
</dataflow>
<dataflow id="77" from="p_str" to="empty_35" fromId="54" toId="6">
</dataflow>
<dataflow id="78" from="p_str" to="empty_35" fromId="54" toId="6">
</dataflow>
<dataflow id="79" from="p_str" to="empty_35" fromId="54" toId="6">
</dataflow>
<dataflow id="80" from="StgValue_61" to="empty_35" fromId="61" toId="6">
</dataflow>
<dataflow id="81" from="StgValue_61" to="empty_35" fromId="61" toId="6">
</dataflow>
<dataflow id="82" from="StgValue_64" to="empty_35" fromId="64" toId="6">
</dataflow>
<dataflow id="83" from="StgValue_64" to="empty_35" fromId="64" toId="6">
</dataflow>
<dataflow id="84" from="p_str" to="empty_35" fromId="54" toId="6">
</dataflow>
<dataflow id="85" from="p_str" to="empty_35" fromId="54" toId="6">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="86" toId="7">
</dataflow>
<dataflow id="88" from="strm_in_V_V" to="specbitsmap_ln0" fromId="34" toId="7">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="86" toId="8">
</dataflow>
<dataflow id="90" from="strm_out_V_V" to="specbitsmap_ln0" fromId="35" toId="8">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="94" from="dut_str" to="spectopmodule_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="96" from="StgValue_95" to="input_V" fromId="95" toId="10">
</dataflow>
<dataflow id="97" from="i" to="i_0" fromId="15" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="98" from="br_ln22" to="i_0" fromId="21" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="100" from="StgValue_99" to="i_0" fromId="99" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="101" from="br_ln22" to="i_0" fromId="11" toId="12">
</dataflow>
<dataflow id="102" from="i_0" to="icmp_ln22" fromId="12" toId="13">
</dataflow>
<dataflow id="104" from="StgValue_103" to="icmp_ln22" fromId="103" toId="13">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecLoopTripCount" to="empty_36" fromId="105" toId="14">
</dataflow>
<dataflow id="108" from="StgValue_107" to="empty_36" fromId="107" toId="14">
</dataflow>
<dataflow id="109" from="StgValue_107" to="empty_36" fromId="107" toId="14">
</dataflow>
<dataflow id="110" from="StgValue_107" to="empty_36" fromId="107" toId="14">
</dataflow>
<dataflow id="111" from="i_0" to="i" fromId="12" toId="15">
</dataflow>
<dataflow id="113" from="StgValue_112" to="i" fromId="112" toId="15">
</dataflow>
<dataflow id="114" from="icmp_ln22" to="br_ln22" fromId="13" toId="16">
</dataflow>
<dataflow id="115" from="i_0" to="zext_ln23" fromId="12" toId="17">
</dataflow>
<dataflow id="117" from="_ssdm_op_Read.ap_fifo.volatile.i16P" to="tmp_V_2" fromId="116" toId="18">
</dataflow>
<dataflow id="118" from="strm_in_V_V" to="tmp_V_2" fromId="34" toId="18">
</dataflow>
<dataflow id="119" from="input_V" to="input_V_addr" fromId="10" toId="19">
</dataflow>
<dataflow id="121" from="StgValue_120" to="input_V_addr" fromId="120" toId="19">
</dataflow>
<dataflow id="122" from="zext_ln23" to="input_V_addr" fromId="17" toId="19">
</dataflow>
<dataflow id="123" from="tmp_V_2" to="store_ln23" fromId="18" toId="20">
</dataflow>
<dataflow id="124" from="input_V_addr" to="store_ln23" fromId="19" toId="20">
</dataflow>
<dataflow id="126" from="mlp_monte_carlo" to="call_ret_i" fromId="125" toId="22">
</dataflow>
<dataflow id="127" from="input_V" to="call_ret_i" fromId="10" toId="22">
</dataflow>
<dataflow id="128" from="b1_V" to="call_ret_i" fromId="36" toId="22">
</dataflow>
<dataflow id="129" from="w1_V" to="call_ret_i" fromId="37" toId="22">
</dataflow>
<dataflow id="130" from="b2_V" to="call_ret_i" fromId="38" toId="22">
</dataflow>
<dataflow id="131" from="w2_V" to="call_ret_i" fromId="39" toId="22">
</dataflow>
<dataflow id="132" from="b3_V" to="call_ret_i" fromId="40" toId="22">
</dataflow>
<dataflow id="133" from="w3_V" to="call_ret_i" fromId="41" toId="22">
</dataflow>
<dataflow id="134" from="b4_V" to="call_ret_i" fromId="42" toId="22">
</dataflow>
<dataflow id="135" from="w4_V" to="call_ret_i" fromId="43" toId="22">
</dataflow>
<dataflow id="136" from="w5_V_0" to="call_ret_i" fromId="44" toId="22">
</dataflow>
<dataflow id="137" from="outputs_V" to="call_ret_i" fromId="45" toId="22">
</dataflow>
<dataflow id="138" from="mlp_monte_carlo" to="call_ret_i" fromId="125" toId="23">
</dataflow>
<dataflow id="139" from="input_V" to="call_ret_i" fromId="10" toId="23">
</dataflow>
<dataflow id="140" from="b1_V" to="call_ret_i" fromId="36" toId="23">
</dataflow>
<dataflow id="141" from="w1_V" to="call_ret_i" fromId="37" toId="23">
</dataflow>
<dataflow id="142" from="b2_V" to="call_ret_i" fromId="38" toId="23">
</dataflow>
<dataflow id="143" from="w2_V" to="call_ret_i" fromId="39" toId="23">
</dataflow>
<dataflow id="144" from="b3_V" to="call_ret_i" fromId="40" toId="23">
</dataflow>
<dataflow id="145" from="w3_V" to="call_ret_i" fromId="41" toId="23">
</dataflow>
<dataflow id="146" from="b4_V" to="call_ret_i" fromId="42" toId="23">
</dataflow>
<dataflow id="147" from="w4_V" to="call_ret_i" fromId="43" toId="23">
</dataflow>
<dataflow id="148" from="w5_V_0" to="call_ret_i" fromId="44" toId="23">
</dataflow>
<dataflow id="149" from="outputs_V" to="call_ret_i" fromId="45" toId="23">
</dataflow>
<dataflow id="150" from="call_ret_i" to="mean_output_V" fromId="23" toId="24">
</dataflow>
<dataflow id="151" from="call_ret_i" to="variance_output_V" fromId="23" toId="25">
</dataflow>
<dataflow id="153" from="_ssdm_op_Write.ap_fifo.volatile.i16P" to="write_ln30" fromId="152" toId="26">
</dataflow>
<dataflow id="154" from="strm_out_V_V" to="write_ln30" fromId="35" toId="26">
</dataflow>
<dataflow id="155" from="mean_output_V" to="write_ln30" fromId="24" toId="26">
</dataflow>
<dataflow id="156" from="_ssdm_op_Write.ap_fifo.volatile.i16P" to="write_ln31" fromId="152" toId="27">
</dataflow>
<dataflow id="157" from="strm_out_V_V" to="write_ln31" fromId="35" toId="27">
</dataflow>
<dataflow id="158" from="variance_output_V" to="write_ln31" fromId="25" toId="27">
</dataflow>
<dataflow id="159" from="icmp_ln22" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
