// Seed: 933907592
module module_0 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri id_4
);
  wire id_6, id_7, id_8, id_9, id_10;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input uwire id_2,
    output wire id_3,
    input wire id_4,
    output logic id_5
    , id_16,
    input logic id_6,
    input tri1 id_7,
    input tri id_8,
    input supply1 id_9,
    output wor id_10
    , id_17,
    input wor id_11,
    input tri1 id_12,
    input wand id_13,
    input tri1 id_14
);
  assign id_5 = 1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_13,
      id_12,
      id_4
  );
  always @(posedge id_8) begin : LABEL_0
    if (1) begin : LABEL_0
      if (1) begin : LABEL_0
        id_5 <= id_6;
        id_5 = #id_18 id_18;
      end else assert (id_17 || 1);
    end else $display(1 == "", id_12);
  end
endmodule
