// Seed: 3531843952
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output logic id_3,
    input supply1 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input logic id_7,
    input uwire id_8,
    input supply1 id_9,
    input tri0 id_10,
    input supply0 id_11,
    input wire id_12,
    output tri1 id_13,
    input wand id_14
);
  assign {id_12, id_7} = -1 - 1'b0;
  id_16 :
  assert property (@(posedge id_4 & "" or posedge 1) 1'd0) id_3.id_7 <= id_5;
  module_0 modCall_1 (
      id_16,
      id_16
  );
endmodule
