
*** Running vivado
    with args -log aeMB_core.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source aeMB_core.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source aeMB_core.tcl -notrace
Command: synth_design -top aeMB_core -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16220 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1452.543 ; gain = 91.000 ; free physical = 10320 ; free virtual = 381768
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aeMB_core' [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_core.v:52]
	Parameter ISIZ bound to: 32 - type: integer 
	Parameter DSIZ bound to: 32 - type: integer 
	Parameter MUL bound to: 1 - type: integer 
	Parameter BSF bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aeMB_edk32' [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_edk32.v:22]
	Parameter IW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter MUL bound to: 1 - type: integer 
	Parameter BSF bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aeMB_ibuf' [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_ibuf.v:22]
INFO: [Synth 8-6155] done synthesizing module 'aeMB_ibuf' (1#1) [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_ibuf.v:22]
INFO: [Synth 8-6157] synthesizing module 'aeMB_ctrl' [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_ctrl.v:55]
INFO: [Synth 8-6155] done synthesizing module 'aeMB_ctrl' (2#1) [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_ctrl.v:55]
INFO: [Synth 8-6157] synthesizing module 'aeMB_bpcu' [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_bpcu.v:37]
	Parameter IW bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rATOM_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_bpcu.v:165]
INFO: [Synth 8-6155] done synthesizing module 'aeMB_bpcu' (3#1) [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_bpcu.v:37]
INFO: [Synth 8-6157] synthesizing module 'aeMB_regf' [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_regf.v:32]
WARNING: [Synth 8-6014] Unused sequential element rSIZ_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_regf.v:135]
INFO: [Synth 8-6155] done synthesizing module 'aeMB_regf' (4#1) [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_regf.v:32]
INFO: [Synth 8-6157] synthesizing module 'aeMB_xecu' [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_xecu.v:22]
	Parameter DW bound to: 32 - type: integer 
	Parameter MUL bound to: 1 - type: integer 
	Parameter BSF bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aeMB_xecu' (5#1) [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_xecu.v:22]
INFO: [Synth 8-6155] done synthesizing module 'aeMB_edk32' (6#1) [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_edk32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'aeMB_core' (7#1) [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_core.v:52]
WARNING: [Synth 8-3331] design aeMB_xecu has unconnected port rRB[4]
WARNING: [Synth 8-3331] design aeMB_xecu has unconnected port rRB[1]
WARNING: [Synth 8-3331] design aeMB_xecu has unconnected port rRB[0]
WARNING: [Synth 8-3331] design aeMB_xecu has unconnected port rIMM[15]
WARNING: [Synth 8-3331] design aeMB_xecu has unconnected port rIMM[13]
WARNING: [Synth 8-3331] design aeMB_xecu has unconnected port rIMM[12]
WARNING: [Synth 8-3331] design aeMB_xecu has unconnected port rIMM[11]
WARNING: [Synth 8-3331] design aeMB_xecu has unconnected port rIMM[10]
WARNING: [Synth 8-3331] design aeMB_xecu has unconnected port rIMM[9]
WARNING: [Synth 8-3331] design aeMB_xecu has unconnected port rIMM[8]
WARNING: [Synth 8-3331] design aeMB_xecu has unconnected port rIMM[7]
WARNING: [Synth 8-3331] design aeMB_xecu has unconnected port rIMM[4]
WARNING: [Synth 8-3331] design aeMB_xecu has unconnected port rIMM[3]
WARNING: [Synth 8-3331] design aeMB_xecu has unconnected port rIMM[2]
WARNING: [Synth 8-3331] design aeMB_xecu has unconnected port rRD[4]
WARNING: [Synth 8-3331] design aeMB_xecu has unconnected port rRD[3]
WARNING: [Synth 8-3331] design aeMB_xecu has unconnected port rRD[2]
WARNING: [Synth 8-3331] design aeMB_regf has unconnected port rOPC[5]
WARNING: [Synth 8-3331] design aeMB_regf has unconnected port rOPC[4]
WARNING: [Synth 8-3331] design aeMB_regf has unconnected port rOPC[3]
WARNING: [Synth 8-3331] design aeMB_regf has unconnected port rOPC[2]
WARNING: [Synth 8-3331] design aeMB_regf has unconnected port rBRA
WARNING: [Synth 8-3331] design aeMB_regf has unconnected port rDLY
WARNING: [Synth 8-3331] design aeMB_bpcu has unconnected port rRD[3]
WARNING: [Synth 8-3331] design aeMB_bpcu has unconnected port rRA[3]
WARNING: [Synth 8-3331] design aeMB_bpcu has unconnected port rRA[2]
WARNING: [Synth 8-3331] design aeMB_bpcu has unconnected port rRA[1]
WARNING: [Synth 8-3331] design aeMB_bpcu has unconnected port rRA[0]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rIMM[15]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rIMM[14]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rIMM[13]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rIMM[12]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rIMM[11]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rIMM[10]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rIMM[9]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rIMM[8]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rIMM[7]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rIMM[6]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rIMM[5]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rIMM[4]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rIMM[3]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rIMM[2]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rIMM[1]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rIMM[0]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rALT[10]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rALT[9]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rALT[8]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rALT[7]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rALT[6]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rALT[5]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rALT[4]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rALT[3]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rALT[2]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rALT[1]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rALT[0]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rRA[4]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rRA[3]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rRA[2]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rRA[1]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rRA[0]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rRB[3]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rRB[2]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rRB[1]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rRB[0]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[31]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[30]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[29]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[28]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[27]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[26]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[25]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[24]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[23]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[22]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[21]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[20]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[19]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[18]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[17]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[16]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[15]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[14]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[13]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[12]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[11]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[10]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[9]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[8]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[7]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[6]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[5]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[4]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[3]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rPC[2]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port rMSR_IE
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port xIREG[25]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port xIREG[24]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port xIREG[23]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port xIREG[22]
WARNING: [Synth 8-3331] design aeMB_ctrl has unconnected port xIREG[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1496.176 ; gain = 134.633 ; free physical = 10309 ; free virtual = 381758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1496.176 ; gain = 134.633 ; free physical = 10306 ; free virtual = 381755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1504.176 ; gain = 142.633 ; free physical = 10304 ; free virtual = 381753
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-5544] ROM "rMXALT1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xMXDST2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rMXTGT2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xWDAT" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.191 ; gain = 158.648 ; free physical = 10406 ; free virtual = 381855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 7     
	               30 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 11    
	   3 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 8     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module aeMB_ibuf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module aeMB_ctrl 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module aeMB_bpcu 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aeMB_regf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module aeMB_xecu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module aeMB_edk32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_xecu.v:159]
WARNING: [Synth 8-6014] Unused sequential element rRES_MUL_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.srcs/sources_1/imports/verilog/aeMB_xecu.v:166]
DSP Report: Generating DSP rRES_MUL0, operation Mode is: A*B.
DSP Report: operator rRES_MUL0 is absorbed into DSP rRES_MUL0.
DSP Report: operator rRES_MUL0 is absorbed into DSP rRES_MUL0.
DSP Report: Generating DSP rRES_MUL_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register rRES_MUL_reg is absorbed into DSP rRES_MUL_reg.
DSP Report: operator rRES_MUL0 is absorbed into DSP rRES_MUL_reg.
DSP Report: operator rRES_MUL0 is absorbed into DSP rRES_MUL_reg.
DSP Report: Generating DSP rRES_MUL0, operation Mode is: A*B.
DSP Report: operator rRES_MUL0 is absorbed into DSP rRES_MUL0.
DSP Report: operator rRES_MUL0 is absorbed into DSP rRES_MUL0.
DSP Report: Generating DSP rRES_MUL_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register rRES_MUL_reg is absorbed into DSP rRES_MUL_reg.
DSP Report: operator rRES_MUL0 is absorbed into DSP rRES_MUL_reg.
DSP Report: operator rRES_MUL0 is absorbed into DSP rRES_MUL_reg.
WARNING: [Synth 8-3917] design aeMB_core has port iwb_stb_o driven by constant 1
INFO: [Synth 8-3886] merging instance 'edk32/ibuf/rIMM_reg[11]' (FDRE) to 'i_11'
INFO: [Synth 8-3886] merging instance 'edk32/ibuf/rIMM_reg[12]' (FDRE) to 'i_10'
INFO: [Synth 8-3886] merging instance 'i_9' (FDRE) to 'edk32/ibuf/rIMM_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_8' (FDRE) to 'edk32/ibuf/rIMM_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_7' (FDRE) to 'edk32/ibuf/rIMM_reg[15]'
INFO: [Synth 8-3886] merging instance 'edk32/ibuf/rRD_reg_rep[4]' (FDRE) to 'edk32/ibuf/rRD_reg[4]'
INFO: [Synth 8-3886] merging instance 'edk32/ibuf/rRD_reg_rep[3]' (FDRE) to 'edk32/ibuf/rRD_reg[3]'
INFO: [Synth 8-3886] merging instance 'edk32/ibuf/rRD_reg_rep[2]' (FDRE) to 'edk32/ibuf/rRD_reg[2]'
INFO: [Synth 8-3886] merging instance 'edk32/ibuf/rRD_reg_rep[1]' (FDRE) to 'edk32/ibuf/rRD_reg[1]'
INFO: [Synth 8-3886] merging instance 'edk32/ibuf/rRD_reg_rep[0]' (FDRE) to 'edk32/ibuf/rRD_reg[0]'
INFO: [Synth 8-3886] merging instance 'edk32/ibuf/rRA_reg_rep[0]' (FDRE) to 'edk32/ibuf/rRA_reg[0]'
INFO: [Synth 8-3886] merging instance 'edk32/ibuf/rRA_reg_rep[1]' (FDRE) to 'edk32/ibuf/rRA_reg[1]'
INFO: [Synth 8-3886] merging instance 'edk32/ibuf/rRA_reg_rep[2]' (FDRE) to 'edk32/ibuf/rRA_reg[2]'
INFO: [Synth 8-3886] merging instance 'edk32/ibuf/rRA_reg_rep[3]' (FDRE) to 'edk32/ibuf/rRA_reg[3]'
INFO: [Synth 8-3886] merging instance 'edk32/ibuf/rRA_reg_rep[4]' (FDRE) to 'edk32/ibuf/rRA_reg[4]'
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[47]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[46]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[45]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[44]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[43]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[42]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[41]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[40]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[39]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[38]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[37]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[36]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[35]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[34]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[33]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[32]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[31]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[30]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[29]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[28]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[27]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[26]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[25]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[24]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[23]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[22]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[21]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[20]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[19]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[18]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[17]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[16]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[15]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[47]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[46]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[45]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[44]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[43]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[42]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[41]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[40]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[39]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[38]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[37]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[36]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[35]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[34]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[33]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[32]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[31]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[30]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[29]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[28]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[27]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[26]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[25]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[24]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[23]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[22]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[21]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[20]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[19]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[18]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rRES_MUL_reg[17]__0) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rFSLADR_reg[14]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rFSLADR_reg[13]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rFSLADR_reg[12]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rFSLADR_reg[11]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rFSLADR_reg[10]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/xecu/rFSLADR_reg[9]) is unused and will be removed from module aeMB_core.
WARNING: [Synth 8-3332] Sequential element (edk32/ibuf/rDINT_reg[1]) is unused and will be removed from module aeMB_core.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:03:35 . Memory (MB): peak = 1853.469 ; gain = 491.926 ; free physical = 10300 ; free virtual = 381644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives      | 
+------------+----------------------+-----------+----------------------+-----------------+
|aeMB_core   | edk32/regf/mDRAM_reg | Implied   | 32 x 32              | RAM32X1D x 32   | 
|aeMB_core   | edk32/regf/mARAM_reg | Implied   | 32 x 32              | RAM32M x 6      | 
|aeMB_core   | edk32/regf/mBRAM_reg | Implied   | 32 x 32              | RAM32M x 6      | 
+------------+----------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|aeMB_xecu   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|aeMB_xecu   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|aeMB_xecu   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|aeMB_xecu   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:03:35 . Memory (MB): peak = 1853.473 ; gain = 491.930 ; free physical = 10273 ; free virtual = 381606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+----------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives      | 
+------------+----------------------+-----------+----------------------+-----------------+
|aeMB_core   | edk32/regf/mDRAM_reg | Implied   | 32 x 32              | RAM32X1D x 32   | 
|aeMB_core   | edk32/regf/mARAM_reg | Implied   | 32 x 32              | RAM32M x 6      | 
|aeMB_core   | edk32/regf/mBRAM_reg | Implied   | 32 x 32              | RAM32M x 6      | 
+------------+----------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:03:36 . Memory (MB): peak = 1853.473 ; gain = 491.930 ; free physical = 10289 ; free virtual = 381620
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:03:37 . Memory (MB): peak = 1853.473 ; gain = 491.930 ; free physical = 10273 ; free virtual = 381603
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:03:37 . Memory (MB): peak = 1853.473 ; gain = 491.930 ; free physical = 10272 ; free virtual = 381601
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:03:37 . Memory (MB): peak = 1853.473 ; gain = 491.930 ; free physical = 10269 ; free virtual = 381599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:03:37 . Memory (MB): peak = 1853.473 ; gain = 491.930 ; free physical = 10268 ; free virtual = 381598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:03:37 . Memory (MB): peak = 1853.473 ; gain = 491.930 ; free physical = 10266 ; free virtual = 381596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:03:37 . Memory (MB): peak = 1853.473 ; gain = 491.930 ; free physical = 10265 ; free virtual = 381595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    21|
|3     |DSP48E1  |     3|
|4     |LUT2     |    20|
|5     |LUT3     |   178|
|6     |LUT4     |   130|
|7     |LUT5     |   314|
|8     |LUT6     |   399|
|9     |MUXF7    |    17|
|10    |RAM32M   |    12|
|11    |RAM32X1D |    32|
|12    |FDRE     |   371|
|13    |IBUF     |   102|
|14    |OBUF     |   140|
+------+---------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |  1740|
|2     |  edk32  |aeMB_edk32 |  1495|
|3     |    bpcu |aeMB_bpcu  |   156|
|4     |    ctrl |aeMB_ctrl  |   119|
|5     |    ibuf |aeMB_ibuf  |   231|
|6     |    regf |aeMB_regf  |   132|
|7     |    xecu |aeMB_xecu  |   857|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:03:37 . Memory (MB): peak = 1853.473 ; gain = 491.930 ; free physical = 10265 ; free virtual = 381594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 205 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:03:37 . Memory (MB): peak = 1853.473 ; gain = 491.930 ; free physical = 10267 ; free virtual = 381597
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:03:37 . Memory (MB): peak = 1853.477 ; gain = 491.930 ; free physical = 10267 ; free virtual = 381597
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 175 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:03:43 . Memory (MB): peak = 1931.500 ; gain = 611.371 ; free physical = 10313 ; free virtual = 381635
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/users/ayyaz.ahmed/Downloads/aemb/project_1/project_1.runs/synth_1/aeMB_core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file aeMB_core_utilization_synth.rpt -pb aeMB_core_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1955.516 ; gain = 0.000 ; free physical = 10320 ; free virtual = 381638
INFO: [Common 17-206] Exiting Vivado at Mon Mar  7 12:17:16 2022...
