

================================================================
== Vitis HLS Report for 'sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2'
================================================================
* Date:           Wed Nov 13 22:41:24 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Sobel_Edge_Detector_PL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.117 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   142886|   142886|  1.429 ms|  1.429 ms|  142886|  142886|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_24_1_VITIS_LOOP_26_2  |   142884|   142884|         9|          9|          1|  15876|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 9, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.40>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln16 = store i7 1, i7 %i" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 17 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln16 = store i7 1, i7 %j" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 18 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_30_3"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.81ns)   --->   "%icmp_ln24 = icmp_eq  i14 %indvar_flatten_load, i14 15876" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 21 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.81ns)   --->   "%add_ln24 = add i14 %indvar_flatten_load, i14 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 22 'add' 'add_ln24' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc43, void %for.body51.preheader.exitStub" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 23 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:26]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.87ns)   --->   "%icmp_ln26 = icmp_eq  i7 %j_load, i7 127" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:26]   --->   Operation 25 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln24)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%p_01 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %x" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36]   --->   Operation 26 'read' 'p_01' <Predicate = (!icmp_ln24)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 427 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:26]   --->   Operation 27 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln16 = select i1 %icmp_ln26, i7 1, i7 %j_load" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 28 'select' 'select_ln16' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln26 = add i7 %i_load, i7 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:26]   --->   Operation 29 'add' 'add_ln26' <Predicate = (icmp_ln26)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.99ns)   --->   "%select_ln24 = select i1 %icmp_ln26, i7 %add_ln26, i7 %i_load" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 30 'select' 'select_ln24' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i7 %select_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 31 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%temp_edge_1_addr = getelementptr i32 %temp_edge_1, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 32 'getelementptr' 'temp_edge_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%temp_edge_2_addr = getelementptr i32 %temp_edge_2, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 33 'getelementptr' 'temp_edge_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%temp_edge_3_addr = getelementptr i32 %temp_edge_3, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 34 'getelementptr' 'temp_edge_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%temp_edge_4_addr = getelementptr i32 %temp_edge_4, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 35 'getelementptr' 'temp_edge_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%temp_edge_5_addr = getelementptr i32 %temp_edge_5, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 36 'getelementptr' 'temp_edge_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%temp_edge_6_addr = getelementptr i32 %temp_edge_6, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 37 'getelementptr' 'temp_edge_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%temp_edge_7_addr = getelementptr i32 %temp_edge_7, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 38 'getelementptr' 'temp_edge_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%temp_edge_8_addr = getelementptr i32 %temp_edge_8, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 39 'getelementptr' 'temp_edge_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%temp_edge_9_addr = getelementptr i32 %temp_edge_9, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 40 'getelementptr' 'temp_edge_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%temp_edge_10_addr = getelementptr i32 %temp_edge_10, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 41 'getelementptr' 'temp_edge_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%temp_edge_11_addr = getelementptr i32 %temp_edge_11, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 42 'getelementptr' 'temp_edge_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%temp_edge_12_addr = getelementptr i32 %temp_edge_12, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 43 'getelementptr' 'temp_edge_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%temp_edge_13_addr = getelementptr i32 %temp_edge_13, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 44 'getelementptr' 'temp_edge_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%temp_edge_14_addr = getelementptr i32 %temp_edge_14, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 45 'getelementptr' 'temp_edge_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%temp_edge_15_addr = getelementptr i32 %temp_edge_15, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 46 'getelementptr' 'temp_edge_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%temp_edge_16_addr = getelementptr i32 %temp_edge_16, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 47 'getelementptr' 'temp_edge_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%temp_edge_17_addr = getelementptr i32 %temp_edge_17, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 48 'getelementptr' 'temp_edge_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%temp_edge_18_addr = getelementptr i32 %temp_edge_18, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 49 'getelementptr' 'temp_edge_18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%temp_edge_19_addr = getelementptr i32 %temp_edge_19, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 50 'getelementptr' 'temp_edge_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%temp_edge_20_addr = getelementptr i32 %temp_edge_20, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 51 'getelementptr' 'temp_edge_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%temp_edge_21_addr = getelementptr i32 %temp_edge_21, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 52 'getelementptr' 'temp_edge_21_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%temp_edge_22_addr = getelementptr i32 %temp_edge_22, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 53 'getelementptr' 'temp_edge_22_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%temp_edge_23_addr = getelementptr i32 %temp_edge_23, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 54 'getelementptr' 'temp_edge_23_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%temp_edge_24_addr = getelementptr i32 %temp_edge_24, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 55 'getelementptr' 'temp_edge_24_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%temp_edge_25_addr = getelementptr i32 %temp_edge_25, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 56 'getelementptr' 'temp_edge_25_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%temp_edge_26_addr = getelementptr i32 %temp_edge_26, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 57 'getelementptr' 'temp_edge_26_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%temp_edge_27_addr = getelementptr i32 %temp_edge_27, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 58 'getelementptr' 'temp_edge_27_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%temp_edge_28_addr = getelementptr i32 %temp_edge_28, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 59 'getelementptr' 'temp_edge_28_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%temp_edge_29_addr = getelementptr i32 %temp_edge_29, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 60 'getelementptr' 'temp_edge_29_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%temp_edge_30_addr = getelementptr i32 %temp_edge_30, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 61 'getelementptr' 'temp_edge_30_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%temp_edge_31_addr = getelementptr i32 %temp_edge_31, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 62 'getelementptr' 'temp_edge_31_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%temp_edge_32_addr = getelementptr i32 %temp_edge_32, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 63 'getelementptr' 'temp_edge_32_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%temp_edge_33_addr = getelementptr i32 %temp_edge_33, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 64 'getelementptr' 'temp_edge_33_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%temp_edge_34_addr = getelementptr i32 %temp_edge_34, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 65 'getelementptr' 'temp_edge_34_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%temp_edge_35_addr = getelementptr i32 %temp_edge_35, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 66 'getelementptr' 'temp_edge_35_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%temp_edge_36_addr = getelementptr i32 %temp_edge_36, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 67 'getelementptr' 'temp_edge_36_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%temp_edge_37_addr = getelementptr i32 %temp_edge_37, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 68 'getelementptr' 'temp_edge_37_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%temp_edge_38_addr = getelementptr i32 %temp_edge_38, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 69 'getelementptr' 'temp_edge_38_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%temp_edge_39_addr = getelementptr i32 %temp_edge_39, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 70 'getelementptr' 'temp_edge_39_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%temp_edge_40_addr = getelementptr i32 %temp_edge_40, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 71 'getelementptr' 'temp_edge_40_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%temp_edge_41_addr = getelementptr i32 %temp_edge_41, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 72 'getelementptr' 'temp_edge_41_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%temp_edge_42_addr = getelementptr i32 %temp_edge_42, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 73 'getelementptr' 'temp_edge_42_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%temp_edge_43_addr = getelementptr i32 %temp_edge_43, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 74 'getelementptr' 'temp_edge_43_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%temp_edge_44_addr = getelementptr i32 %temp_edge_44, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 75 'getelementptr' 'temp_edge_44_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%temp_edge_45_addr = getelementptr i32 %temp_edge_45, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 76 'getelementptr' 'temp_edge_45_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%temp_edge_46_addr = getelementptr i32 %temp_edge_46, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 77 'getelementptr' 'temp_edge_46_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%temp_edge_47_addr = getelementptr i32 %temp_edge_47, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 78 'getelementptr' 'temp_edge_47_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%temp_edge_48_addr = getelementptr i32 %temp_edge_48, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 79 'getelementptr' 'temp_edge_48_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%temp_edge_49_addr = getelementptr i32 %temp_edge_49, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 80 'getelementptr' 'temp_edge_49_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%temp_edge_50_addr = getelementptr i32 %temp_edge_50, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 81 'getelementptr' 'temp_edge_50_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%temp_edge_51_addr = getelementptr i32 %temp_edge_51, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 82 'getelementptr' 'temp_edge_51_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%temp_edge_52_addr = getelementptr i32 %temp_edge_52, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 83 'getelementptr' 'temp_edge_52_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%temp_edge_53_addr = getelementptr i32 %temp_edge_53, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 84 'getelementptr' 'temp_edge_53_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%temp_edge_54_addr = getelementptr i32 %temp_edge_54, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 85 'getelementptr' 'temp_edge_54_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%temp_edge_55_addr = getelementptr i32 %temp_edge_55, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 86 'getelementptr' 'temp_edge_55_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%temp_edge_56_addr = getelementptr i32 %temp_edge_56, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 87 'getelementptr' 'temp_edge_56_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%temp_edge_57_addr = getelementptr i32 %temp_edge_57, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 88 'getelementptr' 'temp_edge_57_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%temp_edge_58_addr = getelementptr i32 %temp_edge_58, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 89 'getelementptr' 'temp_edge_58_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%temp_edge_59_addr = getelementptr i32 %temp_edge_59, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 90 'getelementptr' 'temp_edge_59_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%temp_edge_60_addr = getelementptr i32 %temp_edge_60, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 91 'getelementptr' 'temp_edge_60_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%temp_edge_61_addr = getelementptr i32 %temp_edge_61, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 92 'getelementptr' 'temp_edge_61_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%temp_edge_62_addr = getelementptr i32 %temp_edge_62, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 93 'getelementptr' 'temp_edge_62_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%temp_edge_63_addr = getelementptr i32 %temp_edge_63, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 94 'getelementptr' 'temp_edge_63_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%temp_edge_64_addr = getelementptr i32 %temp_edge_64, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 95 'getelementptr' 'temp_edge_64_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%temp_edge_65_addr = getelementptr i32 %temp_edge_65, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 96 'getelementptr' 'temp_edge_65_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%temp_edge_66_addr = getelementptr i32 %temp_edge_66, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 97 'getelementptr' 'temp_edge_66_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%temp_edge_67_addr = getelementptr i32 %temp_edge_67, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 98 'getelementptr' 'temp_edge_67_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%temp_edge_68_addr = getelementptr i32 %temp_edge_68, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 99 'getelementptr' 'temp_edge_68_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%temp_edge_69_addr = getelementptr i32 %temp_edge_69, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 100 'getelementptr' 'temp_edge_69_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%temp_edge_70_addr = getelementptr i32 %temp_edge_70, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 101 'getelementptr' 'temp_edge_70_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%temp_edge_71_addr = getelementptr i32 %temp_edge_71, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 102 'getelementptr' 'temp_edge_71_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%temp_edge_72_addr = getelementptr i32 %temp_edge_72, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 103 'getelementptr' 'temp_edge_72_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%temp_edge_73_addr = getelementptr i32 %temp_edge_73, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 104 'getelementptr' 'temp_edge_73_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%temp_edge_74_addr = getelementptr i32 %temp_edge_74, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 105 'getelementptr' 'temp_edge_74_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%temp_edge_75_addr = getelementptr i32 %temp_edge_75, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 106 'getelementptr' 'temp_edge_75_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%temp_edge_76_addr = getelementptr i32 %temp_edge_76, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 107 'getelementptr' 'temp_edge_76_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%temp_edge_77_addr = getelementptr i32 %temp_edge_77, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 108 'getelementptr' 'temp_edge_77_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%temp_edge_78_addr = getelementptr i32 %temp_edge_78, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 109 'getelementptr' 'temp_edge_78_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%temp_edge_79_addr = getelementptr i32 %temp_edge_79, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 110 'getelementptr' 'temp_edge_79_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%temp_edge_80_addr = getelementptr i32 %temp_edge_80, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 111 'getelementptr' 'temp_edge_80_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%temp_edge_81_addr = getelementptr i32 %temp_edge_81, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 112 'getelementptr' 'temp_edge_81_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%temp_edge_82_addr = getelementptr i32 %temp_edge_82, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 113 'getelementptr' 'temp_edge_82_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%temp_edge_83_addr = getelementptr i32 %temp_edge_83, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 114 'getelementptr' 'temp_edge_83_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%temp_edge_84_addr = getelementptr i32 %temp_edge_84, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 115 'getelementptr' 'temp_edge_84_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%temp_edge_85_addr = getelementptr i32 %temp_edge_85, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 116 'getelementptr' 'temp_edge_85_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%temp_edge_86_addr = getelementptr i32 %temp_edge_86, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 117 'getelementptr' 'temp_edge_86_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%temp_edge_87_addr = getelementptr i32 %temp_edge_87, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 118 'getelementptr' 'temp_edge_87_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%temp_edge_88_addr = getelementptr i32 %temp_edge_88, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 119 'getelementptr' 'temp_edge_88_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%temp_edge_89_addr = getelementptr i32 %temp_edge_89, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 120 'getelementptr' 'temp_edge_89_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%temp_edge_90_addr = getelementptr i32 %temp_edge_90, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 121 'getelementptr' 'temp_edge_90_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%temp_edge_91_addr = getelementptr i32 %temp_edge_91, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 122 'getelementptr' 'temp_edge_91_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%temp_edge_92_addr = getelementptr i32 %temp_edge_92, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 123 'getelementptr' 'temp_edge_92_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%temp_edge_93_addr = getelementptr i32 %temp_edge_93, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 124 'getelementptr' 'temp_edge_93_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%temp_edge_94_addr = getelementptr i32 %temp_edge_94, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 125 'getelementptr' 'temp_edge_94_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%temp_edge_95_addr = getelementptr i32 %temp_edge_95, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 126 'getelementptr' 'temp_edge_95_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%temp_edge_96_addr = getelementptr i32 %temp_edge_96, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 127 'getelementptr' 'temp_edge_96_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%temp_edge_97_addr = getelementptr i32 %temp_edge_97, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 128 'getelementptr' 'temp_edge_97_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%temp_edge_98_addr = getelementptr i32 %temp_edge_98, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 129 'getelementptr' 'temp_edge_98_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%temp_edge_99_addr = getelementptr i32 %temp_edge_99, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 130 'getelementptr' 'temp_edge_99_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%temp_edge_100_addr = getelementptr i32 %temp_edge_100, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 131 'getelementptr' 'temp_edge_100_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%temp_edge_101_addr = getelementptr i32 %temp_edge_101, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 132 'getelementptr' 'temp_edge_101_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%temp_edge_102_addr = getelementptr i32 %temp_edge_102, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 133 'getelementptr' 'temp_edge_102_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%temp_edge_103_addr = getelementptr i32 %temp_edge_103, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 134 'getelementptr' 'temp_edge_103_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%temp_edge_104_addr = getelementptr i32 %temp_edge_104, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 135 'getelementptr' 'temp_edge_104_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%temp_edge_105_addr = getelementptr i32 %temp_edge_105, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 136 'getelementptr' 'temp_edge_105_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%temp_edge_106_addr = getelementptr i32 %temp_edge_106, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 137 'getelementptr' 'temp_edge_106_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%temp_edge_107_addr = getelementptr i32 %temp_edge_107, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 138 'getelementptr' 'temp_edge_107_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%temp_edge_108_addr = getelementptr i32 %temp_edge_108, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 139 'getelementptr' 'temp_edge_108_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%temp_edge_109_addr = getelementptr i32 %temp_edge_109, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 140 'getelementptr' 'temp_edge_109_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%temp_edge_110_addr = getelementptr i32 %temp_edge_110, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 141 'getelementptr' 'temp_edge_110_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%temp_edge_111_addr = getelementptr i32 %temp_edge_111, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 142 'getelementptr' 'temp_edge_111_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%temp_edge_112_addr = getelementptr i32 %temp_edge_112, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 143 'getelementptr' 'temp_edge_112_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%temp_edge_113_addr = getelementptr i32 %temp_edge_113, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 144 'getelementptr' 'temp_edge_113_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%temp_edge_114_addr = getelementptr i32 %temp_edge_114, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 145 'getelementptr' 'temp_edge_114_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%temp_edge_115_addr = getelementptr i32 %temp_edge_115, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 146 'getelementptr' 'temp_edge_115_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%temp_edge_116_addr = getelementptr i32 %temp_edge_116, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 147 'getelementptr' 'temp_edge_116_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%temp_edge_117_addr = getelementptr i32 %temp_edge_117, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 148 'getelementptr' 'temp_edge_117_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%temp_edge_118_addr = getelementptr i32 %temp_edge_118, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 149 'getelementptr' 'temp_edge_118_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%temp_edge_119_addr = getelementptr i32 %temp_edge_119, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 150 'getelementptr' 'temp_edge_119_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%temp_edge_120_addr = getelementptr i32 %temp_edge_120, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 151 'getelementptr' 'temp_edge_120_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%temp_edge_121_addr = getelementptr i32 %temp_edge_121, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 152 'getelementptr' 'temp_edge_121_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%temp_edge_122_addr = getelementptr i32 %temp_edge_122, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 153 'getelementptr' 'temp_edge_122_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%temp_edge_123_addr = getelementptr i32 %temp_edge_123, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 154 'getelementptr' 'temp_edge_123_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%temp_edge_124_addr = getelementptr i32 %temp_edge_124, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 155 'getelementptr' 'temp_edge_124_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%temp_edge_125_addr = getelementptr i32 %temp_edge_125, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 156 'getelementptr' 'temp_edge_125_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%temp_edge_126_addr = getelementptr i32 %temp_edge_126, i64 0, i64 %zext_ln24" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 157 'getelementptr' 'temp_edge_126_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (1.00ns)   --->   "%p_02 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %x" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36]   --->   Operation 158 'read' 'p_02' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_125_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 159 'store' 'store_ln44' <Predicate = (select_ln16 == 125)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 160 'br' 'br_ln44' <Predicate = (select_ln16 == 125)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_124_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 161 'store' 'store_ln44' <Predicate = (select_ln16 == 124)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 162 'br' 'br_ln44' <Predicate = (select_ln16 == 124)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_123_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 163 'store' 'store_ln44' <Predicate = (select_ln16 == 123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 164 'br' 'br_ln44' <Predicate = (select_ln16 == 123)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_122_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 165 'store' 'store_ln44' <Predicate = (select_ln16 == 122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 166 'br' 'br_ln44' <Predicate = (select_ln16 == 122)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_121_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 167 'store' 'store_ln44' <Predicate = (select_ln16 == 121)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 168 'br' 'br_ln44' <Predicate = (select_ln16 == 121)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_120_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 169 'store' 'store_ln44' <Predicate = (select_ln16 == 120)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 170 'br' 'br_ln44' <Predicate = (select_ln16 == 120)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_119_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 171 'store' 'store_ln44' <Predicate = (select_ln16 == 119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 172 'br' 'br_ln44' <Predicate = (select_ln16 == 119)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_118_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 173 'store' 'store_ln44' <Predicate = (select_ln16 == 118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 174 'br' 'br_ln44' <Predicate = (select_ln16 == 118)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_117_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 175 'store' 'store_ln44' <Predicate = (select_ln16 == 117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 176 'br' 'br_ln44' <Predicate = (select_ln16 == 117)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_116_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 177 'store' 'store_ln44' <Predicate = (select_ln16 == 116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 178 'br' 'br_ln44' <Predicate = (select_ln16 == 116)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_115_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 179 'store' 'store_ln44' <Predicate = (select_ln16 == 115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 180 'br' 'br_ln44' <Predicate = (select_ln16 == 115)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_114_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 181 'store' 'store_ln44' <Predicate = (select_ln16 == 114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 182 'br' 'br_ln44' <Predicate = (select_ln16 == 114)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_113_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 183 'store' 'store_ln44' <Predicate = (select_ln16 == 113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 184 'br' 'br_ln44' <Predicate = (select_ln16 == 113)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_112_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 185 'store' 'store_ln44' <Predicate = (select_ln16 == 112)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 186 'br' 'br_ln44' <Predicate = (select_ln16 == 112)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_111_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 187 'store' 'store_ln44' <Predicate = (select_ln16 == 111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 188 'br' 'br_ln44' <Predicate = (select_ln16 == 111)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_110_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 189 'store' 'store_ln44' <Predicate = (select_ln16 == 110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 190 'br' 'br_ln44' <Predicate = (select_ln16 == 110)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_109_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 191 'store' 'store_ln44' <Predicate = (select_ln16 == 109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 192 'br' 'br_ln44' <Predicate = (select_ln16 == 109)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_108_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 193 'store' 'store_ln44' <Predicate = (select_ln16 == 108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 194 'br' 'br_ln44' <Predicate = (select_ln16 == 108)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_107_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 195 'store' 'store_ln44' <Predicate = (select_ln16 == 107)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 196 'br' 'br_ln44' <Predicate = (select_ln16 == 107)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_106_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 197 'store' 'store_ln44' <Predicate = (select_ln16 == 106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 198 'br' 'br_ln44' <Predicate = (select_ln16 == 106)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_105_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 199 'store' 'store_ln44' <Predicate = (select_ln16 == 105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 200 'br' 'br_ln44' <Predicate = (select_ln16 == 105)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_104_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 201 'store' 'store_ln44' <Predicate = (select_ln16 == 104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 202 'br' 'br_ln44' <Predicate = (select_ln16 == 104)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_103_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 203 'store' 'store_ln44' <Predicate = (select_ln16 == 103)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 204 'br' 'br_ln44' <Predicate = (select_ln16 == 103)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_102_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 205 'store' 'store_ln44' <Predicate = (select_ln16 == 102)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 206 'br' 'br_ln44' <Predicate = (select_ln16 == 102)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_101_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 207 'store' 'store_ln44' <Predicate = (select_ln16 == 101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 208 'br' 'br_ln44' <Predicate = (select_ln16 == 101)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_100_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 209 'store' 'store_ln44' <Predicate = (select_ln16 == 100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 210 'br' 'br_ln44' <Predicate = (select_ln16 == 100)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_99_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 211 'store' 'store_ln44' <Predicate = (select_ln16 == 99)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 212 'br' 'br_ln44' <Predicate = (select_ln16 == 99)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_98_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 213 'store' 'store_ln44' <Predicate = (select_ln16 == 98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 214 'br' 'br_ln44' <Predicate = (select_ln16 == 98)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_97_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 215 'store' 'store_ln44' <Predicate = (select_ln16 == 97)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 216 'br' 'br_ln44' <Predicate = (select_ln16 == 97)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_96_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 217 'store' 'store_ln44' <Predicate = (select_ln16 == 96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 218 'br' 'br_ln44' <Predicate = (select_ln16 == 96)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_95_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 219 'store' 'store_ln44' <Predicate = (select_ln16 == 95)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 220 'br' 'br_ln44' <Predicate = (select_ln16 == 95)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_94_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 221 'store' 'store_ln44' <Predicate = (select_ln16 == 94)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 222 'br' 'br_ln44' <Predicate = (select_ln16 == 94)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_93_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 223 'store' 'store_ln44' <Predicate = (select_ln16 == 93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 224 'br' 'br_ln44' <Predicate = (select_ln16 == 93)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_92_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 225 'store' 'store_ln44' <Predicate = (select_ln16 == 92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 226 'br' 'br_ln44' <Predicate = (select_ln16 == 92)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_91_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 227 'store' 'store_ln44' <Predicate = (select_ln16 == 91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 228 'br' 'br_ln44' <Predicate = (select_ln16 == 91)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_90_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 229 'store' 'store_ln44' <Predicate = (select_ln16 == 90)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 230 'br' 'br_ln44' <Predicate = (select_ln16 == 90)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_89_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 231 'store' 'store_ln44' <Predicate = (select_ln16 == 89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 232 'br' 'br_ln44' <Predicate = (select_ln16 == 89)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_88_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 233 'store' 'store_ln44' <Predicate = (select_ln16 == 88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 234 'br' 'br_ln44' <Predicate = (select_ln16 == 88)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_87_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 235 'store' 'store_ln44' <Predicate = (select_ln16 == 87)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 236 'br' 'br_ln44' <Predicate = (select_ln16 == 87)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_86_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 237 'store' 'store_ln44' <Predicate = (select_ln16 == 86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 238 'br' 'br_ln44' <Predicate = (select_ln16 == 86)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_85_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 239 'store' 'store_ln44' <Predicate = (select_ln16 == 85)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 240 'br' 'br_ln44' <Predicate = (select_ln16 == 85)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_84_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 241 'store' 'store_ln44' <Predicate = (select_ln16 == 84)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 242 'br' 'br_ln44' <Predicate = (select_ln16 == 84)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_83_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 243 'store' 'store_ln44' <Predicate = (select_ln16 == 83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 244 'br' 'br_ln44' <Predicate = (select_ln16 == 83)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_82_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 245 'store' 'store_ln44' <Predicate = (select_ln16 == 82)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 246 'br' 'br_ln44' <Predicate = (select_ln16 == 82)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_81_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 247 'store' 'store_ln44' <Predicate = (select_ln16 == 81)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 248 'br' 'br_ln44' <Predicate = (select_ln16 == 81)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_80_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 249 'store' 'store_ln44' <Predicate = (select_ln16 == 80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 250 'br' 'br_ln44' <Predicate = (select_ln16 == 80)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_79_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 251 'store' 'store_ln44' <Predicate = (select_ln16 == 79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 252 'br' 'br_ln44' <Predicate = (select_ln16 == 79)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_78_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 253 'store' 'store_ln44' <Predicate = (select_ln16 == 78)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 254 'br' 'br_ln44' <Predicate = (select_ln16 == 78)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_77_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 255 'store' 'store_ln44' <Predicate = (select_ln16 == 77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 256 'br' 'br_ln44' <Predicate = (select_ln16 == 77)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_76_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 257 'store' 'store_ln44' <Predicate = (select_ln16 == 76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 258 'br' 'br_ln44' <Predicate = (select_ln16 == 76)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_75_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 259 'store' 'store_ln44' <Predicate = (select_ln16 == 75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 260 'br' 'br_ln44' <Predicate = (select_ln16 == 75)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_74_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 261 'store' 'store_ln44' <Predicate = (select_ln16 == 74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 262 'br' 'br_ln44' <Predicate = (select_ln16 == 74)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_73_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 263 'store' 'store_ln44' <Predicate = (select_ln16 == 73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 264 'br' 'br_ln44' <Predicate = (select_ln16 == 73)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_72_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 265 'store' 'store_ln44' <Predicate = (select_ln16 == 72)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 266 'br' 'br_ln44' <Predicate = (select_ln16 == 72)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_71_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 267 'store' 'store_ln44' <Predicate = (select_ln16 == 71)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 268 'br' 'br_ln44' <Predicate = (select_ln16 == 71)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_70_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 269 'store' 'store_ln44' <Predicate = (select_ln16 == 70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 270 'br' 'br_ln44' <Predicate = (select_ln16 == 70)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_69_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 271 'store' 'store_ln44' <Predicate = (select_ln16 == 69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 272 'br' 'br_ln44' <Predicate = (select_ln16 == 69)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_68_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 273 'store' 'store_ln44' <Predicate = (select_ln16 == 68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 274 'br' 'br_ln44' <Predicate = (select_ln16 == 68)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_67_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 275 'store' 'store_ln44' <Predicate = (select_ln16 == 67)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 276 'br' 'br_ln44' <Predicate = (select_ln16 == 67)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_66_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 277 'store' 'store_ln44' <Predicate = (select_ln16 == 66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 278 'br' 'br_ln44' <Predicate = (select_ln16 == 66)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_65_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 279 'store' 'store_ln44' <Predicate = (select_ln16 == 65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 280 'br' 'br_ln44' <Predicate = (select_ln16 == 65)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_64_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 281 'store' 'store_ln44' <Predicate = (select_ln16 == 64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 282 'br' 'br_ln44' <Predicate = (select_ln16 == 64)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_63_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 283 'store' 'store_ln44' <Predicate = (select_ln16 == 63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 284 'br' 'br_ln44' <Predicate = (select_ln16 == 63)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_62_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 285 'store' 'store_ln44' <Predicate = (select_ln16 == 62)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 286 'br' 'br_ln44' <Predicate = (select_ln16 == 62)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_61_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 287 'store' 'store_ln44' <Predicate = (select_ln16 == 61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 288 'br' 'br_ln44' <Predicate = (select_ln16 == 61)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_60_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 289 'store' 'store_ln44' <Predicate = (select_ln16 == 60)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 290 'br' 'br_ln44' <Predicate = (select_ln16 == 60)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_59_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 291 'store' 'store_ln44' <Predicate = (select_ln16 == 59)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 292 'br' 'br_ln44' <Predicate = (select_ln16 == 59)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_58_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 293 'store' 'store_ln44' <Predicate = (select_ln16 == 58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 294 'br' 'br_ln44' <Predicate = (select_ln16 == 58)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_57_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 295 'store' 'store_ln44' <Predicate = (select_ln16 == 57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 296 'br' 'br_ln44' <Predicate = (select_ln16 == 57)> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_56_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 297 'store' 'store_ln44' <Predicate = (select_ln16 == 56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 298 'br' 'br_ln44' <Predicate = (select_ln16 == 56)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_55_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 299 'store' 'store_ln44' <Predicate = (select_ln16 == 55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 300 'br' 'br_ln44' <Predicate = (select_ln16 == 55)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_54_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 301 'store' 'store_ln44' <Predicate = (select_ln16 == 54)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 302 'br' 'br_ln44' <Predicate = (select_ln16 == 54)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_53_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 303 'store' 'store_ln44' <Predicate = (select_ln16 == 53)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 304 'br' 'br_ln44' <Predicate = (select_ln16 == 53)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_52_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 305 'store' 'store_ln44' <Predicate = (select_ln16 == 52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 306 'br' 'br_ln44' <Predicate = (select_ln16 == 52)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_51_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 307 'store' 'store_ln44' <Predicate = (select_ln16 == 51)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 308 'br' 'br_ln44' <Predicate = (select_ln16 == 51)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_50_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 309 'store' 'store_ln44' <Predicate = (select_ln16 == 50)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 310 'br' 'br_ln44' <Predicate = (select_ln16 == 50)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_49_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 311 'store' 'store_ln44' <Predicate = (select_ln16 == 49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 312 'br' 'br_ln44' <Predicate = (select_ln16 == 49)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_48_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 313 'store' 'store_ln44' <Predicate = (select_ln16 == 48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 314 'br' 'br_ln44' <Predicate = (select_ln16 == 48)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_47_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 315 'store' 'store_ln44' <Predicate = (select_ln16 == 47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 316 'br' 'br_ln44' <Predicate = (select_ln16 == 47)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_46_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 317 'store' 'store_ln44' <Predicate = (select_ln16 == 46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 318 'br' 'br_ln44' <Predicate = (select_ln16 == 46)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_45_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 319 'store' 'store_ln44' <Predicate = (select_ln16 == 45)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 320 'br' 'br_ln44' <Predicate = (select_ln16 == 45)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_44_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 321 'store' 'store_ln44' <Predicate = (select_ln16 == 44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 322 'br' 'br_ln44' <Predicate = (select_ln16 == 44)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_43_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 323 'store' 'store_ln44' <Predicate = (select_ln16 == 43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 324 'br' 'br_ln44' <Predicate = (select_ln16 == 43)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_42_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 325 'store' 'store_ln44' <Predicate = (select_ln16 == 42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 326 'br' 'br_ln44' <Predicate = (select_ln16 == 42)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_41_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 327 'store' 'store_ln44' <Predicate = (select_ln16 == 41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 328 'br' 'br_ln44' <Predicate = (select_ln16 == 41)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_40_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 329 'store' 'store_ln44' <Predicate = (select_ln16 == 40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 330 'br' 'br_ln44' <Predicate = (select_ln16 == 40)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_39_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 331 'store' 'store_ln44' <Predicate = (select_ln16 == 39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 332 'br' 'br_ln44' <Predicate = (select_ln16 == 39)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_38_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 333 'store' 'store_ln44' <Predicate = (select_ln16 == 38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 334 'br' 'br_ln44' <Predicate = (select_ln16 == 38)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_37_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 335 'store' 'store_ln44' <Predicate = (select_ln16 == 37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 336 'br' 'br_ln44' <Predicate = (select_ln16 == 37)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_36_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 337 'store' 'store_ln44' <Predicate = (select_ln16 == 36)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 338 'br' 'br_ln44' <Predicate = (select_ln16 == 36)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_35_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 339 'store' 'store_ln44' <Predicate = (select_ln16 == 35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 340 'br' 'br_ln44' <Predicate = (select_ln16 == 35)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_34_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 341 'store' 'store_ln44' <Predicate = (select_ln16 == 34)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 342 'br' 'br_ln44' <Predicate = (select_ln16 == 34)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_33_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 343 'store' 'store_ln44' <Predicate = (select_ln16 == 33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 344 'br' 'br_ln44' <Predicate = (select_ln16 == 33)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_32_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 345 'store' 'store_ln44' <Predicate = (select_ln16 == 32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 346 'br' 'br_ln44' <Predicate = (select_ln16 == 32)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_31_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 347 'store' 'store_ln44' <Predicate = (select_ln16 == 31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 348 'br' 'br_ln44' <Predicate = (select_ln16 == 31)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_30_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 349 'store' 'store_ln44' <Predicate = (select_ln16 == 30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 350 'br' 'br_ln44' <Predicate = (select_ln16 == 30)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_29_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 351 'store' 'store_ln44' <Predicate = (select_ln16 == 29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 352 'br' 'br_ln44' <Predicate = (select_ln16 == 29)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_28_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 353 'store' 'store_ln44' <Predicate = (select_ln16 == 28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 354 'br' 'br_ln44' <Predicate = (select_ln16 == 28)> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_27_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 355 'store' 'store_ln44' <Predicate = (select_ln16 == 27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 356 'br' 'br_ln44' <Predicate = (select_ln16 == 27)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_26_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 357 'store' 'store_ln44' <Predicate = (select_ln16 == 26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 358 'br' 'br_ln44' <Predicate = (select_ln16 == 26)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_25_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 359 'store' 'store_ln44' <Predicate = (select_ln16 == 25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 360 'br' 'br_ln44' <Predicate = (select_ln16 == 25)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_24_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 361 'store' 'store_ln44' <Predicate = (select_ln16 == 24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 362 'br' 'br_ln44' <Predicate = (select_ln16 == 24)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_23_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 363 'store' 'store_ln44' <Predicate = (select_ln16 == 23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 364 'br' 'br_ln44' <Predicate = (select_ln16 == 23)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_22_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 365 'store' 'store_ln44' <Predicate = (select_ln16 == 22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 366 'br' 'br_ln44' <Predicate = (select_ln16 == 22)> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_21_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 367 'store' 'store_ln44' <Predicate = (select_ln16 == 21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 368 'br' 'br_ln44' <Predicate = (select_ln16 == 21)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_20_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 369 'store' 'store_ln44' <Predicate = (select_ln16 == 20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 370 'br' 'br_ln44' <Predicate = (select_ln16 == 20)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_19_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 371 'store' 'store_ln44' <Predicate = (select_ln16 == 19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 372 'br' 'br_ln44' <Predicate = (select_ln16 == 19)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_18_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 373 'store' 'store_ln44' <Predicate = (select_ln16 == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 374 'br' 'br_ln44' <Predicate = (select_ln16 == 18)> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_17_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 375 'store' 'store_ln44' <Predicate = (select_ln16 == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 376 'br' 'br_ln44' <Predicate = (select_ln16 == 17)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_16_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 377 'store' 'store_ln44' <Predicate = (select_ln16 == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 378 'br' 'br_ln44' <Predicate = (select_ln16 == 16)> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_15_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 379 'store' 'store_ln44' <Predicate = (select_ln16 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 380 'br' 'br_ln44' <Predicate = (select_ln16 == 15)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_14_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 381 'store' 'store_ln44' <Predicate = (select_ln16 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 382 'br' 'br_ln44' <Predicate = (select_ln16 == 14)> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_13_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 383 'store' 'store_ln44' <Predicate = (select_ln16 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 384 'br' 'br_ln44' <Predicate = (select_ln16 == 13)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_12_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 385 'store' 'store_ln44' <Predicate = (select_ln16 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 386 'br' 'br_ln44' <Predicate = (select_ln16 == 12)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_11_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 387 'store' 'store_ln44' <Predicate = (select_ln16 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 388 'br' 'br_ln44' <Predicate = (select_ln16 == 11)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_10_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 389 'store' 'store_ln44' <Predicate = (select_ln16 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 390 'br' 'br_ln44' <Predicate = (select_ln16 == 10)> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_9_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 391 'store' 'store_ln44' <Predicate = (select_ln16 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 392 'br' 'br_ln44' <Predicate = (select_ln16 == 9)> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_8_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 393 'store' 'store_ln44' <Predicate = (select_ln16 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 394 'br' 'br_ln44' <Predicate = (select_ln16 == 8)> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_7_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 395 'store' 'store_ln44' <Predicate = (select_ln16 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 396 'br' 'br_ln44' <Predicate = (select_ln16 == 7)> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_6_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 397 'store' 'store_ln44' <Predicate = (select_ln16 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 398 'br' 'br_ln44' <Predicate = (select_ln16 == 6)> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_5_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 399 'store' 'store_ln44' <Predicate = (select_ln16 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 400 'br' 'br_ln44' <Predicate = (select_ln16 == 5)> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_4_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 401 'store' 'store_ln44' <Predicate = (select_ln16 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 402 'br' 'br_ln44' <Predicate = (select_ln16 == 4)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_3_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 403 'store' 'store_ln44' <Predicate = (select_ln16 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 404 'br' 'br_ln44' <Predicate = (select_ln16 == 3)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_2_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 405 'store' 'store_ln44' <Predicate = (select_ln16 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 406 'br' 'br_ln44' <Predicate = (select_ln16 == 2)> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_1_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 407 'store' 'store_ln44' <Predicate = (select_ln16 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 408 'br' 'br_ln44' <Predicate = (select_ln16 == 1)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 0, i7 %temp_edge_126_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 409 'store' 'store_ln44' <Predicate = (select_ln16 == 127) | (select_ln16 == 126) | (select_ln16 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx383.exit" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 410 'br' 'br_ln44' <Predicate = (select_ln16 == 127) | (select_ln16 == 126) | (select_ln16 == 0)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 411 [1/1] (1.00ns)   --->   "%p_03 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %x" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36]   --->   Operation 411 'read' 'p_03' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 412 [1/1] (1.58ns)   --->   "%store_ln24 = store i14 %add_ln24, i14 %indvar_flatten" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24]   --->   Operation 412 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 413 [1/1] (1.58ns)   --->   "%store_ln16 = store i7 %select_ln24, i7 %i" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 413 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 414 [1/1] (1.00ns)   --->   "%p_04 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %x" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36]   --->   Operation 414 'read' 'p_04' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 1.00>
ST_5 : Operation 415 [1/1] (1.00ns)   --->   "%p_05 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %x" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36]   --->   Operation 415 'read' 'p_05' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 1.00>
ST_6 : Operation 416 [1/1] (1.00ns)   --->   "%p_06 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %x" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36]   --->   Operation 416 'read' 'p_06' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 1.00>
ST_7 : Operation 417 [1/1] (1.00ns)   --->   "%p_07 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %x" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36]   --->   Operation 417 'read' 'p_07' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 1.00>
ST_8 : Operation 418 [1/1] (1.00ns)   --->   "%p_08 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %x" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36]   --->   Operation 418 'read' 'p_08' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 419 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_24_1_VITIS_LOOP_26_2_str"   --->   Operation 419 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15876, i64 15876, i64 15876"   --->   Operation 420 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 421 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 421 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 422 [1/1] (1.87ns)   --->   "%add_ln36 = add i7 %select_ln16, i7 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36]   --->   Operation 422 'add' 'add_ln36' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 423 [1/1] (1.00ns)   --->   "%p_0 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %x" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36]   --->   Operation 423 'read' 'p_0' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 424 [1/1] (1.92ns)   --->   "%switch_ln44 = switch i7 %select_ln16, void %arrayidx383.case.126, i7 1, void %arrayidx383.case.1, i7 2, void %arrayidx383.case.2, i7 3, void %arrayidx383.case.3, i7 4, void %arrayidx383.case.4, i7 5, void %arrayidx383.case.5, i7 6, void %arrayidx383.case.6, i7 7, void %arrayidx383.case.7, i7 8, void %arrayidx383.case.8, i7 9, void %arrayidx383.case.9, i7 10, void %arrayidx383.case.10, i7 11, void %arrayidx383.case.11, i7 12, void %arrayidx383.case.12, i7 13, void %arrayidx383.case.13, i7 14, void %arrayidx383.case.14, i7 15, void %arrayidx383.case.15, i7 16, void %arrayidx383.case.16, i7 17, void %arrayidx383.case.17, i7 18, void %arrayidx383.case.18, i7 19, void %arrayidx383.case.19, i7 20, void %arrayidx383.case.20, i7 21, void %arrayidx383.case.21, i7 22, void %arrayidx383.case.22, i7 23, void %arrayidx383.case.23, i7 24, void %arrayidx383.case.24, i7 25, void %arrayidx383.case.25, i7 26, void %arrayidx383.case.26, i7 27, void %arrayidx383.case.27, i7 28, void %arrayidx383.case.28, i7 29, void %arrayidx383.case.29, i7 30, void %arrayidx383.case.30, i7 31, void %arrayidx383.case.31, i7 32, void %arrayidx383.case.32, i7 33, void %arrayidx383.case.33, i7 34, void %arrayidx383.case.34, i7 35, void %arrayidx383.case.35, i7 36, void %arrayidx383.case.36, i7 37, void %arrayidx383.case.37, i7 38, void %arrayidx383.case.38, i7 39, void %arrayidx383.case.39, i7 40, void %arrayidx383.case.40, i7 41, void %arrayidx383.case.41, i7 42, void %arrayidx383.case.42, i7 43, void %arrayidx383.case.43, i7 44, void %arrayidx383.case.44, i7 45, void %arrayidx383.case.45, i7 46, void %arrayidx383.case.46, i7 47, void %arrayidx383.case.47, i7 48, void %arrayidx383.case.48, i7 49, void %arrayidx383.case.49, i7 50, void %arrayidx383.case.50, i7 51, void %arrayidx383.case.51, i7 52, void %arrayidx383.case.52, i7 53, void %arrayidx383.case.53, i7 54, void %arrayidx383.case.54, i7 55, void %arrayidx383.case.55, i7 56, void %arrayidx383.case.56, i7 57, void %arrayidx383.case.57, i7 58, void %arrayidx383.case.58, i7 59, void %arrayidx383.case.59, i7 60, void %arrayidx383.case.60, i7 61, void %arrayidx383.case.61, i7 62, void %arrayidx383.case.62, i7 63, void %arrayidx383.case.63, i7 64, void %arrayidx383.case.64, i7 65, void %arrayidx383.case.65, i7 66, void %arrayidx383.case.66, i7 67, void %arrayidx383.case.67, i7 68, void %arrayidx383.case.68, i7 69, void %arrayidx383.case.69, i7 70, void %arrayidx383.case.70, i7 71, void %arrayidx383.case.71, i7 72, void %arrayidx383.case.72, i7 73, void %arrayidx383.case.73, i7 74, void %arrayidx383.case.74, i7 75, void %arrayidx383.case.75, i7 76, void %arrayidx383.case.76, i7 77, void %arrayidx383.case.77, i7 78, void %arrayidx383.case.78, i7 79, void %arrayidx383.case.79, i7 80, void %arrayidx383.case.80, i7 81, void %arrayidx383.case.81, i7 82, void %arrayidx383.case.82, i7 83, void %arrayidx383.case.83, i7 84, void %arrayidx383.case.84, i7 85, void %arrayidx383.case.85, i7 86, void %arrayidx383.case.86, i7 87, void %arrayidx383.case.87, i7 88, void %arrayidx383.case.88, i7 89, void %arrayidx383.case.89, i7 90, void %arrayidx383.case.90, i7 91, void %arrayidx383.case.91, i7 92, void %arrayidx383.case.92, i7 93, void %arrayidx383.case.93, i7 94, void %arrayidx383.case.94, i7 95, void %arrayidx383.case.95, i7 96, void %arrayidx383.case.96, i7 97, void %arrayidx383.case.97, i7 98, void %arrayidx383.case.98, i7 99, void %arrayidx383.case.99, i7 100, void %arrayidx383.case.100, i7 101, void %arrayidx383.case.101, i7 102, void %arrayidx383.case.102, i7 103, void %arrayidx383.case.103, i7 104, void %arrayidx383.case.104, i7 105, void %arrayidx383.case.105, i7 106, void %arrayidx383.case.106, i7 107, void %arrayidx383.case.107, i7 108, void %arrayidx383.case.108, i7 109, void %arrayidx383.case.109, i7 110, void %arrayidx383.case.110, i7 111, void %arrayidx383.case.111, i7 112, void %arrayidx383.case.112, i7 113, void %arrayidx383.case.113, i7 114, void %arrayidx383.case.114, i7 115, void %arrayidx383.case.115, i7 116, void %arrayidx383.case.116, i7 117, void %arrayidx383.case.117, i7 118, void %arrayidx383.case.118, i7 119, void %arrayidx383.case.119, i7 120, void %arrayidx383.case.120, i7 121, void %arrayidx383.case.121, i7 122, void %arrayidx383.case.122, i7 123, void %arrayidx383.case.123, i7 124, void %arrayidx383.case.124, i7 125, void %arrayidx383.case.125" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44]   --->   Operation 424 'switch' 'switch_ln44' <Predicate = true> <Delay = 1.92>
ST_9 : Operation 425 [1/1] (1.58ns)   --->   "%store_ln16 = store i7 %add_ln36, i7 %j" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 425 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln26 = br void %VITIS_LOOP_30_3" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:26]   --->   Operation 426 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.400ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln16', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16) of constant 1 on local variable 'j', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16 [134]  (1.588 ns)
	'load' operation 7 bit ('j_load', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:26) on local variable 'j', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16 [142]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln26', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:26) [146]  (1.870 ns)
	blocking operation 0.942 ns on control path)

 <State 2>: 6.117ns
The critical path consists of the following:
	'load' operation 7 bit ('i_load', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:26) on local variable 'i', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16 [143]  (0.000 ns)
	'add' operation 7 bit ('add_ln26', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:26) [148]  (1.870 ns)
	'select' operation 7 bit ('select_ln24', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24) [149]  (0.993 ns)
	'getelementptr' operation 7 bit ('temp_edge_39_addr', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24) [189]  (0.000 ns)
	'store' operation 0 bit ('store_ln44', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:44) of constant 0 on array 'temp_edge_39' [548]  (3.254 ns)

 <State 3>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln24', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24) of variable 'add_ln24', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:24 on local variable 'indvar_flatten' [668]  (1.588 ns)

 <State 4>: 1.000ns
The critical path consists of the following:
	axis read operation ('p_04', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) [282]  (1.000 ns)

 <State 5>: 1.000ns
The critical path consists of the following:
	axis read operation ('p_05', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) [283]  (1.000 ns)

 <State 6>: 1.000ns
The critical path consists of the following:
	axis read operation ('p_06', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) [284]  (1.000 ns)

 <State 7>: 1.000ns
The critical path consists of the following:
	axis read operation ('p_07', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) [285]  (1.000 ns)

 <State 8>: 1.000ns
The critical path consists of the following:
	axis read operation ('p_08', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) [286]  (1.000 ns)

 <State 9>: 3.458ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln36', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) [278]  (1.870 ns)
	'store' operation 0 bit ('store_ln16', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16) of variable 'add_ln36', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36 on local variable 'j', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16 [670]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
