
AVRASM ver. 2.1.30  D:\Punya Koko\LPKTA\atmega128 test\List\test3.asm Sat Sep 28 22:56:20 2013

                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega128
                 ;Program type             : Application
                 ;Clock frequency          : 11.059200 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 1024 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega128
                 	#pragma AVRPART MEMORY PROG_FLASH 131072
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 4351
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU RAMPZ=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x6D
                 	.EQU XMCRB=0x6C
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x10FF
                 	.EQU __DSTACK_SIZE=0x0400
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0063 	JMP  __RESET
000002 940c 0096 	JMP  _ext_int0_isr
000004 940c 0096 	JMP  _ext_int1_isr
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
000046 2710
000047 03e8
000048 0064
000049 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00004a 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00004b 1000
00004c 0100
00004d 0010
00004e 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x15:
00004f 796e
000050 6c61
D:\Punya Koko\LPKTA\atmega128 test\List\test3.asm(1110): warning: .cseg .db misalignment - padding zero byte
000051 0061      	.DB  0x6E,0x79,0x61,0x6C,0x61
                 _0x16:
000052 616d
000053 6974
D:\Punya Koko\LPKTA\atmega128 test\List\test3.asm(1112): warning: .cseg .db misalignment - padding zero byte
000054 0069      	.DB  0x6D,0x61,0x74,0x69,0x69
                 _0x0:
000055 7473
000056 6e61
000057 7962
D:\Punya Koko\LPKTA\atmega128 test\List\test3.asm(1114): warning: .cseg .db misalignment - padding zero byte
000058 0000      	.DB  0x73,0x74,0x61,0x6E,0x62,0x79,0x0
                 
                 __GLOBAL_INI_TBL:
000059 0005      	.DW  0x05
00005a 050d      	.DW  _string_n
00005b 009e      	.DW  _0x15*2
                 
00005c 0005      	.DW  0x05
00005d 0513      	.DW  _string_m
00005e 00a4      	.DW  _0x16*2
                 
00005f 0007      	.DW  0x07
000060 0500      	.DW  _0x22
000061 00aa      	.DW  _0x0*2
                 
                 _0xFFFFFFFF:
000062 0000      	.DW  0
                 
                 __RESET:
000063 94f8      	CLI
000064 27ee      	CLR  R30
000065 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000066 e0f1      	LDI  R31,1
000067 bff5      	OUT  MCUCR,R31
000068 bfe5      	OUT  MCUCR,R30
000069 93e0 006c 	STS  XMCRB,R30
                 
                 ;DISABLE WATCHDOG
00006b e1f8      	LDI  R31,0x18
00006c bdf1      	OUT  WDTCR,R31
00006d bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00006e e08d      	LDI  R24,(14-2)+1
00006f e0a2      	LDI  R26,2
000070 27bb      	CLR  R27
                 __CLEAR_REG:
000071 93ed      	ST   X+,R30
000072 958a      	DEC  R24
000073 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000074 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000075 e190      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000076 e0a0      	LDI  R26,LOW(__SRAM_START)
000077 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000078 93ed      	ST   X+,R30
000079 9701      	SBIW R24,1
00007a f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00007b ebe2      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00007c e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00007d 9185      	LPM  R24,Z+
00007e 9195      	LPM  R25,Z+
00007f 9700      	SBIW R24,0
000080 f061      	BREQ __GLOBAL_INI_END
000081 91a5      	LPM  R26,Z+
000082 91b5      	LPM  R27,Z+
000083 9005      	LPM  R0,Z+
000084 9015      	LPM  R1,Z+
000085 01bf      	MOVW R22,R30
000086 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000087 9005      	LPM  R0,Z+
000088 920d      	ST   X+,R0
000089 9701      	SBIW R24,1
00008a f7e1      	BRNE __GLOBAL_INI_LOOP
00008b 01fb      	MOVW R30,R22
00008c cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
00008d bf8b      	OUT  RAMPZ,R24
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00008e efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00008f bfed      	OUT  SPL,R30
000090 e1e0      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000091 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000092 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000093 e0d5      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000094 940c 00bc 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x500
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Professional
                 ;Automatic Program Generator
                 ;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 9/28/2013
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega128
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 11.059200 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 1024
                 ;*****************************************************/
                 ;
                 ;#include <mega128.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x1C
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_powersave=0x18
                 	.EQU __sm_standby=0x14
                 	.EQU __sm_ext_standby=0x1C
                 	.EQU __sm_adc_noise_red=0x08
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;// External Interrupt 0 service routine
                 ;interrupt [EXT_INT0] void ext_int0_isr(void)
                 ; 0000 001D {
                 
                 	.CSEG
                 _ext_int0_isr:
                 ; 0000 001E // Place your code here
                 ; 0000 001F     PORTD.7 = 1;
                 ; 0000 0020     delay_ms(1000);
                 ; 0000 0021     PORTD.7 = 0;
                 ; 0000 0022 }
                 ;
                 ;// External Interrupt 1 service routine
                 ;interrupt [EXT_INT1] void ext_int1_isr(void)
                 ; 0000 0026 {
                 _ext_int1_isr:
                 _0x28:
000096 920a      	ST   -Y,R0
000097 921a      	ST   -Y,R1
000098 92fa      	ST   -Y,R15
000099 936a      	ST   -Y,R22
00009a 937a      	ST   -Y,R23
00009b 938a      	ST   -Y,R24
00009c 939a      	ST   -Y,R25
00009d 93aa      	ST   -Y,R26
00009e 93ba      	ST   -Y,R27
00009f 93ea      	ST   -Y,R30
0000a0 93fa      	ST   -Y,R31
0000a1 b7ef      	IN   R30,SREG
0000a2 93ea      	ST   -Y,R30
                 ; 0000 0027 // Place your code here
                 ; 0000 0028     PORTD.7 = 1;
0000a3 940e 016d 	CALL SUBOPT_0x0
                 ; 0000 0029     delay_ms(1000);
                 ; 0000 002A     PORTD.7 = 0;
                 ; 0000 002B }
0000a5 91e9      	LD   R30,Y+
0000a6 bfef      	OUT  SREG,R30
0000a7 91f9      	LD   R31,Y+
0000a8 91e9      	LD   R30,Y+
0000a9 91b9      	LD   R27,Y+
0000aa 91a9      	LD   R26,Y+
0000ab 9199      	LD   R25,Y+
0000ac 9189      	LD   R24,Y+
0000ad 9179      	LD   R23,Y+
0000ae 9169      	LD   R22,Y+
0000af 90f9      	LD   R15,Y+
0000b0 9019      	LD   R1,Y+
0000b1 9009      	LD   R0,Y+
0000b2 9518      	RETI
                 ;
                 ;#ifndef RXB8
                 ;#define RXB8 1
                 ;#endif
                 ;
                 ;#ifndef TXB8
                 ;#define TXB8 0
                 ;#endif
                 ;
                 ;#ifndef UPE
                 ;#define UPE 2
                 ;#endif
                 ;
                 ;#ifndef DOR
                 ;#define DOR 3
                 ;#endif
                 ;
                 ;#ifndef FE
                 ;#define FE 4
                 ;#endif
                 ;
                 ;#ifndef UDRE
                 ;#define UDRE 5
                 ;#endif
                 ;
                 ;#ifndef RXC
                 ;#define RXC 7
                 ;#endif
                 ;
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;
                 ;// Get a character from the USART1 Receiver
                 ;#pragma used+
                 ;char getchar1(void)
                 ; 0000 0052 {
                 ; 0000 0053 char status,data;
                 ; 0000 0054 while (1)
                 ;	status -> R17
                 ;	data -> R16
                 ; 0000 0055       {
                 ; 0000 0056       while (((status=UCSR1A) & RX_COMPLETE)==0);
                 ; 0000 0057       data=UDR1;
                 ; 0000 0058       if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
                 ; 0000 0059          return data;
                 ; 0000 005A       }
                 ; 0000 005B }
                 ;#pragma used-
                 ;
                 ;// Write a character to the USART1 Transmitter
                 ;#pragma used+
                 ;void putchar1(char c)
                 ; 0000 0061 {
                 _putchar1:
                 ; 0000 0062 while ((UCSR1A & DATA_REGISTER_EMPTY)==0);
                 ;	c -> Y+0
                 _0x12:
0000b3 91e0 009b 	LDS  R30,155
0000b5 72e0      	ANDI R30,LOW(0x20)
0000b6 f3e1      	BREQ _0x12
                 ; 0000 0063 UDR1=c;
0000b7 81e8      	LD   R30,Y
0000b8 93e0 009c 	STS  156,R30
                 ; 0000 0064 }
0000ba 940c 0159 	JMP  _0x2060001
                 ;#pragma used-
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;// Declare your global variables here
                 ;char string[6];
                 ;char string_n[6] = "nyala";
                 
                 	.DSEG
                 ;char string_m[6] = "matii";
                 ;
                 ;void main(void)
                 ; 0000 0070 {
                 
                 	.CSEG
                 _main:
                 ; 0000 0071 // Declare your local variables here
                 ; 0000 0072 
                 ; 0000 0073 // Input/Output Ports initialization
                 ; 0000 0074 // Port A initialization
                 ; 0000 0075 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0076 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0077 PORTA=0x00;
0000bc e0e0      	LDI  R30,LOW(0)
0000bd bbeb      	OUT  0x1B,R30
                 ; 0000 0078 DDRA=0x00;
0000be bbea      	OUT  0x1A,R30
                 ; 0000 0079 
                 ; 0000 007A // Port B initialization
                 ; 0000 007B // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 007C // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 007D PORTB=0x00;
0000bf bbe8      	OUT  0x18,R30
                 ; 0000 007E DDRB=0x00;
0000c0 bbe7      	OUT  0x17,R30
                 ; 0000 007F 
                 ; 0000 0080 // Port C initialization
                 ; 0000 0081 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0082 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0083 PORTC=0x00;
0000c1 bbe5      	OUT  0x15,R30
                 ; 0000 0084 DDRC=0x00;
0000c2 bbe4      	OUT  0x14,R30
                 ; 0000 0085 
                 ; 0000 0086 // Port D initialization
                 ; 0000 0087 // Func7=Out Func6=In Func5=In Func4=In Func3=Out Func2=In Func1=In Func0=In
                 ; 0000 0088 // State7=0 State6=T State5=T State4=T State3=1 State2=P State1=P State0=P
                 ; 0000 0089 PORTD=0x0F;
0000c3 e0ef      	LDI  R30,LOW(15)
0000c4 bbe2      	OUT  0x12,R30
                 ; 0000 008A DDRD=0x88;
0000c5 e8e8      	LDI  R30,LOW(136)
0000c6 bbe1      	OUT  0x11,R30
                 ; 0000 008B 
                 ; 0000 008C // Port E initialization
                 ; 0000 008D // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=Out Func0=In
                 ; 0000 008E // State7=T State6=T State5=T State4=T State3=T State2=T State1=1 State0=P
                 ; 0000 008F PORTE=0x03;
0000c7 e0e3      	LDI  R30,LOW(3)
0000c8 b9e3      	OUT  0x3,R30
                 ; 0000 0090 DDRE=0x02;
0000c9 e0e2      	LDI  R30,LOW(2)
0000ca b9e2      	OUT  0x2,R30
                 ; 0000 0091 
                 ; 0000 0092 // Port F initialization
                 ; 0000 0093 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0094 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0095 PORTF=0x00;
0000cb e0e0      	LDI  R30,LOW(0)
0000cc 93e0 0062 	STS  98,R30
                 ; 0000 0096 DDRF=0x00;
0000ce 93e0 0061 	STS  97,R30
                 ; 0000 0097 
                 ; 0000 0098 // Port G initialization
                 ; 0000 0099 // Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 009A // State4=T State3=T State2=T State1=T State0=T
                 ; 0000 009B PORTG=0x00;
0000d0 93e0 0065 	STS  101,R30
                 ; 0000 009C DDRG=0x00;
0000d2 93e0 0064 	STS  100,R30
                 ; 0000 009D 
                 ; 0000 009E // Timer/Counter 0 initialization
                 ; 0000 009F // Clock source: System Clock
                 ; 0000 00A0 // Clock value: Timer 0 Stopped
                 ; 0000 00A1 // Mode: Normal top=0xFF
                 ; 0000 00A2 // OC0 output: Disconnected
                 ; 0000 00A3 ASSR=0x00;
0000d4 bfe0      	OUT  0x30,R30
                 ; 0000 00A4 TCCR0=0x00;
0000d5 bfe3      	OUT  0x33,R30
                 ; 0000 00A5 TCNT0=0x00;
0000d6 bfe2      	OUT  0x32,R30
                 ; 0000 00A6 OCR0=0x00;
0000d7 bfe1      	OUT  0x31,R30
                 ; 0000 00A7 
                 ; 0000 00A8 // Timer/Counter 1 initialization
                 ; 0000 00A9 // Clock source: System Clock
                 ; 0000 00AA // Clock value: Timer1 Stopped
                 ; 0000 00AB // Mode: Normal top=0xFFFF
                 ; 0000 00AC // OC1A output: Discon.
                 ; 0000 00AD // OC1B output: Discon.
                 ; 0000 00AE // OC1C output: Discon.
                 ; 0000 00AF // Noise Canceler: Off
                 ; 0000 00B0 // Input Capture on Falling Edge
                 ; 0000 00B1 // Timer1 Overflow Interrupt: Off
                 ; 0000 00B2 // Input Capture Interrupt: Off
                 ; 0000 00B3 // Compare A Match Interrupt: Off
                 ; 0000 00B4 // Compare B Match Interrupt: Off
                 ; 0000 00B5 // Compare C Match Interrupt: Off
                 ; 0000 00B6 TCCR1A=0x00;
0000d8 bdef      	OUT  0x2F,R30
                 ; 0000 00B7 TCCR1B=0x00;
0000d9 bdee      	OUT  0x2E,R30
                 ; 0000 00B8 TCNT1H=0x00;
0000da bded      	OUT  0x2D,R30
                 ; 0000 00B9 TCNT1L=0x00;
0000db bdec      	OUT  0x2C,R30
                 ; 0000 00BA ICR1H=0x00;
0000dc bde7      	OUT  0x27,R30
                 ; 0000 00BB ICR1L=0x00;
0000dd bde6      	OUT  0x26,R30
                 ; 0000 00BC OCR1AH=0x00;
0000de bdeb      	OUT  0x2B,R30
                 ; 0000 00BD OCR1AL=0x00;
0000df bdea      	OUT  0x2A,R30
                 ; 0000 00BE OCR1BH=0x00;
0000e0 bde9      	OUT  0x29,R30
                 ; 0000 00BF OCR1BL=0x00;
0000e1 bde8      	OUT  0x28,R30
                 ; 0000 00C0 OCR1CH=0x00;
0000e2 93e0 0079 	STS  121,R30
                 ; 0000 00C1 OCR1CL=0x00;
0000e4 93e0 0078 	STS  120,R30
                 ; 0000 00C2 
                 ; 0000 00C3 // Timer/Counter 2 initialization
                 ; 0000 00C4 // Clock source: System Clock
                 ; 0000 00C5 // Clock value: Timer2 Stopped
                 ; 0000 00C6 // Mode: Normal top=0xFF
                 ; 0000 00C7 // OC2 output: Disconnected
                 ; 0000 00C8 TCCR2=0x00;
0000e6 bde5      	OUT  0x25,R30
                 ; 0000 00C9 TCNT2=0x00;
0000e7 bde4      	OUT  0x24,R30
                 ; 0000 00CA OCR2=0x00;
0000e8 bde3      	OUT  0x23,R30
                 ; 0000 00CB 
                 ; 0000 00CC // Timer/Counter 3 initialization
                 ; 0000 00CD // Clock source: System Clock
                 ; 0000 00CE // Clock value: Timer3 Stopped
                 ; 0000 00CF // Mode: Normal top=0xFFFF
                 ; 0000 00D0 // OC3A output: Discon.
                 ; 0000 00D1 // OC3B output: Discon.
                 ; 0000 00D2 // OC3C output: Discon.
                 ; 0000 00D3 // Noise Canceler: Off
                 ; 0000 00D4 // Input Capture on Falling Edge
                 ; 0000 00D5 // Timer3 Overflow Interrupt: Off
                 ; 0000 00D6 // Input Capture Interrupt: Off
                 ; 0000 00D7 // Compare A Match Interrupt: Off
                 ; 0000 00D8 // Compare B Match Interrupt: Off
                 ; 0000 00D9 // Compare C Match Interrupt: Off
                 ; 0000 00DA TCCR3A=0x00;
0000e9 93e0 008b 	STS  139,R30
                 ; 0000 00DB TCCR3B=0x00;
0000eb 93e0 008a 	STS  138,R30
                 ; 0000 00DC TCNT3H=0x00;
0000ed 93e0 0089 	STS  137,R30
                 ; 0000 00DD TCNT3L=0x00;
0000ef 93e0 0088 	STS  136,R30
                 ; 0000 00DE ICR3H=0x00;
0000f1 93e0 0081 	STS  129,R30
                 ; 0000 00DF ICR3L=0x00;
0000f3 93e0 0080 	STS  128,R30
                 ; 0000 00E0 OCR3AH=0x00;
0000f5 93e0 0087 	STS  135,R30
                 ; 0000 00E1 OCR3AL=0x00;
0000f7 93e0 0086 	STS  134,R30
                 ; 0000 00E2 OCR3BH=0x00;
0000f9 93e0 0085 	STS  133,R30
                 ; 0000 00E3 OCR3BL=0x00;
0000fb 93e0 0084 	STS  132,R30
                 ; 0000 00E4 OCR3CH=0x00;
0000fd 93e0 0083 	STS  131,R30
                 ; 0000 00E5 OCR3CL=0x00;
0000ff 93e0 0082 	STS  130,R30
                 ; 0000 00E6 
                 ; 0000 00E7 // External Interrupt(s) initialization
                 ; 0000 00E8 // INT0: On
                 ; 0000 00E9 // INT0 Mode: Low level
                 ; 0000 00EA // INT1: On
                 ; 0000 00EB // INT1 Mode: Low level
                 ; 0000 00EC // INT2: Off
                 ; 0000 00ED // INT3: Off
                 ; 0000 00EE // INT4: Off
                 ; 0000 00EF // INT5: Off
                 ; 0000 00F0 // INT6: Off
                 ; 0000 00F1 // INT7: Off
                 ; 0000 00F2 EICRA=0x00;
000101 93e0 006a 	STS  106,R30
                 ; 0000 00F3 EICRB=0x00;
000103 bfea      	OUT  0x3A,R30
                 ; 0000 00F4 EIMSK=0x03;
000104 e0e3      	LDI  R30,LOW(3)
000105 bfe9      	OUT  0x39,R30
                 ; 0000 00F5 EIFR=0x03;
000106 bfe8      	OUT  0x38,R30
                 ; 0000 00F6 
                 ; 0000 00F7 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00F8 TIMSK=0x00;
000107 e0e0      	LDI  R30,LOW(0)
000108 bfe7      	OUT  0x37,R30
                 ; 0000 00F9 
                 ; 0000 00FA ETIMSK=0x00;
000109 93e0 007d 	STS  125,R30
                 ; 0000 00FB 
                 ; 0000 00FC // USART0 initialization
                 ; 0000 00FD // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 00FE // USART0 Receiver: On
                 ; 0000 00FF // USART0 Transmitter: On
                 ; 0000 0100 // USART0 Mode: Asynchronous
                 ; 0000 0101 // USART0 Baud Rate: 600
                 ; 0000 0102 UCSR0A=0x00;
00010b b9eb      	OUT  0xB,R30
                 ; 0000 0103 UCSR0B=0x18;
00010c e1e8      	LDI  R30,LOW(24)
00010d b9ea      	OUT  0xA,R30
                 ; 0000 0104 UCSR0C=0x06;
00010e e0e6      	LDI  R30,LOW(6)
00010f 93e0 0095 	STS  149,R30
                 ; 0000 0105 UBRR0H=0x04;
000111 e0e4      	LDI  R30,LOW(4)
000112 93e0 0090 	STS  144,R30
                 ; 0000 0106 UBRR0L=0x7F;
000114 e7ef      	LDI  R30,LOW(127)
000115 b9e9      	OUT  0x9,R30
                 ; 0000 0107 
                 ; 0000 0108 // USART1 initialization
                 ; 0000 0109 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 010A // USART1 Receiver: On
                 ; 0000 010B // USART1 Transmitter: On
                 ; 0000 010C // USART1 Mode: Asynchronous
                 ; 0000 010D // USART1 Baud Rate: 600
                 ; 0000 010E UCSR1A=0x00;
000116 e0e0      	LDI  R30,LOW(0)
000117 93e0 009b 	STS  155,R30
                 ; 0000 010F UCSR1B=0x18;
000119 e1e8      	LDI  R30,LOW(24)
00011a 93e0 009a 	STS  154,R30
                 ; 0000 0110 UCSR1C=0x06;
00011c e0e6      	LDI  R30,LOW(6)
00011d 93e0 009d 	STS  157,R30
                 ; 0000 0111 UBRR1H=0x04;
00011f e0e4      	LDI  R30,LOW(4)
000120 93e0 0098 	STS  152,R30
                 ; 0000 0112 UBRR1L=0x7F;
000122 e7ef      	LDI  R30,LOW(127)
000123 93e0 0099 	STS  153,R30
                 ; 0000 0113 
                 ; 0000 0114 // Analog Comparator initialization
                 ; 0000 0115 // Analog Comparator: Off
                 ; 0000 0116 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 0117 ACSR=0x80;
000125 e8e0      	LDI  R30,LOW(128)
000126 b9e8      	OUT  0x8,R30
                 ; 0000 0118 SFIOR=0x00;
000127 e0e0      	LDI  R30,LOW(0)
000128 bde0      	OUT  0x20,R30
                 ; 0000 0119 
                 ; 0000 011A // ADC initialization
                 ; 0000 011B // ADC disabled
                 ; 0000 011C ADCSRA=0x00;
000129 b9e6      	OUT  0x6,R30
                 ; 0000 011D 
                 ; 0000 011E // SPI initialization
                 ; 0000 011F // SPI disabled
                 ; 0000 0120 SPCR=0x00;
00012a b9ed      	OUT  0xD,R30
                 ; 0000 0121 
                 ; 0000 0122 // TWI initialization
                 ; 0000 0123 // TWI disabled
                 ; 0000 0124 TWCR=0x00;
00012b 93e0 0074 	STS  116,R30
                 ; 0000 0125 
                 ; 0000 0126 // Global enable interrupts
                 ; 0000 0127 #asm("sei")
00012d 9478      	sei
                 ; 0000 0128 
                 ; 0000 0129 while (1)
                 _0x17:
                 ; 0000 012A       {
                 ; 0000 012B       // Place your code here
                 ; 0000 012C         //gets(string,5);
                 ; 0000 012D         if(string == string_n)
00012e e0ed      	LDI  R30,LOW(_string_n)
00012f e0f5      	LDI  R31,HIGH(_string_n)
000130 e0a7      	LDI  R26,LOW(_string)
000131 e0b5      	LDI  R27,HIGH(_string)
000132 17ea      	CP   R30,R26
000133 07fb      	CPC  R31,R27
000134 f411      	BRNE _0x1A
                 ; 0000 012E         {
                 ; 0000 012F             PORTD.7 = 1;
000135 940e 016d 	CALL SUBOPT_0x0
                 ; 0000 0130             delay_ms(1000);
                 ; 0000 0131             PORTD.7 = 0;
                 ; 0000 0132         }
                 ; 0000 0133         if(string == string_m)
                 _0x1A:
000137 e1e3      	LDI  R30,LOW(_string_m)
000138 e0f5      	LDI  R31,HIGH(_string_m)
000139 e0a7      	LDI  R26,LOW(_string)
00013a e0b5      	LDI  R27,HIGH(_string)
00013b 17ea      	CP   R30,R26
00013c 07fb      	CPC  R31,R27
00013d f409      	BRNE _0x1F
                 ; 0000 0134         {
                 ; 0000 0135             PORTD.7 = 0;
00013e 9897      	CBI  0x12,7
                 ; 0000 0136         }
                 ; 0000 0137 
                 ; 0000 0138         puts("stanby");
                 _0x1F:
                +
00013f e0e0     +LDI R30 , LOW ( _0x22 + ( 0 ) )
000140 e0f5     +LDI R31 , HIGH ( _0x22 + ( 0 ) )
                 	__POINTW1MN _0x22,0
000141 93fa      	ST   -Y,R31
000142 93ea      	ST   -Y,R30
000143 940e 015b 	CALL _puts
                 ; 0000 0139         putchar('0');
000145 e3e0      	LDI  R30,LOW(48)
000146 93ea      	ST   -Y,R30
000147 d00d      	RCALL _putchar
                 ; 0000 013A         putchar1('1');
000148 e3e1      	LDI  R30,LOW(49)
000149 93ea      	ST   -Y,R30
00014a df68      	RCALL _putchar1
                 ; 0000 013B         PORTD.7 = 1;
00014b 9a97      	SBI  0x12,7
                 ; 0000 013C         delay_ms(200);
00014c ece8      	LDI  R30,LOW(200)
00014d e0f0      	LDI  R31,HIGH(200)
00014e 93fa      	ST   -Y,R31
00014f 93ea      	ST   -Y,R30
000150 940e 0176 	CALL _delay_ms
                 ; 0000 013D         PORTD.7 = 0;
000152 9897      	CBI  0x12,7
                 ; 0000 013E       };
000153 cfda      	RJMP _0x17
                 ; 0000 013F }
                 _0x27:
000154 cfff      	RJMP _0x27
                 
                 	.DSEG
                 _0x22:
000500           	.BYTE 0x7
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _putchar:
                 putchar0:
000155 9b5d           sbis usr,udre
000156 cffe           rjmp putchar0
000157 81e8           ld   r30,y
000158 b9ec           out  udr,r30
                 _0x2060001:
000159 9621      	ADIW R28,1
00015a 9508      	RET
                 _puts:
00015b 931a      	ST   -Y,R17
                 _0x2000003:
00015c 81a9      	LDD  R26,Y+1
00015d 81ba      	LDD  R27,Y+1+1
00015e 91ed      	LD   R30,X+
00015f 83a9      	STD  Y+1,R26
000160 83ba      	STD  Y+1+1,R27
000161 2f1e      	MOV  R17,R30
000162 30e0      	CPI  R30,0
000163 f019      	BREQ _0x2000005
000164 931a      	ST   -Y,R17
000165 dfef      	RCALL _putchar
000166 cff5      	RJMP _0x2000003
                 _0x2000005:
000167 e0ea      	LDI  R30,LOW(10)
000168 93ea      	ST   -Y,R30
000169 dfeb      	RCALL _putchar
00016a 8118      	LDD  R17,Y+0
00016b 9623      	ADIW R28,3
00016c 9508      	RET
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _string:
000507           	.BYTE 0x6
                 _string_n:
00050d           	.BYTE 0x6
                 _string_m:
000513           	.BYTE 0x6
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x0:
00016d 9a97      	SBI  0x12,7
00016e eee8      	LDI  R30,LOW(1000)
00016f e0f3      	LDI  R31,HIGH(1000)
000170 93fa      	ST   -Y,R31
000171 93ea      	ST   -Y,R30
000172 940e 0176 	CALL _delay_ms
000174 9897      	CBI  0x12,7
000175 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000176 91e9      	ld   r30,y+
000177 91f9      	ld   r31,y+
000178 9630      	adiw r30,0
000179 f039      	breq __delay_ms1
                 __delay_ms0:
                +
00017a ec8d     +LDI R24 , LOW ( 0xACD )
00017b e09a     +LDI R25 , HIGH ( 0xACD )
                +__DELAY_USW_LOOP :
00017c 9701     +SBIW R24 , 1
00017d f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xACD
00017e 95a8      	wdr
00017f 9731      	sbiw r30,1
000180 f7c9      	brne __delay_ms0
                 __delay_ms1:
000181 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega128 register use summary:
r0 :   6 r1 :   3 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:   0 r17:   4 r18:   0 r19:   0 r20:   0 r21:   0 r22:   4 r23:   2 
r24:  12 r25:   5 r26:  11 r27:  11 r28:   3 r29:   1 r30: 134 r31:  18 
x  :   4 y  :  44 z  :   7 
Registers used: 17 out of 35 (48.6%)

ATmega128 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   3 and   :   0 andi  :   1 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   4 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :   7 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   5 
cbi   :   3 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   2 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   2 cpc   :   2 cpi   :   1 cpse  :   0 dec   :   1 des   :   0 
elpm  :   0 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 
ijmp  :   0 in    :   1 inc   :   0 jmp   :  37 ld    :  17 ldd   :   3 
ldi   :  52 lds   :   1 lpm   :   7 lsl   :   0 lsr   :   0 mov   :   1 
movw  :   3 mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 
or    :   0 ori   :   0 out   :  48 pop   :   0 push  :   0 rcall :   4 
ret   :   4 reti  :   1 rjmp  :   5 rol   :   0 ror   :   0 sbc   :   0 
sbci  :   0 sbi   :   2 sbic  :   0 sbis  :   1 sbiw  :   5 sbr   :   0 
sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 
ser   :   0 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :  26 std   :   2 sts   :  30 sub   :   0 subi  :   0 
swap  :   0 tst   :   0 wdr   :   1 
Instructions used: 34 out of 117 (29.1%)

ATmega128 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000304    714     58    772  131072   0.6%
[.dseg] 0x000100 0x000519      0     25     25    4351   0.6%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 3 warnings
