<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, Russian; иньекция; English; inject"/>
	<title>SLEBoK — BibSLEIGH — hardware tag</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/a-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/tags/hardware.json"><img src="../stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<strong>hardware</strong><hr/><img src="../stuff/ico-g.png" alt="Google"/> <a href="https://www.google.com/search?q=hardware">hardware</a><br/>
</div>
<h2><span class="ttl">Tag</span> hardware</h2>
<h3>97 papers:</h3>
<dl class="toc"><dt><img src="../stuff/QoSA.png" alt="QoSA"/><a href="../QoSA-2014-EtxeberriaTCS.html">QoSA-2014-EtxeberriaTCS</a> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">&nbsp;T&nbsp;</a></span></dt><dd>Performance-based selection of software and hardware features under parameter uncertainty (<abbr title="Leire Etxeberria">LE</abbr>, <abbr title="Catia Trubiani">CT</abbr>, <abbr title="Vittorio Cortellessa">VC</abbr>, <abbr title="Goiuria Sagardui">GS</abbr>), pp. 23–32.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/FM.png" alt="FM"/><a href="../FM-2014-MaricS.html">FM-2014-MaricS</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">&nbsp;T&nbsp;</a></span></dt><dd>Verification of a Transactional Memory Manager under Hardware Failures and Restarts (<abbr title="Ognjen Maric">OM</abbr>, <abbr title="Christoph Sprenger">CS</abbr>), pp. 449–464.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/IFM.png" alt="IFM"/><a href="../IFM-2014-JakobsPWW.html">IFM-2014-JakobsPWW</a> <span class="tag"><a href="../tag/verification.html" title="verification">&nbsp;T&nbsp;</a></span></dt><dd>Integrating Software and Hardware Verification (<abbr title="Marie-Christine Jakobs">MCJ</abbr>, <abbr title="Marco Platzner">MP</abbr>, <abbr title="Heike Wehrheim">HW</abbr>, <abbr title="Tobias Wiersema">TW</abbr>), pp. 307–322.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/MSR.png" alt="MSR"/><a href="../MSR-2014-HindleWRBCR.html">MSR-2014-HindleWRBCR</a> <span class="tag"><a href="../tag/energy.html" title="energy">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/mining.html" title="mining">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/named.html" title="named">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/repository.html" title="repository">&nbsp;T&nbsp;</a></span></dt><dd>GreenMiner: a hardware based mining software repositories software energy consumption framework (<abbr title="Abram Hindle">AH</abbr>, <abbr title="Alex Wilson">AW</abbr>, <abbr title="Kent Rasmussen">KR</abbr>, <abbr title="E. Jed Barlow">EJB</abbr>, <abbr title="Joshua Charles Campbell">JCC</abbr>, <abbr title="Stephen Romansky">SR</abbr>), pp. 12–21.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/CAV.png" alt="CAV"/><a href="../CAV-2013-BraibantC.html">CAV-2013-BraibantC</a> <span class="tag"><a href="../tag/verification.html" title="verification">&nbsp;T&nbsp;</a></span></dt><dd>Formal Verification of Hardware Synthesis (<abbr title="Thomas Braibant">TB</abbr>, <abbr title="Adam Chlipala">AC</abbr>), pp. 213–228.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/ECOOP.png" alt="ECOOP"/><a href="../ECOOP-2013-AuerbachBCFR.html">ECOOP-2013-AuerbachBCFR</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">&nbsp;T&nbsp;</a></span></dt><dd>The Shape of Things to Run — Compiling Complex Stream Graphs to Reconfigurable Hardware in Lime (<abbr title="Joshua S. Auerbach">JSA</abbr>, <abbr title="David F. Bacon">DFB</abbr>, <abbr title="Perry Cheng">PC</abbr>, <abbr title="Steve Fink">SF</abbr>, <abbr title="Rodric M. Rabbah">RMR</abbr>), pp. 679–706.</dd> <div class="pagevis" style="width:27px"></div>
<dt><img src="../stuff/ESEC-FSE.png" alt="ESEC-FSE"/><a href="../ESEC-FSE-2013-Nenashev.html">ESEC-FSE-2013-Nenashev</a> <span class="tag"><a href="../tag/automation.html" title="automation">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/named.html" title="named">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/re-engineering.html" title="re-engineering">&nbsp;T&nbsp;</a></span></dt><dd>PHRT: a model and programmable tool for hardware reengineering automation (<abbr title="Oleg Nenashev">ON</abbr>), pp. 719–722.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/CEFP.png" alt="CEFP"/><a href="../CEFP-2013-Kuper.html">CEFP-2013-Kuper</a> <span class="tag"><a href="../tag/specification.html" title="specification">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/λ-calculus.html" title="λ-calculus">&nbsp;T&nbsp;</a></span></dt><dd>Hardware Specification with CλaSH (<abbr title="Jan Kuper">JK</abbr>), pp. 336–380.</dd> <div class="pagevis" style="width:44px"></div>
<dt><img src="../stuff/SCAM.png" alt="SCAM"/><a href="../SCAM-2013-FlochYMMMNALSDCWS.html">SCAM-2013-FlochYMMMNALSDCWS</a> <span class="tag"><a href="../tag/design.html" title="design">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/named.html" title="named">&nbsp;T&nbsp;</a></span></dt><dd>GeCoS: A framework for prototyping custom hardware design flows (<abbr title="Antoine Floch">AF</abbr>, <abbr title="Tomofumi Yuki">TY</abbr>, <abbr title="Ali El Moussawi">AEM</abbr>, <abbr title="Antoine Morvan">AM</abbr>, <abbr title="Kevin Martin">KM</abbr>, <abbr title="Maxime Naullet">MN</abbr>, <abbr title="Mythri Alle">MA</abbr>, <abbr title="Ludovic L'Hours">LL</abbr>, <abbr title="Nicolas Simon">NS</abbr>, <abbr title="Steven Derrien">SD</abbr>, <abbr title="François Charot">FC</abbr>, <abbr title="Christophe Wolinski">CW</abbr>, <abbr title="Olivier Sentieys">OS</abbr>), pp. 100–105.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/OOPSLA.png" alt="OOPSLA"/><a href="../OOPSLA-2013-CarbinMR.html">OOPSLA-2013-CarbinMR</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">&nbsp;T&nbsp;</a></span></dt><dd>Verifying quantitative reliability for programs that execute on unreliable hardware (<abbr title="Michael Carbin">MC</abbr>, <abbr title="Sasa Misailovic">SM</abbr>, <abbr title="Martin C. Rinard">MCR</abbr>), pp. 33–52.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/PLDI.png" alt="PLDI"/><a href="../PLDI-2012-BaconCS.html">PLDI-2012-BaconCS</a> <span class="tag"><a href="../tag/realtime.html" title="realtime">&nbsp;T&nbsp;</a></span></dt><dd>And then there were none: a stall-free real-time garbage collector for reconfigurable hardware (<abbr title="David F. Bacon">DFB</abbr>, <abbr title="Perry Cheng">PC</abbr>, <abbr title="Sunil Shukla">SS</abbr>), pp. 23–34.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/PPDP.png" alt="PPDP"/><a href="../PPDP-2012-TriossiORF.html">PPDP-2012-TriossiORF</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">&nbsp;T&nbsp;</a></span></dt><dd>Compiling CHR to parallel hardware (<abbr title="Andrea Triossi">AT</abbr>, <abbr title="Salvatore Orlando">SO</abbr>, <abbr title="Alessandra Raffaetà">AR</abbr>, <abbr title="Thom W. Frühwirth">TWF</abbr>), pp. 173–184.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/OOPSLA.png" alt="OOPSLA"/><a href="../OOPSLA-2012-SartorE.html">OOPSLA-2012-SartorE</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/java.html" title="java">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">&nbsp;T&nbsp;</a></span></dt><dd>Exploring multi-threaded Java application performance on multicore hardware (<abbr title="Jennifer B. Sartor">JBS</abbr>, <abbr title="Lieven Eeckhout">LE</abbr>), pp. 281–296.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/ASE.png" alt="ASE"/><a href="../ASE-2011-LiXBLM.html">ASE-2011-LiXBLM</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">&nbsp;T&nbsp;</a></span></dt><dd>Formalizing hardware/software interface specifications (<abbr title="Juncao Li">JL</abbr>, <abbr title="Fei Xie">FX</abbr>, <abbr title="Thomas Ball">TB</abbr>, <abbr title="Vladimir Levin">VL</abbr>, <abbr title="Con McGarvey">CM</abbr>), pp. 143–152.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/CAV.png" alt="CAV"/><a href="../CAV-2011-MullerP.html">CAV-2011-MullerP</a> <span class="tag"><a href="../tag/verification.html" title="verification">&nbsp;T&nbsp;</a></span></dt><dd>Complete Formal Hardware Verification of Interfaces for a FlexRay-Like Bus (<abbr title="Christian A. Müller">CAM</abbr>, <abbr title="Wolfgang J. Paul">WJP</abbr>), pp. 633–648.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/ICFP.png" alt="ICFP"/><a href="../ICFP-2011-GhicaSS.html">ICFP-2011-GhicaSS</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/geometry.html" title="geometry">&nbsp;T&nbsp;</a></span></dt><dd>Geometry of synthesis iv: compiling affine recursion into static hardware (<abbr title="Dan R. Ghica">DRG</abbr>, <abbr title="Alex I. Smith">AIS</abbr>, <abbr title="Satnam Singh">SS</abbr>), pp. 221–233.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/ICSE.png" alt="ICSE"/><a href="../ICSE-2011-SoffaWM.html">ICSE-2011-SoffaWM</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">&nbsp;T&nbsp;</a></span></dt><dd>Exploiting hardware advances for software testing and debugging (<abbr title="Mary Lou Soffa">MLS</abbr>, <abbr title="Kristen R. Walcott">KRW</abbr>, <abbr title="Jason Mars">JM</abbr>), pp. 888–891.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/PLDI.png" alt="PLDI"/><a href="../PLDI-2011-LiTOKCSH.html">PLDI-2011-LiTOKCSH</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/named.html" title="named">&nbsp;T&nbsp;</a></span></dt><dd>Caisson: a hardware description language for secure information flow (<abbr title="Xun Li">XL</abbr>, <abbr title="Mohit Tiwari">MT</abbr>, <abbr title="Jason Oberg">JO</abbr>, <abbr title="Vineeth Kashyap">VK</abbr>, <abbr title="Frederic T. Chong">FTC</abbr>, <abbr title="Timothy Sherwood">TS</abbr>, <abbr title="Ben Hardekopf">BH</abbr>), pp. 109–120.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/SAC.png" alt="SAC"/><a href="../SAC-2011-LinXYYZGQCG.html">SAC-2011-LinXYYZGQCG</a> <span class="tag"><a href="../tag/named.html" title="named">&nbsp;T&nbsp;</a></span></dt><dd>SPAD: software protection through anti-debugging using hardware virtualization (<abbr title="Qian Lin">QL</abbr>, <abbr title="Mingyuan Xia">MX</abbr>, <abbr title="Miao Yu">MY</abbr>, <abbr title="Peijie Yu">PY</abbr>, <abbr title="Min Zhu">MZ</abbr>, <abbr title="Shang Gao">SG</abbr>, <abbr title="Zhengwei Qi">ZQ</abbr>, <abbr title="Kai Chen">KC</abbr>, <abbr title="Haibing Guan">HG</abbr>), pp. 623–624.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/CAV.png" alt="CAV"/><a href="../CAV-2010-LiXBL.html">CAV-2010-LiXBL</a> <span class="tag"><a href="../tag/performance.html" title="performance">&nbsp;T&nbsp;</a></span></dt><dd>Efficient Reachability Analysis of Büchi Pushdown Systems for Hardware/Software Co-verification (<abbr title="Juncao Li">JL</abbr>, <abbr title="Fei Xie">FX</abbr>, <abbr title="Thomas Ball">TB</abbr>, <abbr title="Vladimir Levin">VL</abbr>), pp. 339–353.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/FSE.png" alt="FSE"/><a href="../FSE-2010-YilmazP.html">FSE-2010-YilmazP</a> </dt><dd>Combining hardware and software instrumentation to classify program executions (<abbr title="Cemal Yilmaz">CY</abbr>, <abbr title="Adam A. Porter">AAP</abbr>), pp. 67–76.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/FASE.png" alt="FASE"/><a href="../FASE-2010-LiXBLM.html">FASE-2010-LiXBLM</a> </dt><dd>An Automata-Theoretic Approach to Hardware/Software Co-verification (<abbr title="Juncao Li">JL</abbr>, <abbr title="Fei Xie">FX</abbr>, <abbr title="Thomas Ball">TB</abbr>, <abbr title="Vladimir Levin">VL</abbr>, <abbr title="Con McGarvey">CM</abbr>), pp. 248–262.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/ICST.png" alt="ICST"/><a href="../ICST-2010-SyedRW.html">ICST-2010-SyedRW</a> <span class="tag"><a href="../tag/fault.html" title="fault">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/question.html" title="question">&nbsp;T&nbsp;</a></span></dt><dd>Does Hardware Configuration and Processor Load Impact Software Fault Observability? (<abbr title="Raza Abbas Syed">RAS</abbr>, <abbr title="Brian Robinson">BR</abbr>, <abbr title="Laurie A. Williams">LAW</abbr>), pp. 285–294.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/SAC.png" alt="SAC"/><a href="../SAC-2010-SiderisMP.html">SAC-2010-SiderisMP</a> <span class="tag"><a href="../tag/java.html" title="java">&nbsp;T&nbsp;</a></span></dt><dd>A hardware peripheral for Java bytecodes translation acceleration (<abbr title="Isidoros Sideris">IS</abbr>, <abbr title="Nikos K. Moshopoulos">NKM</abbr>, <abbr title="Kiamal Z. Pekmestzi">KZP</abbr>), pp. 552–553.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/OOPSLA.png" alt="OOPSLA"/><a href="../OOPSLA-2010-KouP.html">OOPSLA-2010-KouP</a> <span class="tag"><a href="../tag/question.html" title="question">&nbsp;T&nbsp;</a></span></dt><dd>From OO to FPGA: fitting round objects into square hardware? (<abbr title="Stephen Kou">SK</abbr>, <abbr title="Jens Palsberg">JP</abbr>), pp. 109–124.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/CC.png" alt="CC"/><a href="../CC-2009-KnightsMSMD.html">CC-2009-KnightsMSMD</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">&nbsp;T&nbsp;</a></span></dt><dd>Blind Optimization for Exploiting Hardware Features (<abbr title="Dan Knights">DK</abbr>, <abbr title="Todd Mytkowicz">TM</abbr>, <abbr title="Peter F. Sweeney">PFS</abbr>, <abbr title="Michael C. Mozer">MCM</abbr>, <abbr title="Amer Diwan">AD</abbr>), pp. 251–265.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/ECOOP.png" alt="ECOOP"/><a href="../ECOOP-2009-Click.html">ECOOP-2009-Click</a> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/design.html" title="design">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/java.html" title="java">&nbsp;T&nbsp;</a></span></dt><dd>Java on 1000 Cores: Tales of Hardware/Software Co-design (<abbr title="Cliff Click">CC</abbr>), p. 444.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/IFM.png" alt="IFM"/><a href="../IFM-2009-Cook.html">IFM-2009-Cook</a> </dt><dd>Taming the Unbounded for Hardware Synthesis (<abbr title="Byron Cook">BC</abbr>), p. 39.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/GPCE.png" alt="GPCE"/><a href="../GPCE-2009-Nikhil.html">GPCE-2009-Nikhil</a> <span class="tag"><a href="../tag/design.html" title="design">&nbsp;T&nbsp;</a></span></dt><dd>Using GPCE principles for hardware systems and accelerators: (bridging the gap to HW design) (<abbr title="Rishiyur S. Nikhil">RSN</abbr>), pp. 1–2.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/PLDI.png" alt="PLDI"/><a href="../PLDI-2009-MehraraHHM.html">PLDI-2009-MehraraHHM</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">&nbsp;T&nbsp;</a></span></dt><dd>Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory (<abbr title="Mojtaba Mehrara">MM</abbr>, <abbr title="Jeff Hao">JH</abbr>, <abbr title="Po-Chun Hsu">PCH</abbr>, <abbr title="Scott A. Mahlke">SAM</abbr>), pp. 166–176.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/SAC.png" alt="SAC"/><a href="../SAC-2009-QiuLS.html">SAC-2009-QiuLS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">&nbsp;T&nbsp;</a></span></dt><dd>Heterogeneous real-time embedded software optimization considering hardware platform (<abbr title="Meikang Qiu">MQ</abbr>, <abbr title="Hao Li">HL</abbr>, <abbr title="Edwin Hsing-Mean Sha">EHMS</abbr>), pp. 1637–1641.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/OOPSLA.png" alt="OOPSLA"/><a href="../OOPSLA-2009-HaABM.html">OOPSLA-2009-HaABM</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/dynamic%20analysis.html" title="dynamic analysis">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">&nbsp;T&nbsp;</a></span></dt><dd>A concurrent dynamic analysis framework for multicore hardware (<abbr title="Jungwoo Ha">JH</abbr>, <abbr title="Matthew Arnold">MA</abbr>, <abbr title="Stephen M. Blackburn">SMB</abbr>, <abbr title="Kathryn S. McKinley">KSM</abbr>), pp. 155–174.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/OOPSLA.png" alt="OOPSLA"/><a href="../OOPSLA-2009-InoueN.html">OOPSLA-2009-InoueN</a> <span class="tag"><a href="../tag/how.html" title="how">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/java.html" title="java">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/virtual%20machine.html" title="virtual machine">&nbsp;T&nbsp;</a></span></dt><dd>How a Java VM can get more from a hardware performance monitor (<abbr title="Hiroshi Inoue">HI</abbr>, <abbr title="Toshio Nakatani">TN</abbr>), pp. 137–154.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/CC.png" alt="CC"/><a href="../CC-2008-BergeronFD.html">CC-2008-BergeronFD</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/jit.html" title="jit">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/off-the-shelf.html" title="off-the-shelf">&nbsp;T&nbsp;</a></span></dt><dd>Hardware JIT Compilation for Off-the-Shelf Dynamically Reconfigurable FPGAs (<abbr title="Etienne Bergeron">EB</abbr>, <abbr title="Marc Feeley">MF</abbr>, <abbr title="Jean-Pierre David">JPD</abbr>), pp. 178–192.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/ECOOP.png" alt="ECOOP"/><a href="../ECOOP-2008-HuangHBR.html">ECOOP-2008-HuangHBR</a> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">&nbsp;T&nbsp;</a></span></dt><dd>Liquid Metal: Object-Oriented Programming Across the Hardware/Software Boundary (<abbr title="Shan Shan Huang">SSH</abbr>, <abbr title="Amir Hormati">AH</abbr>, <abbr title="David F. Bacon">DFB</abbr>, <abbr title="Rodric M. Rabbah">RMR</abbr>), pp. 76–103.</dd> <div class="pagevis" style="width:27px"></div>
<dt><img src="../stuff/PEPM.png" alt="PEPM"/><a href="../PEPM-2008-FeiginM.html">PEPM-2008-FeiginM</a> </dt><dd>Jones optimality and hardware virtualization: a report on work in progress (<abbr title="Boris Feigin">BF</abbr>, <abbr title="Alan Mycroft">AM</abbr>), pp. 169–175.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/PEPM.png" alt="PEPM"/><a href="../PEPM-2008-GillenwaterMSZTGO.html">PEPM-2008-GillenwaterMSZTGO</a> <span class="tag"><a href="../tag/static%20typing.html" title="static typing">&nbsp;T&nbsp;</a></span></dt><dd>Synthesizable high level hardware descriptions: using statically typed two-level languages to guarantee verilog synthesizability (<abbr title="Jennifer Gillenwater">JG</abbr>, <abbr title="Gregory Malecha">GM</abbr>, <abbr title="Cherif Salama">CS</abbr>, <abbr title="Angela Yun Zhu">AYZ</abbr>, <abbr title="Walid Taha">WT</abbr>, <abbr title="Jim Grundy">JG</abbr>, <abbr title="John O'Leary">JO</abbr>), pp. 41–50.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/PLDI.png" alt="PLDI"/><a href="../PLDI-2008-FengSDG.html">PLDI-2008-FengSDG</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">&nbsp;T&nbsp;</a></span></dt><dd>Certifying low-level programs with hardware interrupts and preemptive threads (<abbr title="Xinyu Feng">XF</abbr>, <abbr title="Zhong Shao">ZS</abbr>, <abbr title="Yuan Dong">YD</abbr>, <abbr title="Yu Guo">YG</abbr>), pp. 170–182.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/SAC.png" alt="SAC"/><a href="../SAC-2008-LoTP.html">SAC-2008-LoTP</a> <span class="tag"><a href="../tag/detection.html" title="detection">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/network.html" title="network">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/regular%20expression.html" title="regular expression">&nbsp;T&nbsp;</a></span></dt><dd>Hardware implementation for network intrusion detection rules with regular expression support (<abbr title="Chia-Tien Dan Lo">CTDL</abbr>, <abbr title="Yi-Gang Tai">YGT</abbr>, <abbr title="Kleanthis Psarris">KP</abbr>), pp. 1535–1539.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/SAC.png" alt="SAC"/><a href="../SAC-2008-PerngCK.html">SAC-2008-PerngCK</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">&nbsp;T&nbsp;</a></span></dt><dd>The minimization of hardware size in reconfigurable embedded platforms (<abbr title="Nei-Chiung Perng">NCP</abbr>, <abbr title="Jian-Jia Chen">JJC</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>), pp. 1517–1522.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/PLDI.png" alt="PLDI"/><a href="../PLDI-2007-SchneiderPG.html">PLDI-2007-SchneiderPG</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">&nbsp;T&nbsp;</a></span></dt><dd>Online optimizations driven by hardware performance monitoring (<abbr title="Florian T. Schneider">FTS</abbr>, <abbr title="Mathias Payer">MP</abbr>, <abbr title="Thomas R. Gross">TRG</abbr>), pp. 373–382.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/SAC.png" alt="SAC"/><a href="../SAC-2007-ChenL.html">SAC-2007-ChenL</a> </dt><dd>Use of hardware Z-buffered rasterization to accelerate ray tracing (<abbr title="Chih-Chang Chen">CCC</abbr>, <abbr title="Damon Shing-Min Liu">DSML</abbr>), pp. 1046–1050.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/SAC.png" alt="SAC"/><a href="../SAC-2007-YiKOJKD.html">SAC-2007-YiKOJKD</a> <span class="tag"><a href="../tag/detection.html" title="detection">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">&nbsp;T&nbsp;</a></span></dt><dd>Memory-efficient content filtering hardware for high-speed intrusion detection systems (<abbr title="Sungwon Yi">SY</abbr>, <abbr title="Byoung-Koo Kim">BKK</abbr>, <abbr title="Jintae Oh">JO</abbr>, <abbr title="Jongsoo Jang">JJ</abbr>, <abbr title="George Kesidis">GK</abbr>, <abbr title="Chita R. Das">CRD</abbr>), pp. 264–269.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/SFM.png" alt="SFM"/><a href="../SFM-2006-BombieriFP.html">SFM-2006-BombieriFP</a> <span class="tag"><a href="../tag/design.html" title="design">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">&nbsp;T&nbsp;</a></span></dt><dd>Hardware Design and Simulation for Verification (<abbr title="Nicola Bombieri">NB</abbr>, <abbr title="Franco Fummi">FF</abbr>, <abbr title="Graziano Pravadelli">GP</abbr>), pp. 1–29.</dd> <div class="pagevis" style="width:28px"></div>
<dt><img src="../stuff/SFM.png" alt="SFM"/><a href="../SFM-2006-CabodiM.html">SFM-2006-CabodiM</a> <span class="tag"><a href="../tag/verification.html" title="verification">&nbsp;T&nbsp;</a></span></dt><dd>BDD-Based Hardware Verification (<abbr title="Gianpiero Cabodi">GC</abbr>, <abbr title="Marco Murciano">MM</abbr>), pp. 78–107.</dd> <div class="pagevis" style="width:29px"></div>
<dt><img src="../stuff/SFM.png" alt="SFM"/><a href="../SFM-2006-GuptaGW.html">SFM-2006-GuptaGW</a> <span class="tag"><a href="../tag/verification.html" title="verification">&nbsp;T&nbsp;</a></span></dt><dd>SAT-Based Verification Methods and Applications in Hardware Verification (<abbr title="Aarti Gupta">AG</abbr>, <abbr title="Malay K. Ganai">MKG</abbr>, <abbr title="Chao Wang">CW</abbr>), pp. 108–143.</dd> <div class="pagevis" style="width:35px"></div>
<dt><img src="../stuff/SAC.png" alt="SAC"/><a href="../SAC-2006-GacMD.html">SAC-2006-GacMD</a> <span class="tag"><a href="../tag/framework.html" title="framework">&nbsp;T&nbsp;</a></span></dt><dd>Hardware/software 2D-3D backprojection on a SoPC platform (<abbr title="Nicolas Gac">NG</abbr>, <abbr title="Stéphane Mancini">SM</abbr>, <abbr title="Michel Desvignes">MD</abbr>), pp. 222–228.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/IFM.png" alt="IFM"/><a href="../IFM-2005-SalaunS.html">IFM-2005-SalaunS</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/process.html" title="process">&nbsp;T&nbsp;</a></span></dt><dd>Translating Hardware Process Algebras into Standard Process Algebras: Illustration with CHP and LOTOS (<abbr title="Gwen Salaün">GS</abbr>, <abbr title="Wendelin Serwe">WS</abbr>), pp. 287–306.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/IFM.png" alt="IFM"/><a href="../IFM-2004-PuHHY.html">IFM-2004-PuHHY</a> </dt><dd>An Optimal Approach to Hardware/Software Partitioning for Synchronous Model (<abbr title="Geguang Pu">GP</abbr>, <abbr title="Dang Van Hung">DVH</abbr>, <abbr title="Jifeng He">JH</abbr>, <abbr title="Wang Yi">WY</abbr>), pp. 363–381.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/PLDI.png" alt="PLDI"/><a href="../PLDI-2004-Adl-TabatabaiHSS.html">PLDI-2004-Adl-TabatabaiHSS</a> </dt><dd>Prefetch inection based on hardware monitoring and object metadata (<abbr title="Ali-Reza Adl-Tabatabai">ARAT</abbr>, <abbr title="Richard L. Hudson">RLH</abbr>, <abbr title="Mauricio J. Serrano">MJS</abbr>, <abbr title="Sreenivas Subramoney">SS</abbr>), pp. 267–276.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/SAC.png" alt="SAC"/><a href="../SAC-2004-MortonL.html">SAC-2004-MortonL</a> <span class="tag"><a href="../tag/design.html" title="design">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/kernel.html" title="kernel">&nbsp;T&nbsp;</a></span></dt><dd>A hardware/software kernel for system on chip designs (<abbr title="Andrew Morton">AM</abbr>, <abbr title="Wayne M. Loucks">WML</abbr>), pp. 869–875.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/SAC.png" alt="SAC"/><a href="../SAC-2004-PanagopoulosPP.html">SAC-2004-PanagopoulosPP</a> <span class="tag"><a href="../tag/attribute%20grammar.html" title="attribute grammar">&nbsp;T&nbsp;</a></span></dt><dd>A hardware extension of the RISC microprocessor for Attribute Grammar evaluation (<abbr title="Ioannis Panagopoulos">IP</abbr>, <abbr title="Christos Pavlatos">CP</abbr>, <abbr title="George K. Papakonstantinou">GKP</abbr>), pp. 897–904.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/WCRE.png" alt="WCRE"/><a href="../WCRE-2004-RocheC.html">WCRE-2004-RocheC</a> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/reverse%20engineering.html" title="reverse engineering">&nbsp;T&nbsp;</a></span></dt><dd>Combined Software and Hardware Comprehension in Reverse Engineering (<abbr title="Patrick La Roche">PLR</abbr>, <abbr title="Anthony Cox">AC</abbr>), pp. 234–243.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/FM.png" alt="FM"/><a href="../FME-2003-QinC.html">FME-2003-QinC</a> </dt><dd>Mapping Statecharts to Verilog for Hardware/Software Co-specification (<abbr title="Shengchao Qin">SQ</abbr>, <abbr title="Wei-Ngan Chin">WNC</abbr>), pp. 282–300.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/GPCE.png" alt="GPCE"/><a href="../GPCE-2003-Kastner.html">GPCE-2003-Kastner</a> <span class="tag"><a href="../tag/named.html" title="named">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">&nbsp;T&nbsp;</a></span></dt><dd>TDL: A Hardware Description Language for Retargetable Postpass Optimizations and Analyses (<abbr title="Daniel Kästner">DK</abbr>), pp. 18–36.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/ICSME.png" alt="ICSME"/><a href="../ICSM-2003-ForbesB.html">ICSM-2003-ForbesB</a> <span class="tag"><a href="../tag/deployment.html" title="deployment">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/process.html" title="process">&nbsp;T&nbsp;</a></span></dt><dd>Improving Hardware, Software, and Training Deployment Processes (<abbr title="James A. Forbes">JAF</abbr>, <abbr title="Emanuel R. Baker">ERB</abbr>), pp. 377–380.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/SAC.png" alt="SAC"/><a href="../SAC-2003-ScerriMST.html">SAC-2003-ScerriMST</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">&nbsp;T&nbsp;</a></span></dt><dd>Are Multiagent Algorithms Relevant for Real Hardware? A Case Study of Distributed Constraint Algorithms (<abbr title="Paul Scerri">PS</abbr>, <abbr title="Pragnesh Jay Modi">PJM</abbr>, <abbr title="Wei-Min Shen">WMS</abbr>, <abbr title="Milind Tambe">MT</abbr>), pp. 38–44.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/SAC.png" alt="SAC"/><a href="../SAC-2003-Wainer.html">SAC-2003-Wainer</a> <span class="tag"><a href="../tag/visualisation.html" title="visualisation">&nbsp;T&nbsp;</a></span></dt><dd>Interactive Computation and Visualization of Fetch Using Standard Computer Graphics Hardware (<abbr title="Michael Wainer">MW</abbr>), pp. 961–965.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/PLDI.png" alt="PLDI"/><a href="../PLDI-2002-SoHD.html">PLDI-2002-SoHD</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/design.html" title="design">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">&nbsp;T&nbsp;</a></span></dt><dd>A Compiler Approach to Fast Hardware Design Space Exploration in FPGA-based Systems (<abbr title="Byoungro So">BS</abbr>, <abbr title="Mary W. Hall">MWH</abbr>, <abbr title="Pedro C. Diniz">PCD</abbr>), pp. 165–176.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/FM.png" alt="FM"/><a href="../FME-2001-SilvaSJ.html">FME-2001-SilvaSJ</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/process.html" title="process">&nbsp;T&nbsp;</a></span></dt><dd>Serialising Parallel Processes in a Hardware/Software Partitioning Context (<abbr title="Leila Silva">LS</abbr>, <abbr title="Augusto Sampaio">AS</abbr>, <abbr title="Geraint Jones">GJ</abbr>), pp. 344–363.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/IFM.png" alt="IFM"/><a href="../IFM-2000-Bowen.html">IFM-2000-Bowen</a> <span class="tag"><a href="../tag/logic%20programming.html" title="logic programming">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">&nbsp;T&nbsp;</a></span></dt><dd>Combining Operational Semantics, Logic Programming and Literate Programming in the Specification and Animation of the Verilog Hardware Description Language (<abbr title="Jonathan P. Bowen">JPB</abbr>), pp. 277–296.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/ICFP.png" alt="ICFP"/><a href="../ICFP-2000-Seger.html">ICFP-2000-Seger</a> <span class="tag"><a href="../tag/functional.html" title="functional">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">&nbsp;T&nbsp;</a></span></dt><dd>Combining functional programming and hardware verification (abstract of invited talk) (<abbr title="Carl-Johan H. Seger">CJHS</abbr>), p. 244.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/TOOLS.png" alt="TOOLS"/><a href="../TOOLS-USA-2000-Pour00a.html">TOOLS-USA-2000-Pour00a</a> <span class="tag"><a href="../tag/named.html" title="named">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">&nbsp;T&nbsp;</a></span></dt><dd>JINI: Towards Seamless Connectivity of Hardware and Software Services [Abstract] (<abbr title="Gilda Pour">GP</abbr>), pp. 463–464.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/CAV.png" alt="CAV"/><a href="../CAV-1999-Dill.html">CAV-1999-Dill</a> <span class="tag"><a href="../tag/verification.html" title="verification">&nbsp;T&nbsp;</a></span></dt><dd>Alternative Approaches to Hardware Verification (abstract) (<abbr title="David L. Dill">DLD</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/FM.png" alt="FM"/><a href="../FM-1999-1-LotzKW.html">FM-1999-1-LotzKW</a> <span class="tag"><a href="../tag/security.html" title="security">&nbsp;T&nbsp;</a></span></dt><dd>A Formal Security Model for Microprocessor Hardware (<abbr title="Volkmar Lotz">VL</abbr>, <abbr title="Volker Kessler">VK</abbr>, <abbr title="Georg Walter">GW</abbr>), pp. 718–737.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/IFM.png" alt="IFM"/><a href="../IFM-1999-He.html">IFM-1999-He</a> <span class="tag"><a href="../tag/framework.html" title="framework">&nbsp;T&nbsp;</a></span></dt><dd>A Common Framework for Mixed Hardware/Software Systems (<abbr title="Jifeng He">JH</abbr>), pp. 3–25.</dd> <div class="pagevis" style="width:22px"></div>
<dt><img src="../stuff/ICFP.png" alt="ICFP"/><a href="../ICFP-1998-BjesseCSS.html">ICFP-1998-BjesseCSS</a> <span class="tag"><a href="../tag/design.html" title="design">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/haskell.html" title="haskell">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/named.html" title="named">&nbsp;T&nbsp;</a></span></dt><dd>Lava: Hardware Design in Haskell (<abbr title="Per Bjesse">PB</abbr>, <abbr title="Koen Claessen">KC</abbr>, <abbr title="Mary Sheeran">MS</abbr>, <abbr title="Satnam Singh">SS</abbr>), pp. 174–184.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/ASE.png" alt="ASE"/><a href="../ASE-1997-DevanbuS.html">ASE-1997-DevanbuS</a> <span class="tag"><a href="../tag/automation.html" title="automation">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">&nbsp;T&nbsp;</a></span></dt><dd>Research Directions for Automated Software Verification: Using Trusted Hardware (<abbr title="Premkumar T. Devanbu">PTD</abbr>, <abbr title="Stuart G. Stubblebine">SGS</abbr>), pp. 274–279.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/CAV.png" alt="CAV"/><a href="../CAV-1997-McMillan.html">CAV-1997-McMillan</a> <span class="tag"><a href="../tag/design.html" title="design">&nbsp;T&nbsp;</a></span></dt><dd>A Compositional Rule for Hardware Design Refinement (<abbr title="Kenneth L. McMillan">KLM</abbr>), pp. 24–35.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/FM.png" alt="FM"/><a href="../FME-1997-SilvaSB.html">FME-1997-SilvaSB</a> <span class="tag"><a href="../tag/normalisation.html" title="normalisation">&nbsp;T&nbsp;</a></span></dt><dd>A Normal Form Reduction Strategy for Hardware/Software Partitioning (<abbr title="Leila Silva">LS</abbr>, <abbr title="Augusto Sampaio">AS</abbr>, <abbr title="Edna Barros">EB</abbr>), pp. 624–643.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/PLDI.png" alt="PLDI"/><a href="../PLDI-1997-AmmonsBL.html">PLDI-1997-AmmonsBL</a> <span class="tag"><a href="../tag/performance.html" title="performance">&nbsp;T&nbsp;</a></span></dt><dd>Exploiting Hardware Performance Counters with Flow and Context Sensitive Profiling (<abbr title="Glenn Ammons">GA</abbr>, <abbr title="Thomas Ball">TB</abbr>, <abbr title="James R. Larus">JRL</abbr>), pp. 85–96.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/CAV.png" alt="CAV"/><a href="../CAV-1995-BasinK.html">CAV-1995-BasinK</a> <span class="tag"><a href="../tag/higher-order.html" title="higher-order">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/monad.html" title="monad">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">&nbsp;T&nbsp;</a></span></dt><dd>Hardware Verification using Monadic Second-Order Logic (<abbr title="David A. Basin">DAB</abbr>, <abbr title="Nils Klarlund">NK</abbr>), pp. 31–41.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/CAV.png" alt="CAV"/><a href="../CAV-1995-HojatiB.html">CAV-1995-HojatiB</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">&nbsp;T&nbsp;</a></span></dt><dd>Automatic Datapath Abstraction In Hardware Systems (<abbr title="Ramin Hojati">RH</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 98–113.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/ECOOP.png" alt="ECOOP"/><a href="../ECOOP-1995-HolzleU.html">ECOOP-1995-HolzleU</a> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/question.html" title="question">&nbsp;T&nbsp;</a></span></dt><dd>Do Object-Oriented Languages Need Special Hardware Support? (<abbr title="Urs Hölzle">UH</abbr>, <abbr title="David Ungar">DU</abbr>), pp. 283–302.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/CAV.png" alt="CAV"/><a href="../CAV-1994-BeerBGGY.html">CAV-1994-BeerBGGY</a> <span class="tag"><a href="../tag/verification.html" title="verification">&nbsp;T&nbsp;</a></span></dt><dd>Methodology and System for Practical Formal Verification of Reactive Hardware (<abbr title="Ilan Beer">IB</abbr>, <abbr title="Shoham Ben-David">SBD</abbr>, <abbr title="Daniel Geist">DG</abbr>, <abbr title="Raanan Gewirtzman">RG</abbr>, <abbr title="Michael Yoeli">MY</abbr>), pp. 182–193.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/CAV.png" alt="CAV"/><a href="../CAV-1994-CyrlukN.html">CAV-1994-CyrlukN</a> <span class="tag"><a href="../tag/logic.html" title="logic">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">&nbsp;T&nbsp;</a></span></dt><dd>Ground Temporal Logic: A Logic for Hardware Verification (<abbr title="David Cyrluk">DC</abbr>, <abbr title="Paliath Narendran">PN</abbr>), pp. 247–259.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/CAV.png" alt="CAV"/><a href="../CAV-1994-Schubert.html">CAV-1994-Schubert</a> </dt><dd>A Hybrid Model for Reasoning about Composed Hardware Systems (<abbr title="E. Thomas Schubert">ETS</abbr>), pp. 260–272.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/CAV.png" alt="CAV"/><a href="../CAV-1994-ZhuS.html">CAV-1994-ZhuS</a> </dt><dd>The Completeness of a Hardware Inference System (<abbr title="Zheng Zhu">ZZ</abbr>, <abbr title="Carl-Johan H. Seger">CJHS</abbr>), pp. 286–298.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/LP.png" alt="LP"/><a href="../ICLP-1994-BreuerSK.html">ICLP-1994-BreuerSK</a> <span class="tag"><a href="../tag/design.html" title="design">&nbsp;T&nbsp;</a></span></dt><dd>Proving Hardware Designs (<abbr title="Peter T. Breuer">PTB</abbr>, <abbr title="Luis Sánchez">LS</abbr>, <abbr title="Carlos Delgado Kloos">CDK</abbr>), p. 745.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/SAC.png" alt="SAC"/><a href="../SAC-1994-RondogiannisW.html">SAC-1994-RondogiannisW</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/higher-order.html" title="higher-order">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">&nbsp;T&nbsp;</a></span></dt><dd>Higher-order dataflow and its implementation on stock hardware (<abbr title="Panos Rondogiannis">PR</abbr>, <abbr title="William W. Wadge">WWW</abbr>), pp. 431–435.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/FPCA.png" alt="FPCA"/><a href="../FPCA-1993-Feeley.html">FPCA-1993-Feeley</a> </dt><dd>Polling Efficiently on Stock Hardware (<abbr title="Marc Feeley">MF</abbr>), pp. 179–190.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/CAV.png" alt="CAV"/><a href="../CAV-1991-SchneiderKK.html">CAV-1991-SchneiderKK</a> <span class="tag"><a href="../tag/automation.html" title="automation">&nbsp;T&nbsp;</a></span></dt><dd>Automating Most Parts of Hardware Proofs in HOL (<abbr title="Klaus Schneider">KS</abbr>, <abbr title="Ramayya Kumar">RK</abbr>, <abbr title="Thomas Kropf">TK</abbr>), pp. 365–375.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/ICSE.png" alt="ICSE"/><a href="../ICSE-1991-FrankeP.html">ICSE-1991-FrankeP</a> </dt><dd>Hardware/Software Codesign: A Perspective (<abbr title="David W. Franke">DWF</abbr>, <abbr title="Martin K. Purvis">MKP</abbr>), pp. 344–352.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/CAV.png" alt="CAV"/><a href="../CAV-1990-Eveking.html">CAV-1990-Eveking</a> <span class="tag"><a href="../tag/automation.html" title="automation">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">&nbsp;T&nbsp;</a></span></dt><dd>Automatic Verification of Extensions of Hardware Descriptions (<abbr title="Hans Eveking">HE</abbr>), pp. 2–12.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/CAV.png" alt="CAV"/><a href="../CAV-1990-Pixley.html">CAV-1990-Pixley</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">&nbsp;T&nbsp;</a></span></dt><dd>Introduction to a Computational Theory and Implementation of Sequential Hardware Equivalence (<abbr title="Carl Pixley">CP</abbr>), pp. 54–64.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/LISP.png" alt="LISP"/><a href="../LFP-1988-Norman.html">LFP-1988-Norman</a> <span class="tag"><a href="../tag/performance.html" title="performance">&nbsp;T&nbsp;</a></span></dt><dd>Faster Combinator Reduction Using stock Hardware (<abbr title="A. C. Norman">ACN</abbr>), pp. 235–243.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/ICSE.png" alt="ICSE"/><a href="../ICSE-1988-Wasserman.html">ICSE-1988-Wasserman</a> <span class="tag"><a href="../tag/development.html" title="development">&nbsp;T&nbsp;</a></span></dt><dd>Implications of Hardware Advances for Software Development (<abbr title="Anthony I. Wasserman">AIW</abbr>), pp. 250–253.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/PLDI.png" alt="PLDI"/><a href="../PLDI-1988-KeutzerW.html">PLDI-1988-KeutzerW</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">&nbsp;T&nbsp;</a></span></dt><dd>Anatomy of a Hardware Compiler (<abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Wayne Wolf">WW</abbr>), pp. 95–104.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/OOPSLA.png" alt="OOPSLA"/><a href="../OOPSLA-1988-Rose.html">OOPSLA-1988-Rose</a> <span class="tag"><a href="../tag/performance.html" title="performance">&nbsp;T&nbsp;</a></span></dt><dd>Fast Dispatch Mechanisms for Stock Hardware (<abbr title="John R. Rose">JRR</abbr>), pp. 27–35.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/FPCA.png" alt="FPCA"/><a href="../FPCA-1987-NorthR.html">FPCA-1987-NorthR</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/garbage%20collection.html" title="garbage collection">&nbsp;T&nbsp;</a></span></dt><dd>Concurrent garbage collection on stock hardware (<abbr title="Stephen C. North">SCN</abbr>, <abbr title="John H. Reppy">JHR</abbr>), pp. 113–133.</dd> <div class="pagevis" style="width:20px"></div>
<dt><img src="../stuff/ICSE.png" alt="ICSE"/><a href="../ICSE-1987-Matsumoto.html">ICSE-1987-Matsumoto</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">&nbsp;T&nbsp;</a></span></dt><dd>Ten Years Experiences of a Software/Hardware Producing Environment (<abbr title="Y. Matsumoto">YM</abbr>), p. 291.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/ICSE.png" alt="ICSE"/><a href="../ICSE-1987-Roman.html">ICSE-1987-Roman</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">&nbsp;T&nbsp;</a></span></dt><dd>Specifying Software/Hardware Interactions in Distributed Systems (<abbr title="Gruia-Catalin Roman">GCR</abbr>), pp. 126–141.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/LP.png" alt="LP"/><a href="../SLP-1987-BushCMD87.html">SLP-1987-BushCMD87</a> <span class="tag"><a href="../tag/prolog.html" title="prolog">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">&nbsp;T&nbsp;</a></span></dt><dd>Experience with Prolog as a Hardware Specification Language (<abbr title="William R. Bush">WRB</abbr>, <abbr title="Gino Cheng">GC</abbr>, <abbr title="Patrick C. McGeer">PCM</abbr>, <abbr title="Alvin M. Despain">AMD</abbr>), pp. 490–498.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/LP.png" alt="LP"/><a href="../SLP-1987-NakashimaN87.html">SLP-1987-NakashimaN87</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">&nbsp;T&nbsp;</a></span></dt><dd>Hardware Architecture of the Sequential Inference Machine: PSI-II (<abbr title="Hiroshi Nakashima">HN</abbr>, <abbr title="Katsuto Nakajima">KN</abbr>), pp. 104–113.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/FPCA.png" alt="FPCA"/><a href="../FPCA-1985-PatelSE85.html">FPCA-1985-PatelSE85</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/named.html" title="named">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">&nbsp;T&nbsp;</a></span></dt><dd>vFP: An Environment for the Multi-level Specification, Analysis, and Synthesis of Hardware Algorithms (<abbr title="Dorab Patel">DP</abbr>, <abbr title="Martine D. F. Schlag">MDFS</abbr>, <abbr title="Milos D. Ercegovac">MDE</abbr>), pp. 238–255.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/LISP.png" alt="LISP"/><a href="../LFP-1984-Brooks.html">LFP-1984-Brooks</a> <span class="tag"><a href="../tag/garbage%20collection.html" title="garbage collection">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">&nbsp;T&nbsp;</a></span></dt><dd>Trading Data Space for Reduced Time and Code Space in Real-Time Garbage Collection on Stock Hardware (<abbr title="Rodney A. Brooks">RAB</abbr>), pp. 256–262.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/FM.png" alt="FM"/><a href="../FM-1979-Berg.html">FM-1979-Berg</a> <span class="tag"><a href="../tag/design.html" title="design">&nbsp;T&nbsp;</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">&nbsp;T&nbsp;</a></span></dt><dd>Towards a Uniform Design Methodology for Software, Firmware, and Hardware (<abbr title="Helmut K. Berg">HKB</abbr>), pp. 1–38.</dd> <div class="pagevis" style="width:37px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>