

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Wed May 17 16:18:26 2023

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	ivt0x8,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15  0000                     
    16                           ; Version 2.40
    17                           ; Generated 08/12/2021 GMT
    18                           ; 
    19                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution. Publication is not required when
    33                           ;        this file is used in an embedded application.
    34                           ; 
    35                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    36                           ;        software without specific prior written permission.
    37                           ; 
    38                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    39                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    40                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    41                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    42                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    43                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    44                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    45                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    46                           ; 
    47                           ; 
    48                           ; Code-generator required, PIC18F57Q43 Definitions
    49                           ; 
    50                           ; SFR Addresses
    51  0000                     _LATD	set	1217
    52  0000                     _OSCCON1	set	173
    53  0000                     _OSCFRQ	set	177
    54  0000                     _OSCEN	set	179
    55  0000                     _ANSELAbits	set	1024
    56  0000                     _ANSELD	set	1048
    57  0000                     _TRISD	set	1225
    58  0000                     _TRISFbits	set	1227
    59  0000                     _ANSELFbits	set	1064
    60  0000                     _TRISAbits	set	1222
    61  0000                     _TRISBbits	set	1223
    62  0000                     _ANSELBbits	set	1032
    63  0000                     _WPUBbits	set	1033
    64  0000                     _PORTD	set	1233
    65  0000                     _INTCON0bits	set	1238
    66  0000                     _PIE1bits	set	1183
    67  0000                     _PIR1bits	set	1199
    68  0000                     _LATFbits	set	1219
    69  0000                     _LATCbits	set	1216
    70  0000                     _LATDbits	set	1217
    71                           
    72                           ; #config settings
    73                           
    74                           	psect	cinit
    75  0000B4                     __pcinit:
    76                           	callstack 0
    77  0000B4                     start_initialization:
    78                           	callstack 0
    79  0000B4                     __initialization:
    80                           	callstack 0
    81                           
    82                           ;
    83                           ; Setup IVTBASE
    84                           ;
    85  0000B4  0104               	movlb	4
    86  0000B6  0E08               	movlw	(ivt0x8_base shr 0)& (0+255)
    87  0000B8  6F5D               	movwf	93,b
    88  0000BA  0E00               	movlw	(ivt0x8_base shr (0+8))& (0+255)
    89  0000BC  6F5E               	movwf	94,b
    90  0000BE  0E00               	movlw	(ivt0x8_base shr (0+16))& (0+255)
    91  0000C0  6F5F               	movwf	95,b
    92  0000C2                     end_of_initialization:
    93                           	callstack 0
    94  0000C2                     __end_of__initialization:
    95                           	callstack 0
    96  0000C2  0100               	movlb	0
    97  0000C4  EF0F  F000         	goto	_main	;jump to C main() function
    98                           
    99                           	psect	cstackCOMRAM
   100  000501                     __pcstackCOMRAM:
   101                           	callstack 0
   102  000501                     ??_INT0_ISR:
   103                           
   104                           ; 1 bytes @ 0x0
   105  000501                     	ds	1
   106  000502                     ??_main:
   107                           
   108                           ; 1 bytes @ 0x1
   109  000502                     	ds	1
   110                           
   111 ;;
   112 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   113 ;;
   114 ;; *************** function _main *****************
   115 ;; Defined at:
   116 ;;		line 37 in file "maincode3.c"
   117 ;; Parameters:    Size  Location     Type
   118 ;;		None
   119 ;; Auto vars:     Size  Location     Type
   120 ;;		None
   121 ;; Return value:  Size  Location     Type
   122 ;;                  1    wreg      void 
   123 ;; Registers used:
   124 ;;		wreg, status,2, status,0, cstack
   125 ;; Tracked objects:
   126 ;;		On entry : 0/0
   127 ;;		On exit  : 0/0
   128 ;;		Unchanged: 0/0
   129 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   130 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   131 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   132 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   133 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   134 ;;Total ram usage:        1 bytes
   135 ;; Hardware stack levels required when called: 2
   136 ;; This function calls:
   137 ;;		_configuro
   138 ;; This function is called by:
   139 ;;		Startup code after reset
   140 ;; This function uses a non-reentrant model
   141 ;;
   142                           
   143                           	psect	text0
   144  00001E                     __ptext0:
   145                           	callstack 0
   146  00001E                     _main:
   147                           	callstack 125
   148  00001E                     
   149                           ;maincode3.c: 38:     configuro();
   150  00001E  EC2F  F000         	call	_configuro	;wreg free
   151  000022                     l973:
   152                           
   153                           ;maincode3.c: 43:         _delay((unsigned long)((100)*(4000000UL/4000.0)));
   154  000022  0E82               	movlw	130
   155  000024  6E02               	movwf	??_main^(0+1280),c
   156  000026  0EDE               	movlw	222
   157  000028                     u147:
   158  000028  2EE8               	decfsz	wreg,f,c
   159  00002A  D7FE               	bra	u147
   160  00002C  2E02               	decfsz	??_main^(0+1280),f,c
   161  00002E  D7FC               	bra	u147
   162  000030                     
   163                           ;maincode3.c: 44:         LATFbits.LATF3 = ~LATFbits.LATF3;
   164  000030  B6C3               	btfsc	195,3,c	;volatile
   165  000032  EF1D  F000         	goto	u41
   166  000036  EF20  F000         	goto	u40
   167  00003A                     u41:
   168  00003A  0E01               	movlw	1
   169  00003C  EF21  F000         	goto	u46
   170  000040                     u40:
   171  000040  0E00               	movlw	0
   172  000042                     u46:
   173  000042  0AFF               	xorlw	255
   174  000044  6E02               	movwf	??_main^(0+1280),c
   175  000046  4602               	rlncf	??_main^(0+1280),f,c
   176  000048  4602               	rlncf	??_main^(0+1280),f,c
   177  00004A  4602               	rlncf	??_main^(0+1280),f,c
   178  00004C  50C3               	movf	195,w,c	;volatile
   179  00004E  1802               	xorwf	??_main^(0+1280),w,c
   180  000050  0BF7               	andlw	-9
   181  000052  1802               	xorwf	??_main^(0+1280),w,c
   182  000054  6EC3               	movwf	195,c	;volatile
   183  000056  EF11  F000         	goto	l973
   184  00005A  EF0D  F000         	goto	start
   185  00005E                     __end_of_main:
   186                           	callstack 0
   187                           
   188 ;; *************** function _configuro *****************
   189 ;; Defined at:
   190 ;;		line 6 in file "maincode3.c"
   191 ;; Parameters:    Size  Location     Type
   192 ;;		None
   193 ;; Auto vars:     Size  Location     Type
   194 ;;		None
   195 ;; Return value:  Size  Location     Type
   196 ;;                  1    wreg      void 
   197 ;; Registers used:
   198 ;;		wreg, status,2
   199 ;; Tracked objects:
   200 ;;		On entry : 0/0
   201 ;;		On exit  : 0/0
   202 ;;		Unchanged: 0/0
   203 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   204 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   205 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   206 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   207 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   208 ;;Total ram usage:        0 bytes
   209 ;; Hardware stack levels used: 1
   210 ;; Hardware stack levels required when called: 1
   211 ;; This function calls:
   212 ;;		Nothing
   213 ;; This function is called by:
   214 ;;		_main
   215 ;; This function uses a non-reentrant model
   216 ;;
   217                           
   218                           	psect	text1
   219  00005E                     __ptext1:
   220                           	callstack 0
   221  00005E                     _configuro:
   222                           	callstack 125
   223  00005E                     
   224                           ;maincode3.c: 8:     OSCCON1 = 0x60;
   225  00005E  0E60               	movlw	96
   226  000060  0100               	movlb	0	; () banked
   227  000062  6FAD               	movwf	173,b	;volatile
   228                           
   229                           ;maincode3.c: 9:     OSCFRQ = 0x02;
   230  000064  0E02               	movlw	2
   231  000066  6FB1               	movwf	177,b	;volatile
   232                           
   233                           ;maincode3.c: 10:     OSCEN = 0x40;
   234  000068  0E40               	movlw	64
   235  00006A  6FB3               	movwf	179,b	;volatile
   236                           
   237                           ;maincode3.c: 12:     TRISD = 0x00;
   238  00006C  0E00               	movlw	0
   239  00006E  6EC9               	movwf	201,c	;volatile
   240                           
   241                           ;maincode3.c: 13:     ANSELD = 0x00;
   242  000070  0E00               	movlw	0
   243  000072  0104               	movlb	4	; () banked
   244  000074  6F18               	movwf	24,b	;volatile
   245  000076                     
   246                           ; BSR set to: 4
   247                           ;maincode3.c: 14:     TRISAbits.TRISA0 = 1;
   248  000076  80C6               	bsf	198,0,c	;volatile
   249  000078                     
   250                           ; BSR set to: 4
   251                           ;maincode3.c: 15:     ANSELAbits.ANSELA0 = 1;
   252  000078  8100               	bsf	0,0,b	;volatile
   253  00007A                     
   254                           ; BSR set to: 4
   255                           ;maincode3.c: 16:     TRISBbits.TRISB0 = 1;
   256  00007A  80C7               	bsf	199,0,c	;volatile
   257  00007C                     
   258                           ; BSR set to: 4
   259                           ;maincode3.c: 17:     ANSELBbits.ANSELB0 = 0;
   260  00007C  9108               	bcf	8,0,b	;volatile
   261  00007E                     
   262                           ; BSR set to: 4
   263                           ;maincode3.c: 18:     WPUBbits.WPUB0 = 1;
   264  00007E  8109               	bsf	9,0,b	;volatile
   265  000080                     
   266                           ; BSR set to: 4
   267                           ;maincode3.c: 21:     TRISFbits.TRISF3 = 0;
   268  000080  96CB               	bcf	203,3,c	;volatile
   269  000082                     
   270                           ; BSR set to: 4
   271                           ;maincode3.c: 22:     ANSELFbits.ANSELF3 = 0;
   272  000082  9728               	bcf	40,3,b	;volatile
   273  000084                     
   274                           ; BSR set to: 4
   275                           ;maincode3.c: 24:     INTCON0bits.GIE = 1;
   276  000084  8ED6               	bsf	214,7,c	;volatile
   277  000086                     
   278                           ; BSR set to: 4
   279                           ;maincode3.c: 25:     INTCON0bits.INT0EDG = 0;
   280  000086  90D6               	bcf	214,0,c	;volatile
   281  000088                     
   282                           ; BSR set to: 4
   283                           ;maincode3.c: 26:     PIE1bits.INT0IE = 1;
   284  000088  809F               	bsf	159,0,c	;volatile
   285  00008A                     
   286                           ; BSR set to: 4
   287  00008A  0012               	return		;funcret
   288  00008C                     __end_of_configuro:
   289                           	callstack 0
   290                           
   291 ;; *************** function _INT0_ISR *****************
   292 ;; Defined at:
   293 ;;		line 48 in file "maincode3.c"
   294 ;; Parameters:    Size  Location     Type
   295 ;;		None
   296 ;; Auto vars:     Size  Location     Type
   297 ;;		None
   298 ;; Return value:  Size  Location     Type
   299 ;;                  1    wreg      void 
   300 ;; Registers used:
   301 ;;		wreg, status,2, status,0
   302 ;; Tracked objects:
   303 ;;		On entry : 0/0
   304 ;;		On exit  : 0/0
   305 ;;		Unchanged: 0/0
   306 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   307 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   308 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   309 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   310 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   311 ;;Total ram usage:        1 bytes
   312 ;; Hardware stack levels used: 1
   313 ;; This function calls:
   314 ;;		Nothing
   315 ;; This function is called by:
   316 ;;		Interrupt level 2
   317 ;; This function uses a non-reentrant model
   318 ;;
   319                           
   320                           	psect	text2
   321  00008C                     __ptext2:
   322                           	callstack 0
   323  00008C                     _INT0_ISR:
   324                           	callstack 125
   325  00008C                     
   326                           ;maincode3.c: 49:     PIR1bits.INT0IF = 0;
   327  00008C  90AF               	bcf	175,0,c	;volatile
   328  00008E                     
   329                           ;maincode3.c: 50:     LATCbits.LATC2 = ~LATCbits.LATC2;
   330  00008E  B4C0               	btfsc	192,2,c	;volatile
   331  000090  EF4C  F000         	goto	i2u5_41
   332  000094  EF4F  F000         	goto	i2u5_40
   333  000098                     i2u5_41:
   334  000098  0E01               	movlw	1
   335  00009A  EF50  F000         	goto	i2u5_46
   336  00009E                     i2u5_40:
   337  00009E  0E00               	movlw	0
   338  0000A0                     i2u5_46:
   339  0000A0  0AFF               	xorlw	255
   340  0000A2  6E01               	movwf	??_INT0_ISR^(0+1280),c
   341  0000A4  4601               	rlncf	??_INT0_ISR^(0+1280),f,c
   342  0000A6  4601               	rlncf	??_INT0_ISR^(0+1280),f,c
   343  0000A8  50C0               	movf	192,w,c	;volatile
   344  0000AA  1801               	xorwf	??_INT0_ISR^(0+1280),w,c
   345  0000AC  0BFB               	andlw	-5
   346  0000AE  1801               	xorwf	??_INT0_ISR^(0+1280),w,c
   347  0000B0  6EC0               	movwf	192,c	;volatile
   348  0000B2  0011               	retfie		f
   349  0000B4                     __end_of_INT0_ISR:
   350                           	callstack 0
   351                           
   352                           ;
   353                           ; Interrupt Vector Table @ 0x8
   354                           ;
   355                           
   356                           	psect	ivt0x8
   357  000008                     __pivt0x8:
   358                           	callstack 0
   359  000008                     ivt0x8_base:
   360                           	callstack 0
   361                           
   362                           ; high-priority vector
   363  000008  EF46  F000         	goto	_INT0_ISR
   364  000018                     	org	16
   365                           
   366                           ; low-priority vector
   367  000018  00FF               	reset	
   368  0000                     
   369                           	psect	rparam
   370  0000                     
   371                           	psect	idloc
   372                           
   373                           ;Config register IDLOC0 @ 0x200000
   374                           ;	unspecified, using default values
   375  200000                     	org	2097152
   376  200000  0FFF               	dw	4095
   377                           
   378                           ;Config register IDLOC1 @ 0x200002
   379                           ;	unspecified, using default values
   380  200002                     	org	2097154
   381  200002  0FFF               	dw	4095
   382                           
   383                           ;Config register IDLOC2 @ 0x200004
   384                           ;	unspecified, using default values
   385  200004                     	org	2097156
   386  200004  0FFF               	dw	4095
   387                           
   388                           ;Config register IDLOC3 @ 0x200006
   389                           ;	unspecified, using default values
   390  200006                     	org	2097158
   391  200006  0FFF               	dw	4095
   392                           
   393                           ;Config register IDLOC4 @ 0x200008
   394                           ;	unspecified, using default values
   395  200008                     	org	2097160
   396  200008  0FFF               	dw	4095
   397                           
   398                           ;Config register IDLOC5 @ 0x20000A
   399                           ;	unspecified, using default values
   400  20000A                     	org	2097162
   401  20000A  0FFF               	dw	4095
   402                           
   403                           ;Config register IDLOC6 @ 0x20000C
   404                           ;	unspecified, using default values
   405  20000C                     	org	2097164
   406  20000C  0FFF               	dw	4095
   407                           
   408                           ;Config register IDLOC7 @ 0x20000E
   409                           ;	unspecified, using default values
   410  20000E                     	org	2097166
   411  20000E  0FFF               	dw	4095
   412                           
   413                           ;Config register IDLOC8 @ 0x200010
   414                           ;	unspecified, using default values
   415  200010                     	org	2097168
   416  200010  0FFF               	dw	4095
   417                           
   418                           ;Config register IDLOC9 @ 0x200012
   419                           ;	unspecified, using default values
   420  200012                     	org	2097170
   421  200012  0FFF               	dw	4095
   422                           
   423                           ;Config register IDLOC10 @ 0x200014
   424                           ;	unspecified, using default values
   425  200014                     	org	2097172
   426  200014  0FFF               	dw	4095
   427                           
   428                           ;Config register IDLOC11 @ 0x200016
   429                           ;	unspecified, using default values
   430  200016                     	org	2097174
   431  200016  0FFF               	dw	4095
   432                           
   433                           ;Config register IDLOC12 @ 0x200018
   434                           ;	unspecified, using default values
   435  200018                     	org	2097176
   436  200018  0FFF               	dw	4095
   437                           
   438                           ;Config register IDLOC13 @ 0x20001A
   439                           ;	unspecified, using default values
   440  20001A                     	org	2097178
   441  20001A  0FFF               	dw	4095
   442                           
   443                           ;Config register IDLOC14 @ 0x20001C
   444                           ;	unspecified, using default values
   445  20001C                     	org	2097180
   446  20001C  0FFF               	dw	4095
   447                           
   448                           ;Config register IDLOC15 @ 0x20001E
   449                           ;	unspecified, using default values
   450  20001E                     	org	2097182
   451  20001E  0FFF               	dw	4095
   452                           
   453                           ;Config register IDLOC16 @ 0x200020
   454                           ;	unspecified, using default values
   455  200020                     	org	2097184
   456  200020  0FFF               	dw	4095
   457                           
   458                           ;Config register IDLOC17 @ 0x200022
   459                           ;	unspecified, using default values
   460  200022                     	org	2097186
   461  200022  0FFF               	dw	4095
   462                           
   463                           ;Config register IDLOC18 @ 0x200024
   464                           ;	unspecified, using default values
   465  200024                     	org	2097188
   466  200024  0FFF               	dw	4095
   467                           
   468                           ;Config register IDLOC19 @ 0x200026
   469                           ;	unspecified, using default values
   470  200026                     	org	2097190
   471  200026  0FFF               	dw	4095
   472                           
   473                           ;Config register IDLOC20 @ 0x200028
   474                           ;	unspecified, using default values
   475  200028                     	org	2097192
   476  200028  0FFF               	dw	4095
   477                           
   478                           ;Config register IDLOC21 @ 0x20002A
   479                           ;	unspecified, using default values
   480  20002A                     	org	2097194
   481  20002A  0FFF               	dw	4095
   482                           
   483                           ;Config register IDLOC22 @ 0x20002C
   484                           ;	unspecified, using default values
   485  20002C                     	org	2097196
   486  20002C  0FFF               	dw	4095
   487                           
   488                           ;Config register IDLOC23 @ 0x20002E
   489                           ;	unspecified, using default values
   490  20002E                     	org	2097198
   491  20002E  0FFF               	dw	4095
   492                           
   493                           ;Config register IDLOC24 @ 0x200030
   494                           ;	unspecified, using default values
   495  200030                     	org	2097200
   496  200030  0FFF               	dw	4095
   497                           
   498                           ;Config register IDLOC25 @ 0x200032
   499                           ;	unspecified, using default values
   500  200032                     	org	2097202
   501  200032  0FFF               	dw	4095
   502                           
   503                           ;Config register IDLOC26 @ 0x200034
   504                           ;	unspecified, using default values
   505  200034                     	org	2097204
   506  200034  0FFF               	dw	4095
   507                           
   508                           ;Config register IDLOC27 @ 0x200036
   509                           ;	unspecified, using default values
   510  200036                     	org	2097206
   511  200036  0FFF               	dw	4095
   512                           
   513                           ;Config register IDLOC28 @ 0x200038
   514                           ;	unspecified, using default values
   515  200038                     	org	2097208
   516  200038  0FFF               	dw	4095
   517                           
   518                           ;Config register IDLOC29 @ 0x20003A
   519                           ;	unspecified, using default values
   520  20003A                     	org	2097210
   521  20003A  0FFF               	dw	4095
   522                           
   523                           ;Config register IDLOC30 @ 0x20003C
   524                           ;	unspecified, using default values
   525  20003C                     	org	2097212
   526  20003C  0FFF               	dw	4095
   527                           
   528                           ;Config register IDLOC31 @ 0x20003E
   529                           ;	unspecified, using default values
   530  20003E                     	org	2097214
   531  20003E  0FFF               	dw	4095
   532                           
   533                           	psect	config
   534                           
   535                           ;Config register CONFIG1 @ 0x300000
   536                           ;	External Oscillator Selection
   537                           ;	FEXTOSC = ECH, EC (external clock) above 8 MHz
   538                           ;	Reset Oscillator Selection
   539                           ;	RSTOSC = EXTOSC, EXTOSC operating per FEXTOSC bits (device manufacturing default)
   540  300000                     	org	3145728
   541  300000  FF                 	db	255
   542                           
   543                           ;Config register CONFIG2 @ 0x300001
   544                           ;	Clock out Enable bit
   545                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   546                           ;	PRLOCKED One-Way Set Enable bit
   547                           ;	PR1WAY = ON, PRLOCKED bit can be cleared and set only once
   548                           ;	Clock Switch Enable bit
   549                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   550                           ;	Fail-Safe Clock Monitor Enable bit
   551                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   552  300001                     	org	3145729
   553  300001  FF                 	db	255
   554                           
   555                           ;Config register CONFIG3 @ 0x300002
   556                           ;	MCLR Enable bit
   557                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   558                           ;	Power-up timer selection bits
   559                           ;	PWRTS = PWRT_16, PWRT set at 16ms
   560                           ;	Multi-vector enable bit
   561                           ;	MVECEN = OFF, Interrupt contoller does not use vector table to prioritze interrupts
   562                           ;	IVTLOCK bit One-way set enable bit
   563                           ;	IVT1WAY = ON, IVTLOCKED bit can be cleared and set only once
   564                           ;	Low Power BOR Enable bit
   565                           ;	LPBOREN = OFF, Low-Power BOR disabled
   566                           ;	Brown-out Reset Enable bits
   567                           ;	BOREN = OFF, Brown-out Reset disabled
   568  300002                     	org	3145730
   569  300002  33                 	db	51
   570                           
   571                           ;Config register CONFIG4 @ 0x300003
   572                           ;	Brown-out Reset Voltage Selection bits
   573                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
   574                           ;	ZCD Disable bit
   575                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
   576                           ;	PPSLOCK bit One-Way Set Enable bit
   577                           ;	PPS1WAY = ON, PPSLOCKED bit can be cleared and set only once; PPS registers remain loc
      +                          ked after one clear/set cycle
   578                           ;	Stack Full/Underflow Reset Enable bit
   579                           ;	STVREN = ON, Stack full/underflow will cause Reset
   580                           ;	Low Voltage Programming Enable bit
   581                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming
   582                           ;	Extended Instruction Set Enable bit
   583                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   584  300003                     	org	3145731
   585  300003  DF                 	db	223
   586                           
   587                           ;Config register CONFIG5 @ 0x300004
   588                           ;	WDT Period selection bits
   589                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   590                           ;	WDT operating mode
   591                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   592  300004                     	org	3145732
   593  300004  9F                 	db	159
   594                           
   595                           ;Config register CONFIG6 @ 0x300005
   596                           ;	WDT Window Select bits
   597                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   598                           ;	WDT input clock selector
   599                           ;	WDTCCS = SC, Software Control
   600  300005                     	org	3145733
   601  300005  FF                 	db	255
   602                           
   603                           ;Config register CONFIG7 @ 0x300006
   604                           ;	Boot Block Size selection bits
   605                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   606                           ;	Boot Block enable bit
   607                           ;	BBEN = OFF, Boot block disabled
   608                           ;	Storage Area Flash enable bit
   609                           ;	SAFEN = OFF, SAF disabled
   610                           ;	Background Debugger
   611                           ;	DEBUG = OFF, Background Debugger disabled
   612  300006                     	org	3145734
   613  300006  FF                 	db	255
   614                           
   615                           ;Config register CONFIG8 @ 0x300007
   616                           ;	Boot Block Write Protection bit
   617                           ;	WRTB = OFF, Boot Block not Write protected
   618                           ;	Configuration Register Write Protection bit
   619                           ;	WRTC = OFF, Configuration registers not Write protected
   620                           ;	Data EEPROM Write Protection bit
   621                           ;	WRTD = OFF, Data EEPROM not Write protected
   622                           ;	SAF Write protection bit
   623                           ;	WRTSAF = OFF, SAF not Write Protected
   624                           ;	Application Block write protection bit
   625                           ;	WRTAPP = OFF, Application Block not write protected
   626  300007                     	org	3145735
   627  300007  FF                 	db	255
   628                           
   629                           ; Padding undefined space
   630  300008                     	org	3145736
   631  300008  FF                 	db	255
   632                           
   633                           ;Config register CONFIG10 @ 0x300009
   634                           ;	PFM and Data EEPROM Code Protection bit
   635                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   636  300009                     	org	3145737
   637  300009  FF                 	db	255
   638                           tosu	equ	0x4FF
   639                           tosh	equ	0x4FE
   640                           tosl	equ	0x4FD
   641                           stkptr	equ	0x4FC
   642                           pclatu	equ	0x4FB
   643                           pclath	equ	0x4FA
   644                           pcl	equ	0x4F9
   645                           tblptru	equ	0x4F8
   646                           tblptrh	equ	0x4F7
   647                           tblptrl	equ	0x4F6
   648                           tablat	equ	0x4F5
   649                           prodh	equ	0x4F4
   650                           prodl	equ	0x4F3
   651                           indf0	equ	0x4EF
   652                           postinc0	equ	0x4EE
   653                           postdec0	equ	0x4ED
   654                           preinc0	equ	0x4EC
   655                           plusw0	equ	0x4EB
   656                           fsr0h	equ	0x4EA
   657                           fsr0l	equ	0x4E9
   658                           wreg	equ	0x4E8
   659                           indf1	equ	0x4E7
   660                           postinc1	equ	0x4E6
   661                           postdec1	equ	0x4E5
   662                           preinc1	equ	0x4E4
   663                           plusw1	equ	0x4E3
   664                           fsr1h	equ	0x4E2
   665                           fsr1l	equ	0x4E1
   666                           bsr	equ	0x4E0
   667                           indf2	equ	0x4DF
   668                           postinc2	equ	0x4DE
   669                           postdec2	equ	0x4DD
   670                           preinc2	equ	0x4DC
   671                           plusw2	equ	0x4DB
   672                           fsr2h	equ	0x4DA
   673                           fsr2l	equ	0x4D9
   674                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _INT0_ISR in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _INT0_ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _INT0_ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _INT0_ISR in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _INT0_ISR in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _INT0_ISR in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _INT0_ISR in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _INT0_ISR in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _INT0_ISR in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _INT0_ISR in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _INT0_ISR in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _INT0_ISR in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _INT0_ISR in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _INT0_ISR in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _INT0_ISR in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _INT0_ISR in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _INT0_ISR in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _INT0_ISR in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _INT0_ISR in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _INT0_ISR in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _INT0_ISR in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _INT0_ISR in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _INT0_ISR in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _INT0_ISR in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _INT0_ISR in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _INT0_ISR in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _INT0_ISR in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _INT0_ISR in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _INT0_ISR in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _INT0_ISR in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _INT0_ISR in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _INT0_ISR in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Critical Paths under _INT0_ISR in BANK36

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              1 COMRAM     1     1      0
                          _configuro
 ---------------------------------------------------------------------------------
 (1) _configuro                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _INT0_ISR                                             1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _configuro

 _INT0_ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
ABS                  0      0       0      44        0.0%
BITBANK25          100      0       0      45        0.0%
BANK25             100      0       0      46        0.0%
BITBANK26          100      0       0      47        0.0%
BANK26             100      0       0      48        0.0%
BITBANK27          100      0       0      49        0.0%
BANK27             100      0       0      50        0.0%
BITBANK28          100      0       0      51        0.0%
BANK28             100      0       0      52        0.0%
BITBANK29          100      0       0      53        0.0%
BANK29             100      0       0      54        0.0%
BITBANK30          100      0       0      55        0.0%
BANK30             100      0       0      56        0.0%
BITBANK31          100      0       0      57        0.0%
BANK31             100      0       0      58        0.0%
BITBANK32          100      0       0      59        0.0%
BANK32             100      0       0      60        0.0%
BITBANK33          100      0       0      61        0.0%
BANK33             100      0       0      62        0.0%
BITBANK34          100      0       0      63        0.0%
BANK34             100      0       0      64        0.0%
BITBANK35          100      0       0      65        0.0%
BANK35             100      0       0      66        0.0%
BITBANK36          100      0       0      67        0.0%
BANK36             100      0       0      68        0.0%
BITBIGSFR_1        100      0       0      69        0.0%
BIGRAM            1FFF      0       0      70        0.0%
BITBIGSFRhhhhhh     29      0       0      71        0.0%
BITBIGSFRhhhhhl      4      0       0      72        0.0%
BITBIGSFRhhhhhl      5      0       0      73        0.0%
BITBIGSFRhhhhl       1      0       0      74        0.0%
BITBIGSFRhhhlhh      1      0       0      75        0.0%
BITBIGSFRhhhlhl      2      0       0      76        0.0%
BITBIGSFRhhhlhl      1      0       0      77        0.0%
BITBIGSFRhhhlhl     10      0       0      78        0.0%
BITBIGSFRhhhlhl      F      0       0      79        0.0%
BITBIGSFRhhhlhl     76      0       0      80        0.0%
BITBIGSFRhhhlhl      F      0       0      81        0.0%
BITBIGSFRhhhllh      E      0       0      82        0.0%
BITBIGSFRhhhllh      7      0       0      83        0.0%
BITBIGSFRhhhlll    34C      0       0      84        0.0%
BITBIGSFRhhl         1      0       0      85        0.0%
BITBIGSFRhl          3      0       0      86        0.0%
BITBIGSFRl          AD      0       0      87        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Wed May 17 16:18:26 2023

                     l47 008A                       u40 0040                       u41 003A  
                     u46 0042                      l861 0076                      l871 0080  
                    l863 0078                      l873 0082                      l865 007A  
                    l875 0084                      l867 007C                      l859 005E  
                    l971 001E                      l877 0086                      l869 007E  
                    l973 0022                      l879 0088                      l975 0030  
                    u147 0028                      wreg 0004E8                     _LATD 0004C1  
                   i2l63 00B2                     _main 001E                     start 001A  
           ___param_bank 000000         __end_of_INT0_ISR 00B4                    ?_main 0501  
                  i2l977 008C                    i2l979 008E                    _OSCEN 0000B3  
                  _PORTD 0004D1                    _TRISD 0004C9          __initialization 00B4  
           __end_of_main 005E                   ??_main 0502            __activetblptr 000000  
                 _ANSELD 000418                   _OSCFRQ 0000B1                   i2u5_40 009E  
                 i2u5_41 0098                   i2u5_46 00A0                   isa$std 000001  
             __accesstop 0560  __end_of__initialization 00C2                ?_INT0_ISR 0501  
          ___rparam_used 000001           __pcstackCOMRAM 0501               ??_INT0_ISR 0501  
                IVTBASEH 00045E                  IVTBASEL 00045D                  IVTBASEU 00045F  
                _OSCCON1 0000AD                  __Hparam 0000                  __Lparam 0000  
      __end_of_configuro 008C                  __pcinit 00B4                  __ramtop 2500  
                __ptext0 001E                  __ptext1 005E                  __ptext2 008C  
   end_of_initialization 00C2                _TRISAbits 0004C6                _TRISBbits 0004C7  
              _TRISFbits 0004CB      start_initialization 00B4               ivt0x8_base 0008  
              _configuro 005E                 _INT0_ISR 008C                 _LATCbits 0004C0  
               _LATDbits 0004C1                 _LATFbits 0004C3                 _PIE1bits 00049F  
               _PIR1bits 0004AF               ?_configuro 0501                 _WPUBbits 000409  
            _INTCON0bits 0004D6                 __Hrparam 0000                 __Lrparam 0000  
             _ANSELAbits 000400               _ANSELBbits 000408               _ANSELFbits 000428  
               __pivt0x8 0008                 isa$xinst 000000              ??_configuro 0502  
               intlevel2 0000  
