
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.759297                       # Number of seconds simulated
sim_ticks                                759296775500                       # Number of ticks simulated
final_tick                               1429286678500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 168852                       # Simulator instruction rate (inst/s)
host_op_rate                                   170732                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               64104297                       # Simulator tick rate (ticks/s)
host_mem_usage                                2251048                       # Number of bytes of host memory used
host_seconds                                 11844.71                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2022270393                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1018962176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1018964032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     81317440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        81317440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     15921284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15921313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1270585                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1270585                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst         2444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1341981435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1341983879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst         2444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             2444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       107095727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107095727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       107095727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst         2444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1341981435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1449079606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    15921314                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1270585                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15921314                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1270585                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1018956992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                81315776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1018964096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             81317440                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    111                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            995117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            994836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            994638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            994901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            994051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            994924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            994751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            995721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            995997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            995809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           996585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           995448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           994887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           994112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           994327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           995099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             79104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             79120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             79244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             79360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             79253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             79616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             79530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             79744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             79744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             79679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            79872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            79517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            79273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            78976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            78976                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  759296671500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              15921314                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1270585                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5146495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4762945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3632201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2379560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  77064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  77224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  77194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  77289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  79525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  82237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  77240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  77234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  79452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  79508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  77430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  78015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  83970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  87829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2851817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    385.813996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   245.673809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.183002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       792900     27.80%     27.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       288870     10.13%     37.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       855615     30.00%     67.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       222263      7.79%     75.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        41578      1.46%     77.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        44584      1.56%     78.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        30094      1.06%     79.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27629      0.97%     80.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       548284     19.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2851817                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        76969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     206.839819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.482239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1645.459482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        76962     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-253951            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         76969                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        76969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.507412                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.468530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.188162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            63926     83.05%     83.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              192      0.25%     83.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5117      6.65%     89.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2400      3.12%     93.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5258      6.83%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               59      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         76969                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 303653659250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            602176215500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                79606015000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19072.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37822.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1341.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1341.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 13194356                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1145581                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.16                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      44165.96                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              10175663820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               5408482200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             56826824460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3314548620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         59163402480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         103956420450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1433013600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    231296003910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2954633760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3257913765                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           477786942555                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            629.249272                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         527588921500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    673916000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   25032628000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  12667839750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   7693814000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  206001264750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 507227313000                       # Time in different power states
system.mem_ctrls_1.actEnergy              10186366680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               5414163315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             56850557820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3317769360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         59166475680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         104638500690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1435489440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    230543579970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      3041756640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3235653330                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           477830414685                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            629.306525                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         526089518500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    667056750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   25033400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  12588626500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7919324500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  207506800250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 505581567500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1429286678500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          29896746                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           457684327                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          29897770                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.308310                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.044066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.955934                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000043                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          825                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         934871816                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        934871816                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    369369274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       369369274                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     42853871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       42853871                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    412223145                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        412223145                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    412223145                       # number of overall hits
system.cpu.dcache.overall_hits::total       412223145                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     38877803                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      38877803                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1386587                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1386587                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     40264390                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       40264390                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     40264390                       # number of overall misses
system.cpu.dcache.overall_misses::total      40264390                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 2150295249000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2150295249000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  77862994857                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  77862994857                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 2228158243857                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2228158243857                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 2228158243857                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2228158243857                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    408247077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    408247077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     44240458                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     44240458                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    452487535                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    452487535                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    452487535                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    452487535                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.095231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.095231                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.031342                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031342                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.088985                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.088985                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.088985                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.088985                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 55309.073123                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55309.073123                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 56154.424394                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56154.424394                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 55338.184531                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55338.184531                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 55338.184531                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55338.184531                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    447192845                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          10043643                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.524964                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1421520                       # number of writebacks
system.cpu.dcache.writebacks::total           1421520                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      9694664                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      9694664                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       672977                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       672977                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     10367641                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10367641                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     10367641                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10367641                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     29183139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     29183139                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       713610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       713610                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     29896749                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     29896749                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     29896749                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     29896749                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1461145722500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1461145722500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  62617294967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  62617294967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1523763017467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1523763017467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1523763017467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1523763017467                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.071484                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.071484                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.016130                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016130                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.066072                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.066072                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.066072                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.066072                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 50068.147998                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50068.147998                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 87747.221826                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87747.221826                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 50967.515480                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50967.515480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 50967.515480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50967.515480                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                30                       # number of replacements
system.cpu.icache.tags.tagsinuse                  457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1547644399                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               487                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3177914.577002                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   433.656706                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    23.343294                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.846986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.045592                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.892578                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         449849846                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        449849846                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    224924851                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       224924851                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    224924851                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        224924851                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    224924851                       # number of overall hits
system.cpu.icache.overall_hits::total       224924851                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           57                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            57                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           57                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             57                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           57                       # number of overall misses
system.cpu.icache.overall_misses::total            57                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      6098500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6098500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      6098500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6098500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      6098500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6098500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    224924908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    224924908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    224924908                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    224924908                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    224924908                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    224924908                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 106991.228070                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 106991.228070                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 106991.228070                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 106991.228070                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 106991.228070                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 106991.228070                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           30                       # number of writebacks
system.cpu.icache.writebacks::total                30                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           27                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           30                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2999500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2999500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2999500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2999500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2999500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2999500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 99983.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99983.333333                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 99983.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99983.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 99983.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99983.333333                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  15921349                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    44124075                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15954117                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.765686                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.109560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         33.841694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     0.049477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 32733.999269                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.998962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1903                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        18643                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12004                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 494269709                       # Number of tag accesses
system.l2.tags.data_accesses                494269709                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1421520                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1421520                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           30                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               30                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data        34453                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34453                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data     13941010                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13941010                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      13975463                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13975464                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     13975463                       # number of overall hits
system.l2.overall_hits::total                13975464                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       679157                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              679157                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst           29                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               29                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data     15242129                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        15242129                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     15921286                       # number of demand (read+write) misses
system.l2.demand_misses::total               15921315                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     15921286                       # number of overall misses
system.l2.overall_misses::total              15921315                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data  61033867000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   61033867000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst      2941500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2941500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 1269125771000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1269125771000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2941500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1330159638000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1330162579500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2941500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1330159638000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1330162579500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1421520                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1421520                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           30                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           30                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       713610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            713610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst           30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data     29183139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29183139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     29896749                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             29896779                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     29896749                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            29896779                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.951720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.951720                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.966667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966667                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.522292                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.522292                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.532542                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.532543                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.532542                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.532543                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 89867.095532                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89867.095532                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 101431.034483                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101431.034483                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 83264.337351                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83264.337351                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 101431.034483                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83545.992328                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83546.024904                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 101431.034483                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83545.992328                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83546.024904                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1270585                       # number of writebacks
system.l2.writebacks::total                   1270585                       # number of writebacks
system.l2.ReadExReq_mshr_misses::switch_cpus.data       679157                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         679157                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst           29                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           29                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data     15242129                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     15242129                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     15921286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          15921315                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     15921286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15921315                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  54242297000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  54242297000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst      2651500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2651500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 1116704501000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1116704501000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2651500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1170946798000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1170949449500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2651500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1170946798000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1170949449500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.951720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.951720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.966667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.522292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.522292                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.532542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.532543                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.532542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.532543                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 79867.095532                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79867.095532                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 91431.034483                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91431.034483                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 73264.338663                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73264.338663                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 91431.034483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 73545.993584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73546.026161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 91431.034483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 73545.993584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73546.026161                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      31842619                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     15921313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           15242156                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1270585                       # Transaction distribution
system.membus.trans_dist::CleanEvict         14650720                       # Transaction distribution
system.membus.trans_dist::ReadExReq            679157                       # Transaction distribution
system.membus.trans_dist::ReadExResp           679157                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15242157                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     47763932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               47763932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1100281472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1100281472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15921314                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15921314    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15921314                       # Request fanout histogram
system.membus.reqLayer0.occupancy         18462479500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        43295724750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        26794622                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     26762131                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        35222                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     21850918                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        21850877                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.999812                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS               9                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1429286678500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1518593551                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    224949954                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1000843353                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            26794622                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     21850886                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1293602684                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           73482                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         224924908                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         12339                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1518589411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.665327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.131410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1077342680     70.94%     70.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        105917468      6.97%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        101546539      6.69%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        233782724     15.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1518589411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.017644                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.659059                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         90978351                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1076176971                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         269620845                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      81793508                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          19721                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     21825374                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         17025                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1009868117                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        165016                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          19721                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        135846877                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       531138322                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         304571277                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     547013200                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1009774148                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts         42007                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      21856692                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           3954                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      490267032                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       14957762                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents        30871                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1817650614                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6661865343                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1149492115                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    704652049                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1817285746                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           364790                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         176459194                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    418734127                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     44258660                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      1564586                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1605127                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1009730141                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1052466419                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        26695                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       215848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       705507                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1518589411                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.693055                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.149824                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1015237854     66.85%     66.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    176779655     11.64%     78.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    162678488     10.71%     89.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    116033772      7.64%     96.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     38047971      2.51%     99.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      9009842      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       709612      0.05%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         8030      0.00%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        84187      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1518589411                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        32013411     20.23%     20.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       12403024      7.84%     28.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv         4880955      3.08%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         2373      0.00%     31.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc       504267      0.32%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      102190406     64.56%     96.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       6282894      3.97%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     414211508     39.36%     39.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3202299      0.30%     39.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1125231      0.11%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     39.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14997282      1.42%     41.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     41.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            2      0.00%     41.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     41.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv           11      0.00%     41.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc      6134178      0.58%     41.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     14321295      1.36%     43.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     92687713      8.81%     51.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    236650861     22.49%     74.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     26605028      2.53%     76.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    224879767     21.37%     98.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     17651244      1.68%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1052466419                       # Type of FU issued
system.switch_cpus.iq.rate                   0.693053                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           158277330                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.150387                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3039976651                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    654863468                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    654507825                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    741849620                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    355084172                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    355077999                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      839565619                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       371178130                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     10435862                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        85431                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1651                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18199                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked     42993308                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          19721                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           12127                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles     373574933                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1009730142                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     418734127                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     44258660                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents             68                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents     373561311                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1651                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         9340                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         8866                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        18206                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1052429091                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     461505713                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        37325                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     1                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            505754119                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         26754312                       # Number of branches executed
system.switch_cpus.iew.exec_stores           44248406                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.693029                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1009593182                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1009585824                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         535173243                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         738109830                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.664816                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.725059                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts       177649                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        18202                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1518558559                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.664785                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.891951                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1272957690     83.83%     83.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     69398310      4.57%     88.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     33600054      2.21%     90.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     22180125      1.46%     92.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     18874226      1.24%     93.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     16924873      1.11%     94.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     11658132      0.77%     95.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7415788      0.49%     95.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     65549361      4.32%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1518558559                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1009514258                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              462889141                       # Number of memory references committed
system.switch_cpus.commit.loads             418648683                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           26745636                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          355077573                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         858033313                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            4                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    414157392     41.03%     41.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      3202140      0.32%     41.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1125212      0.11%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14997282      1.49%     42.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            2      0.00%     42.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     42.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            7      0.00%     42.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc      6134119      0.61%     43.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     14321283      1.42%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     92687680      9.18%     54.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    209362699     20.74%     74.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     26589240      2.63%     77.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    209285984     20.73%     98.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     17651218      1.75%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1009514258                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      65549361                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2462701105                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2019414713                       # The number of ROB writes
system.switch_cpus.timesIdled                      42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    4140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1009514258                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.518594                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.518594                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.658504                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.658504                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1192078679                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       574440208                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         704647016                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        674853748                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4413296687                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        446119846                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      3161971970                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      122006254                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     59793555                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     29896776                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             43                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           43                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1429286678500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29183166                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2692105                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           30                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        43125990                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           713610                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          713610                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            30                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29183139                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     89690241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              89690331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2004369024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2004372864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15921349                       # Total snoops (count)
system.tol2bus.snoopTraffic                  81317440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45818128                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000001                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001076                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               45818075    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     53      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45818128                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        31318327500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             45000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       44845119000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
