5824
cfgBIF_CFG_DEV0_EPF0_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_DATA_LINK_FEATURE_CAP 3 0x404 2 0 4294967295
	LOCAL_DLF_SUPPORTED 0 22
	DLF_EXCHANGE_ENABLE 31 31
cfgBIF_CFG_DEV0_EPF0_DATA_LINK_FEATURE_STATUS 3 0x408 2 0 4294967295
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
cfgBIF_CFG_DEV0_EPF0_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_LANE_0_EQUALIZATION_CNTL_16GT 3 0x430 2 0 4294967295
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_0_MARGINING_LANE_CNTL 3 0x458 4 0 4294967295
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_0_MARGINING_LANE_STATUS 3 0x45a 4 0 4294967295
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_10_EQUALIZATION_CNTL_16GT 3 0x43a 2 0 4294967295
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_10_MARGINING_LANE_CNTL 3 0x480 4 0 4294967295
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_10_MARGINING_LANE_STATUS 3 0x482 4 0 4294967295
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_11_EQUALIZATION_CNTL_16GT 3 0x43b 2 0 4294967295
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_11_MARGINING_LANE_CNTL 3 0x484 4 0 4294967295
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_11_MARGINING_LANE_STATUS 3 0x486 4 0 4294967295
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_12_EQUALIZATION_CNTL_16GT 3 0x43c 2 0 4294967295
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_12_MARGINING_LANE_CNTL 3 0x488 4 0 4294967295
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_12_MARGINING_LANE_STATUS 3 0x48a 4 0 4294967295
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_13_EQUALIZATION_CNTL_16GT 3 0x43d 2 0 4294967295
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_13_MARGINING_LANE_CNTL 3 0x48c 4 0 4294967295
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_13_MARGINING_LANE_STATUS 3 0x48e 4 0 4294967295
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_14_EQUALIZATION_CNTL_16GT 3 0x43e 2 0 4294967295
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_14_MARGINING_LANE_CNTL 3 0x490 4 0 4294967295
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_14_MARGINING_LANE_STATUS 3 0x492 4 0 4294967295
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_15_EQUALIZATION_CNTL_16GT 3 0x43f 2 0 4294967295
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_15_MARGINING_LANE_CNTL 3 0x494 4 0 4294967295
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_15_MARGINING_LANE_STATUS 3 0x496 4 0 4294967295
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_1_EQUALIZATION_CNTL_16GT 3 0x431 2 0 4294967295
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_1_MARGINING_LANE_CNTL 3 0x45c 4 0 4294967295
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_1_MARGINING_LANE_STATUS 3 0x45e 4 0 4294967295
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_2_EQUALIZATION_CNTL_16GT 3 0x432 2 0 4294967295
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_2_MARGINING_LANE_CNTL 3 0x460 4 0 4294967295
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_2_MARGINING_LANE_STATUS 3 0x462 4 0 4294967295
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_3_EQUALIZATION_CNTL_16GT 3 0x433 2 0 4294967295
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_3_MARGINING_LANE_CNTL 3 0x464 4 0 4294967295
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_3_MARGINING_LANE_STATUS 3 0x466 4 0 4294967295
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_4_EQUALIZATION_CNTL_16GT 3 0x434 2 0 4294967295
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_4_MARGINING_LANE_CNTL 3 0x468 4 0 4294967295
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_4_MARGINING_LANE_STATUS 3 0x46a 4 0 4294967295
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_5_EQUALIZATION_CNTL_16GT 3 0x435 2 0 4294967295
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_5_MARGINING_LANE_CNTL 3 0x46c 4 0 4294967295
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_5_MARGINING_LANE_STATUS 3 0x46e 4 0 4294967295
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_6_EQUALIZATION_CNTL_16GT 3 0x436 2 0 4294967295
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_6_MARGINING_LANE_CNTL 3 0x470 4 0 4294967295
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_6_MARGINING_LANE_STATUS 3 0x472 4 0 4294967295
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_7_EQUALIZATION_CNTL_16GT 3 0x437 2 0 4294967295
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_7_MARGINING_LANE_CNTL 3 0x474 4 0 4294967295
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_7_MARGINING_LANE_STATUS 3 0x476 4 0 4294967295
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_8_EQUALIZATION_CNTL_16GT 3 0x438 2 0 4294967295
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_8_MARGINING_LANE_CNTL 3 0x478 4 0 4294967295
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_8_MARGINING_LANE_STATUS 3 0x47a 4 0 4294967295
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_9_EQUALIZATION_CNTL_16GT 3 0x439 2 0 4294967295
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_LANE_9_MARGINING_LANE_CNTL 3 0x47c 4 0 4294967295
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_LANE_9_MARGINING_LANE_STATUS 3 0x47e 4 0 4294967295
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_LINK_CAP_16GT 3 0x414 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_EPF0_LINK_CAP_32GT 3 0x504 6 0 4294967295
	EQ_BYPASS_TO_HIGHEST_RATE_SUPPORTED 0 0
	NO_EQ_NEEDED_SUPPORTED 1 1
	MODIFIED_TS_USAGE_MODE0_SUPPORTED 8 8
	MODIFIED_TS_USAGE_MODE1_SUPPORTED 9 9
	MODIFIED_TS_USAGE_MODE2_SUPPORTED 10 10
	MODIFIED_TS_RESERVED_USAGE_MODES 11 15
cfgBIF_CFG_DEV0_EPF0_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_LINK_CNTL_16GT 3 0x418 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_EPF0_LINK_CNTL_32GT 3 0x508 3 0 4294967295
	EQ_BYPASS_TO_HIGHEST_RATE_DIS 0 0
	NO_EQ_NEEDED_DIS 1 1
	MODIFIED_TS_USAGE_MODE_SEL 8 10
cfgBIF_CFG_DEV0_EPF0_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_LINK_STATUS_16GT 3 0x41c 5 0 4294967295
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
cfgBIF_CFG_DEV0_EPF0_LINK_STATUS_32GT 3 0x50c 10 0 4294967295
	EQUALIZATION_COMPLETE_32GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_32GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_32GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_32GT 3 3
	LINK_EQUALIZATION_REQUEST_32GT 4 4
	MODIFIED_TS_RECEIVED 5 5
	RECEIVED_ENHANCED_LINK_BEHAVIOR_CNTL 6 7
	TRANSMITTER_PRECODING_ON 8 8
	TRANSMITTER_PRECODE_REQUEST 9 9
	NO_EQ_NEEDED_RECEIVED 10 10
cfgBIF_CFG_DEV0_EPF0_LOCAL_PARITY_MISMATCH_STATUS_16GT 3 0x420 1 0 4294967295
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF0_MARGINING_PORT_CAP 3 0x454 1 0 4294967295
	MARGINING_USES_SOFTWARE 0 0
cfgBIF_CFG_DEV0_EPF0_MARGINING_PORT_STATUS 3 0x456 2 0 4294967295
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
cfgBIF_CFG_DEV0_EPF0_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_ACS_CAP 3 0x2a4 9 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF0_PCIE_ACS_CNTL 3 0x2a6 11 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
cfgBIF_CFG_DEV0_EPF0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR1_CNTL 3 0x208 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR2_CNTL 3 0x210 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR3_CNTL 3 0x218 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR4_CNTL 3 0x220 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR5_CNTL 3 0x228 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR6_CNTL 3 0x230 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_DLF_ENH_CAP_LIST 3 0x400 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_PCIE_LANE_ERROR_STATUS 3 0x278 1 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF0_PCIE_LINK_CNTL3 3 0x274 3 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
cfgBIF_CFG_DEV0_EPF0_PCIE_LTR_CAP 3 0x324 4 0 4294967295
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
cfgBIF_CFG_DEV0_EPF0_PCIE_LTR_ENH_CAP_LIST 3 0x320 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_MARGINING_ENH_CAP_LIST 3 0x450 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_PASID_CAP 3 0x2d4 3 0 4294967295
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
cfgBIF_CFG_DEV0_EPF0_PCIE_PASID_CNTL 3 0x2d6 3 0 4294967295
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
cfgBIF_CFG_DEV0_EPF0_PCIE_PASID_ENH_CAP_LIST 3 0x2d0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_PHY_16GT_ENH_CAP_LIST 3 0x410 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIF_CFG_DEV0_EPF0_PCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_EPF0_PCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIF_CFG_DEV0_EPF0_PCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIF_CFG_DEV0_EPF0_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF0_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF0_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_CAP 3 0x334 4 0 4294967295
	SRIOV_VF_MIGRATION_CAP 0 0
	SRIOV_ARI_CAP_HIERARCHY_PRESERVED 1 1
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_SUPPORTED 2 2
	SRIOV_VF_MIGRATION_INTR_MSG_NUM 21 31
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_CONTROL 3 0x338 6 0 4294967295
	SRIOV_VF_ENABLE 0 0
	SRIOV_VF_MIGRATION_ENABLE 1 1
	SRIOV_VF_MIGRATION_INTR_ENABLE 2 2
	SRIOV_VF_MSE 3 3
	SRIOV_ARI_CAP_HIERARCHY 4 4
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_ENABLE 5 5
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_ENH_CAP_LIST 3 0x330 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_FIRST_VF_OFFSET 3 0x344 1 0 4294967295
	SRIOV_FIRST_VF_OFFSET 0 15
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_FUNC_DEP_LINK 3 0x342 1 0 4294967295
	SRIOV_FUNC_DEP_LINK 0 7
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_INITIAL_VFS 3 0x33c 1 0 4294967295
	SRIOV_INITIAL_VFS 0 15
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_NUM_VFS 3 0x340 1 0 4294967295
	SRIOV_NUM_VFS 0 15
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_STATUS 3 0x33a 1 0 4294967295
	SRIOV_VF_MIGRATION_STATUS 0 0
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_SUPPORTED_PAGE_SIZE 3 0x34c 1 0 4294967295
	SRIOV_SUPPORTED_PAGE_SIZE 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_SYSTEM_PAGE_SIZE 3 0x350 1 0 4294967295
	SRIOV_SYSTEM_PAGE_SIZE 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_TOTAL_VFS 3 0x33e 1 0 4294967295
	SRIOV_TOTAL_VFS 0 15
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_0 3 0x354 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_1 3 0x358 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_2 3 0x35c 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_3 3 0x360 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_4 3 0x364 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_5 3 0x368 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_DEVICE_ID 3 0x34a 1 0 4294967295
	SRIOV_VF_DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 0x36c 2 0 4294967295
	SRIOV_VF_MIGRATION_STATE_BIR 0 2
	SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_STRIDE 3 0x346 1 0 4294967295
	SRIOV_VF_STRIDE 0 15
cfgBIF_CFG_DEV0_EPF0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_PCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_EPF0_PCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_EPF0_PCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR1_CAP 3 0x4c4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR1_CNTL 3 0x4c8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR2_CAP 3 0x4cc 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR2_CNTL 3 0x4d0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR3_CAP 3 0x4d4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR3_CNTL 3 0x4d8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR4_CAP 3 0x4dc 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR4_CNTL 3 0x4e0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR5_CAP 3 0x4e4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR5_CNTL 3 0x4e8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR6_CAP 3 0x4ec 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR6_CNTL 3 0x4f0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR_ENH_CAP_LIST 3 0x4c0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_PMI_CAP 3 0x52 8 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_RTM1_PARITY_MISMATCH_STATUS_16GT 3 0x424 1 0 4294967295
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF0_RTM2_PARITY_MISMATCH_STATUS_16GT 3 0x428 1 0 4294967295
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF0_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF0_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF0_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF0_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF0_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF0_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF0_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF0_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF0_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF0_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF0_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF0_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF0_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF2_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF2_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF2_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF2_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF2_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF2_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF2_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF2_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF2_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF2_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF2_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF2_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF2_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF2_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF2_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF2_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF3_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF3_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF3_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF3_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF3_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF3_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF3_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF3_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF3_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF3_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF3_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF3_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF3_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF3_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF3_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF3_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF4_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF4_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF4_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF4_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF4_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF4_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF4_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF4_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF4_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF4_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF4_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF4_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF4_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF4_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF4_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF4_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF5_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF5_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF5_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF5_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF5_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF5_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF5_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF5_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF5_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF5_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF5_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF5_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF5_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF5_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF5_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF5_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF6_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF6_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF6_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF6_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF6_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF6_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF6_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF6_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF6_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF6_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF6_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF6_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF6_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF6_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF6_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF6_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF7_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF7_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF7_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF7_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF7_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF7_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF7_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF7_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF7_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF7_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF7_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF7_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF7_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF7_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF7_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF7_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF1_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_ACS_CAP 3 0x2a4 9 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF1_PCIE_ACS_CNTL 3 0x2a6 11 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
cfgBIF_CFG_DEV0_EPF1_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR1_CNTL 3 0x208 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR2_CNTL 3 0x210 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR3_CNTL 3 0x218 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR4_CNTL 3 0x220 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR5_CNTL 3 0x228 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR6_CNTL 3 0x230 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF1_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_PCIE_LANE_ERROR_STATUS 3 0x278 1 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF1_PCIE_LINK_CNTL3 3 0x274 3 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
cfgBIF_CFG_DEV0_EPF1_PCIE_LTR_CAP 3 0x324 4 0 4294967295
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
cfgBIF_CFG_DEV0_EPF1_PCIE_LTR_ENH_CAP_LIST 3 0x320 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_PASID_CAP 3 0x2d4 3 0 4294967295
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
cfgBIF_CFG_DEV0_EPF1_PCIE_PASID_CNTL 3 0x2d6 3 0 4294967295
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
cfgBIF_CFG_DEV0_EPF1_PCIE_PASID_ENH_CAP_LIST 3 0x2d0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF1_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF1_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_CAP 3 0x334 4 0 4294967295
	SRIOV_VF_MIGRATION_CAP 0 0
	SRIOV_ARI_CAP_HIERARCHY_PRESERVED 1 1
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_SUPPORTED 2 2
	SRIOV_VF_MIGRATION_INTR_MSG_NUM 21 31
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_CONTROL 3 0x338 6 0 4294967295
	SRIOV_VF_ENABLE 0 0
	SRIOV_VF_MIGRATION_ENABLE 1 1
	SRIOV_VF_MIGRATION_INTR_ENABLE 2 2
	SRIOV_VF_MSE 3 3
	SRIOV_ARI_CAP_HIERARCHY 4 4
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_ENABLE 5 5
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_ENH_CAP_LIST 3 0x330 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_FIRST_VF_OFFSET 3 0x344 1 0 4294967295
	SRIOV_FIRST_VF_OFFSET 0 15
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_FUNC_DEP_LINK 3 0x342 1 0 4294967295
	SRIOV_FUNC_DEP_LINK 0 7
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_INITIAL_VFS 3 0x33c 1 0 4294967295
	SRIOV_INITIAL_VFS 0 15
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_NUM_VFS 3 0x340 1 0 4294967295
	SRIOV_NUM_VFS 0 15
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_STATUS 3 0x33a 1 0 4294967295
	SRIOV_VF_MIGRATION_STATUS 0 0
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_SUPPORTED_PAGE_SIZE 3 0x34c 1 0 4294967295
	SRIOV_SUPPORTED_PAGE_SIZE 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_SYSTEM_PAGE_SIZE 3 0x350 1 0 4294967295
	SRIOV_SYSTEM_PAGE_SIZE 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_TOTAL_VFS 3 0x33e 1 0 4294967295
	SRIOV_TOTAL_VFS 0 15
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_0 3 0x354 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_1 3 0x358 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_2 3 0x35c 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_3 3 0x360 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_4 3 0x364 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_5 3 0x368 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_DEVICE_ID 3 0x34a 1 0 4294967295
	SRIOV_VF_DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 0x36c 2 0 4294967295
	SRIOV_VF_MIGRATION_STATE_BIR 0 2
	SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_STRIDE 3 0x346 1 0 4294967295
	SRIOV_VF_STRIDE 0 15
cfgBIF_CFG_DEV0_EPF1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR1_CAP 3 0x4c4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR1_CNTL 3 0x4c8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR2_CAP 3 0x4cc 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR2_CNTL 3 0x4d0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR3_CAP 3 0x4d4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR3_CNTL 3 0x4d8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR4_CAP 3 0x4dc 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR4_CNTL 3 0x4e0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR5_CAP 3 0x4e4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR5_CNTL 3 0x4e8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR6_CAP 3 0x4ec 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR6_CNTL 3 0x4f0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR_ENH_CAP_LIST 3 0x4c0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_PMI_CAP 3 0x52 8 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF1_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF1_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgIRQ_BRIDGE_CNTL 3 0x3e 12 0 4294967295
	PARITY_RESPONSE_EN 0 0
	SERR_EN 1 1
	ISA_EN 2 2
	VGA_EN 3 3
	VGA_DEC 4 4
	MASTER_ABORT_MODE 5 5
	SECONDARY_BUS_RESET 6 6
	FAST_B2B_EN 7 7
	PRIMARY_DISCARD_TIMER 8 8
	SECONDARY_DISCARD_TIMER 9 9
	DISCARD_TIMER_STATUS 10 10
	DISCARD_TIMER_SERR_ENABLE 11 11
regA2S_CNTL_SW0 0 0x4f0c40 8 0 3
	STATIC_VC_ENABLE 0 0
	STATIC_VC_VALUE 1 3
	SDP_WR_CHAIN_DIS 9 9
	WR_TAG_FOR_CHAIN_ENABLE 10 10
	WR_TAG_FOR_NONCHAIN_ENABLE 11 11
	SDP_DYNAMIC_VC_WR_CHAIN_DIS 12 12
	WRR_RD_WEIGHT 16 23
	WRR_WR_WEIGHT 24 31
regA2S_CNTL_SW1 0 0x4f0c41 8 0 3
	STATIC_VC_ENABLE 0 0
	STATIC_VC_VALUE 1 3
	SDP_WR_CHAIN_DIS 9 9
	WR_TAG_FOR_CHAIN_ENABLE 10 10
	WR_TAG_FOR_NONCHAIN_ENABLE 11 11
	SDP_DYNAMIC_VC_WR_CHAIN_DIS 12 12
	WRR_RD_WEIGHT 16 23
	WRR_WR_WEIGHT 24 31
regA2S_MISC_CNTL 0 0x4f0c72 3 0 3
	BLKLVL_FOR_MSG 0 1
	WRRSP_ACCUM_SEL 6 6
	RDRSP_STS_DATSTS_PRIORITY 9 9
regA2S_TAG_ALLOC_0 0 0x4f0c74 3 0 3
	TAG_ALLOC_FOR_VC0_WR 0 7
	TAG_ALLOC_FOR_VC0_RD 8 15
	TAG_ALLOC_FOR_VC1_WR 16 23
regA2S_TAG_ALLOC_1 0 0x4f0c75 3 0 3
	TAG_ALLOC_FOR_VC3_WR 0 7
	TAG_ALLOC_FOR_VC7_WR 16 23
	TAG_ALLOC_FOR_VC7_RD 24 31
regBIFC_A2S_CNTL_SW0 0 0xeb01 10 0 5
	RDRSP_ERRMAP 0 1
	RDRSP_SEL_MODE 2 4
	STATIC_VC_ENABLE 5 5
	STATIC_VC_VALUE 6 8
	SDP_WR_CHAIN_DIS 9 9
	WR_TAG_FOR_CHAIN_ENABLE 10 10
	WR_TAG_FOR_NONCHAIN_ENABLE 11 11
	SDP_DYNAMIC_VC_WR_CHAIN_DIS 12 12
	WRR_RD_WEIGHT 16 23
	WRR_WR_WEIGHT 24 31
regBIFC_A2S_MISC_CNTL 0 0xeb02 16 0 5
	BLKLVL_FOR_MSG 0 1
	RESERVE_2_CRED_FOR_NPWR_REQ_DIS 2 2
	WRR_LRG_SIZE_MODE 3 3
	FORCE_RSP_REORDER_EN 4 4
	RSP_REORDER_DIS 5 5
	WRRSP_ACCUM_SEL 6 6
	WRRSP_TAGFIFO_CONT_RD_DIS 7 7
	RDRSP_TAGFIFO_CONT_RD_DIS 8 8
	RDRSP_STS_DATSTS_PRIORITY 9 9
	INSERT_RD_ON_2ND_WDAT_EN 10 10
	WR_TAG_SET_MIN 16 20
	RD_TAG_SET_MIN 21 25
	WRR_LRG_MODE 26 26
	WRR_LRG_COUNTER_MODE 27 27
	BYPASS_OVERRIDE_EN 28 28
	BYPASS_OVERRIDE_VALUE 29 29
regBIFC_A2S_SDP_PORT_CTRL 0 0xeb00 3 0 5
	SDP_DISCON_HYSTERESIS 0 7
	SDP_DISCON_HYSTERESIS_H 8 11
	SDP_DISCON_DIS 12 12
regBIFC_A2S_TAG_ALLOC_0 0 0xeb03 3 0 5
	TAG_ALLOC_FOR_VC0_WR 0 7
	TAG_ALLOC_FOR_VC0_RD 8 15
	TAG_ALLOC_FOR_VC1_WR 16 23
regBIFC_A2S_TAG_ALLOC_1 0 0xeb04 3 0 5
	TAG_ALLOC_FOR_VC3_WR 0 7
	TAG_ALLOC_FOR_VC7_WR 16 23
	TAG_ALLOC_FOR_VC7_RD 24 31
regBIFC_ATHUB_ACT_CNTL 0 0xe82f 6 0 5
	ATHUB_ACT_GSI_RSP_STS_TYPE 0 2
	ATHUB_SLFR_DATAERR_RSP_STS_TYPE 3 5
	ATHUB_ACT_GSI_REQ_DROP_DIS 8 8
	GSI_ATHUB_ACT_FLUSH_TRIGGER 9 9
	GMI_ATHUB_ACT_FLUSH_TRIGGER 10 10
	ATHUB_ACT_GSI_SST_PP_REQ_DROP_EN 11 11
regBIFC_BME_ERR_LOG_HB 0 0xe8ab 0 0 5
regBIFC_BME_ERR_LOG_LB 0 0xe806 14 0 5
	DMA_ON_BME_LOW_DEV0_F0 0 0
	DMA_ON_BME_LOW_DEV0_F1 1 1
	DMA_ON_BME_LOW_DEV0_F2 2 2
	DMA_ON_BME_LOW_DEV0_F3 3 3
	DMA_ON_BME_LOW_DEV0_F4 4 4
	DMA_ON_BME_LOW_DEV0_F5 5 5
	DMA_ON_BME_LOW_DEV0_F6 6 6
	CLEAR_DMA_ON_BME_LOW_DEV0_F0 16 16
	CLEAR_DMA_ON_BME_LOW_DEV0_F1 17 17
	CLEAR_DMA_ON_BME_LOW_DEV0_F2 18 18
	CLEAR_DMA_ON_BME_LOW_DEV0_F3 19 19
	CLEAR_DMA_ON_BME_LOW_DEV0_F4 20 20
	CLEAR_DMA_ON_BME_LOW_DEV0_F5 21 21
	CLEAR_DMA_ON_BME_LOW_DEV0_F6 22 22
regBIFC_DMA_ATTR_CNTL2_DEV0 0 0xe81a 8 0 5
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F0 0 0
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F1 4 4
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F2 8 8
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F3 12 12
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F4 16 16
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F5 20 20
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F6 24 24
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F7 28 28
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1 0 0xe80a 16 0 5
	TX_IDO_OVERIDE_P_DEV0_F0 0 1
	TX_IDO_OVERIDE_NP_DEV0_F0 2 3
	BLKLVL_FOR_IDO_DEV0_F0 4 5
	TX_RO_OVERIDE_P_DEV0_F0 6 7
	TX_RO_OVERIDE_NP_DEV0_F0 8 9
	TX_SNR_OVERIDE_P_DEV0_F0 10 11
	TX_SNR_OVERIDE_NP_DEV0_F0 12 13
	BLKLVL_FOR_NONIDO_DEV0_F0 14 15
	TX_IDO_OVERIDE_P_DEV0_F1 16 17
	TX_IDO_OVERIDE_NP_DEV0_F1 18 19
	BLKLVL_FOR_IDO_DEV0_F1 20 21
	TX_RO_OVERIDE_P_DEV0_F1 22 23
	TX_RO_OVERIDE_NP_DEV0_F1 24 25
	TX_SNR_OVERIDE_P_DEV0_F1 26 27
	TX_SNR_OVERIDE_NP_DEV0_F1 28 29
	BLKLVL_FOR_NONIDO_DEV0_F1 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3 0 0xe80b 16 0 5
	TX_IDO_OVERIDE_P_DEV0_F2 0 1
	TX_IDO_OVERIDE_NP_DEV0_F2 2 3
	BLKLVL_FOR_IDO_DEV0_F2 4 5
	TX_RO_OVERIDE_P_DEV0_F2 6 7
	TX_RO_OVERIDE_NP_DEV0_F2 8 9
	TX_SNR_OVERIDE_P_DEV0_F2 10 11
	TX_SNR_OVERIDE_NP_DEV0_F2 12 13
	BLKLVL_FOR_NONIDO_DEV0_F2 14 15
	TX_IDO_OVERIDE_P_DEV0_F3 16 17
	TX_IDO_OVERIDE_NP_DEV0_F3 18 19
	BLKLVL_FOR_IDO_DEV0_F3 20 21
	TX_RO_OVERIDE_P_DEV0_F3 22 23
	TX_RO_OVERIDE_NP_DEV0_F3 24 25
	TX_SNR_OVERIDE_P_DEV0_F3 26 27
	TX_SNR_OVERIDE_NP_DEV0_F3 28 29
	BLKLVL_FOR_NONIDO_DEV0_F3 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5 0 0xe80c 16 0 5
	TX_IDO_OVERIDE_P_DEV0_F4 0 1
	TX_IDO_OVERIDE_NP_DEV0_F4 2 3
	BLKLVL_FOR_IDO_DEV0_F4 4 5
	TX_RO_OVERIDE_P_DEV0_F4 6 7
	TX_RO_OVERIDE_NP_DEV0_F4 8 9
	TX_SNR_OVERIDE_P_DEV0_F4 10 11
	TX_SNR_OVERIDE_NP_DEV0_F4 12 13
	BLKLVL_FOR_NONIDO_DEV0_F4 14 15
	TX_IDO_OVERIDE_P_DEV0_F5 16 17
	TX_IDO_OVERIDE_NP_DEV0_F5 18 19
	BLKLVL_FOR_IDO_DEV0_F5 20 21
	TX_RO_OVERIDE_P_DEV0_F5 22 23
	TX_RO_OVERIDE_NP_DEV0_F5 24 25
	TX_SNR_OVERIDE_P_DEV0_F5 26 27
	TX_SNR_OVERIDE_NP_DEV0_F5 28 29
	BLKLVL_FOR_NONIDO_DEV0_F5 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7 0 0xe80d 16 0 5
	TX_IDO_OVERIDE_P_DEV0_F6 0 1
	TX_IDO_OVERIDE_NP_DEV0_F6 2 3
	BLKLVL_FOR_IDO_DEV0_F6 4 5
	TX_RO_OVERIDE_P_DEV0_F6 6 7
	TX_RO_OVERIDE_NP_DEV0_F6 8 9
	TX_SNR_OVERIDE_P_DEV0_F6 10 11
	TX_SNR_OVERIDE_NP_DEV0_F6 12 13
	BLKLVL_FOR_NONIDO_DEV0_F6 14 15
	TX_IDO_OVERIDE_P_DEV0_F7 16 17
	TX_IDO_OVERIDE_NP_DEV0_F7 18 19
	BLKLVL_FOR_IDO_DEV0_F7 20 21
	TX_RO_OVERIDE_P_DEV0_F7 22 23
	TX_RO_OVERIDE_NP_DEV0_F7 24 25
	TX_SNR_OVERIDE_P_DEV0_F7 26 27
	TX_SNR_OVERIDE_NP_DEV0_F7 28 29
	BLKLVL_FOR_NONIDO_DEV0_F7 30 31
regBIFC_EARLY_WAKEUP_CNTL 0 0xe8d2 3 0 5
	NBIF_EARLY_WAKEUP_BY_CLIENT_ACTIVE 0 0
	NBIF_EARLY_WAKEUP_BY_CLIENT_DS_EXIT 1 1
	NBIF_EARLY_WAKEUP_ALLOW_AER_ACTIVE 2 2
regBIFC_GMI_SDP_DAT_POOLCRED_ALLOC 0 0xe8c3 8 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
	VC2_ALLOC 8 11
	VC3_ALLOC 12 15
	VC4_ALLOC 16 19
	VC5_ALLOC 20 23
	VC6_ALLOC 24 27
	VC7_ALLOC 28 31
regBIFC_GMI_SDP_REQ_POOLCRED_ALLOC 0 0xe8c2 8 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
	VC2_ALLOC 8 11
	VC3_ALLOC 12 15
	VC4_ALLOC 16 19
	VC5_ALLOC 20 23
	VC6_ALLOC 24 27
	VC7_ALLOC 28 31
regBIFC_GMI_SST_RDRSP_POOLCRED_ALLOC 0 0xe8c4 8 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
	VC2_ALLOC 8 11
	VC3_ALLOC 12 15
	VC4_ALLOC 16 19
	VC5_ALLOC 20 23
	VC6_ALLOC 24 27
	VC7_ALLOC 28 31
regBIFC_GMI_SST_WRRSP_POOLCRED_ALLOC 0 0xe8c5 8 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
	VC2_ALLOC 8 11
	VC3_ALLOC 12 15
	VC4_ALLOC 16 19
	VC5_ALLOC 20 23
	VC6_ALLOC 24 27
	VC7_ALLOC 28 31
regBIFC_GSI_CNTL 0 0xe829 18 0 5
	GSI_SDP_RSP_ARB_MODE 0 1
	GSI_CPL_RSP_ARB_MODE 2 5
	GSI_CPL_INTERLEAVING_EN 6 6
	GSI_CPL_PCR_EP_CAUSE_UR_EN 7 7
	GSI_CPL_SMN_P_EP_CAUSE_UR_EN 8 8
	GSI_CPL_SMN_NP_EP_CAUSE_UR_EN 9 9
	GSI_CPL_SST_EP_CAUSE_UR_EN 10 10
	GSI_SDP_REQ_ARB_MODE 11 12
	GSI_SMN_REQ_ARB_MODE 13 14
	GSI_CPL_SST_ATOMIC_EP_CAUSE_UR_EN 15 15
	GSI_SMN_PARITY_CHK_BE_MSK 16 16
	GSI_SMN_BURST_EN 17 17
	GSI_SMN_256B_SPLIT_64B_EN 18 18
	SMN_PP_PIPE_ENABLE 27 27
	HDP_FB_UPLIMIT_COUNT_FBFLUSH 28 28
	HDP_FB_UPLIMIT_COUNT_HDPFLUSH 29 29
	HDP_FB_UPLIMIT_COUNT_HDPRD 30 30
	HDP_FB_UPLIMIT_COUNT_ALL 31 31
regBIFC_HRP_SDP_RDRSP_POOLCRED_ALLOC 0 0xe8c1 2 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
regBIFC_HRP_SDP_WRRSP_POOLCRED_ALLOC 0 0xe8c0 2 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
regBIFC_HSTARB_CNTL 0 0xe828 2 0 5
	SLVARB_MODE 0 1
	CFG_BLOCK_P_EN 8 8
regBIFC_LC_TIMER_CTRL 0 0xe807 2 0 5
	ASPM_IDLE_TIMER_SCALE 0 15
	L1_EXIT_TIMER_SCALE 16 31
regBIFC_MISC_CTRL0 0 0xe804 28 0 5
	VWIRE_TARG_UNITID_CHECK_EN 0 0
	VWIRE_SRC_UNITID_CHECK_EN 1 2
	REG_ACTIVE_VLINK_L0_EN 3 3
	DMA_VC4_NON_DVM_STS 4 7
	DMA_CHAIN_BREAK_IN_RCMODE 8 8
	HST_ARB_CHAIN_LOCK_P 9 9
	GSI_SST_ARB_CHAIN_LOCK 10 10
	GSI_RD_SPLIT_STALL_FLUSH_EN 11 11
	GSI_RD_SPLIT_STALL_NPWR_DIS 12 12
	GSI_SET_PRECEEDINGWR_DIS 13 13
	HST_ARB_CHAIN_LOCK_NP 14 14
	HRP_CHAIN_DISABLE 15 15
	DMA_ATOMIC_LENGTH_CHK_DIS 16 16
	DMA_ATOMIC_FAILED_STS_SEL 17 17
	DMA_FORCE_VF_AS_PF_SRIOIVEN_LOW 18 18
	DMA_ADDR_KEEP_PH 19 19
	RCC_GMI_TD_FORCE_ZERO 20 20
	HST_FLUSH_DEFER_EN 21 21
	HST_FLUSH_CLR_LOCK_EN 22 22
	STFETCH_BLOCK_IN_RST 23 23
	PCIE_CAPABILITY_PROT_DIS 24 24
	ATS_MSG_BLOCK_IN_RST 25 25
	DMA_2ND_REQ_DIS 26 26
	PORT_DSTATE_BYPASS_MODE 27 27
	PME_TURNOFF_MODE 28 28
	DMA_ALL_RST_PROTECT_STS_SEL 29 29
	HDP_P2P_DIRECT_ADD_ADJUST 30 30
	PCIESWUS_SELECTION 31 31
regBIFC_MISC_CTRL1 0 0xe805 29 0 5
	THT_HST_CPLD_POISON_REPORT 0 0
	DMA_REQ_POISON_REPORT 1 1
	DMA_REQ_ACSVIO_REPORT 2 2
	DMA_RSP_POISON_CPLD_REPORT 3 3
	GSI_SMN_WORST_ERR_STSTUS 4 4
	GSI_SDP_RDRSP_DATA_FORCE1_FOR_ERROR 5 5
	GSI_RDWR_BALANCE_DIS 6 6
	GMI_ATOMIC_POISON_DROP 7 7
	HST_UNSUPPORT_SDPCMD_STS 8 9
	HST_UNSUPPORT_SDPCMD_DATASTS 10 11
	DROP_OTHER_HT_ADDR_REQ 12 12
	DMAWRREQ_HSTRDRSP_ORDER_FORCE 13 13
	DMAWRREQ_HSTRDRSP_ORDER_FORCE_VALUE 14 14
	UPS_SDP_RDY_TIE1 15 15
	GMI_RCC_DN_BME_DROP_DIS 16 16
	GMI_RCC_EP_BME_DROP_DIS 17 17
	GMI_BIH_DN_BME_DROP_DIS 18 18
	GMI_BIH_EP_BME_DROP_DIS 19 19
	GSI_SDP_RDRSP_DATA_FORCE0_FOR_ERROR 20 20
	DMAWRREQ_HSTWRRSP_ORDER_FORCE 21 21
	DMAWRREQ_HSTWRRSP_ORDER_FORCE_VALUE 22 22
	GMI_ATOMIC_POISON_FOR_AERLOG 23 23
	GMI_RDSIZED_REQATTR_MASK 24 24
	GMI_RDSIZEDDW_REQATTR_MASK 25 25
	GMI_WRSIZED_REQATTR_MASK 26 26
	GMI_WRSIZEDFL_REQATTR_MASK 27 27
	GMI_FORCE_NOT_SEND_NON_BASEVC_RSPCREDIT 28 28
	GMI_CPLBUF_EN 29 29
	GMI_MSG_BLOCKLVL_SEL 30 31
regBIFC_MISC_CTRL2 0 0xe822 7 0 5
	DIH_INTR_STFETCH_BLOCK_IN_LINKDOWN 0 0
	SLOW_GMI_UPS_RSP_CRED_REL_EN 1 1
	SLFR_IGNORE_DATAERR_EN 16 16
	DATAERR_OVERRIDE_SLFR_BYTEEN_EN 17 17
	PH_SUPPORT 18 21
	GMI_FAIL_REQ_RTS_MASK 22 22
	NBIF_AERRPT_BACKPERSURE_EN 23 23
regBIFC_PASID_CHECK_DIS 0 0xe82b 7 0 5
	PASID_CHECK_DIS_DEV0_F0 0 0
	PASID_CHECK_DIS_DEV0_F1 1 1
	PASID_CHECK_DIS_DEV0_F2 2 2
	PASID_CHECK_DIS_DEV0_F3 3 3
	PASID_CHECK_DIS_DEV0_F4 4 4
	PASID_CHECK_DIS_DEV0_F5 5 5
	PASID_CHECK_DIS_DEV0_F6 6 6
regBIFC_PASID_STS 0 0xe82e 1 0 5
	PASID_STS 0 3
regBIFC_PCIEFUNC_CNTL 0 0xe82a 2 0 5
	DMA_NON_PCIEFUNC_BUSDEVFUNC 0 15
	MP1SYSHUBDATA_DRAM_IS_PCIEFUNC 16 16
regBIFC_PERF_CNTL_0 0 0xe830 6 0 5
	PERF_CNT_MMIO_RD_EN 0 0
	PERF_CNT_MMIO_WR_EN 1 1
	PERF_CNT_MMIO_RD_RESET 8 8
	PERF_CNT_MMIO_WR_RESET 9 9
	PERF_CNT_MMIO_RD_SEL 16 22
	PERF_CNT_MMIO_WR_SEL 24 30
regBIFC_PERF_CNTL_1 0 0xe831 6 0 5
	PERF_CNT_DMA_RD_EN 0 0
	PERF_CNT_DMA_WR_EN 1 1
	PERF_CNT_DMA_RD_RESET 4 4
	PERF_CNT_DMA_WR_RESET 5 5
	PERF_CNT_DMA_RD_SEL 8 15
	PERF_CNT_DMA_WR_SEL 16 24
regBIFC_PERF_CNT_DMA_RD_H16BIT 0 0xe8f2 1 0 5
	PERF_CNT_DMA_RD_VALUE_H16BIT 0 15
regBIFC_PERF_CNT_DMA_RD_L32BIT 0 0xe834 1 0 5
	PERF_CNT_DMA_RD_VALUE_L32BIT 0 31
regBIFC_PERF_CNT_DMA_WR_H16BIT 0 0xe8f3 1 0 5
	PERF_CNT_DMA_WR_VALUE_H16BIT 0 15
regBIFC_PERF_CNT_DMA_WR_L32BIT 0 0xe835 1 0 5
	PERF_CNT_DMA_WR_VALUE_L32BIT 0 31
regBIFC_PERF_CNT_MMIO_RD_H16BIT 0 0xe8f0 1 0 5
	PERF_CNT_MMIO_RD_VALUE_H16BIT 0 15
regBIFC_PERF_CNT_MMIO_RD_L32BIT 0 0xe832 1 0 5
	PERF_CNT_MMIO_RD_VALUE_L32BIT 0 31
regBIFC_PERF_CNT_MMIO_WR_H16BIT 0 0xe8f1 1 0 5
	PERF_CNT_MMIO_WR_VALUE_H16BIT 0 15
regBIFC_PERF_CNT_MMIO_WR_L32BIT 0 0xe833 1 0 5
	PERF_CNT_MMIO_WR_VALUE_L32BIT 0 31
regBIFC_RCCBIH_BME_ERR_LOG0 0 0xe808 14 0 5
	RCCBIH_ON_BME_LOW_DEV0_F0 0 0
	RCCBIH_ON_BME_LOW_DEV0_F1 1 1
	RCCBIH_ON_BME_LOW_DEV0_F2 2 2
	RCCBIH_ON_BME_LOW_DEV0_F3 3 3
	RCCBIH_ON_BME_LOW_DEV0_F4 4 4
	RCCBIH_ON_BME_LOW_DEV0_F5 5 5
	RCCBIH_ON_BME_LOW_DEV0_F6 6 6
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F0 16 16
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F1 17 17
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F2 18 18
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F3 19 19
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F4 20 20
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F5 21 21
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F6 22 22
regBIFC_SDP_CNTL_0 0 0xe82c 4 0 5
	HRP_SDP_DISCON_HYSTERESIS 0 7
	GSI_SDP_DISCON_HYSTERESIS 8 15
	GMI_DNS_SDP_DISCON_HYSTERESIS 16 23
	GMI_UPS_SDP_DISCON_HYSTERESIS 24 31
regBIFC_SDP_CNTL_1 0 0xe82d 9 0 5
	HRP_SDP_DISCON_DIS 0 0
	GSI_SDP_DISCON_DIS 1 1
	GMI_DNS_SDP_DISCON_DIS 2 2
	GMI_UPS_SDP_DISCON_DIS 3 3
	HRP_SDP_DISCON_VLINK_NONL0_ONLY 4 4
	NP_KEEP_GOING_STALL_P 5 5
	GMI_UPS_SDP_DISCON_VLINK_NONL0_ONLY 7 7
	ATOMIC_STALL_BY_RDWR_EN 8 8
	POOL_CREDIT_ALLOC_OVERRIDE_DYNAMIC 9 9
regBIFC_SDP_CNTL_2 0 0xe837 4 0 5
	SDP_SION_DISCON_HYSTERESIS 0 7
	SDP_SION_DISCON_HYSTERESIS_H 8 11
	HRP_SDP_DISCON_HYSTERESIS_H 16 19
	GSI_SDP_DISCON_HYSTERESIS_H 24 27
regBIFC_THT_CNTL 0 0xe827 8 0 5
	CREDIT_ALLOC_THT_RD_VC0 0 3
	CREDIT_ALLOC_THT_WR_VC0 4 7
	CREDIT_ALLOC_THT_WR_VC1 8 11
	UR_OVRD_FOR_ECRC_EN 16 16
	THT_NTB_VC0_APER0_ADSC_PUSH_DIS 24 24
	THT_NTB_VC0_OTHAPER_ADSC_PUSH_DIS 25 25
	THT_NTB_VC1_APER0_ADSC_PUSH_DIS 26 26
	THT_NTB_VC1_OTHAPER_ADSC_PUSH_DIS 27 27
regBIFL_IOHUB_RAS_IH_CNTL 0 0xe7fe 1 0 5
	BIFL_RAS_IH_INTR_EN 0 0
regBIFL_RAS_CENTRAL_CNTL 0 0xe400 5 0 5
	BIFL_RAS_CONTL_ERREVENT_HST_STALL_DIS 27 27
	BIFL_RAS_CONTL_ERREVENT_STALL_DIS 28 28
	BIFL_RAS_CONTL_ERREVENT_DIS 29 29
	BIFL_RAS_CONTL_INTR_DIS 30 30
	BIFL_LINKDIS_TRIG_EGRESS_STALL_DIS 31 31
regBIFL_RAS_CENTRAL_STATUS 0 0xe410 7 0 5
	BIFL_L2C_EgStall_det 0 0
	BIFL_L2C_ErrEvent_det 1 1
	BIFL_C2L_EgStall_det 2 2
	BIFL_C2L_ErrEvent_det 3 3
	BIFL_RasContller_ErrEvent_Recv 29 29
	BIFL_RasContller_Intr_Recv 30 30
	BIFL_LinkDis_Recv 31 31
regBIFL_RAS_LEAF0_CTRL 0 0xe420 17 0 5
	ERR_EVENT_DET_EN 0 0
	POISON_ERREVENT_EN 1 1
	POISON_STALL_EN 2 2
	PARITY_ERREVENT_EN 3 3
	PARITY_STALL_EN 4 4
	RCVERREVENT_ERREVENT_EN 5 5
	RCVERREVENT_STALL_EN 6 6
	ERR_EVENT_GEN_EN 8 8
	EGRESS_STALL_GEN_EN 9 9
	ERR_EVENT_PROP_EN 10 10
	EGRESS_STALL_PROP_EN 11 11
	ERR_EVENT_RAS_INTR_EN 16 16
	PARITY_ERREVENT_LOG_MCA 17 17
	POISON_ERREVENT_LOG_MCA 18 18
	TIMEOUT_ERREVENT_LOG_MCA 19 19
	RCVERREVENT_ERREVENT_LOG_MCA 20 20
	UCP_EN 21 21
regBIFL_RAS_LEAF0_STATUS 0 0xe430 7 0 5
	ERR_EVENT_RECV 0 0
	POISON_ERR_DET 1 1
	PARITY_ERR_DET 2 2
	ERR_EVENT_GENN_STAT 8 8
	EGRESS_STALLED_GENN_STAT 9 9
	ERR_EVENT_PROP_STAT 10 10
	EGRESS_STALLED_PROP_STAT 11 11
regBIFL_RAS_LEAF1_CTRL 0 0xe421 17 0 5
	ERR_EVENT_DET_EN 0 0
	POISON_ERREVENT_EN 1 1
	POISON_STALL_EN 2 2
	PARITY_ERREVENT_EN 3 3
	PARITY_STALL_EN 4 4
	RCVERREVENT_ERREVENT_EN 5 5
	RCVERREVENT_STALL_EN 6 6
	ERR_EVENT_GEN_EN 8 8
	EGRESS_STALL_GEN_EN 9 9
	ERR_EVENT_PROP_EN 10 10
	EGRESS_STALL_PROP_EN 11 11
	ERR_EVENT_RAS_INTR_EN 16 16
	PARITY_ERREVENT_LOG_MCA 17 17
	POISON_ERREVENT_LOG_MCA 18 18
	TIMEOUT_ERREVENT_LOG_MCA 19 19
	RCVERREVENT_ERREVENT_LOG_MCA 20 20
	UCP_EN 21 21
regBIFL_RAS_LEAF1_STATUS 0 0xe431 7 0 5
	ERR_EVENT_RECV 0 0
	POISON_ERR_DET 1 1
	PARITY_ERR_DET 2 2
	ERR_EVENT_GENN_STAT 8 8
	EGRESS_STALLED_GENN_STAT 9 9
	ERR_EVENT_PROP_STAT 10 10
	EGRESS_STALLED_PROP_STAT 11 11
regBIFL_RAS_LEAF2_CTRL 0 0xe422 17 0 5
	ERR_EVENT_DET_EN 0 0
	POISON_ERREVENT_EN 1 1
	POISON_STALL_EN 2 2
	PARITY_ERREVENT_EN 3 3
	PARITY_STALL_EN 4 4
	RCVERREVENT_ERREVENT_EN 5 5
	RCVERREVENT_STALL_EN 6 6
	ERR_EVENT_GEN_EN 8 8
	EGRESS_STALL_GEN_EN 9 9
	ERR_EVENT_PROP_EN 10 10
	EGRESS_STALL_PROP_EN 11 11
	ERR_EVENT_RAS_INTR_EN 16 16
	PARITY_ERREVENT_LOG_MCA 17 17
	POISON_ERREVENT_LOG_MCA 18 18
	TIMEOUT_ERREVENT_LOG_MCA 19 19
	RCVERREVENT_ERREVENT_LOG_MCA 20 20
	UCP_EN 21 21
regBIFL_RAS_LEAF2_STATUS 0 0xe432 7 0 5
	ERR_EVENT_RECV 0 0
	POISON_ERR_DET 1 1
	PARITY_ERR_DET 2 2
	ERR_EVENT_GENN_STAT 8 8
	EGRESS_STALLED_GENN_STAT 9 9
	ERR_EVENT_PROP_STAT 10 10
	EGRESS_STALLED_PROP_STAT 11 11
regBIFL_RAS_LEAF3_CTRL 0 0xe423 17 0 5
	ERR_EVENT_DET_EN 0 0
	POISON_ERREVENT_EN 1 1
	POISON_STALL_EN 2 2
	PARITY_ERREVENT_EN 3 3
	PARITY_STALL_EN 4 4
	RCVERREVENT_ERREVENT_EN 5 5
	RCVERREVENT_STALL_EN 6 6
	ERR_EVENT_GEN_EN 8 8
	EGRESS_STALL_GEN_EN 9 9
	ERR_EVENT_PROP_EN 10 10
	EGRESS_STALL_PROP_EN 11 11
	ERR_EVENT_RAS_INTR_EN 16 16
	PARITY_ERREVENT_LOG_MCA 17 17
	POISON_ERREVENT_LOG_MCA 18 18
	TIMEOUT_ERREVENT_LOG_MCA 19 19
	RCVERREVENT_ERREVENT_LOG_MCA 20 20
	UCP_EN 21 21
regBIFL_RAS_LEAF3_STATUS 0 0xe433 7 0 5
	ERR_EVENT_RECV 0 0
	POISON_ERR_DET 1 1
	PARITY_ERR_DET 2 2
	ERR_EVENT_GENN_STAT 8 8
	EGRESS_STALLED_GENN_STAT 9 9
	ERR_EVENT_PROP_STAT 10 10
	EGRESS_STALLED_PROP_STAT 11 11
regBIFL_RAS_VWR_FROM_IOHUB 0 0xe7ff 1 0 5
	BIFL_RAS_IH_INTR_TRIG 0 0
regBIF_ATOMIC_ERR_LOG_DEV0_F0 0 0xe850 8 0 5
	UR_ATOMIC_OPCODE_DEV0_F0 0 0
	UR_ATOMIC_REQEN_LOW_DEV0_F0 1 1
	UR_ATOMIC_LENGTH_DEV0_F0 2 2
	UR_ATOMIC_NR_DEV0_F0 3 3
	CLEAR_UR_ATOMIC_OPCODE_DEV0_F0 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F0 17 17
	CLEAR_UR_ATOMIC_LENGTH_DEV0_F0 18 18
	CLEAR_UR_ATOMIC_NR_DEV0_F0 19 19
regBIF_ATOMIC_ERR_LOG_DEV0_F1 0 0xe851 8 0 5
	UR_ATOMIC_OPCODE_DEV0_F1 0 0
	UR_ATOMIC_REQEN_LOW_DEV0_F1 1 1
	UR_ATOMIC_LENGTH_DEV0_F1 2 2
	UR_ATOMIC_NR_DEV0_F1 3 3
	CLEAR_UR_ATOMIC_OPCODE_DEV0_F1 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F1 17 17
	CLEAR_UR_ATOMIC_LENGTH_DEV0_F1 18 18
	CLEAR_UR_ATOMIC_NR_DEV0_F1 19 19
regBIF_ATOMIC_ERR_LOG_DEV0_F2 0 0xe852 8 0 5
	UR_ATOMIC_OPCODE_DEV0_F2 0 0
	UR_ATOMIC_REQEN_LOW_DEV0_F2 1 1
	UR_ATOMIC_LENGTH_DEV0_F2 2 2
	UR_ATOMIC_NR_DEV0_F2 3 3
	CLEAR_UR_ATOMIC_OPCODE_DEV0_F2 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F2 17 17
	CLEAR_UR_ATOMIC_LENGTH_DEV0_F2 18 18
	CLEAR_UR_ATOMIC_NR_DEV0_F2 19 19
regBIF_ATOMIC_ERR_LOG_DEV0_F3 0 0xe853 8 0 5
	UR_ATOMIC_OPCODE_DEV0_F3 0 0
	UR_ATOMIC_REQEN_LOW_DEV0_F3 1 1
	UR_ATOMIC_LENGTH_DEV0_F3 2 2
	UR_ATOMIC_NR_DEV0_F3 3 3
	CLEAR_UR_ATOMIC_OPCODE_DEV0_F3 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F3 17 17
	CLEAR_UR_ATOMIC_LENGTH_DEV0_F3 18 18
	CLEAR_UR_ATOMIC_NR_DEV0_F3 19 19
regBIF_ATOMIC_ERR_LOG_DEV0_F4 0 0xe854 8 0 5
	UR_ATOMIC_OPCODE_DEV0_F4 0 0
	UR_ATOMIC_REQEN_LOW_DEV0_F4 1 1
	UR_ATOMIC_LENGTH_DEV0_F4 2 2
	UR_ATOMIC_NR_DEV0_F4 3 3
	CLEAR_UR_ATOMIC_OPCODE_DEV0_F4 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F4 17 17
	CLEAR_UR_ATOMIC_LENGTH_DEV0_F4 18 18
	CLEAR_UR_ATOMIC_NR_DEV0_F4 19 19
regBIF_ATOMIC_ERR_LOG_DEV0_F5 0 0xe855 8 0 5
	UR_ATOMIC_OPCODE_DEV0_F5 0 0
	UR_ATOMIC_REQEN_LOW_DEV0_F5 1 1
	UR_ATOMIC_LENGTH_DEV0_F5 2 2
	UR_ATOMIC_NR_DEV0_F5 3 3
	CLEAR_UR_ATOMIC_OPCODE_DEV0_F5 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F5 17 17
	CLEAR_UR_ATOMIC_LENGTH_DEV0_F5 18 18
	CLEAR_UR_ATOMIC_NR_DEV0_F5 19 19
regBIF_ATOMIC_ERR_LOG_DEV0_F6 0 0xe856 8 0 5
	UR_ATOMIC_OPCODE_DEV0_F6 0 0
	UR_ATOMIC_REQEN_LOW_DEV0_F6 1 1
	UR_ATOMIC_LENGTH_DEV0_F6 2 2
	UR_ATOMIC_NR_DEV0_F6 3 3
	CLEAR_UR_ATOMIC_OPCODE_DEV0_F6 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F6 17 17
	CLEAR_UR_ATOMIC_LENGTH_DEV0_F6 18 18
	CLEAR_UR_ATOMIC_NR_DEV0_F6 19 19
regBIF_BX0_BACO_CNTL 0 0x10b 9 0 2
	BACO_EN 0 0
	BACO_DUMMY_EN 2 2
	BACO_POWER_OFF 3 3
	BACO_DSTATE_BYPASS 5 5
	BACO_RST_INTR_MASK 6 6
	BACO_MODE 8 8
	RCU_BIF_CONFIG_DONE 9 9
	PWRGOOD_VDDSOC 16 16
	BACO_AUTO_EXIT 31 31
regBIF_BX0_BIF_BACO_EXIT_TIME0 0 0x10c 1 0 2
	BACO_EXIT_PXEN_CLR_TIMER 0 19
regBIF_BX0_BIF_BACO_EXIT_TIMER1 0 0x10d 8 0 2
	BACO_EXIT_SIDEBAND_TIMER 0 19
	BACO_HW_AUTO_FLUSH_EN 24 24
	BACO_HW_EXIT_ENDING_AUTO_BY_RSMU_INTR_CLR 25 25
	BACO_HW_EXIT_DIS 26 26
	PX_EN_OE_IN_PX_EN_HIGH 27 27
	PX_EN_OE_IN_PX_EN_LOW 28 28
	BACO_MODE_SEL 29 30
	AUTO_BACO_EXIT_CLR_BY_HW_DIS 31 31
regBIF_BX0_BIF_BACO_EXIT_TIMER2 0 0x10e 1 0 2
	BACO_EXIT_LCLK_BAK_TIMER 0 19
regBIF_BX0_BIF_BACO_EXIT_TIMER3 0 0x10f 1 0 2
	BACO_EXIT_DUMMY_EN_CLR_TIMER 0 19
regBIF_BX0_BIF_BACO_EXIT_TIMER4 0 0x110 1 0 2
	BACO_EXIT_BACO_EN_CLR_TIMER 0 19
regBIF_BX0_BIF_CLKREQB_PAD_CNTL 0 0x148 1 0 2
	CLKREQB_PAD_CNTL 0 30
regBIF_BX0_BIF_DOORBELL_CNTL 0 0xfd 9 0 2
	SELF_RING_DIS 0 0
	TRANS_CHECK_DIS 1 1
	UNTRANS_LBACK_EN 2 2
	NON_CONSECUTIVE_BE_ZERO_DIS 3 3
	DOORBELL_MONITOR_EN 4 4
	DB_MNTR_INTGEN_DIS 24 24
	DB_MNTR_INTGEN_MODE_0 25 25
	DB_MNTR_INTGEN_MODE_1 26 26
	DB_MNTR_INTGEN_MODE_2 27 27
regBIF_BX0_BIF_DOORBELL_INT_CNTL 0 0xfe 14 0 2
	DOORBELL_INTERRUPT_STATUS 0 0
	RAS_CNTLR_INTERRUPT_STATUS 1 1
	RAS_ATHUB_ERR_EVENT_INTERRUPT_STATUS 2 2
	DOORBELL_INTERRUPT_CLEAR 16 16
	RAS_CNTLR_INTERRUPT_CLEAR 17 17
	RAS_ATHUB_ERR_EVENT_INTERRUPT_CLEAR 18 18
	RAS_CNTLR_ERR_EVENT_INTERRUPT_ENABLE 23 23
	DOORBELL_INTERRUPT_DISABLE 24 24
	RAS_CNTLR_INTERRUPT_DISABLE 25 25
	RAS_ATHUB_ERR_EVENT_INTERRUPT_DISABLE 26 26
	SET_DB_INTR_STATUS_WHEN_RB_ENABLE 28 28
	SET_IOH_RAS_INTR_STATUS_WHEN_RB_ENABLE 29 29
	SET_ATH_RAS_INTR_STATUS_WHEN_RB_ENABLE 30 30
	TIMEOUT_ERR_EVENT_INTERRUPT_ENABLE 31 31
regBIF_BX0_BIF_FB_EN 0 0x100 2 0 2
	FB_READ_EN 0 0
	FB_WRITE_EN 1 1
regBIF_BX0_BIF_FEATURES_CONTROL_MISC 0 0xfb 11 0 2
	MST_BIF_REQ_EP_DIS 0 0
	SLV_BIF_CPL_EP_DIS 1 1
	BIF_SLV_REQ_EP_DIS 2 2
	BIF_MST_CPL_EP_DIS 3 3
	BIF_RB_MSI_VEC_NOT_ENABLED_MODE 11 11
	BIF_RB_SET_OVERFLOW_EN 12 12
	ATOMIC_ERR_INT_DIS 13 13
	ATOMIC_ONLY_WRITE_DIS 14 14
	BME_HDL_NONVIR_EN 15 15
	HDP_NP_OSTD_LIMIT 16 24
	DOORBELL_SELFRING_GPA_APER_CHK_48BIT_ADDR 25 25
regBIF_BX0_BIF_INTR_CNTL 0 0x101 1 0 2
	RAS_INTR_VEC_SEL 0 0
regBIF_BX0_BIF_MM_INDACCESS_CNTL 0 0xe6 2 0 2
	WRITE_DIS 0 0
	MM_INDACCESS_DIS 1 1
regBIF_BX0_BIF_MP1_INTR_CTRL 0 0x142 1 0 2
	BACO_EXIT_DONE 0 0
regBIF_BX0_BIF_MST_TRANS_PENDING_VF 0 0x109 1 0 2
	BIF_MST_TRANS_PENDING 0 30
regBIF_BX0_BIF_PERSTB_PAD_CNTL 0 0x145 1 0 2
	PERSTB_PAD_CNTL 0 15
regBIF_BX0_BIF_PWRBRK_PAD_CNTL 0 0x149 1 0 2
	PWRBRK_PAD_CNTL 0 7
regBIF_BX0_BIF_PX_EN_PAD_CNTL 0 0x146 1 0 2
	PX_EN_PAD_CNTL 0 11
regBIF_BX0_BIF_RB_BASE 0 0x130 1 0 2
	ADDR 0 31
regBIF_BX0_BIF_RB_CNTL 0 0x12f 10 0 2
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_WRITEBACK_ENABLE 8 8
	WPTR_WRITEBACK_TIMER 9 13
	BIF_RB_TRAN 17 17
	DIS_PROTECT_WHEN_RB_FULL 25 25
	RB_INTR_FIX_PRIORITY 26 28
	RB_INTR_ARB_MODE 29 29
	RB_RST_BY_FLR_DISABLE 30 30
	WPTR_OVERFLOW_CLEAR 31 31
regBIF_BX0_BIF_RB_RPTR 0 0x131 1 0 2
	OFFSET 2 17
regBIF_BX0_BIF_RB_WPTR 0 0x132 2 0 2
	BIF_RB_OVERFLOW 0 0
	OFFSET 2 17
regBIF_BX0_BIF_RB_WPTR_ADDR_HI 0 0x133 1 0 2
	ADDR 0 7
regBIF_BX0_BIF_RB_WPTR_ADDR_LO 0 0x134 1 0 2
	ADDR 2 31
regBIF_BX0_BIF_REFPADKIN_PAD_CNTL 0 0x147 1 0 2
	REFPADKIN_PAD_CNTL 0 7
regBIF_BX0_BIF_RLC_INTR_CNTL 0 0x4c 0 0 1
regBIF_BX0_BIF_SCRATCH0 0 0xe8 1 0 2
	BIF_SCRATCH0 0 31
regBIF_BX0_BIF_SCRATCH1 0 0xe9 1 0 2
	BIF_SCRATCH1 0 31
regBIF_BX0_BIF_SLV_TRANS_PENDING_VF 0 0x10a 1 0 2
	BIF_SLV_TRANS_PENDING 0 30
regBIF_BX0_BIF_UVD_INTR_CNTL 0 0x4e 0 0 1
regBIF_BX0_BIF_VCE_INTR_CNTL 0 0x4d 0 0 1
regBIF_BX0_BIOS_SCRATCH_0 0 0x38 1 0 1
	BIOS_SCRATCH_0 0 31
regBIF_BX0_BIOS_SCRATCH_1 0 0x39 1 0 1
	BIOS_SCRATCH_1 0 31
regBIF_BX0_BIOS_SCRATCH_10 0 0x42 1 0 1
	BIOS_SCRATCH_10 0 31
regBIF_BX0_BIOS_SCRATCH_11 0 0x43 1 0 1
	BIOS_SCRATCH_11 0 31
regBIF_BX0_BIOS_SCRATCH_12 0 0x44 1 0 1
	BIOS_SCRATCH_12 0 31
regBIF_BX0_BIOS_SCRATCH_13 0 0x45 1 0 1
	BIOS_SCRATCH_13 0 31
regBIF_BX0_BIOS_SCRATCH_14 0 0x46 1 0 1
	BIOS_SCRATCH_14 0 31
regBIF_BX0_BIOS_SCRATCH_15 0 0x47 1 0 1
	BIOS_SCRATCH_15 0 31
regBIF_BX0_BIOS_SCRATCH_2 0 0x3a 1 0 1
	BIOS_SCRATCH_2 0 31
regBIF_BX0_BIOS_SCRATCH_3 0 0x3b 1 0 1
	BIOS_SCRATCH_3 0 31
regBIF_BX0_BIOS_SCRATCH_4 0 0x3c 1 0 1
	BIOS_SCRATCH_4 0 31
regBIF_BX0_BIOS_SCRATCH_5 0 0x3d 1 0 1
	BIOS_SCRATCH_5 0 31
regBIF_BX0_BIOS_SCRATCH_6 0 0x3e 1 0 1
	BIOS_SCRATCH_6 0 31
regBIF_BX0_BIOS_SCRATCH_7 0 0x3f 1 0 1
	BIOS_SCRATCH_7 0 31
regBIF_BX0_BIOS_SCRATCH_8 0 0x40 1 0 1
	BIOS_SCRATCH_8 0 31
regBIF_BX0_BIOS_SCRATCH_9 0 0x41 1 0 1
	BIOS_SCRATCH_9 0 31
regBIF_BX0_BUS_CNTL 0 0xe7 15 0 2
	VGA_REG_COHERENCY_DIS 6 6
	VGA_MEM_COHERENCY_DIS 7 7
	SET_AZ_TC 10 12
	SET_MC_TC 13 15
	ZERO_BE_WR_EN 16 16
	ZERO_BE_RD_EN 17 17
	RD_STALL_IO_WR 18 18
	HDP_FB_FLUSH_STALL_DOORBELL_DIS 24 24
	PRECEEDINGWR_STALL_VGA_FB_FLUSH_DIS 25 25
	PRECEEDINGWR_STALL_VGA_REG_FLUSH_DIS 26 26
	MMDAT_RD_HDP_TRIGGER_HDP_FB_FLUSH_DIS 27 27
	HDP_FB_FLUSH_STALL_MMDAT_RD_HDP_DIS 28 28
	HDP_REG_FLUSH_VF_MASK_EN 29 29
	VGAFB_ZERO_BE_WR_EN 30 30
	VGAFB_ZERO_BE_RD_EN 31 31
regBIF_BX0_BX_RESET_CNTL 0 0xf0 1 0 2
	LINK_TRAIN_EN 0 0
regBIF_BX0_BX_RESET_EN 0 0xed 1 0 2
	RESET_ON_VFENABLE_LOW_EN 16 16
regBIF_BX0_CC_BIF_BX_PINSTRAP0 0 0xe4 0 0 2
regBIF_BX0_CC_BIF_BX_STRAP0 0 0xe2 1 0 2
	STRAP_RESERVED 25 31
regBIF_BX0_CLKREQB_PAD_CNTL 0 0xf8 13 0 2
	CLKREQB_PAD_A 0 0
	CLKREQB_PAD_SEL 1 1
	CLKREQB_PAD_MODE 2 2
	CLKREQB_PAD_SPARE 3 4
	CLKREQB_PAD_SN0 5 5
	CLKREQB_PAD_SN1 6 6
	CLKREQB_PAD_SN2 7 7
	CLKREQB_PAD_SN3 8 8
	CLKREQB_PAD_SLEWN 9 9
	CLKREQB_PAD_WAKE 10 10
	CLKREQB_PAD_SCHMEN 11 11
	CLKREQB_PAD_CNTL_EN 12 12
	CLKREQB_PAD_Y 13 13
regBIF_BX0_DRIVER_SCRATCH_0 0 0x80 1 0 1
	DRIVER_SCRATCH_0 0 31
regBIF_BX0_DRIVER_SCRATCH_1 0 0x81 1 0 1
	DRIVER_SCRATCH_1 0 31
regBIF_BX0_DRIVER_SCRATCH_10 0 0x8a 1 0 1
	DRIVER_SCRATCH_10 0 31
regBIF_BX0_DRIVER_SCRATCH_11 0 0x8b 1 0 1
	DRIVER_SCRATCH_11 0 31
regBIF_BX0_DRIVER_SCRATCH_12 0 0x8c 1 0 1
	DRIVER_SCRATCH_12 0 31
regBIF_BX0_DRIVER_SCRATCH_13 0 0x8d 1 0 1
	DRIVER_SCRATCH_13 0 31
regBIF_BX0_DRIVER_SCRATCH_14 0 0x8e 1 0 1
	DRIVER_SCRATCH_14 0 31
regBIF_BX0_DRIVER_SCRATCH_15 0 0x8f 1 0 1
	DRIVER_SCRATCH_15 0 31
regBIF_BX0_DRIVER_SCRATCH_2 0 0x82 1 0 1
	DRIVER_SCRATCH_2 0 31
regBIF_BX0_DRIVER_SCRATCH_3 0 0x83 1 0 1
	DRIVER_SCRATCH_3 0 31
regBIF_BX0_DRIVER_SCRATCH_4 0 0x84 1 0 1
	DRIVER_SCRATCH_4 0 31
regBIF_BX0_DRIVER_SCRATCH_5 0 0x85 1 0 1
	DRIVER_SCRATCH_5 0 31
regBIF_BX0_DRIVER_SCRATCH_6 0 0x86 1 0 1
	DRIVER_SCRATCH_6 0 31
regBIF_BX0_DRIVER_SCRATCH_7 0 0x87 1 0 1
	DRIVER_SCRATCH_7 0 31
regBIF_BX0_DRIVER_SCRATCH_8 0 0x88 1 0 1
	DRIVER_SCRATCH_8 0 31
regBIF_BX0_DRIVER_SCRATCH_9 0 0x89 1 0 1
	DRIVER_SCRATCH_9 0 31
regBIF_BX0_FW_SCRATCH_0 0 0x90 1 0 1
	FW_SCRATCH_0 0 31
regBIF_BX0_FW_SCRATCH_1 0 0x91 1 0 1
	FW_SCRATCH_1 0 31
regBIF_BX0_FW_SCRATCH_10 0 0x9a 1 0 1
	FW_SCRATCH_10 0 31
regBIF_BX0_FW_SCRATCH_11 0 0x9b 1 0 1
	FW_SCRATCH_11 0 31
regBIF_BX0_FW_SCRATCH_12 0 0x9c 1 0 1
	FW_SCRATCH_12 0 31
regBIF_BX0_FW_SCRATCH_13 0 0x9d 1 0 1
	FW_SCRATCH_13 0 31
regBIF_BX0_FW_SCRATCH_14 0 0x9e 1 0 1
	FW_SCRATCH_14 0 31
regBIF_BX0_FW_SCRATCH_15 0 0x9f 1 0 1
	FW_SCRATCH_15 0 31
regBIF_BX0_FW_SCRATCH_2 0 0x92 1 0 1
	FW_SCRATCH_2 0 31
regBIF_BX0_FW_SCRATCH_3 0 0x93 1 0 1
	FW_SCRATCH_3 0 31
regBIF_BX0_FW_SCRATCH_4 0 0x94 1 0 1
	FW_SCRATCH_4 0 31
regBIF_BX0_FW_SCRATCH_5 0 0x95 1 0 1
	FW_SCRATCH_5 0 31
regBIF_BX0_FW_SCRATCH_6 0 0x96 1 0 1
	FW_SCRATCH_6 0 31
regBIF_BX0_FW_SCRATCH_7 0 0x97 1 0 1
	FW_SCRATCH_7 0 31
regBIF_BX0_FW_SCRATCH_8 0 0x98 1 0 1
	FW_SCRATCH_8 0 31
regBIF_BX0_FW_SCRATCH_9 0 0x99 1 0 1
	FW_SCRATCH_9 0 31
regBIF_BX0_GFX_MMIOREG_CAM_ADDR0 0 0x6c 1 0 1
	CAM_ADDR0 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR1 0 0x6e 1 0 1
	CAM_ADDR1 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR2 0 0x70 1 0 1
	CAM_ADDR2 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR3 0 0x72 1 0 1
	CAM_ADDR3 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR4 0 0x74 1 0 1
	CAM_ADDR4 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR5 0 0x76 1 0 1
	CAM_ADDR5 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR6 0 0x78 1 0 1
	CAM_ADDR6 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR7 0 0x7a 1 0 1
	CAM_ADDR7 0 19
regBIF_BX0_GFX_MMIOREG_CAM_CNTL 0 0x7c 1 0 1
	CAM_ENABLE 0 7
regBIF_BX0_GFX_MMIOREG_CAM_ONE_CPL 0 0x7e 1 0 1
	CAM_ONE_CPL 0 31
regBIF_BX0_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL 0 0x7f 1 0 1
	CAM_PROGRAMMABLE_CPL 0 31
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR0 0 0x6d 1 0 1
	CAM_REMAP_ADDR0 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR1 0 0x6f 1 0 1
	CAM_REMAP_ADDR1 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR2 0 0x71 1 0 1
	CAM_REMAP_ADDR2 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR3 0 0x73 1 0 1
	CAM_REMAP_ADDR3 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR4 0 0x75 1 0 1
	CAM_REMAP_ADDR4 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR5 0 0x77 1 0 1
	CAM_REMAP_ADDR5 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR6 0 0x79 1 0 1
	CAM_REMAP_ADDR6 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR7 0 0x7b 1 0 1
	CAM_REMAP_ADDR7 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ZERO_CPL 0 0x7d 1 0 1
	CAM_ZERO_CPL 0 31
regBIF_BX0_HDP_ATOMIC_CONTROL_MISC 0 0xfc 1 0 2
	HDP_NP_ATOMIC_OSTD_LIMIT 0 7
regBIF_BX0_INTERRUPT_CNTL 0 0xf1 9 0 2
	IH_DUMMY_RD_OVERRIDE 0 0
	IH_DUMMY_RD_EN 1 1
	IH_REQ_NONSNOOP_EN 3 3
	IH_INTR_DLY_CNTR 4 7
	GEN_IH_INT_EN 8 8
	BIF_RB_REQ_NONSNOOP_EN 15 15
	DUMMYRD_BYPASS_IN_MSI_EN 16 16
	ALWAYS_SEND_INTPKT_AFTER_DUMMYRD_DIS 17 17
	BIF_RB_REQ_RELAX_ORDER_EN 18 18
regBIF_BX0_INTERRUPT_CNTL2 0 0xf2 1 0 2
	IH_DUMMY_RD_ADDR 0 31
regBIF_BX0_MAILBOX_INDEX 0 0x135 1 0 2
	MAILBOX_INDEX 0 4
regBIF_BX0_MEM_TYPE_CNTL 0 0x111 1 0 2
	BF_MEM_PHY_G5_G3 0 0
regBIF_BX0_MM_CFGREGS_CNTL 0 0xee 3 0 2
	MM_CFG_FUNC_SEL 0 2
	MM_CFG_DEV_SEL 6 7
	MM_WR_TO_CFG_EN 31 31
regBIF_BX0_PCIE_DATA 0 0xd 1 0 0
	PCIE_DATA 0 31
regBIF_BX0_PCIE_DATA2 0 0xf 1 0 0
	PCIE_DATA2 0 31
regBIF_BX0_PCIE_INDEX 0 0xc 1 0 0
	PCIE_INDEX 0 31
regBIF_BX0_PCIE_INDEX2 0 0xe 1 0 0
	PCIE_INDEX2 0 31
regBIF_BX0_PCIE_INDEX2_HI 0 0x11 1 0 0
	PCIE_INDEX2_HI 0 7
regBIF_BX0_PCIE_INDEX_HI 0 0x10 1 0 0
	PCIE_INDEX_HI 0 7
regBIF_BX0_REMAP_HDP_MEM_FLUSH_CNTL 0 0x12d 1 0 2
	ADDRESS 2 18
regBIF_BX0_REMAP_HDP_REG_FLUSH_CNTL 0 0x12e 1 0 2
	ADDRESS 2 18
regBIF_BX0_SBIOS_SCRATCH_0 0 0x34 1 0 1
	SBIOS_SCRATCH_0 0 31
regBIF_BX0_SBIOS_SCRATCH_1 0 0x35 1 0 1
	SBIOS_SCRATCH_1 0 31
regBIF_BX0_SBIOS_SCRATCH_10 0 0xa6 1 0 1
	SBIOS_SCRATCH_10 0 31
regBIF_BX0_SBIOS_SCRATCH_11 0 0xa7 1 0 1
	SBIOS_SCRATCH_11 0 31
regBIF_BX0_SBIOS_SCRATCH_12 0 0xa8 1 0 1
	SBIOS_SCRATCH_12 0 31
regBIF_BX0_SBIOS_SCRATCH_13 0 0xa9 1 0 1
	SBIOS_SCRATCH_13 0 31
regBIF_BX0_SBIOS_SCRATCH_14 0 0xaa 1 0 1
	SBIOS_SCRATCH_14 0 31
regBIF_BX0_SBIOS_SCRATCH_15 0 0xab 1 0 1
	SBIOS_SCRATCH_15 0 31
regBIF_BX0_SBIOS_SCRATCH_2 0 0x36 1 0 1
	SBIOS_SCRATCH_2 0 31
regBIF_BX0_SBIOS_SCRATCH_3 0 0x37 1 0 1
	SBIOS_SCRATCH_3 0 31
regBIF_BX0_SBIOS_SCRATCH_4 0 0xa0 1 0 1
	SBIOS_SCRATCH_4 0 31
regBIF_BX0_SBIOS_SCRATCH_5 0 0xa1 1 0 1
	SBIOS_SCRATCH_5 0 31
regBIF_BX0_SBIOS_SCRATCH_6 0 0xa2 1 0 1
	SBIOS_SCRATCH_6 0 31
regBIF_BX0_SBIOS_SCRATCH_7 0 0xa3 1 0 1
	SBIOS_SCRATCH_7 0 31
regBIF_BX0_SBIOS_SCRATCH_8 0 0xa4 1 0 1
	SBIOS_SCRATCH_8 0 31
regBIF_BX0_SBIOS_SCRATCH_9 0 0xa5 1 0 1
	SBIOS_SCRATCH_9 0 31
regBIF_BX1_BACO_CNTL 0 0x8e2b 9 0 5
	BACO_EN 0 0
	BACO_DUMMY_EN 2 2
	BACO_POWER_OFF 3 3
	BACO_DSTATE_BYPASS 5 5
	BACO_RST_INTR_MASK 6 6
	BACO_MODE 8 8
	RCU_BIF_CONFIG_DONE 9 9
	PWRGOOD_VDDSOC 16 16
	BACO_AUTO_EXIT 31 31
regBIF_BX1_BIF_BACO_EXIT_TIME0 0 0x8e2c 1 0 5
	BACO_EXIT_PXEN_CLR_TIMER 0 19
regBIF_BX1_BIF_BACO_EXIT_TIMER1 0 0x8e2d 8 0 5
	BACO_EXIT_SIDEBAND_TIMER 0 19
	BACO_HW_AUTO_FLUSH_EN 24 24
	BACO_HW_EXIT_ENDING_AUTO_BY_RSMU_INTR_CLR 25 25
	BACO_HW_EXIT_DIS 26 26
	PX_EN_OE_IN_PX_EN_HIGH 27 27
	PX_EN_OE_IN_PX_EN_LOW 28 28
	BACO_MODE_SEL 29 30
	AUTO_BACO_EXIT_CLR_BY_HW_DIS 31 31
regBIF_BX1_BIF_BACO_EXIT_TIMER2 0 0x8e2e 1 0 5
	BACO_EXIT_LCLK_BAK_TIMER 0 19
regBIF_BX1_BIF_BACO_EXIT_TIMER3 0 0x8e2f 1 0 5
	BACO_EXIT_DUMMY_EN_CLR_TIMER 0 19
regBIF_BX1_BIF_BACO_EXIT_TIMER4 0 0x8e30 1 0 5
	BACO_EXIT_BACO_EN_CLR_TIMER 0 19
regBIF_BX1_BIF_CLKREQB_PAD_CNTL 0 0x8e68 1 0 5
	CLKREQB_PAD_CNTL 0 30
regBIF_BX1_BIF_DOORBELL_CNTL 0 0x8e1d 9 0 5
	SELF_RING_DIS 0 0
	TRANS_CHECK_DIS 1 1
	UNTRANS_LBACK_EN 2 2
	NON_CONSECUTIVE_BE_ZERO_DIS 3 3
	DOORBELL_MONITOR_EN 4 4
	DB_MNTR_INTGEN_DIS 24 24
	DB_MNTR_INTGEN_MODE_0 25 25
	DB_MNTR_INTGEN_MODE_1 26 26
	DB_MNTR_INTGEN_MODE_2 27 27
regBIF_BX1_BIF_DOORBELL_INT_CNTL 0 0x8e1e 14 0 5
	DOORBELL_INTERRUPT_STATUS 0 0
	RAS_CNTLR_INTERRUPT_STATUS 1 1
	RAS_ATHUB_ERR_EVENT_INTERRUPT_STATUS 2 2
	DOORBELL_INTERRUPT_CLEAR 16 16
	RAS_CNTLR_INTERRUPT_CLEAR 17 17
	RAS_ATHUB_ERR_EVENT_INTERRUPT_CLEAR 18 18
	RAS_CNTLR_ERR_EVENT_INTERRUPT_ENABLE 23 23
	DOORBELL_INTERRUPT_DISABLE 24 24
	RAS_CNTLR_INTERRUPT_DISABLE 25 25
	RAS_ATHUB_ERR_EVENT_INTERRUPT_DISABLE 26 26
	SET_DB_INTR_STATUS_WHEN_RB_ENABLE 28 28
	SET_IOH_RAS_INTR_STATUS_WHEN_RB_ENABLE 29 29
	SET_ATH_RAS_INTR_STATUS_WHEN_RB_ENABLE 30 30
	TIMEOUT_ERR_EVENT_INTERRUPT_ENABLE 31 31
regBIF_BX1_BIF_FB_EN 0 0x8e20 2 0 5
	FB_READ_EN 0 0
	FB_WRITE_EN 1 1
regBIF_BX1_BIF_FEATURES_CONTROL_MISC 0 0x8e1b 11 0 5
	MST_BIF_REQ_EP_DIS 0 0
	SLV_BIF_CPL_EP_DIS 1 1
	BIF_SLV_REQ_EP_DIS 2 2
	BIF_MST_CPL_EP_DIS 3 3
	BIF_RB_MSI_VEC_NOT_ENABLED_MODE 11 11
	BIF_RB_SET_OVERFLOW_EN 12 12
	ATOMIC_ERR_INT_DIS 13 13
	ATOMIC_ONLY_WRITE_DIS 14 14
	BME_HDL_NONVIR_EN 15 15
	HDP_NP_OSTD_LIMIT 16 24
	DOORBELL_SELFRING_GPA_APER_CHK_48BIT_ADDR 25 25
regBIF_BX1_BIF_INTR_CNTL 0 0x8e21 1 0 5
	RAS_INTR_VEC_SEL 0 0
regBIF_BX1_BIF_MM_INDACCESS_CNTL 0 0x8e06 2 0 5
	WRITE_DIS 0 0
	MM_INDACCESS_DIS 1 1
regBIF_BX1_BIF_MP1_INTR_CTRL 0 0x8e62 1 0 5
	BACO_EXIT_DONE 0 0
regBIF_BX1_BIF_MST_TRANS_PENDING_VF 0 0x8e29 1 0 5
	BIF_MST_TRANS_PENDING 0 30
regBIF_BX1_BIF_PERSTB_PAD_CNTL 0 0x8e65 1 0 5
	PERSTB_PAD_CNTL 0 15
regBIF_BX1_BIF_PWRBRK_PAD_CNTL 0 0x8e69 1 0 5
	PWRBRK_PAD_CNTL 0 7
regBIF_BX1_BIF_PX_EN_PAD_CNTL 0 0x8e66 1 0 5
	PX_EN_PAD_CNTL 0 11
regBIF_BX1_BIF_RB_BASE 0 0x8e50 1 0 5
	ADDR 0 31
regBIF_BX1_BIF_RB_CNTL 0 0x8e4f 10 0 5
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_WRITEBACK_ENABLE 8 8
	WPTR_WRITEBACK_TIMER 9 13
	BIF_RB_TRAN 17 17
	DIS_PROTECT_WHEN_RB_FULL 25 25
	RB_INTR_FIX_PRIORITY 26 28
	RB_INTR_ARB_MODE 29 29
	RB_RST_BY_FLR_DISABLE 30 30
	WPTR_OVERFLOW_CLEAR 31 31
regBIF_BX1_BIF_RB_RPTR 0 0x8e51 1 0 5
	OFFSET 2 17
regBIF_BX1_BIF_RB_WPTR 0 0x8e52 2 0 5
	BIF_RB_OVERFLOW 0 0
	OFFSET 2 17
regBIF_BX1_BIF_RB_WPTR_ADDR_HI 0 0x8e53 1 0 5
	ADDR 0 7
regBIF_BX1_BIF_RB_WPTR_ADDR_LO 0 0x8e54 1 0 5
	ADDR 2 31
regBIF_BX1_BIF_REFPADKIN_PAD_CNTL 0 0x8e67 1 0 5
	REFPADKIN_PAD_CNTL 0 7
regBIF_BX1_BIF_RLC_INTR_CNTL 0 0x8060 0 0 5
regBIF_BX1_BIF_S5_DUMMY_REGS 0 0x8e73 1 0 5
	BIF_S5_DUMMY_REGS 0 31
regBIF_BX1_BIF_S5_MEM_POWER_CTRL0 0 0x8e71 1 0 5
	MEM_POWER_CTRL_S5_31_0 0 31
regBIF_BX1_BIF_S5_MEM_POWER_CTRL1 0 0x8e72 2 0 5
	MEM_POWER_CTRL_S5_41_32 0 9
	MEM_POWER_CTRL_SEL 10 10
regBIF_BX1_BIF_SCRATCH0 0 0x8e08 1 0 5
	BIF_SCRATCH0 0 31
regBIF_BX1_BIF_SCRATCH1 0 0x8e09 1 0 5
	BIF_SCRATCH1 0 31
regBIF_BX1_BIF_SLV_TRANS_PENDING_VF 0 0x8e2a 1 0 5
	BIF_SLV_TRANS_PENDING 0 30
regBIF_BX1_BIF_UVD_INTR_CNTL 0 0x8062 0 0 5
regBIF_BX1_BIF_VAUX_PRESENT_PAD_CNTL 0 0x8e6e 6 0 5
	GPIO_IPD 0 0
	GPIO_IPU 1 1
	GPIO_IRXEN 2 2
	GPIO_IRXSEL0 3 3
	GPIO_IRXSEL1 4 4
	GPIO_ITXIMPSEL 5 5
regBIF_BX1_BIF_VCE_INTR_CNTL 0 0x8061 0 0 5
regBIF_BX1_BIF_WAKEB_PAD_CNTL 0 0x8e6d 8 0 5
	GPIO33_ITXIMPSEL 0 0
	GPIO33_ICTFEN 1 1
	GPIO33_IPD 2 2
	GPIO33_IPU 3 3
	GPIO33_IRXEN 4 4
	GPIO33_IRXSEL0 5 5
	GPIO33_IRXSEL1 6 6
	GPIO33_RESERVED 7 7
regBIF_BX1_BIOS_SCRATCH_0 0 0x804c 1 0 5
	BIOS_SCRATCH_0 0 31
regBIF_BX1_BIOS_SCRATCH_1 0 0x804d 1 0 5
	BIOS_SCRATCH_1 0 31
regBIF_BX1_BIOS_SCRATCH_10 0 0x8056 1 0 5
	BIOS_SCRATCH_10 0 31
regBIF_BX1_BIOS_SCRATCH_11 0 0x8057 1 0 5
	BIOS_SCRATCH_11 0 31
regBIF_BX1_BIOS_SCRATCH_12 0 0x8058 1 0 5
	BIOS_SCRATCH_12 0 31
regBIF_BX1_BIOS_SCRATCH_13 0 0x8059 1 0 5
	BIOS_SCRATCH_13 0 31
regBIF_BX1_BIOS_SCRATCH_14 0 0x805a 1 0 5
	BIOS_SCRATCH_14 0 31
regBIF_BX1_BIOS_SCRATCH_15 0 0x805b 1 0 5
	BIOS_SCRATCH_15 0 31
regBIF_BX1_BIOS_SCRATCH_2 0 0x804e 1 0 5
	BIOS_SCRATCH_2 0 31
regBIF_BX1_BIOS_SCRATCH_3 0 0x804f 1 0 5
	BIOS_SCRATCH_3 0 31
regBIF_BX1_BIOS_SCRATCH_4 0 0x8050 1 0 5
	BIOS_SCRATCH_4 0 31
regBIF_BX1_BIOS_SCRATCH_5 0 0x8051 1 0 5
	BIOS_SCRATCH_5 0 31
regBIF_BX1_BIOS_SCRATCH_6 0 0x8052 1 0 5
	BIOS_SCRATCH_6 0 31
regBIF_BX1_BIOS_SCRATCH_7 0 0x8053 1 0 5
	BIOS_SCRATCH_7 0 31
regBIF_BX1_BIOS_SCRATCH_8 0 0x8054 1 0 5
	BIOS_SCRATCH_8 0 31
regBIF_BX1_BIOS_SCRATCH_9 0 0x8055 1 0 5
	BIOS_SCRATCH_9 0 31
regBIF_BX1_BUS_CNTL 0 0x8e07 15 0 5
	VGA_REG_COHERENCY_DIS 6 6
	VGA_MEM_COHERENCY_DIS 7 7
	SET_AZ_TC 10 12
	SET_MC_TC 13 15
	ZERO_BE_WR_EN 16 16
	ZERO_BE_RD_EN 17 17
	RD_STALL_IO_WR 18 18
	HDP_FB_FLUSH_STALL_DOORBELL_DIS 24 24
	PRECEEDINGWR_STALL_VGA_FB_FLUSH_DIS 25 25
	PRECEEDINGWR_STALL_VGA_REG_FLUSH_DIS 26 26
	MMDAT_RD_HDP_TRIGGER_HDP_FB_FLUSH_DIS 27 27
	HDP_FB_FLUSH_STALL_MMDAT_RD_HDP_DIS 28 28
	HDP_REG_FLUSH_VF_MASK_EN 29 29
	VGAFB_ZERO_BE_WR_EN 30 30
	VGAFB_ZERO_BE_RD_EN 31 31
regBIF_BX1_BX_RESET_CNTL 0 0x8e10 1 0 5
	LINK_TRAIN_EN 0 0
regBIF_BX1_BX_RESET_EN 0 0x8e0d 1 0 5
	RESET_ON_VFENABLE_LOW_EN 16 16
regBIF_BX1_CC_BIF_BX_PINSTRAP0 0 0x8e04 0 0 5
regBIF_BX1_CC_BIF_BX_STRAP0 0 0x8e02 1 0 5
	STRAP_RESERVED 25 31
regBIF_BX1_CLKREQB_PAD_CNTL 0 0x8e18 13 0 5
	CLKREQB_PAD_A 0 0
	CLKREQB_PAD_SEL 1 1
	CLKREQB_PAD_MODE 2 2
	CLKREQB_PAD_SPARE 3 4
	CLKREQB_PAD_SN0 5 5
	CLKREQB_PAD_SN1 6 6
	CLKREQB_PAD_SN2 7 7
	CLKREQB_PAD_SN3 8 8
	CLKREQB_PAD_SLEWN 9 9
	CLKREQB_PAD_WAKE 10 10
	CLKREQB_PAD_SCHMEN 11 11
	CLKREQB_PAD_CNTL_EN 12 12
	CLKREQB_PAD_Y 13 13
regBIF_BX1_DRIVER_SCRATCH_0 0 0x8094 1 0 5
	DRIVER_SCRATCH_0 0 31
regBIF_BX1_DRIVER_SCRATCH_1 0 0x8095 1 0 5
	DRIVER_SCRATCH_1 0 31
regBIF_BX1_DRIVER_SCRATCH_10 0 0x809e 1 0 5
	DRIVER_SCRATCH_10 0 31
regBIF_BX1_DRIVER_SCRATCH_11 0 0x809f 1 0 5
	DRIVER_SCRATCH_11 0 31
regBIF_BX1_DRIVER_SCRATCH_12 0 0x80a0 1 0 5
	DRIVER_SCRATCH_12 0 31
regBIF_BX1_DRIVER_SCRATCH_13 0 0x80a1 1 0 5
	DRIVER_SCRATCH_13 0 31
regBIF_BX1_DRIVER_SCRATCH_14 0 0x80a2 1 0 5
	DRIVER_SCRATCH_14 0 31
regBIF_BX1_DRIVER_SCRATCH_15 0 0x80a3 1 0 5
	DRIVER_SCRATCH_15 0 31
regBIF_BX1_DRIVER_SCRATCH_2 0 0x8096 1 0 5
	DRIVER_SCRATCH_2 0 31
regBIF_BX1_DRIVER_SCRATCH_3 0 0x8097 1 0 5
	DRIVER_SCRATCH_3 0 31
regBIF_BX1_DRIVER_SCRATCH_4 0 0x8098 1 0 5
	DRIVER_SCRATCH_4 0 31
regBIF_BX1_DRIVER_SCRATCH_5 0 0x8099 1 0 5
	DRIVER_SCRATCH_5 0 31
regBIF_BX1_DRIVER_SCRATCH_6 0 0x809a 1 0 5
	DRIVER_SCRATCH_6 0 31
regBIF_BX1_DRIVER_SCRATCH_7 0 0x809b 1 0 5
	DRIVER_SCRATCH_7 0 31
regBIF_BX1_DRIVER_SCRATCH_8 0 0x809c 1 0 5
	DRIVER_SCRATCH_8 0 31
regBIF_BX1_DRIVER_SCRATCH_9 0 0x809d 1 0 5
	DRIVER_SCRATCH_9 0 31
regBIF_BX1_FW_SCRATCH_0 0 0x80a4 1 0 5
	FW_SCRATCH_0 0 31
regBIF_BX1_FW_SCRATCH_1 0 0x80a5 1 0 5
	FW_SCRATCH_1 0 31
regBIF_BX1_FW_SCRATCH_10 0 0x80ae 1 0 5
	FW_SCRATCH_10 0 31
regBIF_BX1_FW_SCRATCH_11 0 0x80af 1 0 5
	FW_SCRATCH_11 0 31
regBIF_BX1_FW_SCRATCH_12 0 0x80b0 1 0 5
	FW_SCRATCH_12 0 31
regBIF_BX1_FW_SCRATCH_13 0 0x80b1 1 0 5
	FW_SCRATCH_13 0 31
regBIF_BX1_FW_SCRATCH_14 0 0x80b2 1 0 5
	FW_SCRATCH_14 0 31
regBIF_BX1_FW_SCRATCH_15 0 0x80b3 1 0 5
	FW_SCRATCH_15 0 31
regBIF_BX1_FW_SCRATCH_2 0 0x80a6 1 0 5
	FW_SCRATCH_2 0 31
regBIF_BX1_FW_SCRATCH_3 0 0x80a7 1 0 5
	FW_SCRATCH_3 0 31
regBIF_BX1_FW_SCRATCH_4 0 0x80a8 1 0 5
	FW_SCRATCH_4 0 31
regBIF_BX1_FW_SCRATCH_5 0 0x80a9 1 0 5
	FW_SCRATCH_5 0 31
regBIF_BX1_FW_SCRATCH_6 0 0x80aa 1 0 5
	FW_SCRATCH_6 0 31
regBIF_BX1_FW_SCRATCH_7 0 0x80ab 1 0 5
	FW_SCRATCH_7 0 31
regBIF_BX1_FW_SCRATCH_8 0 0x80ac 1 0 5
	FW_SCRATCH_8 0 31
regBIF_BX1_FW_SCRATCH_9 0 0x80ad 1 0 5
	FW_SCRATCH_9 0 31
regBIF_BX1_GFX_MMIOREG_CAM_ADDR0 0 0x8080 1 0 5
	CAM_ADDR0 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR1 0 0x8082 1 0 5
	CAM_ADDR1 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR2 0 0x8084 1 0 5
	CAM_ADDR2 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR3 0 0x8086 1 0 5
	CAM_ADDR3 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR4 0 0x8088 1 0 5
	CAM_ADDR4 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR5 0 0x808a 1 0 5
	CAM_ADDR5 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR6 0 0x808c 1 0 5
	CAM_ADDR6 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR7 0 0x808e 1 0 5
	CAM_ADDR7 0 19
regBIF_BX1_GFX_MMIOREG_CAM_CNTL 0 0x8090 1 0 5
	CAM_ENABLE 0 7
regBIF_BX1_GFX_MMIOREG_CAM_ONE_CPL 0 0x8092 1 0 5
	CAM_ONE_CPL 0 31
regBIF_BX1_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL 0 0x8093 1 0 5
	CAM_PROGRAMMABLE_CPL 0 31
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR0 0 0x8081 1 0 5
	CAM_REMAP_ADDR0 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR1 0 0x8083 1 0 5
	CAM_REMAP_ADDR1 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR2 0 0x8085 1 0 5
	CAM_REMAP_ADDR2 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR3 0 0x8087 1 0 5
	CAM_REMAP_ADDR3 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR4 0 0x8089 1 0 5
	CAM_REMAP_ADDR4 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR5 0 0x808b 1 0 5
	CAM_REMAP_ADDR5 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR6 0 0x808d 1 0 5
	CAM_REMAP_ADDR6 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR7 0 0x808f 1 0 5
	CAM_REMAP_ADDR7 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ZERO_CPL 0 0x8091 1 0 5
	CAM_ZERO_CPL 0 31
regBIF_BX1_HDP_ATOMIC_CONTROL_MISC 0 0x8e1c 1 0 5
	HDP_NP_ATOMIC_OSTD_LIMIT 0 7
regBIF_BX1_INTERRUPT_CNTL 0 0x8e11 9 0 5
	IH_DUMMY_RD_OVERRIDE 0 0
	IH_DUMMY_RD_EN 1 1
	IH_REQ_NONSNOOP_EN 3 3
	IH_INTR_DLY_CNTR 4 7
	GEN_IH_INT_EN 8 8
	BIF_RB_REQ_NONSNOOP_EN 15 15
	DUMMYRD_BYPASS_IN_MSI_EN 16 16
	ALWAYS_SEND_INTPKT_AFTER_DUMMYRD_DIS 17 17
	BIF_RB_REQ_RELAX_ORDER_EN 18 18
regBIF_BX1_INTERRUPT_CNTL2 0 0x8e12 1 0 5
	IH_DUMMY_RD_ADDR 0 31
regBIF_BX1_MAILBOX_INDEX 0 0x8e55 1 0 5
	MAILBOX_INDEX 0 4
regBIF_BX1_MEM_TYPE_CNTL 0 0x8e31 1 0 5
	BF_MEM_PHY_G5_G3 0 0
regBIF_BX1_MM_CFGREGS_CNTL 0 0x8e0e 3 0 5
	MM_CFG_FUNC_SEL 0 2
	MM_CFG_DEV_SEL 6 7
	MM_WR_TO_CFG_EN 31 31
regBIF_BX1_PCIE_DATA 0 0x800d 1 0 5
	PCIE_DATA 0 31
regBIF_BX1_PCIE_DATA2 0 0x800f 1 0 5
	PCIE_DATA2 0 31
regBIF_BX1_PCIE_INDEX 0 0x800c 1 0 5
	PCIE_INDEX 0 31
regBIF_BX1_PCIE_INDEX2 0 0x800e 1 0 5
	PCIE_INDEX2 0 31
regBIF_BX1_PCIE_INDEX2_HI 0 0x8011 1 0 5
	PCIE_INDEX2_HI 0 7
regBIF_BX1_PCIE_INDEX_HI 0 0x8010 1 0 5
	PCIE_INDEX_HI 0 7
regBIF_BX1_PCIE_PAR_SAVE_RESTORE_CNTL 0 0x8e70 2 0 5
	PCIE_PAR_SAVE_VALID 0 0
	PCIE_PAR_SAVE_SCRATCH 1 31
regBIF_BX1_REMAP_HDP_MEM_FLUSH_CNTL 0 0x8e4d 1 0 5
	ADDRESS 2 18
regBIF_BX1_REMAP_HDP_REG_FLUSH_CNTL 0 0x8e4e 1 0 5
	ADDRESS 2 18
regBIF_BX1_SBIOS_SCRATCH_0 0 0x8048 1 0 5
	SBIOS_SCRATCH_0 0 31
regBIF_BX1_SBIOS_SCRATCH_1 0 0x8049 1 0 5
	SBIOS_SCRATCH_1 0 31
regBIF_BX1_SBIOS_SCRATCH_10 0 0x80ba 1 0 5
	SBIOS_SCRATCH_10 0 31
regBIF_BX1_SBIOS_SCRATCH_11 0 0x80bb 1 0 5
	SBIOS_SCRATCH_11 0 31
regBIF_BX1_SBIOS_SCRATCH_12 0 0x80bc 1 0 5
	SBIOS_SCRATCH_12 0 31
regBIF_BX1_SBIOS_SCRATCH_13 0 0x80bd 1 0 5
	SBIOS_SCRATCH_13 0 31
regBIF_BX1_SBIOS_SCRATCH_14 0 0x80be 1 0 5
	SBIOS_SCRATCH_14 0 31
regBIF_BX1_SBIOS_SCRATCH_15 0 0x80bf 1 0 5
	SBIOS_SCRATCH_15 0 31
regBIF_BX1_SBIOS_SCRATCH_2 0 0x804a 1 0 5
	SBIOS_SCRATCH_2 0 31
regBIF_BX1_SBIOS_SCRATCH_3 0 0x804b 1 0 5
	SBIOS_SCRATCH_3 0 31
regBIF_BX1_SBIOS_SCRATCH_4 0 0x80b4 1 0 5
	SBIOS_SCRATCH_4 0 31
regBIF_BX1_SBIOS_SCRATCH_5 0 0x80b5 1 0 5
	SBIOS_SCRATCH_5 0 31
regBIF_BX1_SBIOS_SCRATCH_6 0 0x80b6 1 0 5
	SBIOS_SCRATCH_6 0 31
regBIF_BX1_SBIOS_SCRATCH_7 0 0x80b7 1 0 5
	SBIOS_SCRATCH_7 0 31
regBIF_BX1_SBIOS_SCRATCH_8 0 0x80b8 1 0 5
	SBIOS_SCRATCH_8 0 31
regBIF_BX1_SBIOS_SCRATCH_9 0 0x80b9 1 0 5
	SBIOS_SCRATCH_9 0 31
regBIF_BX1_VF_DOORBELL_EN 0 0x8e45 32 0 5
	VF_DOORBELL_EN_VF0 0 0
	VF_DOORBELL_EN_VF1 1 1
	VF_DOORBELL_EN_VF2 2 2
	VF_DOORBELL_EN_VF3 3 3
	VF_DOORBELL_EN_VF4 4 4
	VF_DOORBELL_EN_VF5 5 5
	VF_DOORBELL_EN_VF6 6 6
	VF_DOORBELL_EN_VF7 7 7
	VF_DOORBELL_EN_VF8 8 8
	VF_DOORBELL_EN_VF9 9 9
	VF_DOORBELL_EN_VF10 10 10
	VF_DOORBELL_EN_VF11 11 11
	VF_DOORBELL_EN_VF12 12 12
	VF_DOORBELL_EN_VF13 13 13
	VF_DOORBELL_EN_VF14 14 14
	VF_DOORBELL_EN_VF15 15 15
	VF_DOORBELL_EN_VF16 16 16
	VF_DOORBELL_EN_VF17 17 17
	VF_DOORBELL_EN_VF18 18 18
	VF_DOORBELL_EN_VF19 19 19
	VF_DOORBELL_EN_VF20 20 20
	VF_DOORBELL_EN_VF21 21 21
	VF_DOORBELL_EN_VF22 22 22
	VF_DOORBELL_EN_VF23 23 23
	VF_DOORBELL_EN_VF24 24 24
	VF_DOORBELL_EN_VF25 25 25
	VF_DOORBELL_EN_VF26 26 26
	VF_DOORBELL_EN_VF27 27 27
	VF_DOORBELL_EN_VF28 28 28
	VF_DOORBELL_EN_VF29 29 29
	VF_DOORBELL_EN_VF30 30 30
	VF_DOORBELL_RD_LOG_DIS 31 31
regBIF_BX1_VF_DOORBELL_STATUS 0 0x8e48 31 0 5
	VF_DOORBELL_STATUS_VF0 0 0
	VF_DOORBELL_STATUS_VF1 1 1
	VF_DOORBELL_STATUS_VF2 2 2
	VF_DOORBELL_STATUS_VF3 3 3
	VF_DOORBELL_STATUS_VF4 4 4
	VF_DOORBELL_STATUS_VF5 5 5
	VF_DOORBELL_STATUS_VF6 6 6
	VF_DOORBELL_STATUS_VF7 7 7
	VF_DOORBELL_STATUS_VF8 8 8
	VF_DOORBELL_STATUS_VF9 9 9
	VF_DOORBELL_STATUS_VF10 10 10
	VF_DOORBELL_STATUS_VF11 11 11
	VF_DOORBELL_STATUS_VF12 12 12
	VF_DOORBELL_STATUS_VF13 13 13
	VF_DOORBELL_STATUS_VF14 14 14
	VF_DOORBELL_STATUS_VF15 15 15
	VF_DOORBELL_STATUS_VF16 16 16
	VF_DOORBELL_STATUS_VF17 17 17
	VF_DOORBELL_STATUS_VF18 18 18
	VF_DOORBELL_STATUS_VF19 19 19
	VF_DOORBELL_STATUS_VF20 20 20
	VF_DOORBELL_STATUS_VF21 21 21
	VF_DOORBELL_STATUS_VF22 22 22
	VF_DOORBELL_STATUS_VF23 23 23
	VF_DOORBELL_STATUS_VF24 24 24
	VF_DOORBELL_STATUS_VF25 25 25
	VF_DOORBELL_STATUS_VF26 26 26
	VF_DOORBELL_STATUS_VF27 27 27
	VF_DOORBELL_STATUS_VF28 28 28
	VF_DOORBELL_STATUS_VF29 29 29
	VF_DOORBELL_STATUS_VF30 30 30
regBIF_BX1_VF_FB_EN 0 0x8e46 31 0 5
	VF_FB_EN_VF0 0 0
	VF_FB_EN_VF1 1 1
	VF_FB_EN_VF2 2 2
	VF_FB_EN_VF3 3 3
	VF_FB_EN_VF4 4 4
	VF_FB_EN_VF5 5 5
	VF_FB_EN_VF6 6 6
	VF_FB_EN_VF7 7 7
	VF_FB_EN_VF8 8 8
	VF_FB_EN_VF9 9 9
	VF_FB_EN_VF10 10 10
	VF_FB_EN_VF11 11 11
	VF_FB_EN_VF12 12 12
	VF_FB_EN_VF13 13 13
	VF_FB_EN_VF14 14 14
	VF_FB_EN_VF15 15 15
	VF_FB_EN_VF16 16 16
	VF_FB_EN_VF17 17 17
	VF_FB_EN_VF18 18 18
	VF_FB_EN_VF19 19 19
	VF_FB_EN_VF20 20 20
	VF_FB_EN_VF21 21 21
	VF_FB_EN_VF22 22 22
	VF_FB_EN_VF23 23 23
	VF_FB_EN_VF24 24 24
	VF_FB_EN_VF25 25 25
	VF_FB_EN_VF26 26 26
	VF_FB_EN_VF27 27 27
	VF_FB_EN_VF28 28 28
	VF_FB_EN_VF29 29 29
	VF_FB_EN_VF30 30 30
regBIF_BX1_VF_FB_STATUS 0 0x8e49 31 0 5
	VF_FB_STATUS_VF0 0 0
	VF_FB_STATUS_VF1 1 1
	VF_FB_STATUS_VF2 2 2
	VF_FB_STATUS_VF3 3 3
	VF_FB_STATUS_VF4 4 4
	VF_FB_STATUS_VF5 5 5
	VF_FB_STATUS_VF6 6 6
	VF_FB_STATUS_VF7 7 7
	VF_FB_STATUS_VF8 8 8
	VF_FB_STATUS_VF9 9 9
	VF_FB_STATUS_VF10 10 10
	VF_FB_STATUS_VF11 11 11
	VF_FB_STATUS_VF12 12 12
	VF_FB_STATUS_VF13 13 13
	VF_FB_STATUS_VF14 14 14
	VF_FB_STATUS_VF15 15 15
	VF_FB_STATUS_VF16 16 16
	VF_FB_STATUS_VF17 17 17
	VF_FB_STATUS_VF18 18 18
	VF_FB_STATUS_VF19 19 19
	VF_FB_STATUS_VF20 20 20
	VF_FB_STATUS_VF21 21 21
	VF_FB_STATUS_VF22 22 22
	VF_FB_STATUS_VF23 23 23
	VF_FB_STATUS_VF24 24 24
	VF_FB_STATUS_VF25 25 25
	VF_FB_STATUS_VF26 26 26
	VF_FB_STATUS_VF27 27 27
	VF_FB_STATUS_VF28 28 28
	VF_FB_STATUS_VF29 29 29
	VF_FB_STATUS_VF30 30 30
regBIF_BX1_VF_REGWR_EN 0 0x8e44 31 0 5
	VF_REGWR_EN_VF0 0 0
	VF_REGWR_EN_VF1 1 1
	VF_REGWR_EN_VF2 2 2
	VF_REGWR_EN_VF3 3 3
	VF_REGWR_EN_VF4 4 4
	VF_REGWR_EN_VF5 5 5
	VF_REGWR_EN_VF6 6 6
	VF_REGWR_EN_VF7 7 7
	VF_REGWR_EN_VF8 8 8
	VF_REGWR_EN_VF9 9 9
	VF_REGWR_EN_VF10 10 10
	VF_REGWR_EN_VF11 11 11
	VF_REGWR_EN_VF12 12 12
	VF_REGWR_EN_VF13 13 13
	VF_REGWR_EN_VF14 14 14
	VF_REGWR_EN_VF15 15 15
	VF_REGWR_EN_VF16 16 16
	VF_REGWR_EN_VF17 17 17
	VF_REGWR_EN_VF18 18 18
	VF_REGWR_EN_VF19 19 19
	VF_REGWR_EN_VF20 20 20
	VF_REGWR_EN_VF21 21 21
	VF_REGWR_EN_VF22 22 22
	VF_REGWR_EN_VF23 23 23
	VF_REGWR_EN_VF24 24 24
	VF_REGWR_EN_VF25 25 25
	VF_REGWR_EN_VF26 26 26
	VF_REGWR_EN_VF27 27 27
	VF_REGWR_EN_VF28 28 28
	VF_REGWR_EN_VF29 29 29
	VF_REGWR_EN_VF30 30 30
regBIF_BX1_VF_REGWR_STATUS 0 0x8e47 31 0 5
	VF_REGWR_STATUS_VF0 0 0
	VF_REGWR_STATUS_VF1 1 1
	VF_REGWR_STATUS_VF2 2 2
	VF_REGWR_STATUS_VF3 3 3
	VF_REGWR_STATUS_VF4 4 4
	VF_REGWR_STATUS_VF5 5 5
	VF_REGWR_STATUS_VF6 6 6
	VF_REGWR_STATUS_VF7 7 7
	VF_REGWR_STATUS_VF8 8 8
	VF_REGWR_STATUS_VF9 9 9
	VF_REGWR_STATUS_VF10 10 10
	VF_REGWR_STATUS_VF11 11 11
	VF_REGWR_STATUS_VF12 12 12
	VF_REGWR_STATUS_VF13 13 13
	VF_REGWR_STATUS_VF14 14 14
	VF_REGWR_STATUS_VF15 15 15
	VF_REGWR_STATUS_VF16 16 16
	VF_REGWR_STATUS_VF17 17 17
	VF_REGWR_STATUS_VF18 18 18
	VF_REGWR_STATUS_VF19 19 19
	VF_REGWR_STATUS_VF20 20 20
	VF_REGWR_STATUS_VF21 21 21
	VF_REGWR_STATUS_VF22 22 22
	VF_REGWR_STATUS_VF23 23 23
	VF_REGWR_STATUS_VF24 24 24
	VF_REGWR_STATUS_VF25 25 25
	VF_REGWR_STATUS_VF26 26 26
	VF_REGWR_STATUS_VF27 27 27
	VF_REGWR_STATUS_VF28 28 28
	VF_REGWR_STATUS_VF29 29 29
	VF_REGWR_STATUS_VF30 30 30
regBIF_BX_DEV0_EPF0_VF0_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF0_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF0_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF0_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF0_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF0_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF10_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF10_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF10_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF10_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF10_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF10_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF10_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF10_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF10_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF11_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF11_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF11_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF11_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF11_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF11_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF11_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF11_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF11_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF12_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF12_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF12_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF12_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF12_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF12_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF12_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF12_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF12_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF13_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF13_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF13_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF13_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF13_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF13_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF13_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF13_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF13_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF14_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF14_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF14_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF14_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF14_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF14_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF14_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF14_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF14_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF15_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF15_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF15_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF15_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF15_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF15_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF15_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF15_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF15_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF16_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF16_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF16_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF16_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF16_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF16_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF16_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF16_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF16_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF16_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF16_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF16_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF16_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF16_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF16_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF16_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF16_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF17_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF17_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF17_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF17_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF17_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF17_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF17_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF17_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF17_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF17_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF17_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF17_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF17_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF17_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF17_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF17_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF17_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF18_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF18_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF18_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF18_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF18_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF18_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF18_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF18_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF18_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF18_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF18_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF18_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF18_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF18_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF18_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF18_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF18_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF19_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF19_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF19_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF19_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF19_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF19_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF19_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF19_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF19_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF19_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF19_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF19_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF19_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF19_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF19_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF19_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF19_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF1_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF1_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF1_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF1_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF1_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF1_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF20_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF20_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF20_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF20_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF20_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF20_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF20_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF20_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF20_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF20_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF20_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF20_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF20_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF20_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF20_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF20_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF20_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF21_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF21_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF21_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF21_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF21_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF21_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF21_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF21_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF21_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF21_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF21_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF21_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF21_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF21_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF21_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF21_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF21_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF22_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF22_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF22_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF22_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF22_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF22_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF22_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF22_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF22_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF22_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF22_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF22_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF22_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF22_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF22_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF22_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF22_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF23_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF23_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF23_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF23_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF23_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF23_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF23_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF23_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF23_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF23_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF23_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF23_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF23_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF23_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF23_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF23_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF23_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF2_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF2_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF2_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF2_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF2_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF2_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF3_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF3_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF3_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF3_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF3_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF3_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF4_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF4_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF4_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF4_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF4_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF4_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF5_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF5_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF5_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF5_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF5_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF5_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF6_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF6_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF6_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF6_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF6_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF6_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF7_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF7_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF7_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF7_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF7_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF7_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF8_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF8_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF8_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF8_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF8_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF8_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF8_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF8_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF8_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF9_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF9_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF9_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF9_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF9_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF9_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF9_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF9_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF9_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_PF0_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_PF0_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_PF0_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_PF0_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_PF0_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF0_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF0_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_PF0_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_PF0_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_PF0_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_PF0_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_PF0_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_PF0_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_PF0_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_PF0_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_PF0_RSMU_DATA 0 0x1 1 0 1
	RSMU_DATA 0 31
regBIF_BX_PF0_RSMU_INDEX 0 0x0 1 0 1
	RSMU_INDEX 0 31
regBIF_BX_PF0_RSMU_INDEX_HI 0 0x2 1 0 1
	RSMU_INDEX_HI 0 7
regBIF_BX_PF1_BIF_ATOMIC_ERR_LOG 0 0x8e0c 8 0 5
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_PF1_BIF_BME_STATUS 0 0x8e0b 2 0 5
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_PF1_BIF_TRANS_PENDING 0 0x8e28 2 0 5
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_PF1_BIF_VMHV_MAILBOX 0 0x8e60 8 0 5
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_PF1_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0x8e13 1 0 5
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_PF1_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0x8e14 1 0 5
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_PF1_DOORBELL_SELFRING_GPA_APER_CNTL 0 0x8e15 3 0 5
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_PF1_GPU_HDP_FLUSH_DONE 0 0x8e27 32 0 5
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF1_GPU_HDP_FLUSH_REQ 0 0x8e26 32 0 5
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF1_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0x8e17 1 0 5
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_PF1_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0x8e19 1 0 5
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_PF1_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0x8e1a 1 0 5
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_PF1_HDP_REG_COHERENCY_FLUSH_CNTL 0 0x8e16 1 0 5
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_PF1_MAILBOX_CONTROL 0 0x8e5e 4 0 5
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_PF1_MAILBOX_INT_CNTL 0 0x8e5f 2 0 5
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW0 0 0x8e5a 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW1 0 0x8e5b 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW2 0 0x8e5c 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW3 0 0x8e5d 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW0 0 0x8e56 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW1 0 0x8e57 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW2 0 0x8e58 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW3 0 0x8e59 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MM_DATA 0 0x8001 1 0 5
	MM_DATA 0 31
regBIF_BX_PF1_MM_INDEX 0 0x8000 2 0 5
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_PF1_MM_INDEX_HI 0 0x8006 1 0 5
	MM_OFFSET_HI 0 31
regBIF_BX_PF1_RSMU_DATA 0 0x8015 1 0 5
	RSMU_DATA 0 31
regBIF_BX_PF1_RSMU_INDEX 0 0x8014 1 0 5
	RSMU_INDEX 0 31
regBIF_CFG_DEV0_EPF0_ADAPTER_ID 0 0x1000b 0 0 5
regBIF_CFG_DEV0_EPF0_ADAPTER_ID_W 0 0x10013 0 0 5
regBIF_CFG_DEV0_EPF0_BASE_ADDR_1 0 0x10004 0 0 5
regBIF_CFG_DEV0_EPF0_BASE_ADDR_2 0 0x10005 0 0 5
regBIF_CFG_DEV0_EPF0_BASE_ADDR_3 0 0x10006 0 0 5
regBIF_CFG_DEV0_EPF0_BASE_ADDR_4 0 0x10007 0 0 5
regBIF_CFG_DEV0_EPF0_BASE_ADDR_5 0 0x10008 0 0 5
regBIF_CFG_DEV0_EPF0_BASE_ADDR_6 0 0x10009 0 0 5
regBIF_CFG_DEV0_EPF0_BASE_CLASS 0 0x10002 0 0 5
regBIF_CFG_DEV0_EPF0_BIST 0 0x10003 0 0 5
regBIF_CFG_DEV0_EPF0_CACHE_LINE 0 0x10003 0 0 5
regBIF_CFG_DEV0_EPF0_CAP_PTR 0 0x1000d 0 0 5
regBIF_CFG_DEV0_EPF0_CARDBUS_CIS_PTR 0 0x1000a 0 0 5
regBIF_CFG_DEV0_EPF0_COMMAND 0 0x10001 0 0 5
regBIF_CFG_DEV0_EPF0_DATA_LINK_FEATURE_CAP 0 0x10101 0 0 5
regBIF_CFG_DEV0_EPF0_DATA_LINK_FEATURE_STATUS 0 0x10102 0 0 5
regBIF_CFG_DEV0_EPF0_DEVICE_CAP 0 0x1001a 0 0 5
regBIF_CFG_DEV0_EPF0_DEVICE_CAP2 0 0x10022 0 0 5
regBIF_CFG_DEV0_EPF0_DEVICE_CNTL 0 0x1001b 0 0 5
regBIF_CFG_DEV0_EPF0_DEVICE_CNTL2 0 0x10023 0 0 5
regBIF_CFG_DEV0_EPF0_DEVICE_ID 0 0x10000 0 0 5
regBIF_CFG_DEV0_EPF0_DEVICE_STATUS 0 0x1001b 0 0 5
regBIF_CFG_DEV0_EPF0_DEVICE_STATUS2 0 0x10023 0 0 5
regBIF_CFG_DEV0_EPF0_HEADER 0 0x10003 0 0 5
regBIF_CFG_DEV0_EPF0_INTERRUPT_LINE 0 0x1000f 0 0 5
regBIF_CFG_DEV0_EPF0_INTERRUPT_PIN 0 0x1000f 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_0_EQUALIZATION_CNTL_16GT 0 0x1010c 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_0_MARGINING_LANE_CNTL 0 0x10116 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_0_MARGINING_LANE_STATUS 0 0x10116 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_10_EQUALIZATION_CNTL_16GT 0 0x1010e 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_10_MARGINING_LANE_CNTL 0 0x10120 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_10_MARGINING_LANE_STATUS 0 0x10120 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_11_EQUALIZATION_CNTL_16GT 0 0x1010e 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_11_MARGINING_LANE_CNTL 0 0x10121 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_11_MARGINING_LANE_STATUS 0 0x10121 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_12_EQUALIZATION_CNTL_16GT 0 0x1010f 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_12_MARGINING_LANE_CNTL 0 0x10122 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_12_MARGINING_LANE_STATUS 0 0x10122 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_13_EQUALIZATION_CNTL_16GT 0 0x1010f 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_13_MARGINING_LANE_CNTL 0 0x10123 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_13_MARGINING_LANE_STATUS 0 0x10123 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_14_EQUALIZATION_CNTL_16GT 0 0x1010f 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_14_MARGINING_LANE_CNTL 0 0x10124 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_14_MARGINING_LANE_STATUS 0 0x10124 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_15_EQUALIZATION_CNTL_16GT 0 0x1010f 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_15_MARGINING_LANE_CNTL 0 0x10125 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_15_MARGINING_LANE_STATUS 0 0x10125 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_1_EQUALIZATION_CNTL_16GT 0 0x1010c 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_1_MARGINING_LANE_CNTL 0 0x10117 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_1_MARGINING_LANE_STATUS 0 0x10117 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_2_EQUALIZATION_CNTL_16GT 0 0x1010c 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_2_MARGINING_LANE_CNTL 0 0x10118 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_2_MARGINING_LANE_STATUS 0 0x10118 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_3_EQUALIZATION_CNTL_16GT 0 0x1010c 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_3_MARGINING_LANE_CNTL 0 0x10119 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_3_MARGINING_LANE_STATUS 0 0x10119 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_4_EQUALIZATION_CNTL_16GT 0 0x1010d 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_4_MARGINING_LANE_CNTL 0 0x1011a 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_4_MARGINING_LANE_STATUS 0 0x1011a 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_5_EQUALIZATION_CNTL_16GT 0 0x1010d 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_5_MARGINING_LANE_CNTL 0 0x1011b 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_5_MARGINING_LANE_STATUS 0 0x1011b 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_6_EQUALIZATION_CNTL_16GT 0 0x1010d 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_6_MARGINING_LANE_CNTL 0 0x1011c 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_6_MARGINING_LANE_STATUS 0 0x1011c 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_7_EQUALIZATION_CNTL_16GT 0 0x1010d 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_7_MARGINING_LANE_CNTL 0 0x1011d 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_7_MARGINING_LANE_STATUS 0 0x1011d 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_8_EQUALIZATION_CNTL_16GT 0 0x1010e 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_8_MARGINING_LANE_CNTL 0 0x1011e 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_8_MARGINING_LANE_STATUS 0 0x1011e 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_9_EQUALIZATION_CNTL_16GT 0 0x1010e 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_9_MARGINING_LANE_CNTL 0 0x1011f 0 0 5
regBIF_CFG_DEV0_EPF0_LANE_9_MARGINING_LANE_STATUS 0 0x1011f 0 0 5
regBIF_CFG_DEV0_EPF0_LATENCY 0 0x10003 0 0 5
regBIF_CFG_DEV0_EPF0_LINK_CAP 0 0x1001c 0 0 5
regBIF_CFG_DEV0_EPF0_LINK_CAP2 0 0x10024 0 0 5
regBIF_CFG_DEV0_EPF0_LINK_CAP_16GT 0 0x10105 0 0 5
regBIF_CFG_DEV0_EPF0_LINK_CAP_32GT 0 0x10141 0 0 5
regBIF_CFG_DEV0_EPF0_LINK_CNTL 0 0x1001d 0 0 5
regBIF_CFG_DEV0_EPF0_LINK_CNTL2 0 0x10025 0 0 5
regBIF_CFG_DEV0_EPF0_LINK_CNTL_16GT 0 0x10106 0 0 5
regBIF_CFG_DEV0_EPF0_LINK_CNTL_32GT 0 0x10142 0 0 5
regBIF_CFG_DEV0_EPF0_LINK_STATUS 0 0x1001d 0 0 5
regBIF_CFG_DEV0_EPF0_LINK_STATUS2 0 0x10025 0 0 5
regBIF_CFG_DEV0_EPF0_LINK_STATUS_16GT 0 0x10107 0 0 5
regBIF_CFG_DEV0_EPF0_LINK_STATUS_32GT 0 0x10143 0 0 5
regBIF_CFG_DEV0_EPF0_LOCAL_PARITY_MISMATCH_STATUS_16GT 0 0x10108 0 0 5
regBIF_CFG_DEV0_EPF0_MARGINING_PORT_CAP 0 0x10115 0 0 5
regBIF_CFG_DEV0_EPF0_MARGINING_PORT_STATUS 0 0x10115 0 0 5
regBIF_CFG_DEV0_EPF0_MAX_LATENCY 0 0x1000f 0 0 5
regBIF_CFG_DEV0_EPF0_MIN_GRANT 0 0x1000f 0 0 5
regBIF_CFG_DEV0_EPF0_MSIX_CAP_LIST 0 0x10030 0 0 5
regBIF_CFG_DEV0_EPF0_MSIX_MSG_CNTL 0 0x10030 0 0 5
regBIF_CFG_DEV0_EPF0_MSIX_PBA 0 0x10032 0 0 5
regBIF_CFG_DEV0_EPF0_MSIX_TABLE 0 0x10031 0 0 5
regBIF_CFG_DEV0_EPF0_MSI_CAP_LIST 0 0x10028 0 0 5
regBIF_CFG_DEV0_EPF0_MSI_EXT_MSG_DATA 0 0x1002a 0 0 5
regBIF_CFG_DEV0_EPF0_MSI_EXT_MSG_DATA_64 0 0x1002b 0 0 5
regBIF_CFG_DEV0_EPF0_MSI_MASK 0 0x1002b 0 0 5
regBIF_CFG_DEV0_EPF0_MSI_MASK_64 0 0x1002c 0 0 5
regBIF_CFG_DEV0_EPF0_MSI_MSG_ADDR_HI 0 0x1002a 0 0 5
regBIF_CFG_DEV0_EPF0_MSI_MSG_ADDR_LO 0 0x10029 0 0 5
regBIF_CFG_DEV0_EPF0_MSI_MSG_CNTL 0 0x10028 0 0 5
regBIF_CFG_DEV0_EPF0_MSI_MSG_DATA 0 0x1002a 0 0 5
regBIF_CFG_DEV0_EPF0_MSI_MSG_DATA_64 0 0x1002b 0 0 5
regBIF_CFG_DEV0_EPF0_MSI_PENDING 0 0x1002c 0 0 5
regBIF_CFG_DEV0_EPF0_MSI_PENDING_64 0 0x1002d 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_ACS_CAP 0 0x100a9 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_ACS_CNTL 0 0x100a9 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_ACS_ENH_CAP_LIST 0 0x100a8 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_ADV_ERR_CAP_CNTL 0 0x1005a 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x10054 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_ARI_CAP 0 0x100cb 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_ARI_CNTL 0 0x100cb 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_ARI_ENH_CAP_LIST 0 0x100ca 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_BAR1_CAP 0 0x10081 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_BAR1_CNTL 0 0x10082 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_BAR2_CAP 0 0x10083 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_BAR2_CNTL 0 0x10084 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_BAR3_CAP 0 0x10085 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_BAR3_CNTL 0 0x10086 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_BAR4_CAP 0 0x10087 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_BAR4_CNTL 0 0x10088 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_BAR5_CAP 0 0x10089 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_BAR5_CNTL 0 0x1008a 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_BAR6_CAP 0 0x1008b 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_BAR6_CNTL 0 0x1008c 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_BAR_ENH_CAP_LIST 0 0x10080 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_CAP 0 0x10019 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_CAP_LIST 0 0x10019 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_CORR_ERR_MASK 0 0x10059 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_CORR_ERR_STATUS 0 0x10058 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_DEV_SERIAL_NUM_DW1 0 0x10051 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_DEV_SERIAL_NUM_DW2 0 0x10052 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 0 0x10050 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_DLF_ENH_CAP_LIST 0 0x10100 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_DPA_CAP 0 0x10095 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_DPA_CNTL 0 0x10097 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_DPA_ENH_CAP_LIST 0 0x10094 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_DPA_LATENCY_INDICATOR 0 0x10096 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_DPA_STATUS 0 0x10097 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x10098 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x10098 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x10098 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x10098 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x10099 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x10099 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x10099 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x10099 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_HDR_LOG0 0 0x1005b 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_HDR_LOG1 0 0x1005c 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_HDR_LOG2 0 0x1005d 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_HDR_LOG3 0 0x1005e 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LANE_0_EQUALIZATION_CNTL 0 0x1009f 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LANE_10_EQUALIZATION_CNTL 0 0x100a4 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LANE_11_EQUALIZATION_CNTL 0 0x100a4 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LANE_12_EQUALIZATION_CNTL 0 0x100a5 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LANE_13_EQUALIZATION_CNTL 0 0x100a5 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LANE_14_EQUALIZATION_CNTL 0 0x100a6 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LANE_15_EQUALIZATION_CNTL 0 0x100a6 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LANE_1_EQUALIZATION_CNTL 0 0x1009f 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LANE_2_EQUALIZATION_CNTL 0 0x100a0 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LANE_3_EQUALIZATION_CNTL 0 0x100a0 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LANE_4_EQUALIZATION_CNTL 0 0x100a1 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LANE_5_EQUALIZATION_CNTL 0 0x100a1 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LANE_6_EQUALIZATION_CNTL 0 0x100a2 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LANE_7_EQUALIZATION_CNTL 0 0x100a2 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LANE_8_EQUALIZATION_CNTL 0 0x100a3 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LANE_9_EQUALIZATION_CNTL 0 0x100a3 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LANE_ERROR_STATUS 0 0x1009e 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LINK_CNTL3 0 0x1009d 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LTR_CAP 0 0x100c9 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_LTR_ENH_CAP_LIST 0 0x100c8 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_MARGINING_ENH_CAP_LIST 0 0x10114 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_PASID_CAP 0 0x100b5 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_PASID_CNTL 0 0x100b5 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_PASID_ENH_CAP_LIST 0 0x100b4 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_PHY_16GT_ENH_CAP_LIST 0 0x10104 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_PORT_VC_CAP_REG1 0 0x10045 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_PORT_VC_CAP_REG2 0 0x10046 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_PORT_VC_CNTL 0 0x10047 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_PORT_VC_STATUS 0 0x10047 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_PWR_BUDGET_CAP 0 0x10093 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_PWR_BUDGET_DATA 0 0x10092 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x10091 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x10090 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SECONDARY_ENH_CAP_LIST 0 0x1009c 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_CAP 0 0x100cd 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_CONTROL 0 0x100ce 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_ENH_CAP_LIST 0 0x100cc 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_FIRST_VF_OFFSET 0 0x100d1 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_FUNC_DEP_LINK 0 0x100d0 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_INITIAL_VFS 0 0x100cf 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_NUM_VFS 0 0x100d0 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_STATUS 0 0x100ce 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_SUPPORTED_PAGE_SIZE 0 0x100d3 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_SYSTEM_PAGE_SIZE 0 0x100d4 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_TOTAL_VFS 0 0x100cf 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_0 0 0x100d5 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_1 0 0x100d6 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_2 0 0x100d7 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_3 0 0x100d8 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_4 0 0x100d9 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_5 0 0x100da 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_DEVICE_ID 0 0x100d2 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 0 0x100db 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_STRIDE 0 0x100d1 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_TLP_PREFIX_LOG0 0 0x10062 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_TLP_PREFIX_LOG1 0 0x10063 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_TLP_PREFIX_LOG2 0 0x10064 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_TLP_PREFIX_LOG3 0 0x10065 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_UNCORR_ERR_MASK 0 0x10056 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_UNCORR_ERR_SEVERITY 0 0x10057 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_UNCORR_ERR_STATUS 0 0x10055 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VC0_RESOURCE_CAP 0 0x10048 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VC0_RESOURCE_CNTL 0 0x10049 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VC0_RESOURCE_STATUS 0 0x1004a 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VC1_RESOURCE_CAP 0 0x1004b 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VC1_RESOURCE_CNTL 0 0x1004c 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VC1_RESOURCE_STATUS 0 0x1004d 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VC_ENH_CAP_LIST 0 0x10044 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VENDOR_SPECIFIC1 0 0x10042 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VENDOR_SPECIFIC2 0 0x10043 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x10040 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VENDOR_SPECIFIC_HDR 0 0x10041 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR1_CAP 0 0x10131 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR1_CNTL 0 0x10132 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR2_CAP 0 0x10133 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR2_CNTL 0 0x10134 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR3_CAP 0 0x10135 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR3_CNTL 0 0x10136 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR4_CAP 0 0x10137 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR4_CNTL 0 0x10138 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR5_CAP 0 0x10139 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR5_CNTL 0 0x1013a 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR6_CAP 0 0x1013b 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR6_CNTL 0 0x1013c 0 0 5
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR_ENH_CAP_LIST 0 0x10130 0 0 5
regBIF_CFG_DEV0_EPF0_PMI_CAP 0 0x10014 0 0 5
regBIF_CFG_DEV0_EPF0_PMI_CAP_LIST 0 0x10014 0 0 5
regBIF_CFG_DEV0_EPF0_PMI_STATUS_CNTL 0 0x10015 0 0 5
regBIF_CFG_DEV0_EPF0_PROG_INTERFACE 0 0x10002 0 0 5
regBIF_CFG_DEV0_EPF0_REVISION_ID 0 0x10002 0 0 5
regBIF_CFG_DEV0_EPF0_ROM_BASE_ADDR 0 0x1000c 0 0 5
regBIF_CFG_DEV0_EPF0_RTM1_PARITY_MISMATCH_STATUS_16GT 0 0x10109 0 0 5
regBIF_CFG_DEV0_EPF0_RTM2_PARITY_MISMATCH_STATUS_16GT 0 0x1010a 0 0 5
regBIF_CFG_DEV0_EPF0_STATUS 0 0x10001 0 0 5
regBIF_CFG_DEV0_EPF0_SUB_CLASS 0 0x10002 0 0 5
regBIF_CFG_DEV0_EPF0_VENDOR_CAP_LIST 0 0x10012 0 0 5
regBIF_CFG_DEV0_EPF0_VENDOR_ID 0 0x10000 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_ADAPTER_ID 0 0x1800b 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_1 0 0x18004 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_2 0 0x18005 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_3 0 0x18006 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_4 0 0x18007 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_5 0 0x18008 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_6 0 0x18009 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_BASE_CLASS 0 0x18002 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_BIST 0 0x18003 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_CACHE_LINE 0 0x18003 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_CAP_PTR 0 0x1800d 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_CARDBUS_CIS_PTR 0 0x1800a 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_COMMAND 0 0x18001 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_DEVICE_CAP 0 0x1801a 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_DEVICE_CAP2 0 0x18022 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_DEVICE_CNTL 0 0x1801b 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_DEVICE_CNTL2 0 0x18023 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_DEVICE_ID 0 0x18000 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_DEVICE_STATUS 0 0x1801b 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_DEVICE_STATUS2 0 0x18023 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_HEADER 0 0x18003 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_INTERRUPT_LINE 0 0x1800f 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_INTERRUPT_PIN 0 0x1800f 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_LATENCY 0 0x18003 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_LINK_CAP 0 0x1801c 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_LINK_CAP2 0 0x18024 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_LINK_CNTL 0 0x1801d 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_LINK_CNTL2 0 0x18025 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_LINK_STATUS 0 0x1801d 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_LINK_STATUS2 0 0x18025 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MAX_LATENCY 0 0x1800f 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MIN_GRANT 0 0x1800f 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MSIX_CAP_LIST 0 0x18030 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MSIX_MSG_CNTL 0 0x18030 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MSIX_PBA 0 0x18032 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MSIX_TABLE 0 0x18031 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MSI_CAP_LIST 0 0x18028 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MSI_EXT_MSG_DATA 0 0x1802a 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MSI_EXT_MSG_DATA_64 0 0x1802b 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MSI_MASK 0 0x1802b 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MSI_MASK_64 0 0x1802c 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_ADDR_HI 0 0x1802a 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_ADDR_LO 0 0x18029 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_CNTL 0 0x18028 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_DATA 0 0x1802a 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_DATA_64 0 0x1802b 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MSI_PENDING 0 0x1802c 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_MSI_PENDING_64 0 0x1802d 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_ADV_ERR_CAP_CNTL 0 0x1805a 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x18054 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_ARI_CAP 0 0x180cb 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_ARI_CNTL 0 0x180cb 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_ARI_ENH_CAP_LIST 0 0x180ca 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_CAP 0 0x18019 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_CAP_LIST 0 0x18019 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_CORR_ERR_MASK 0 0x18059 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_CORR_ERR_STATUS 0 0x18058 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_HDR_LOG0 0 0x1805b 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_HDR_LOG1 0 0x1805c 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_HDR_LOG2 0 0x1805d 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_HDR_LOG3 0 0x1805e 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_TLP_PREFIX_LOG0 0 0x18062 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_TLP_PREFIX_LOG1 0 0x18063 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_TLP_PREFIX_LOG2 0 0x18064 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_TLP_PREFIX_LOG3 0 0x18065 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_UNCORR_ERR_MASK 0 0x18056 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_UNCORR_ERR_SEVERITY 0 0x18057 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_UNCORR_ERR_STATUS 0 0x18055 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_VENDOR_SPECIFIC1 0 0x18042 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_VENDOR_SPECIFIC2 0 0x18043 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x18040 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PCIE_VENDOR_SPECIFIC_HDR 0 0x18041 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_PROG_INTERFACE 0 0x18002 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_REVISION_ID 0 0x18002 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_ROM_BASE_ADDR 0 0x1800c 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_STATUS 0 0x18001 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_SUB_CLASS 0 0x18002 0 0 5
regBIF_CFG_DEV0_EPF0_VF0_VENDOR_ID 0 0x18000 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_ADAPTER_ID 0 0x1840b 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_1 0 0x18404 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_2 0 0x18405 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_3 0 0x18406 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_4 0 0x18407 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_5 0 0x18408 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_6 0 0x18409 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_BASE_CLASS 0 0x18402 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_BIST 0 0x18403 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_CACHE_LINE 0 0x18403 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_CAP_PTR 0 0x1840d 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_CARDBUS_CIS_PTR 0 0x1840a 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_COMMAND 0 0x18401 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_DEVICE_CAP 0 0x1841a 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_DEVICE_CAP2 0 0x18422 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_DEVICE_CNTL 0 0x1841b 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_DEVICE_CNTL2 0 0x18423 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_DEVICE_ID 0 0x18400 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_DEVICE_STATUS 0 0x1841b 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_DEVICE_STATUS2 0 0x18423 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_HEADER 0 0x18403 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_INTERRUPT_LINE 0 0x1840f 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_INTERRUPT_PIN 0 0x1840f 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_LATENCY 0 0x18403 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_LINK_CAP 0 0x1841c 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_LINK_CAP2 0 0x18424 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_LINK_CNTL 0 0x1841d 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_LINK_CNTL2 0 0x18425 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_LINK_STATUS 0 0x1841d 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_LINK_STATUS2 0 0x18425 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MAX_LATENCY 0 0x1840f 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MIN_GRANT 0 0x1840f 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MSIX_CAP_LIST 0 0x18430 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MSIX_MSG_CNTL 0 0x18430 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MSIX_PBA 0 0x18432 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MSIX_TABLE 0 0x18431 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MSI_CAP_LIST 0 0x18428 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MSI_EXT_MSG_DATA 0 0x1842a 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MSI_EXT_MSG_DATA_64 0 0x1842b 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MSI_MASK 0 0x1842b 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MSI_MASK_64 0 0x1842c 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_ADDR_HI 0 0x1842a 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_ADDR_LO 0 0x18429 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_CNTL 0 0x18428 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_DATA 0 0x1842a 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_DATA_64 0 0x1842b 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MSI_PENDING 0 0x1842c 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_MSI_PENDING_64 0 0x1842d 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_ADV_ERR_CAP_CNTL 0 0x1845a 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x18454 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_ARI_CAP 0 0x184cb 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_ARI_CNTL 0 0x184cb 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_ARI_ENH_CAP_LIST 0 0x184ca 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_CAP 0 0x18419 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_CAP_LIST 0 0x18419 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_CORR_ERR_MASK 0 0x18459 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_CORR_ERR_STATUS 0 0x18458 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_HDR_LOG0 0 0x1845b 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_HDR_LOG1 0 0x1845c 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_HDR_LOG2 0 0x1845d 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_HDR_LOG3 0 0x1845e 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_TLP_PREFIX_LOG0 0 0x18462 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_TLP_PREFIX_LOG1 0 0x18463 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_TLP_PREFIX_LOG2 0 0x18464 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_TLP_PREFIX_LOG3 0 0x18465 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_UNCORR_ERR_MASK 0 0x18456 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_UNCORR_ERR_SEVERITY 0 0x18457 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_UNCORR_ERR_STATUS 0 0x18455 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_VENDOR_SPECIFIC1 0 0x18442 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_VENDOR_SPECIFIC2 0 0x18443 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x18440 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PCIE_VENDOR_SPECIFIC_HDR 0 0x18441 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_PROG_INTERFACE 0 0x18402 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_REVISION_ID 0 0x18402 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_ROM_BASE_ADDR 0 0x1840c 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_STATUS 0 0x18401 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_SUB_CLASS 0 0x18402 0 0 5
regBIF_CFG_DEV0_EPF0_VF1_VENDOR_ID 0 0x18400 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_ADAPTER_ID 0 0x1880b 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_1 0 0x18804 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_2 0 0x18805 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_3 0 0x18806 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_4 0 0x18807 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_5 0 0x18808 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_6 0 0x18809 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_BASE_CLASS 0 0x18802 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_BIST 0 0x18803 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_CACHE_LINE 0 0x18803 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_CAP_PTR 0 0x1880d 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_CARDBUS_CIS_PTR 0 0x1880a 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_COMMAND 0 0x18801 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_DEVICE_CAP 0 0x1881a 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_DEVICE_CAP2 0 0x18822 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_DEVICE_CNTL 0 0x1881b 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_DEVICE_CNTL2 0 0x18823 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_DEVICE_ID 0 0x18800 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_DEVICE_STATUS 0 0x1881b 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_DEVICE_STATUS2 0 0x18823 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_HEADER 0 0x18803 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_INTERRUPT_LINE 0 0x1880f 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_INTERRUPT_PIN 0 0x1880f 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_LATENCY 0 0x18803 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_LINK_CAP 0 0x1881c 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_LINK_CAP2 0 0x18824 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_LINK_CNTL 0 0x1881d 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_LINK_CNTL2 0 0x18825 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_LINK_STATUS 0 0x1881d 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_LINK_STATUS2 0 0x18825 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MAX_LATENCY 0 0x1880f 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MIN_GRANT 0 0x1880f 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MSIX_CAP_LIST 0 0x18830 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MSIX_MSG_CNTL 0 0x18830 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MSIX_PBA 0 0x18832 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MSIX_TABLE 0 0x18831 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MSI_CAP_LIST 0 0x18828 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MSI_EXT_MSG_DATA 0 0x1882a 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MSI_EXT_MSG_DATA_64 0 0x1882b 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MSI_MASK 0 0x1882b 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MSI_MASK_64 0 0x1882c 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_ADDR_HI 0 0x1882a 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_ADDR_LO 0 0x18829 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_CNTL 0 0x18828 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_DATA 0 0x1882a 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_DATA_64 0 0x1882b 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MSI_PENDING 0 0x1882c 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_MSI_PENDING_64 0 0x1882d 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_ADV_ERR_CAP_CNTL 0 0x1885a 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x18854 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_ARI_CAP 0 0x188cb 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_ARI_CNTL 0 0x188cb 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_ARI_ENH_CAP_LIST 0 0x188ca 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_CAP 0 0x18819 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_CAP_LIST 0 0x18819 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_CORR_ERR_MASK 0 0x18859 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_CORR_ERR_STATUS 0 0x18858 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_HDR_LOG0 0 0x1885b 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_HDR_LOG1 0 0x1885c 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_HDR_LOG2 0 0x1885d 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_HDR_LOG3 0 0x1885e 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_TLP_PREFIX_LOG0 0 0x18862 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_TLP_PREFIX_LOG1 0 0x18863 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_TLP_PREFIX_LOG2 0 0x18864 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_TLP_PREFIX_LOG3 0 0x18865 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_UNCORR_ERR_MASK 0 0x18856 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_UNCORR_ERR_SEVERITY 0 0x18857 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_UNCORR_ERR_STATUS 0 0x18855 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_VENDOR_SPECIFIC1 0 0x18842 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_VENDOR_SPECIFIC2 0 0x18843 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x18840 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PCIE_VENDOR_SPECIFIC_HDR 0 0x18841 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_PROG_INTERFACE 0 0x18802 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_REVISION_ID 0 0x18802 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_ROM_BASE_ADDR 0 0x1880c 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_STATUS 0 0x18801 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_SUB_CLASS 0 0x18802 0 0 5
regBIF_CFG_DEV0_EPF0_VF2_VENDOR_ID 0 0x18800 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_ADAPTER_ID 0 0x18c0b 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_1 0 0x18c04 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_2 0 0x18c05 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_3 0 0x18c06 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_4 0 0x18c07 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_5 0 0x18c08 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_6 0 0x18c09 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_BASE_CLASS 0 0x18c02 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_BIST 0 0x18c03 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_CACHE_LINE 0 0x18c03 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_CAP_PTR 0 0x18c0d 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_CARDBUS_CIS_PTR 0 0x18c0a 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_COMMAND 0 0x18c01 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_DEVICE_CAP 0 0x18c1a 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_DEVICE_CAP2 0 0x18c22 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_DEVICE_CNTL 0 0x18c1b 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_DEVICE_CNTL2 0 0x18c23 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_DEVICE_ID 0 0x18c00 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_DEVICE_STATUS 0 0x18c1b 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_DEVICE_STATUS2 0 0x18c23 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_HEADER 0 0x18c03 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_INTERRUPT_LINE 0 0x18c0f 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_INTERRUPT_PIN 0 0x18c0f 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_LATENCY 0 0x18c03 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_LINK_CAP 0 0x18c1c 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_LINK_CAP2 0 0x18c24 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_LINK_CNTL 0 0x18c1d 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_LINK_CNTL2 0 0x18c25 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_LINK_STATUS 0 0x18c1d 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_LINK_STATUS2 0 0x18c25 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MAX_LATENCY 0 0x18c0f 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MIN_GRANT 0 0x18c0f 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MSIX_CAP_LIST 0 0x18c30 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MSIX_MSG_CNTL 0 0x18c30 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MSIX_PBA 0 0x18c32 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MSIX_TABLE 0 0x18c31 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MSI_CAP_LIST 0 0x18c28 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MSI_EXT_MSG_DATA 0 0x18c2a 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MSI_EXT_MSG_DATA_64 0 0x18c2b 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MSI_MASK 0 0x18c2b 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MSI_MASK_64 0 0x18c2c 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_ADDR_HI 0 0x18c2a 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_ADDR_LO 0 0x18c29 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_CNTL 0 0x18c28 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_DATA 0 0x18c2a 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_DATA_64 0 0x18c2b 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MSI_PENDING 0 0x18c2c 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_MSI_PENDING_64 0 0x18c2d 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_ADV_ERR_CAP_CNTL 0 0x18c5a 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x18c54 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_ARI_CAP 0 0x18ccb 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_ARI_CNTL 0 0x18ccb 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_ARI_ENH_CAP_LIST 0 0x18cca 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_CAP 0 0x18c19 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_CAP_LIST 0 0x18c19 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_CORR_ERR_MASK 0 0x18c59 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_CORR_ERR_STATUS 0 0x18c58 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_HDR_LOG0 0 0x18c5b 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_HDR_LOG1 0 0x18c5c 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_HDR_LOG2 0 0x18c5d 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_HDR_LOG3 0 0x18c5e 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_TLP_PREFIX_LOG0 0 0x18c62 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_TLP_PREFIX_LOG1 0 0x18c63 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_TLP_PREFIX_LOG2 0 0x18c64 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_TLP_PREFIX_LOG3 0 0x18c65 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_UNCORR_ERR_MASK 0 0x18c56 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_UNCORR_ERR_SEVERITY 0 0x18c57 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_UNCORR_ERR_STATUS 0 0x18c55 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_VENDOR_SPECIFIC1 0 0x18c42 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_VENDOR_SPECIFIC2 0 0x18c43 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x18c40 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PCIE_VENDOR_SPECIFIC_HDR 0 0x18c41 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_PROG_INTERFACE 0 0x18c02 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_REVISION_ID 0 0x18c02 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_ROM_BASE_ADDR 0 0x18c0c 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_STATUS 0 0x18c01 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_SUB_CLASS 0 0x18c02 0 0 5
regBIF_CFG_DEV0_EPF0_VF3_VENDOR_ID 0 0x18c00 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_ADAPTER_ID 0 0x1900b 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_1 0 0x19004 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_2 0 0x19005 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_3 0 0x19006 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_4 0 0x19007 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_5 0 0x19008 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_6 0 0x19009 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_BASE_CLASS 0 0x19002 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_BIST 0 0x19003 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_CACHE_LINE 0 0x19003 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_CAP_PTR 0 0x1900d 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_CARDBUS_CIS_PTR 0 0x1900a 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_COMMAND 0 0x19001 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_DEVICE_CAP 0 0x1901a 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_DEVICE_CAP2 0 0x19022 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_DEVICE_CNTL 0 0x1901b 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_DEVICE_CNTL2 0 0x19023 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_DEVICE_ID 0 0x19000 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_DEVICE_STATUS 0 0x1901b 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_DEVICE_STATUS2 0 0x19023 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_HEADER 0 0x19003 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_INTERRUPT_LINE 0 0x1900f 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_INTERRUPT_PIN 0 0x1900f 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_LATENCY 0 0x19003 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_LINK_CAP 0 0x1901c 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_LINK_CAP2 0 0x19024 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_LINK_CNTL 0 0x1901d 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_LINK_CNTL2 0 0x19025 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_LINK_STATUS 0 0x1901d 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_LINK_STATUS2 0 0x19025 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MAX_LATENCY 0 0x1900f 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MIN_GRANT 0 0x1900f 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MSIX_CAP_LIST 0 0x19030 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MSIX_MSG_CNTL 0 0x19030 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MSIX_PBA 0 0x19032 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MSIX_TABLE 0 0x19031 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MSI_CAP_LIST 0 0x19028 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MSI_EXT_MSG_DATA 0 0x1902a 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MSI_EXT_MSG_DATA_64 0 0x1902b 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MSI_MASK 0 0x1902b 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MSI_MASK_64 0 0x1902c 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_ADDR_HI 0 0x1902a 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_ADDR_LO 0 0x19029 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_CNTL 0 0x19028 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_DATA 0 0x1902a 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_DATA_64 0 0x1902b 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MSI_PENDING 0 0x1902c 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_MSI_PENDING_64 0 0x1902d 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_ADV_ERR_CAP_CNTL 0 0x1905a 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x19054 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_ARI_CAP 0 0x190cb 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_ARI_CNTL 0 0x190cb 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_ARI_ENH_CAP_LIST 0 0x190ca 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_CAP 0 0x19019 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_CAP_LIST 0 0x19019 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_CORR_ERR_MASK 0 0x19059 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_CORR_ERR_STATUS 0 0x19058 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_HDR_LOG0 0 0x1905b 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_HDR_LOG1 0 0x1905c 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_HDR_LOG2 0 0x1905d 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_HDR_LOG3 0 0x1905e 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_TLP_PREFIX_LOG0 0 0x19062 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_TLP_PREFIX_LOG1 0 0x19063 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_TLP_PREFIX_LOG2 0 0x19064 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_TLP_PREFIX_LOG3 0 0x19065 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_UNCORR_ERR_MASK 0 0x19056 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_UNCORR_ERR_SEVERITY 0 0x19057 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_UNCORR_ERR_STATUS 0 0x19055 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_VENDOR_SPECIFIC1 0 0x19042 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_VENDOR_SPECIFIC2 0 0x19043 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x19040 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PCIE_VENDOR_SPECIFIC_HDR 0 0x19041 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_PROG_INTERFACE 0 0x19002 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_REVISION_ID 0 0x19002 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_ROM_BASE_ADDR 0 0x1900c 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_STATUS 0 0x19001 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_SUB_CLASS 0 0x19002 0 0 5
regBIF_CFG_DEV0_EPF0_VF4_VENDOR_ID 0 0x19000 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_ADAPTER_ID 0 0x1940b 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_1 0 0x19404 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_2 0 0x19405 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_3 0 0x19406 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_4 0 0x19407 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_5 0 0x19408 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_6 0 0x19409 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_BASE_CLASS 0 0x19402 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_BIST 0 0x19403 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_CACHE_LINE 0 0x19403 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_CAP_PTR 0 0x1940d 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_CARDBUS_CIS_PTR 0 0x1940a 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_COMMAND 0 0x19401 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_DEVICE_CAP 0 0x1941a 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_DEVICE_CAP2 0 0x19422 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_DEVICE_CNTL 0 0x1941b 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_DEVICE_CNTL2 0 0x19423 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_DEVICE_ID 0 0x19400 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_DEVICE_STATUS 0 0x1941b 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_DEVICE_STATUS2 0 0x19423 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_HEADER 0 0x19403 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_INTERRUPT_LINE 0 0x1940f 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_INTERRUPT_PIN 0 0x1940f 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_LATENCY 0 0x19403 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_LINK_CAP 0 0x1941c 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_LINK_CAP2 0 0x19424 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_LINK_CNTL 0 0x1941d 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_LINK_CNTL2 0 0x19425 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_LINK_STATUS 0 0x1941d 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_LINK_STATUS2 0 0x19425 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MAX_LATENCY 0 0x1940f 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MIN_GRANT 0 0x1940f 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MSIX_CAP_LIST 0 0x19430 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MSIX_MSG_CNTL 0 0x19430 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MSIX_PBA 0 0x19432 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MSIX_TABLE 0 0x19431 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MSI_CAP_LIST 0 0x19428 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MSI_EXT_MSG_DATA 0 0x1942a 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MSI_EXT_MSG_DATA_64 0 0x1942b 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MSI_MASK 0 0x1942b 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MSI_MASK_64 0 0x1942c 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_ADDR_HI 0 0x1942a 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_ADDR_LO 0 0x19429 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_CNTL 0 0x19428 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_DATA 0 0x1942a 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_DATA_64 0 0x1942b 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MSI_PENDING 0 0x1942c 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_MSI_PENDING_64 0 0x1942d 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_ADV_ERR_CAP_CNTL 0 0x1945a 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x19454 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_ARI_CAP 0 0x194cb 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_ARI_CNTL 0 0x194cb 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_ARI_ENH_CAP_LIST 0 0x194ca 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_CAP 0 0x19419 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_CAP_LIST 0 0x19419 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_CORR_ERR_MASK 0 0x19459 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_CORR_ERR_STATUS 0 0x19458 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_HDR_LOG0 0 0x1945b 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_HDR_LOG1 0 0x1945c 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_HDR_LOG2 0 0x1945d 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_HDR_LOG3 0 0x1945e 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_TLP_PREFIX_LOG0 0 0x19462 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_TLP_PREFIX_LOG1 0 0x19463 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_TLP_PREFIX_LOG2 0 0x19464 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_TLP_PREFIX_LOG3 0 0x19465 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_UNCORR_ERR_MASK 0 0x19456 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_UNCORR_ERR_SEVERITY 0 0x19457 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_UNCORR_ERR_STATUS 0 0x19455 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_VENDOR_SPECIFIC1 0 0x19442 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_VENDOR_SPECIFIC2 0 0x19443 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x19440 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PCIE_VENDOR_SPECIFIC_HDR 0 0x19441 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_PROG_INTERFACE 0 0x19402 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_REVISION_ID 0 0x19402 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_ROM_BASE_ADDR 0 0x1940c 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_STATUS 0 0x19401 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_SUB_CLASS 0 0x19402 0 0 5
regBIF_CFG_DEV0_EPF0_VF5_VENDOR_ID 0 0x19400 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_ADAPTER_ID 0 0x1980b 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_1 0 0x19804 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_2 0 0x19805 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_3 0 0x19806 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_4 0 0x19807 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_5 0 0x19808 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_6 0 0x19809 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_BASE_CLASS 0 0x19802 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_BIST 0 0x19803 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_CACHE_LINE 0 0x19803 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_CAP_PTR 0 0x1980d 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_CARDBUS_CIS_PTR 0 0x1980a 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_COMMAND 0 0x19801 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_DEVICE_CAP 0 0x1981a 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_DEVICE_CAP2 0 0x19822 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_DEVICE_CNTL 0 0x1981b 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_DEVICE_CNTL2 0 0x19823 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_DEVICE_ID 0 0x19800 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_DEVICE_STATUS 0 0x1981b 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_DEVICE_STATUS2 0 0x19823 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_HEADER 0 0x19803 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_INTERRUPT_LINE 0 0x1980f 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_INTERRUPT_PIN 0 0x1980f 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_LATENCY 0 0x19803 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_LINK_CAP 0 0x1981c 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_LINK_CAP2 0 0x19824 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_LINK_CNTL 0 0x1981d 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_LINK_CNTL2 0 0x19825 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_LINK_STATUS 0 0x1981d 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_LINK_STATUS2 0 0x19825 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MAX_LATENCY 0 0x1980f 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MIN_GRANT 0 0x1980f 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MSIX_CAP_LIST 0 0x19830 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MSIX_MSG_CNTL 0 0x19830 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MSIX_PBA 0 0x19832 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MSIX_TABLE 0 0x19831 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MSI_CAP_LIST 0 0x19828 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MSI_EXT_MSG_DATA 0 0x1982a 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MSI_EXT_MSG_DATA_64 0 0x1982b 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MSI_MASK 0 0x1982b 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MSI_MASK_64 0 0x1982c 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_ADDR_HI 0 0x1982a 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_ADDR_LO 0 0x19829 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_CNTL 0 0x19828 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_DATA 0 0x1982a 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_DATA_64 0 0x1982b 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MSI_PENDING 0 0x1982c 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_MSI_PENDING_64 0 0x1982d 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_ADV_ERR_CAP_CNTL 0 0x1985a 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x19854 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_ARI_CAP 0 0x198cb 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_ARI_CNTL 0 0x198cb 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_ARI_ENH_CAP_LIST 0 0x198ca 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_CAP 0 0x19819 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_CAP_LIST 0 0x19819 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_CORR_ERR_MASK 0 0x19859 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_CORR_ERR_STATUS 0 0x19858 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_HDR_LOG0 0 0x1985b 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_HDR_LOG1 0 0x1985c 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_HDR_LOG2 0 0x1985d 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_HDR_LOG3 0 0x1985e 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_TLP_PREFIX_LOG0 0 0x19862 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_TLP_PREFIX_LOG1 0 0x19863 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_TLP_PREFIX_LOG2 0 0x19864 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_TLP_PREFIX_LOG3 0 0x19865 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_UNCORR_ERR_MASK 0 0x19856 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_UNCORR_ERR_SEVERITY 0 0x19857 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_UNCORR_ERR_STATUS 0 0x19855 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_VENDOR_SPECIFIC1 0 0x19842 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_VENDOR_SPECIFIC2 0 0x19843 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x19840 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PCIE_VENDOR_SPECIFIC_HDR 0 0x19841 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_PROG_INTERFACE 0 0x19802 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_REVISION_ID 0 0x19802 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_ROM_BASE_ADDR 0 0x1980c 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_STATUS 0 0x19801 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_SUB_CLASS 0 0x19802 0 0 5
regBIF_CFG_DEV0_EPF0_VF6_VENDOR_ID 0 0x19800 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_ADAPTER_ID 0 0x19c0b 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_1 0 0x19c04 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_2 0 0x19c05 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_3 0 0x19c06 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_4 0 0x19c07 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_5 0 0x19c08 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_6 0 0x19c09 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_BASE_CLASS 0 0x19c02 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_BIST 0 0x19c03 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_CACHE_LINE 0 0x19c03 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_CAP_PTR 0 0x19c0d 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_CARDBUS_CIS_PTR 0 0x19c0a 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_COMMAND 0 0x19c01 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_DEVICE_CAP 0 0x19c1a 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_DEVICE_CAP2 0 0x19c22 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_DEVICE_CNTL 0 0x19c1b 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_DEVICE_CNTL2 0 0x19c23 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_DEVICE_ID 0 0x19c00 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_DEVICE_STATUS 0 0x19c1b 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_DEVICE_STATUS2 0 0x19c23 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_HEADER 0 0x19c03 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_INTERRUPT_LINE 0 0x19c0f 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_INTERRUPT_PIN 0 0x19c0f 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_LATENCY 0 0x19c03 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_LINK_CAP 0 0x19c1c 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_LINK_CAP2 0 0x19c24 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_LINK_CNTL 0 0x19c1d 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_LINK_CNTL2 0 0x19c25 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_LINK_STATUS 0 0x19c1d 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_LINK_STATUS2 0 0x19c25 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MAX_LATENCY 0 0x19c0f 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MIN_GRANT 0 0x19c0f 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MSIX_CAP_LIST 0 0x19c30 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MSIX_MSG_CNTL 0 0x19c30 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MSIX_PBA 0 0x19c32 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MSIX_TABLE 0 0x19c31 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MSI_CAP_LIST 0 0x19c28 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MSI_EXT_MSG_DATA 0 0x19c2a 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MSI_EXT_MSG_DATA_64 0 0x19c2b 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MSI_MASK 0 0x19c2b 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MSI_MASK_64 0 0x19c2c 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_ADDR_HI 0 0x19c2a 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_ADDR_LO 0 0x19c29 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_CNTL 0 0x19c28 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_DATA 0 0x19c2a 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_DATA_64 0 0x19c2b 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MSI_PENDING 0 0x19c2c 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_MSI_PENDING_64 0 0x19c2d 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_ADV_ERR_CAP_CNTL 0 0x19c5a 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x19c54 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_ARI_CAP 0 0x19ccb 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_ARI_CNTL 0 0x19ccb 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_ARI_ENH_CAP_LIST 0 0x19cca 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_CAP 0 0x19c19 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_CAP_LIST 0 0x19c19 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_CORR_ERR_MASK 0 0x19c59 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_CORR_ERR_STATUS 0 0x19c58 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_HDR_LOG0 0 0x19c5b 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_HDR_LOG1 0 0x19c5c 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_HDR_LOG2 0 0x19c5d 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_HDR_LOG3 0 0x19c5e 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_TLP_PREFIX_LOG0 0 0x19c62 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_TLP_PREFIX_LOG1 0 0x19c63 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_TLP_PREFIX_LOG2 0 0x19c64 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_TLP_PREFIX_LOG3 0 0x19c65 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_UNCORR_ERR_MASK 0 0x19c56 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_UNCORR_ERR_SEVERITY 0 0x19c57 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_UNCORR_ERR_STATUS 0 0x19c55 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_VENDOR_SPECIFIC1 0 0x19c42 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_VENDOR_SPECIFIC2 0 0x19c43 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x19c40 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PCIE_VENDOR_SPECIFIC_HDR 0 0x19c41 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_PROG_INTERFACE 0 0x19c02 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_REVISION_ID 0 0x19c02 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_ROM_BASE_ADDR 0 0x19c0c 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_STATUS 0 0x19c01 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_SUB_CLASS 0 0x19c02 0 0 5
regBIF_CFG_DEV0_EPF0_VF7_VENDOR_ID 0 0x19c00 0 0 5
regBIF_CFG_DEV0_EPF1_ADAPTER_ID 0 0x1040b 0 0 5
regBIF_CFG_DEV0_EPF1_ADAPTER_ID_W 0 0x10413 0 0 5
regBIF_CFG_DEV0_EPF1_BASE_ADDR_1 0 0x10404 0 0 5
regBIF_CFG_DEV0_EPF1_BASE_ADDR_2 0 0x10405 0 0 5
regBIF_CFG_DEV0_EPF1_BASE_ADDR_3 0 0x10406 0 0 5
regBIF_CFG_DEV0_EPF1_BASE_ADDR_4 0 0x10407 0 0 5
regBIF_CFG_DEV0_EPF1_BASE_ADDR_5 0 0x10408 0 0 5
regBIF_CFG_DEV0_EPF1_BASE_ADDR_6 0 0x10409 0 0 5
regBIF_CFG_DEV0_EPF1_BASE_CLASS 0 0x10402 0 0 5
regBIF_CFG_DEV0_EPF1_BIST 0 0x10403 0 0 5
regBIF_CFG_DEV0_EPF1_CACHE_LINE 0 0x10403 0 0 5
regBIF_CFG_DEV0_EPF1_CAP_PTR 0 0x1040d 0 0 5
regBIF_CFG_DEV0_EPF1_CARDBUS_CIS_PTR 0 0x1040a 0 0 5
regBIF_CFG_DEV0_EPF1_COMMAND 0 0x10401 0 0 5
regBIF_CFG_DEV0_EPF1_DEVICE_CAP 0 0x1041a 0 0 5
regBIF_CFG_DEV0_EPF1_DEVICE_CAP2 0 0x10422 0 0 5
regBIF_CFG_DEV0_EPF1_DEVICE_CNTL 0 0x1041b 0 0 5
regBIF_CFG_DEV0_EPF1_DEVICE_CNTL2 0 0x10423 0 0 5
regBIF_CFG_DEV0_EPF1_DEVICE_ID 0 0x10400 0 0 5
regBIF_CFG_DEV0_EPF1_DEVICE_STATUS 0 0x1041b 0 0 5
regBIF_CFG_DEV0_EPF1_DEVICE_STATUS2 0 0x10423 0 0 5
regBIF_CFG_DEV0_EPF1_HEADER 0 0x10403 0 0 5
regBIF_CFG_DEV0_EPF1_INTERRUPT_LINE 0 0x1040f 0 0 5
regBIF_CFG_DEV0_EPF1_INTERRUPT_PIN 0 0x1040f 0 0 5
regBIF_CFG_DEV0_EPF1_LATENCY 0 0x10403 0 0 5
regBIF_CFG_DEV0_EPF1_LINK_CAP 0 0x1041c 0 0 5
regBIF_CFG_DEV0_EPF1_LINK_CAP2 0 0x10424 0 0 5
regBIF_CFG_DEV0_EPF1_LINK_CNTL 0 0x1041d 0 0 5
regBIF_CFG_DEV0_EPF1_LINK_CNTL2 0 0x10425 0 0 5
regBIF_CFG_DEV0_EPF1_LINK_STATUS 0 0x1041d 0 0 5
regBIF_CFG_DEV0_EPF1_LINK_STATUS2 0 0x10425 0 0 5
regBIF_CFG_DEV0_EPF1_MAX_LATENCY 0 0x1040f 0 0 5
regBIF_CFG_DEV0_EPF1_MIN_GRANT 0 0x1040f 0 0 5
regBIF_CFG_DEV0_EPF1_MSIX_CAP_LIST 0 0x10430 0 0 5
regBIF_CFG_DEV0_EPF1_MSIX_MSG_CNTL 0 0x10430 0 0 5
regBIF_CFG_DEV0_EPF1_MSIX_PBA 0 0x10432 0 0 5
regBIF_CFG_DEV0_EPF1_MSIX_TABLE 0 0x10431 0 0 5
regBIF_CFG_DEV0_EPF1_MSI_CAP_LIST 0 0x10428 0 0 5
regBIF_CFG_DEV0_EPF1_MSI_EXT_MSG_DATA 0 0x1042a 0 0 5
regBIF_CFG_DEV0_EPF1_MSI_EXT_MSG_DATA_64 0 0x1042b 0 0 5
regBIF_CFG_DEV0_EPF1_MSI_MASK 0 0x1042b 0 0 5
regBIF_CFG_DEV0_EPF1_MSI_MASK_64 0 0x1042c 0 0 5
regBIF_CFG_DEV0_EPF1_MSI_MSG_ADDR_HI 0 0x1042a 0 0 5
regBIF_CFG_DEV0_EPF1_MSI_MSG_ADDR_LO 0 0x10429 0 0 5
regBIF_CFG_DEV0_EPF1_MSI_MSG_CNTL 0 0x10428 0 0 5
regBIF_CFG_DEV0_EPF1_MSI_MSG_DATA 0 0x1042a 0 0 5
regBIF_CFG_DEV0_EPF1_MSI_MSG_DATA_64 0 0x1042b 0 0 5
regBIF_CFG_DEV0_EPF1_MSI_PENDING 0 0x1042c 0 0 5
regBIF_CFG_DEV0_EPF1_MSI_PENDING_64 0 0x1042d 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_ACS_CAP 0 0x104a9 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_ACS_CNTL 0 0x104a9 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_ACS_ENH_CAP_LIST 0 0x104a8 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_ADV_ERR_CAP_CNTL 0 0x1045a 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x10454 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_ARI_CAP 0 0x104cb 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_ARI_CNTL 0 0x104cb 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_ARI_ENH_CAP_LIST 0 0x104ca 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_BAR1_CAP 0 0x10481 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_BAR1_CNTL 0 0x10482 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_BAR2_CAP 0 0x10483 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_BAR2_CNTL 0 0x10484 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_BAR3_CAP 0 0x10485 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_BAR3_CNTL 0 0x10486 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_BAR4_CAP 0 0x10487 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_BAR4_CNTL 0 0x10488 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_BAR5_CAP 0 0x10489 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_BAR5_CNTL 0 0x1048a 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_BAR6_CAP 0 0x1048b 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_BAR6_CNTL 0 0x1048c 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_BAR_ENH_CAP_LIST 0 0x10480 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_CAP 0 0x10419 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_CAP_LIST 0 0x10419 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_CORR_ERR_MASK 0 0x10459 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_CORR_ERR_STATUS 0 0x10458 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_DEV_SERIAL_NUM_DW1 0 0x10451 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_DEV_SERIAL_NUM_DW2 0 0x10452 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 0 0x10450 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_DPA_CAP 0 0x10495 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_DPA_CNTL 0 0x10497 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_DPA_ENH_CAP_LIST 0 0x10494 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_DPA_LATENCY_INDICATOR 0 0x10496 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_DPA_STATUS 0 0x10497 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x10498 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x10498 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x10498 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x10498 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x10499 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x10499 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x10499 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x10499 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_HDR_LOG0 0 0x1045b 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_HDR_LOG1 0 0x1045c 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_HDR_LOG2 0 0x1045d 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_HDR_LOG3 0 0x1045e 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LANE_0_EQUALIZATION_CNTL 0 0x1049f 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LANE_10_EQUALIZATION_CNTL 0 0x104a4 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LANE_11_EQUALIZATION_CNTL 0 0x104a4 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LANE_12_EQUALIZATION_CNTL 0 0x104a5 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LANE_13_EQUALIZATION_CNTL 0 0x104a5 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LANE_14_EQUALIZATION_CNTL 0 0x104a6 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LANE_15_EQUALIZATION_CNTL 0 0x104a6 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LANE_1_EQUALIZATION_CNTL 0 0x1049f 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LANE_2_EQUALIZATION_CNTL 0 0x104a0 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LANE_3_EQUALIZATION_CNTL 0 0x104a0 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LANE_4_EQUALIZATION_CNTL 0 0x104a1 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LANE_5_EQUALIZATION_CNTL 0 0x104a1 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LANE_6_EQUALIZATION_CNTL 0 0x104a2 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LANE_7_EQUALIZATION_CNTL 0 0x104a2 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LANE_8_EQUALIZATION_CNTL 0 0x104a3 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LANE_9_EQUALIZATION_CNTL 0 0x104a3 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LANE_ERROR_STATUS 0 0x1049e 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LINK_CNTL3 0 0x1049d 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LTR_CAP 0 0x104c9 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_LTR_ENH_CAP_LIST 0 0x104c8 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_PASID_CAP 0 0x104b5 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_PASID_CNTL 0 0x104b5 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_PASID_ENH_CAP_LIST 0 0x104b4 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_PWR_BUDGET_CAP 0 0x10493 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_PWR_BUDGET_DATA 0 0x10492 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_PWR_BUDGET_DATA_SELECT 0 0x10491 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x10490 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SECONDARY_ENH_CAP_LIST 0 0x1049c 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_CAP 0 0x104cd 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_CONTROL 0 0x104ce 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_ENH_CAP_LIST 0 0x104cc 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_FIRST_VF_OFFSET 0 0x104d1 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_FUNC_DEP_LINK 0 0x104d0 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_INITIAL_VFS 0 0x104cf 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_NUM_VFS 0 0x104d0 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_STATUS 0 0x104ce 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_SUPPORTED_PAGE_SIZE 0 0x104d3 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_SYSTEM_PAGE_SIZE 0 0x104d4 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_TOTAL_VFS 0 0x104cf 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_0 0 0x104d5 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_1 0 0x104d6 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_2 0 0x104d7 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_3 0 0x104d8 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_4 0 0x104d9 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_5 0 0x104da 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_DEVICE_ID 0 0x104d2 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 0 0x104db 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_STRIDE 0 0x104d1 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_TLP_PREFIX_LOG0 0 0x10462 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_TLP_PREFIX_LOG1 0 0x10463 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_TLP_PREFIX_LOG2 0 0x10464 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_TLP_PREFIX_LOG3 0 0x10465 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_UNCORR_ERR_MASK 0 0x10456 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_UNCORR_ERR_SEVERITY 0 0x10457 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_UNCORR_ERR_STATUS 0 0x10455 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_VENDOR_SPECIFIC1 0 0x10442 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_VENDOR_SPECIFIC2 0 0x10443 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x10440 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_VENDOR_SPECIFIC_HDR 0 0x10441 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR1_CAP 0 0x10531 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR1_CNTL 0 0x10532 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR2_CAP 0 0x10533 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR2_CNTL 0 0x10534 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR3_CAP 0 0x10535 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR3_CNTL 0 0x10536 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR4_CAP 0 0x10537 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR4_CNTL 0 0x10538 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR5_CAP 0 0x10539 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR5_CNTL 0 0x1053a 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR6_CAP 0 0x1053b 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR6_CNTL 0 0x1053c 0 0 5
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR_ENH_CAP_LIST 0 0x10530 0 0 5
regBIF_CFG_DEV0_EPF1_PMI_CAP 0 0x10414 0 0 5
regBIF_CFG_DEV0_EPF1_PMI_CAP_LIST 0 0x10414 0 0 5
regBIF_CFG_DEV0_EPF1_PMI_STATUS_CNTL 0 0x10415 0 0 5
regBIF_CFG_DEV0_EPF1_PROG_INTERFACE 0 0x10402 0 0 5
regBIF_CFG_DEV0_EPF1_REVISION_ID 0 0x10402 0 0 5
regBIF_CFG_DEV0_EPF1_ROM_BASE_ADDR 0 0x1040c 0 0 5
regBIF_CFG_DEV0_EPF1_STATUS 0 0x10401 0 0 5
regBIF_CFG_DEV0_EPF1_SUB_CLASS 0 0x10402 0 0 5
regBIF_CFG_DEV0_EPF1_VENDOR_CAP_LIST 0 0x10412 0 0 5
regBIF_CFG_DEV0_EPF1_VENDOR_ID 0 0x10400 0 0 5
regBIF_CFG_DEV0_EPF2_ADAPTER_ID 0 0x1080b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF2_ADAPTER_ID_W 0 0x10813 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF2_BASE_ADDR_1 0 0x10804 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_BASE_ADDR_2 0 0x10805 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_BASE_ADDR_3 0 0x10806 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_BASE_ADDR_4 0 0x10807 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_BASE_ADDR_5 0 0x10808 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_BASE_ADDR_6 0 0x10809 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_BASE_CLASS 0 0x10802 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF2_BIST 0 0x10803 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF2_CACHE_LINE 0 0x10803 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF2_CAP_PTR 0 0x1080d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF2_CARDBUS_CIS_PTR 0 0x1080a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF2_COMMAND 0 0x10801 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF2_DBESL_DBESLD 0 0x10818 2 0 5
	DBESL 0 3
	DBESLD 4 7
regBIF_CFG_DEV0_EPF2_DEVICE_CAP 0 0x1081a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF2_DEVICE_CAP2 0 0x10822 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF2_DEVICE_CNTL 0 0x1081b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF2_DEVICE_CNTL2 0 0x10823 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF2_DEVICE_ID 0 0x10800 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF2_DEVICE_STATUS 0 0x1081b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF2_DEVICE_STATUS2 0 0x10823 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF2_FLADJ 0 0x10818 2 0 5
	FLADJ 0 5
	NFC 6 6
regBIF_CFG_DEV0_EPF2_HEADER 0 0x10803 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF2_INTERRUPT_LINE 0 0x1080f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF2_INTERRUPT_PIN 0 0x1080f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF2_LATENCY 0 0x10803 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF2_LINK_CAP 0 0x1081c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF2_LINK_CAP2 0 0x10824 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF2_LINK_CNTL 0 0x1081d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF2_LINK_CNTL2 0 0x10825 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF2_LINK_STATUS 0 0x1081d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF2_LINK_STATUS2 0 0x10825 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF2_MAX_LATENCY 0 0x1080f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF2_MIN_GRANT 0 0x1080f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF2_MSIX_CAP_LIST 0 0x10830 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF2_MSIX_MSG_CNTL 0 0x10830 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF2_MSIX_PBA 0 0x10832 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF2_MSIX_TABLE 0 0x10831 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF2_MSI_CAP_LIST 0 0x10828 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF2_MSI_EXT_MSG_DATA 0 0x1082a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF2_MSI_EXT_MSG_DATA_64 0 0x1082b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF2_MSI_MASK 0 0x1082b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF2_MSI_MASK_64 0 0x1082c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF2_MSI_MSG_ADDR_HI 0 0x1082a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF2_MSI_MSG_ADDR_LO 0 0x10829 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF2_MSI_MSG_CNTL 0 0x10828 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF2_MSI_MSG_DATA 0 0x1082a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF2_MSI_MSG_DATA_64 0 0x1082b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF2_MSI_PENDING 0 0x1082c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF2_MSI_PENDING_64 0 0x1082d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF2_PCIE_ACS_CAP 0 0x108a9 9 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_EPF2_PCIE_ACS_CNTL 0 0x108a9 11 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
regBIF_CFG_DEV0_EPF2_PCIE_ACS_ENH_CAP_LIST 0 0x108a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_PCIE_ADV_ERR_CAP_CNTL 0 0x1085a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF2_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x10854 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_PCIE_ARI_CAP 0 0x108cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF2_PCIE_ARI_CNTL 0 0x108cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF2_PCIE_ARI_ENH_CAP_LIST 0 0x108ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR1_CAP 0 0x10881 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR1_CNTL 0 0x10882 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR2_CAP 0 0x10883 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR2_CNTL 0 0x10884 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR3_CAP 0 0x10885 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR3_CNTL 0 0x10886 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR4_CAP 0 0x10887 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR4_CNTL 0 0x10888 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR5_CAP 0 0x10889 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR5_CNTL 0 0x1088a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR6_CAP 0 0x1088b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR6_CNTL 0 0x1088c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR_ENH_CAP_LIST 0 0x10880 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_PCIE_CAP 0 0x10819 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF2_PCIE_CAP_LIST 0 0x10819 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF2_PCIE_CORR_ERR_MASK 0 0x10859 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF2_PCIE_CORR_ERR_STATUS 0 0x10858 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF2_PCIE_DPA_CAP 0 0x10895 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV0_EPF2_PCIE_DPA_CNTL 0 0x10897 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV0_EPF2_PCIE_DPA_ENH_CAP_LIST 0 0x10894 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_PCIE_DPA_LATENCY_INDICATOR 0 0x10896 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV0_EPF2_PCIE_DPA_STATUS 0 0x10897 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV0_EPF2_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x10898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x10898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x10898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x10898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x10899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x10899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x10899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x10899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_PCIE_HDR_LOG0 0 0x1085b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF2_PCIE_HDR_LOG1 0 0x1085c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF2_PCIE_HDR_LOG2 0 0x1085d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF2_PCIE_HDR_LOG3 0 0x1085e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF2_PCIE_PASID_CAP 0 0x108b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV0_EPF2_PCIE_PASID_CNTL 0 0x108b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV0_EPF2_PCIE_PASID_ENH_CAP_LIST 0 0x108b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_PCIE_PWR_BUDGET_CAP 0 0x10893 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV0_EPF2_PCIE_PWR_BUDGET_DATA 0 0x10892 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV0_EPF2_PCIE_PWR_BUDGET_DATA_SELECT 0 0x10891 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV0_EPF2_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x10890 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_PCIE_TLP_PREFIX_LOG0 0 0x10862 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF2_PCIE_TLP_PREFIX_LOG1 0 0x10863 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF2_PCIE_TLP_PREFIX_LOG2 0 0x10864 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF2_PCIE_TLP_PREFIX_LOG3 0 0x10865 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF2_PCIE_UNCORR_ERR_MASK 0 0x10856 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF2_PCIE_UNCORR_ERR_SEVERITY 0 0x10857 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF2_PCIE_UNCORR_ERR_STATUS 0 0x10855 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF2_PCIE_VENDOR_SPECIFIC1 0 0x10842 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF2_PCIE_VENDOR_SPECIFIC2 0 0x10843 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF2_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x10840 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_PCIE_VENDOR_SPECIFIC_HDR 0 0x10841 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF2_PMI_CAP 0 0x10814 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_EPF2_PMI_CAP_LIST 0 0x10814 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF2_PMI_STATUS_CNTL 0 0x10815 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_EPF2_PROG_INTERFACE 0 0x10802 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF2_REVISION_ID 0 0x10802 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF2_ROM_BASE_ADDR 0 0x1080c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF2_SBRN 0 0x10818 1 0 5
	SBRN 0 7
regBIF_CFG_DEV0_EPF2_STATUS 0 0x10801 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF2_SUB_CLASS 0 0x10802 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF2_VENDOR_CAP_LIST 0 0x10812 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV0_EPF2_VENDOR_ID 0 0x10800 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF3_ADAPTER_ID 0 0x10c0b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF3_ADAPTER_ID_W 0 0x10c13 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF3_BASE_ADDR_1 0 0x10c04 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_BASE_ADDR_2 0 0x10c05 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_BASE_ADDR_3 0 0x10c06 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_BASE_ADDR_4 0 0x10c07 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_BASE_ADDR_5 0 0x10c08 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_BASE_ADDR_6 0 0x10c09 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_BASE_CLASS 0 0x10c02 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF3_BIST 0 0x10c03 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF3_CACHE_LINE 0 0x10c03 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF3_CAP_PTR 0 0x10c0d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF3_CARDBUS_CIS_PTR 0 0x10c0a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF3_COMMAND 0 0x10c01 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF3_DBESL_DBESLD 0 0x10c18 2 0 5
	DBESL 0 3
	DBESLD 4 7
regBIF_CFG_DEV0_EPF3_DEVICE_CAP 0 0x10c1a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF3_DEVICE_CAP2 0 0x10c22 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF3_DEVICE_CNTL 0 0x10c1b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF3_DEVICE_CNTL2 0 0x10c23 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF3_DEVICE_ID 0 0x10c00 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF3_DEVICE_STATUS 0 0x10c1b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF3_DEVICE_STATUS2 0 0x10c23 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF3_FLADJ 0 0x10c18 2 0 5
	FLADJ 0 5
	NFC 6 6
regBIF_CFG_DEV0_EPF3_HEADER 0 0x10c03 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF3_INTERRUPT_LINE 0 0x10c0f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF3_INTERRUPT_PIN 0 0x10c0f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF3_LATENCY 0 0x10c03 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF3_LINK_CAP 0 0x10c1c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF3_LINK_CAP2 0 0x10c24 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF3_LINK_CNTL 0 0x10c1d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF3_LINK_CNTL2 0 0x10c25 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF3_LINK_STATUS 0 0x10c1d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF3_LINK_STATUS2 0 0x10c25 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF3_MAX_LATENCY 0 0x10c0f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF3_MIN_GRANT 0 0x10c0f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF3_MSIX_CAP_LIST 0 0x10c30 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF3_MSIX_MSG_CNTL 0 0x10c30 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF3_MSIX_PBA 0 0x10c32 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF3_MSIX_TABLE 0 0x10c31 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF3_MSI_CAP_LIST 0 0x10c28 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF3_MSI_EXT_MSG_DATA 0 0x10c2a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF3_MSI_EXT_MSG_DATA_64 0 0x10c2b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF3_MSI_MASK 0 0x10c2b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF3_MSI_MASK_64 0 0x10c2c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF3_MSI_MSG_ADDR_HI 0 0x10c2a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF3_MSI_MSG_ADDR_LO 0 0x10c29 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF3_MSI_MSG_CNTL 0 0x10c28 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF3_MSI_MSG_DATA 0 0x10c2a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF3_MSI_MSG_DATA_64 0 0x10c2b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF3_MSI_PENDING 0 0x10c2c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF3_MSI_PENDING_64 0 0x10c2d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF3_PCIE_ACS_CAP 0 0x10ca9 9 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_EPF3_PCIE_ACS_CNTL 0 0x10ca9 11 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
regBIF_CFG_DEV0_EPF3_PCIE_ACS_ENH_CAP_LIST 0 0x10ca8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_PCIE_ADV_ERR_CAP_CNTL 0 0x10c5a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF3_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x10c54 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_PCIE_ARI_CAP 0 0x10ccb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF3_PCIE_ARI_CNTL 0 0x10ccb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF3_PCIE_ARI_ENH_CAP_LIST 0 0x10cca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR1_CAP 0 0x10c81 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR1_CNTL 0 0x10c82 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR2_CAP 0 0x10c83 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR2_CNTL 0 0x10c84 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR3_CAP 0 0x10c85 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR3_CNTL 0 0x10c86 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR4_CAP 0 0x10c87 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR4_CNTL 0 0x10c88 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR5_CAP 0 0x10c89 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR5_CNTL 0 0x10c8a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR6_CAP 0 0x10c8b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR6_CNTL 0 0x10c8c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR_ENH_CAP_LIST 0 0x10c80 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_PCIE_CAP 0 0x10c19 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF3_PCIE_CAP_LIST 0 0x10c19 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF3_PCIE_CORR_ERR_MASK 0 0x10c59 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF3_PCIE_CORR_ERR_STATUS 0 0x10c58 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF3_PCIE_DPA_CAP 0 0x10c95 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV0_EPF3_PCIE_DPA_CNTL 0 0x10c97 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV0_EPF3_PCIE_DPA_ENH_CAP_LIST 0 0x10c94 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_PCIE_DPA_LATENCY_INDICATOR 0 0x10c96 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV0_EPF3_PCIE_DPA_STATUS 0 0x10c97 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV0_EPF3_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x10c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x10c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x10c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x10c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x10c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x10c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x10c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x10c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_PCIE_HDR_LOG0 0 0x10c5b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF3_PCIE_HDR_LOG1 0 0x10c5c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF3_PCIE_HDR_LOG2 0 0x10c5d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF3_PCIE_HDR_LOG3 0 0x10c5e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF3_PCIE_PASID_CAP 0 0x10cb5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV0_EPF3_PCIE_PASID_CNTL 0 0x10cb5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV0_EPF3_PCIE_PASID_ENH_CAP_LIST 0 0x10cb4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_PCIE_PWR_BUDGET_CAP 0 0x10c93 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV0_EPF3_PCIE_PWR_BUDGET_DATA 0 0x10c92 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV0_EPF3_PCIE_PWR_BUDGET_DATA_SELECT 0 0x10c91 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV0_EPF3_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x10c90 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_PCIE_TLP_PREFIX_LOG0 0 0x10c62 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF3_PCIE_TLP_PREFIX_LOG1 0 0x10c63 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF3_PCIE_TLP_PREFIX_LOG2 0 0x10c64 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF3_PCIE_TLP_PREFIX_LOG3 0 0x10c65 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF3_PCIE_UNCORR_ERR_MASK 0 0x10c56 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF3_PCIE_UNCORR_ERR_SEVERITY 0 0x10c57 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF3_PCIE_UNCORR_ERR_STATUS 0 0x10c55 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF3_PCIE_VENDOR_SPECIFIC1 0 0x10c42 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF3_PCIE_VENDOR_SPECIFIC2 0 0x10c43 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF3_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x10c40 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_PCIE_VENDOR_SPECIFIC_HDR 0 0x10c41 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF3_PMI_CAP 0 0x10c14 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_EPF3_PMI_CAP_LIST 0 0x10c14 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF3_PMI_STATUS_CNTL 0 0x10c15 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_EPF3_PROG_INTERFACE 0 0x10c02 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF3_REVISION_ID 0 0x10c02 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF3_ROM_BASE_ADDR 0 0x10c0c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF3_SBRN 0 0x10c18 1 0 5
	SBRN 0 7
regBIF_CFG_DEV0_EPF3_STATUS 0 0x10c01 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF3_SUB_CLASS 0 0x10c02 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF3_VENDOR_CAP_LIST 0 0x10c12 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV0_EPF3_VENDOR_ID 0 0x10c00 1 0 5
	VENDOR_ID 0 15
regBIF_D3HOTD0_INTR_MASK 0 0xe022 7 0 5
	DEV0_PF0_D3HOTD0_INTR_MASK 0 0
	DEV0_PF1_D3HOTD0_INTR_MASK 1 1
	DEV0_PF2_D3HOTD0_INTR_MASK 2 2
	DEV0_PF3_D3HOTD0_INTR_MASK 3 3
	DEV0_PF4_D3HOTD0_INTR_MASK 4 4
	DEV0_PF5_D3HOTD0_INTR_MASK 5 5
	DEV0_PF6_D3HOTD0_INTR_MASK 6 6
regBIF_D3HOTD0_INTR_STS 0 0xe012 7 0 5
	DEV0_PF0_D3HOTD0_INTR_STS 0 0
	DEV0_PF1_D3HOTD0_INTR_STS 1 1
	DEV0_PF2_D3HOTD0_INTR_STS 2 2
	DEV0_PF3_D3HOTD0_INTR_STS 3 3
	DEV0_PF4_D3HOTD0_INTR_STS 4 4
	DEV0_PF5_D3HOTD0_INTR_STS 5 5
	DEV0_PF6_D3HOTD0_INTR_STS 6 6
regBIF_DEV0_PF0_DSTATE_VALUE 0 0xe050 3 0 5
	DEV0_PF0_DSTATE_TGT_VALUE 0 1
	DEV0_PF0_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF0_DSTATE_ACK_VALUE 16 17
regBIF_DEV0_PF1_DSTATE_VALUE 0 0xe051 3 0 5
	DEV0_PF1_DSTATE_TGT_VALUE 0 1
	DEV0_PF1_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF1_DSTATE_ACK_VALUE 16 17
regBIF_DEV0_PF2_DSTATE_VALUE 0 0xe052 3 0 5
	DEV0_PF2_DSTATE_TGT_VALUE 0 1
	DEV0_PF2_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF2_DSTATE_ACK_VALUE 16 17
regBIF_DEV0_PF3_DSTATE_VALUE 0 0xe053 3 0 5
	DEV0_PF3_DSTATE_TGT_VALUE 0 1
	DEV0_PF3_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF3_DSTATE_ACK_VALUE 16 17
regBIF_DEV0_PF4_DSTATE_VALUE 0 0xe054 3 0 5
	DEV0_PF4_DSTATE_TGT_VALUE 0 1
	DEV0_PF4_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF4_DSTATE_ACK_VALUE 16 17
regBIF_DEV0_PF5_DSTATE_VALUE 0 0xe055 3 0 5
	DEV0_PF5_DSTATE_TGT_VALUE 0 1
	DEV0_PF5_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF5_DSTATE_ACK_VALUE 16 17
regBIF_DEV0_PF6_DSTATE_VALUE 0 0xe056 3 0 5
	DEV0_PF6_DSTATE_TGT_VALUE 0 1
	DEV0_PF6_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF6_DSTATE_ACK_VALUE 16 17
regBIF_DMA_MP4_ERR_LOG 0 0xe870 4 0 5
	MP4SDP_VC4_NON_DVM_ERR 0 0
	MP4SDP_ATOMIC_REQEN_LOW_ERR 1 1
	CLEAR_MP4SDP_VC4_NON_DVM_ERR 16 16
	CLEAR_MP4SDP_ATOMIC_REQEN_LOW_ERR 17 17
regBIF_GFX_DRV_VPU_RST 0 0xe003 8 0 5
	DRV_MODE1_PF_CFG_RST 0 0
	DRV_MODE1_PF_CFG_FLR_EXC_RST 1 1
	DRV_MODE1_PF_CFG_STICKY_RST 2 2
	DRV_MODE1_PF_PRV_RST 3 3
	DRV_MODE1_PF_PRV_STICKY_RST 4 4
	DRV_MODE1_VF_CFG_RST 5 5
	DRV_MODE1_VF_CFG_STICKY_RST 6 6
	DRV_MODE1_VF_PRV_RST 7 7
regBIF_GMI_WRR_WEIGHT 0 0xe848 3 0 5
	GMI_REQ_WRR_LRG_COUNTER_MODE 29 29
	GMI_REQ_WRR_LRG_MODE 30 30
	GMI_REQ_WRR_LRG_SIZE_MODE 31 31
regBIF_GMI_WRR_WEIGHT2 0 0xe849 4 0 5
	GMI_REQ_ENTRY0_WEIGHT 0 7
	GMI_REQ_ENTRY1_WEIGHT 8 15
	GMI_REQ_ENTRY2_WEIGHT 16 23
	GMI_REQ_ENTRY3_WEIGHT 24 31
regBIF_GMI_WRR_WEIGHT3 0 0xe84a 4 0 5
	GMI_REQ_ENTRY4_WEIGHT 0 7
	GMI_REQ_ENTRY5_WEIGHT 8 15
	GMI_REQ_ENTRY6_WEIGHT 16 23
	GMI_REQ_ENTRY7_WEIGHT 24 31
regBIF_INST_RESET_INTR_MASK 0 0xe020 5 0 5
	EP0_LINK_RESET_INTR_MASK 0 0
	EP0_LINK_RESET_CFG_ONLY_INTR_MASK 1 1
	DRV_RESET_M0_INTR_MASK 2 2
	DRV_RESET_M1_INTR_MASK 3 3
	DRV_RESET_M2_INTR_MASK 4 4
regBIF_INST_RESET_INTR_STS 0 0xe010 5 0 5
	EP0_LINK_RESET_INTR_STS 0 0
	EP0_LINK_RESET_CFG_ONLY_INTR_STS 1 1
	DRV_RESET_M0_INTR_STS 2 2
	DRV_RESET_M1_INTR_STS 3 3
	DRV_RESET_M2_INTR_STS 4 4
regBIF_PASID_ERR_CLR 0 0xe872 7 0 5
	PASID_ERR_CLR_DEV0_F0 0 0
	PASID_ERR_CLR_DEV0_F1 1 1
	PASID_ERR_CLR_DEV0_F2 2 2
	PASID_ERR_CLR_DEV0_F3 3 3
	PASID_ERR_CLR_DEV0_F4 4 4
	PASID_ERR_CLR_DEV0_F5 5 5
	PASID_ERR_CLR_DEV0_F6 6 6
regBIF_PASID_ERR_LOG 0 0xe871 7 0 5
	PASID_ERR_DEV0_F0 0 0
	PASID_ERR_DEV0_F1 1 1
	PASID_ERR_DEV0_F2 2 2
	PASID_ERR_DEV0_F3 3 3
	PASID_ERR_DEV0_F4 4 4
	PASID_ERR_DEV0_F5 5 5
	PASID_ERR_DEV0_F6 6 6
regBIF_PF_DSTATE_INTR_MASK 0 0xe025 8 0 5
	DEV0_PF0_DSTATE_INTR_MASK 0 0
	DEV0_PF1_DSTATE_INTR_MASK 1 1
	DEV0_PF2_DSTATE_INTR_MASK 2 2
	DEV0_PF3_DSTATE_INTR_MASK 3 3
	DEV0_PF4_DSTATE_INTR_MASK 4 4
	DEV0_PF5_DSTATE_INTR_MASK 5 5
	DEV0_PF6_DSTATE_INTR_MASK 6 6
	DEV0_PF7_DSTATE_INTR_MASK 7 7
regBIF_PF_DSTATE_INTR_STS 0 0xe015 8 0 5
	DEV0_PF0_DSTATE_INTR_STS 0 0
	DEV0_PF1_DSTATE_INTR_STS 1 1
	DEV0_PF2_DSTATE_INTR_STS 2 2
	DEV0_PF3_DSTATE_INTR_STS 3 3
	DEV0_PF4_DSTATE_INTR_STS 4 4
	DEV0_PF5_DSTATE_INTR_STS 5 5
	DEV0_PF6_DSTATE_INTR_STS 6 6
	DEV0_PF7_DSTATE_INTR_STS 7 7
regBIF_PF_FLR_INTR_MASK 0 0xe021 7 0 5
	DEV0_PF0_FLR_INTR_MASK 0 0
	DEV0_PF1_FLR_INTR_MASK 1 1
	DEV0_PF2_FLR_INTR_MASK 2 2
	DEV0_PF3_FLR_INTR_MASK 3 3
	DEV0_PF4_FLR_INTR_MASK 4 4
	DEV0_PF5_FLR_INTR_MASK 5 5
	DEV0_PF6_FLR_INTR_MASK 6 6
regBIF_PF_FLR_INTR_STS 0 0xe011 7 0 5
	DEV0_PF0_FLR_INTR_STS 0 0
	DEV0_PF1_FLR_INTR_STS 1 1
	DEV0_PF2_FLR_INTR_STS 2 2
	DEV0_PF3_FLR_INTR_STS 3 3
	DEV0_PF4_FLR_INTR_STS 4 4
	DEV0_PF5_FLR_INTR_STS 5 5
	DEV0_PF6_FLR_INTR_STS 6 6
regBIF_PF_FLR_RST 0 0xe040 7 0 5
	DEV0_PF0_FLR_RST 0 0
	DEV0_PF1_FLR_RST 1 1
	DEV0_PF2_FLR_RST 2 2
	DEV0_PF3_FLR_RST 3 3
	DEV0_PF4_FLR_RST 4 4
	DEV0_PF5_FLR_RST 5 5
	DEV0_PF6_FLR_RST 6 6
regBIF_PORT0_DSTATE_VALUE 0 0xe230 2 0 5
	PORT0_DSTATE_TGT_VALUE 0 1
	PORT0_DSTATE_ACK_VALUE 16 17
regBIF_POWER_INTR_MASK 0 0xe024 2 0 5
	DEV0_PME_TURN_OFF_INTR_MASK 0 0
	PORT0_DSTATE_INTR_MASK 16 16
regBIF_POWER_INTR_STS 0 0xe014 2 0 5
	DEV0_PME_TURN_OFF_INTR_STS 0 0
	PORT0_DSTATE_INTR_STS 16 16
regBIF_RST_MISC_CTRL 0 0xe004 15 0 5
	ERRSTATUS_KEPT_IN_PERSTB 0 0
	DRV_RST_MODE 2 3
	DRV_RST_CFG_MASK 4 4
	DRV_RST_BITS_AUTO_CLEAR 5 5
	FLR_RST_BIT_AUTO_CLEAR 6 6
	STRAP_EP_LNK_RST_IOV_EN 8 8
	LNK_RST_GRACE_MODE 9 9
	LNK_RST_GRACE_TIMEOUT 10 12
	LNK_RST_TIMER_SEL 13 14
	LNK_RST_TIMER2_SEL 15 16
	SRIOV_SAVE_VFS_ON_VFENABLE_CLR 17 19
	LNK_RST_DMA_DUMMY_DIS 23 23
	LNK_RST_DMA_DUMMY_RSPSTS 24 25
	HARD_RST_CTRL_SWUS_SHADOW_PRV_RST_EN 26 26
	RSMU_SOFT_RST_CTRL_SWUS_SHADOW_PRV_RST_EN 27 27
regBIF_RST_MISC_CTRL2 0 0xe005 9 0 5
	SWUS_LNK_RST_PROTECT 0 0
	SWDS_LNK_RST_PROTECT 1 1
	ENDP0_LNK_RST_PROTECT 2 2
	ALL_RST_PROTECT 15 15
	SWUS_LNK_RST_TRANS_IDLE 16 16
	SWDS_LNK_RST_TRANS_IDLE 17 17
	ENDP0_LNK_RST_TRANS_IDLE 18 18
	ALL_RST_PROTECT_DIS 30 30
	ALL_RST_TRANS_IDLE 31 31
regBIF_RST_MISC_CTRL3 0 0xe006 7 0 5
	TIMER_SCALE 0 3
	PME_TURNOFF_TIMEOUT 4 5
	PME_TURNOFF_MODE 6 6
	RELOAD_STRAP_DELAY_HARD 7 9
	RELOAD_STRAP_DELAY_SOFT 10 12
	RELOAD_STRAP_DELAY_SELF 13 15
	RSMU_SOFT_RST_CYCLE 16 23
regBIF_SELFRING_BUFFER_VID 0 0xe840 3 0 5
	DOORBELL_MONITOR_CID 0 7
	RAS_CNTLR_INTR_CID 8 15
	RAS_ATHUB_ERR_EVENT_INTR_CID 16 23
regBIF_SELFRING_VECTOR_CNTL 0 0xe841 2 0 5
	MISC_DB_MNTR_INTR_DIS 0 0
	DB_MNTR_TS_FROM 1 1
regBIF_USB_SHUB_RS_RESET_CNTL 0 0xe231 2 0 5
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
regBME_DUMMY_CNTL_0 0 0xe825 8 0 5
	BME_DUMMY_RSPSTS_DEV0_F0 0 1
	BME_DUMMY_RSPSTS_DEV0_F1 2 3
	BME_DUMMY_RSPSTS_DEV0_F2 4 5
	BME_DUMMY_RSPSTS_DEV0_F3 6 7
	BME_DUMMY_RSPSTS_DEV0_F4 8 9
	BME_DUMMY_RSPSTS_DEV0_F5 10 11
	BME_DUMMY_RSPSTS_DEV0_F6 12 13
	BME_DUMMY_RSPSTS_DEV0_F7 14 15
regDEV0_PF0_D3HOTD0_RST_CTRL 0 0xe078 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF0_FLR_RST_CTRL 0 0xe008 23 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	VF_CFG_EN 5 5
	VF_CFG_STICKY_EN 6 6
	VF_PRV_EN 7 7
	SOFT_PF_CFG_EN 8 8
	SOFT_PF_CFG_FLR_EXC_EN 9 9
	SOFT_PF_CFG_STICKY_EN 10 10
	SOFT_PF_PRV_EN 11 11
	SOFT_PF_PRV_STICKY_EN 12 12
	VF_VF_CFG_EN 13 13
	VF_VF_CFG_STICKY_EN 14 14
	VF_VF_PRV_EN 15 15
	FLR_TWICE_EN 16 16
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
	VF_VF_CFG_FLR_EXC_EN 27 27
	SOFT_PF_PFCOPY_PRV_EN 31 31
regDEV0_PF1_D3HOTD0_RST_CTRL 0 0xe079 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF1_FLR_RST_CTRL 0 0xe009 10 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
	VF_VF_CFG_FLR_EXC_EN 27 27
regDEV0_PF2_D3HOTD0_RST_CTRL 0 0xe07a 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF2_FLR_RST_CTRL 0 0xe00a 10 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
	VF_VF_CFG_FLR_EXC_EN 27 27
regDEV0_PF3_D3HOTD0_RST_CTRL 0 0xe07b 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF3_FLR_RST_CTRL 0 0xe00b 10 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
	VF_VF_CFG_FLR_EXC_EN 27 27
regDEV0_PF4_D3HOTD0_RST_CTRL 0 0xe07c 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF4_FLR_RST_CTRL 0 0xe00c 10 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
	VF_VF_CFG_FLR_EXC_EN 27 27
regDEV0_PF5_D3HOTD0_RST_CTRL 0 0xe07d 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF5_FLR_RST_CTRL 0 0xe00d 10 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
	VF_VF_CFG_FLR_EXC_EN 27 27
regDEV0_PF6_D3HOTD0_RST_CTRL 0 0xe07e 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF6_FLR_RST_CTRL 0 0xe00e 10 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
	VF_VF_CFG_FLR_EXC_EN 27 27
regDISCON_HYSTERESIS_HEAD_CTRL 0 0xe8c6 2 0 5
	GMI_DNS_SDP_DISCON_HYSTERESIS_H 0 3
	GMI_UPS_SDP_DISCON_HYSTERESIS_H 8 11
regDMA_CLK0_SW0_CL0_CNTL 0 0x4f3e40 2 0 3
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
regGDC0_A2S_QUEUE_FIFO_ARB_CNTL 0 0x182 4 0 2
	WR_QUEUE_FIFO_POP_ARB_PRIORITY 0 9
	RD_QUEUE_FIFO_POP_ARB_PRIORITY 10 19
	WR_QUEUE_FIFO_POP_ARB_MODE 20 20
	RD_QUEUE_FIFO_POP_ARB_MODE 21 21
regGDC0_ATDMA_MISC_CNTL 0 0x1e1 6 0 2
	ATDMA_WRR_ARB_MODE 0 0
	ATDMA_MISC_CNTL_INSERT_RD_ON_2ND_WDAT_EN 1 1
	ATDMA_RDRSP_ARB_MODE 2 3
	ATDMA_WRR_VC6_WEIGHT 8 15
	ATDMA_WRR_VC0_WEIGHT 16 23
	ATDMA_WRR_VC1_WEIGHT 24 31
regGDC0_NGDC_MGCG_CTRL 0 0x187 9 0 2
	NGDC_MGCG_EN 0 0
	NGDC_MGCG_MODE 1 1
	NGDC_MGCG_HYSTERESIS 2 9
	NGDC_MGCG_HST_DIS 10 10
	NGDC_MGCG_DMA_DIS 11 11
	NGDC_MGCG_REG_DIS 12 12
	NGDC_MGCG_AER_DIS 13 13
	NGDC_MGCG_DBG_DIS 14 14
	NGDC_SRAM_FGCG_EN 15 15
regGDC0_NGDC_PGMST_CTRL 0 0x191 4 0 2
	NGDC_CFG_PG_HYSTERESIS 0 7
	NGDC_CFG_PG_EN 8 8
	NGDC_CFG_IDLENESS_COUNT_EN 10 13
	NGDC_CFG_FW_PG_EXIT_EN 14 15
regGDC0_NGDC_PGSLV_CTRL 0 0x192 3 0 2
	NGDC_CFG_SHUBCLK_0_IDLE_HYSTERESIS 0 4
	NGDC_CFG_SHUBCLK_1_IDLE_HYSTERESIS 5 9
	NGDC_CFG_GDCCLK_IDLE_HYSTERESIS 10 14
regGDC0_NGDC_PG_MISC_CTRL 0 0x190 6 0 2
	NGDC_PG_ENDP_D3_ONLY 10 10
	NGDC_PG_CLK_PERM1 13 13
	NGDC_PG_DS_ALLOW_DIS 14 14
	NGDC_PG_CLK_PERM2 16 16
	NGDC_CFG_REFCLK_CYCLE_FOR_200NS 24 29
	NGDC_CFG_PG_EXIT_OVERRIDE 31 31
regGDC0_S2A_MISC_CNTL 0 0x188 6 0 2
	AXI_HST_CPL_EP_DIS 3 3
	ATM_ARB_MODE 8 9
	RB_ARB_MODE 10 11
	HSTR_ARB_MODE 12 13
	HDP_PERF_ENH_DIS 15 15
	WRSP_ARB_MODE 16 19
regGDC0_SHUB_REGS_IF_CTL 0 0x181 2 0 2
	SHUB_REGS_DROP_NONPF_MMREGREQ_SETERR_DIS 0 0
	SHUB_REGS_VF_PROTECTION_DIS 1 1
regGDC1_A2S_QUEUE_FIFO_ARB_CNTL 0 0x4f0aa2 4 0 3
	WR_QUEUE_FIFO_POP_ARB_PRIORITY 0 9
	RD_QUEUE_FIFO_POP_ARB_PRIORITY 10 19
	WR_QUEUE_FIFO_POP_ARB_MODE 20 20
	RD_QUEUE_FIFO_POP_ARB_MODE 21 21
regGDC1_ATDMA_MISC_CNTL 0 0x4f0b01 6 0 3
	ATDMA_WRR_ARB_MODE 0 0
	ATDMA_MISC_CNTL_INSERT_RD_ON_2ND_WDAT_EN 1 1
	ATDMA_RDRSP_ARB_MODE 2 3
	ATDMA_WRR_VC6_WEIGHT 8 15
	ATDMA_WRR_VC0_WEIGHT 16 23
	ATDMA_WRR_VC1_WEIGHT 24 31
regGDC1_NGDC_EARLY_WAKEUP_CTRL 0 0x4f0aac 3 0 3
	NGDC_EARLY_WAKEUP_BY_CLIENT_ACTIVE 0 0
	NGDC_EARLY_WAKEUP_BY_CLIENT_DS_EXIT 1 1
	NGDC_EARLY_WAKEUP_ALLOW_AER_ACTIVE 2 2
regGDC1_NGDC_MGCG_CTRL 0 0x4f0aa7 9 0 3
	NGDC_MGCG_EN 0 0
	NGDC_MGCG_MODE 1 1
	NGDC_MGCG_HYSTERESIS 2 9
	NGDC_MGCG_HST_DIS 10 10
	NGDC_MGCG_DMA_DIS 11 11
	NGDC_MGCG_REG_DIS 12 12
	NGDC_MGCG_AER_DIS 13 13
	NGDC_MGCG_DBG_DIS 14 14
	NGDC_SRAM_FGCG_EN 15 15
regGDC1_NGDC_PGMST_CTRL 0 0x4f0ab1 4 0 3
	NGDC_CFG_PG_HYSTERESIS 0 7
	NGDC_CFG_PG_EN 8 8
	NGDC_CFG_IDLENESS_COUNT_EN 10 13
	NGDC_CFG_FW_PG_EXIT_EN 14 15
regGDC1_NGDC_PGSLV_CTRL 0 0x4f0ab2 3 0 3
	NGDC_CFG_SHUBCLK_0_IDLE_HYSTERESIS 0 4
	NGDC_CFG_SHUBCLK_1_IDLE_HYSTERESIS 5 9
	NGDC_CFG_GDCCLK_IDLE_HYSTERESIS 10 14
regGDC1_NGDC_PG_MISC_CTRL 0 0x4f0ab0 6 0 3
	NGDC_PG_ENDP_D3_ONLY 10 10
	NGDC_PG_CLK_PERM1 13 13
	NGDC_PG_DS_ALLOW_DIS 14 14
	NGDC_PG_CLK_PERM2 16 16
	NGDC_CFG_REFCLK_CYCLE_FOR_200NS 24 29
	NGDC_CFG_PG_EXIT_OVERRIDE 31 31
regGDC1_S2A_MISC_CNTL 0 0x4f0aa8 6 0 3
	AXI_HST_CPL_EP_DIS 3 3
	ATM_ARB_MODE 8 9
	RB_ARB_MODE 10 11
	HSTR_ARB_MODE 12 13
	HDP_PERF_ENH_DIS 15 15
	WRSP_ARB_MODE 16 19
regGDC1_SHUB_REGS_IF_CTL 0 0x4f0aa1 2 0 3
	SHUB_REGS_DROP_NONPF_MMREGREQ_SETERR_DIS 0 0
	SHUB_REGS_VF_PROTECTION_DIS 1 1
regGDCSOC_ERR_RSP_CNTL 0 0x4f5c00 6 0 3
	GDCSOC_RDRSP_BYPASS 0 0
	GDCSOC_RDRSP_ACCUM_SEL 1 1
	GDCSOC_RDRSP_FORCE_EN 2 2
	GDCSOC_RDRSP_FORCE_DATA 3 3
	GDCSOC_RDRSP_STATUS_ACCUM_EN 4 4
	GDCSOC_RDRSP_DATASTATUS_ACCUM_EN 5 5
regGDCSOC_RAS_CENTRAL_STATUS 0 0x4f5c10 4 0 3
	GDCSOC_L2C_EgStall_det 0 0
	GDCSOC_L2C_ErrEvent_det 1 1
	GDCSOC_C2L_EgStall_det 2 2
	GDCSOC_C2L_ErrEvent_det 3 3
regGDCSOC_RAS_LEAF0_CTRL 0 0x4f5c20 16 0 3
	GDCSOC_RAS_LEAF0_CTRL_ERR_EVENT_DET_EN 0 0
	GDCSOC_RAS_LEAF0_CTRL_POISON_ERREVENT_EN 1 1
	GDCSOC_RAS_LEAF0_CTRL_POISON_STALL_EN 2 2
	GDCSOC_RAS_LEAF0_CTRL_PARITY_ERREVENT_EN 3 3
	GDCSOC_RAS_LEAF0_CTRL_PARITY_STALL_EN 4 4
	GDCSOC_RAS_LEAF0_CTRL_RCVERREVENT_ERREVENT_EN 5 5
	GDCSOC_RAS_LEAF0_CTRL_RCVERREVENT_STALL_EN 6 6
	GDCSOC_RAS_LEAF0_CTRL_ERR_EVENT_GEN_EN 8 8
	GDCSOC_RAS_LEAF0_CTRL_EGRESS_STALL_GEN_EN 9 9
	GDCSOC_RAS_LEAF0_CTRL_ERR_EVENT_PROP_EN 10 10
	GDCSOC_RAS_LEAF0_CTRL_EGRESS_STALL_PROP_EN 11 11
	GDCSOC_RAS_LEAF0_CTRL_PARITY_ERREVENT_LOG_MCA 17 17
	GDCSOC_RAS_LEAF0_CTRL_POISON_ERREVENT_LOG_MCA 18 18
	GDCSOC_RAS_LEAF0_CTRL_TIMEOUT_ERREVENT_LOG_MCA 19 19
	GDCSOC_RAS_LEAF0_CTRL_RCVERREVENT_ERREVENT_LOG_MCA 20 20
	GDCSOC_RAS_LEAF0_CTRL_UCP_EN 21 21
regGDCSOC_RAS_LEAF0_STATUS 0 0x4f5c30 7 0 3
	GDCSOC_RAS_LEAF0_STATUS_ERR_EVENT_RECV 0 0
	GDCSOC_RAS_LEAF0_STATUS_POISON_ERR_DET 1 1
	GDCSOC_RAS_LEAF0_STATUS_PARITY_ERR_DET 2 2
	GDCSOC_RAS_LEAF0_STATUS_ERR_EVENT_GENN_STAT 8 8
	GDCSOC_RAS_LEAF0_STATUS_EGRESS_STALLED_GENN_STAT 9 9
	GDCSOC_RAS_LEAF0_STATUS_ERR_EVENT_PROP_STAT 10 10
	GDCSOC_RAS_LEAF0_STATUS_EGRESS_STALLED_PROP_STAT 11 11
regGDCSOC_RAS_LEAF1_CTRL 0 0x4f5c21 16 0 3
	GDCSOC_RAS_LEAF1_CTRL_ERR_EVENT_DET_EN 0 0
	GDCSOC_RAS_LEAF1_CTRL_POISON_ERREVENT_EN 1 1
	GDCSOC_RAS_LEAF1_CTRL_POISON_STALL_EN 2 2
	GDCSOC_RAS_LEAF1_CTRL_PARITY_ERREVENT_EN 3 3
	GDCSOC_RAS_LEAF1_CTRL_PARITY_STALL_EN 4 4
	GDCSOC_RAS_LEAF1_CTRL_RCVERREVENT_ERREVENT_EN 5 5
	GDCSOC_RAS_LEAF1_CTRL_RCVERREVENT_STALL_EN 6 6
	GDCSOC_RAS_LEAF1_CTRL_ERR_EVENT_GEN_EN 8 8
	GDCSOC_RAS_LEAF1_CTRL_EGRESS_STALL_GEN_EN 9 9
	GDCSOC_RAS_LEAF1_CTRL_ERR_EVENT_PROP_EN 10 10
	GDCSOC_RAS_LEAF1_CTRL_EGRESS_STALL_PROP_EN 11 11
	GDCSOC_RAS_LEAF1_CTRL_PARITY_ERREVENT_LOG_MCA 17 17
	GDCSOC_RAS_LEAF1_CTRL_POISON_ERREVENT_LOG_MCA 18 18
	GDCSOC_RAS_LEAF1_CTRL_TIMEOUT_ERREVENT_LOG_MCA 19 19
	GDCSOC_RAS_LEAF1_CTRL_RCVERREVENT_ERREVENT_LOG_MCA 20 20
	GDCSOC_RAS_LEAF1_CTRL_UCP_EN 21 21
regGDCSOC_RAS_LEAF1_STATUS 0 0x4f5c31 7 0 3
	GDCSOC_RAS_LEAF1_STATUS_ERR_EVENT_RECV 0 0
	GDCSOC_RAS_LEAF1_STATUS_POISON_ERR_DET 1 1
	GDCSOC_RAS_LEAF1_STATUS_PARITY_ERR_DET 2 2
	GDCSOC_RAS_LEAF1_STATUS_ERR_EVENT_GENN_STAT 8 8
	GDCSOC_RAS_LEAF1_STATUS_EGRESS_STALLED_GENN_STAT 9 9
	GDCSOC_RAS_LEAF1_STATUS_ERR_EVENT_PROP_STAT 10 10
	GDCSOC_RAS_LEAF1_STATUS_EGRESS_STALLED_PROP_STAT 11 11
regGDCSOC_RAS_LEAF2_CTRL 0 0x4f5c22 17 0 3
	GDCSOC_RAS_LEAF2_CTRL_ERR_EVENT_DET_EN 0 0
	GDCSOC_RAS_LEAF2_CTRL_POISON_ERREVENT_EN 1 1
	GDCSOC_RAS_LEAF2_CTRL_POISON_STALL_EN 2 2
	GDCSOC_RAS_LEAF2_CTRL_PARITY_ERREVENT_EN 3 3
	GDCSOC_RAS_LEAF2_CTRL_PARITY_STALL_EN 4 4
	GDCSOC_RAS_LEAF2_CTRL_RCVERREVENT_ERREVENT_EN 5 5
	GDCSOC_RAS_LEAF2_CTRL_RCVERREVENT_STALL_EN 6 6
	GDCSOC_RAS_LEAF2_CTRL_ERR_EVENT_GEN_EN 8 8
	GDCSOC_RAS_LEAF2_CTRL_EGRESS_STALL_GEN_EN 9 9
	GDCSOC_RAS_LEAF2_CTRL_ERR_EVENT_PROP_EN 10 10
	GDCSOC_RAS_LEAF2_CTRL_EGRESS_STALL_PROP_EN 11 11
	GDCSOC_RAS_LEAF2_CTRL_ERR_EVENT_RAS_INTR_EN 16 16
	GDCSOC_RAS_LEAF2_CTRL_PARITY_ERREVENT_LOG_MCA 17 17
	GDCSOC_RAS_LEAF2_CTRL_POISON_ERREVENT_LOG_MCA 18 18
	GDCSOC_RAS_LEAF2_CTRL_TIMEOUT_ERREVENT_LOG_MCA 19 19
	GDCSOC_RAS_LEAF2_CTRL_RCVERREVENT_ERREVENT_LOG_MCA 20 20
	GDCSOC_RAS_LEAF2_CTRL_UCP_EN 21 21
regGDCSOC_RAS_LEAF2_MISC_CTRL 0 0x4f5c2e 9 0 3
	GDCSOC_RAS_LEAF2_MISC_CTRL_ERR_EVENT_RAS_HSTRSP_SHUB_DROP_EN 0 0
	GDCSOC_RAS_LEAF2_MISC_CTRL_ERR_EVENT_RAS_HSTRSP_CDC_DROP_EN 1 1
	GDCSOC_RAS_LEAF2_MISC_CTRL_ERR_EVENT_RAS_IHINTR_PORT_MASK_DIS 8 8
	GDCSOC_RAS_LEAF2_MISC_CTRL_ERR_EVENT_RAS_IHINTR_TRANS_MASK_DIS 9 9
	GDCSOC_RAS_LEAF2_MISC_CTRL_ERR_EVENT_ATHUB_RAS_ACTION_DIS_DMA_REQ 11 11
	GDCSOC_RAS_LEAF2_MISC_CTRL_ERR_EVENT_ATHUB_RAS_ACTION_EN_DMA_REQ_CHAIN_CHK 12 12
	GDCSOC_RAS_LEAF2_MISC_CTRL_ERR_EVENT_ATHUB_RAS_ACTION_DIS_DMA_RSP 13 13
	GDCSOC_RAS_LEAF2_MISC_CTRL_ERR_EVENT_RAS_ATHUB_DUMMYCHAIN_REQ_UNITID_EN 16 16
	GDCSOC_RAS_LEAF2_MISC_CTRL_ERR_EVENT_RAS_ATHUB_DUMMYCHAIN_REQ_TAG_CONST_EN 17 17
regGDCSOC_RAS_LEAF2_MISC_CTRL2 0 0x4f5c2f 3 0 3
	GDCSOC_RAS_LEAF2_MISC_CTRL2_ERR_EVENT_RAS_ATHUB_DUMMYCHAIN_REQ_UNITID 0 10
	GDCSOC_RAS_LEAF2_MISC_CTRL2_ERR_EVENT_RAS_ATHUB_DUMMYCHAIN_REQ_TAG 11 20
	GDCSOC_RAS_LEAF2_MISC_CTRL2_ERR_EVENT_RAS_ATHUB_DUMMYCHAIN_REQ_TAG_OFFSET 21 30
regGDCSOC_RAS_LEAF2_STATUS 0 0x4f5c32 7 0 3
	GDCSOC_RAS_LEAF2_STATUS_ERR_EVENT_RECV 0 0
	GDCSOC_RAS_LEAF2_STATUS_POISON_ERR_DET 1 1
	GDCSOC_RAS_LEAF2_STATUS_PARITY_ERR_DET 2 2
	GDCSOC_RAS_LEAF2_STATUS_ERR_EVENT_GENN_STAT 8 8
	GDCSOC_RAS_LEAF2_STATUS_EGRESS_STALLED_GENN_STAT 9 9
	GDCSOC_RAS_LEAF2_STATUS_ERR_EVENT_PROP_STAT 10 10
	GDCSOC_RAS_LEAF2_STATUS_EGRESS_STALLED_PROP_STAT 11 11
regGDCSOC_RAS_LEAF3_CTRL 0 0x4f5c23 16 0 3
	GDCSOC_RAS_LEAF3_CTRL_ERR_EVENT_DET_EN 0 0
	GDCSOC_RAS_LEAF3_CTRL_POISON_ERREVENT_EN 1 1
	GDCSOC_RAS_LEAF3_CTRL_POISON_STALL_EN 2 2
	GDCSOC_RAS_LEAF3_CTRL_PARITY_ERREVENT_EN 3 3
	GDCSOC_RAS_LEAF3_CTRL_PARITY_STALL_EN 4 4
	GDCSOC_RAS_LEAF3_CTRL_RCVERREVENT_ERREVENT_EN 5 5
	GDCSOC_RAS_LEAF3_CTRL_RCVERREVENT_STALL_EN 6 6
	GDCSOC_RAS_LEAF3_CTRL_ERR_EVENT_GEN_EN 8 8
	GDCSOC_RAS_LEAF3_CTRL_EGRESS_STALL_GEN_EN 9 9
	GDCSOC_RAS_LEAF3_CTRL_ERR_EVENT_PROP_EN 10 10
	GDCSOC_RAS_LEAF3_CTRL_EGRESS_STALL_PROP_EN 11 11
	GDCSOC_RAS_LEAF3_CTRL_PARITY_ERREVENT_LOG_MCA 17 17
	GDCSOC_RAS_LEAF3_CTRL_POISON_ERREVENT_LOG_MCA 18 18
	GDCSOC_RAS_LEAF3_CTRL_TIMEOUT_ERREVENT_LOG_MCA 19 19
	GDCSOC_RAS_LEAF3_CTRL_RCVERREVENT_ERREVENT_LOG_MCA 20 20
	GDCSOC_RAS_LEAF3_CTRL_UCP_EN 21 21
regGDCSOC_RAS_LEAF3_STATUS 0 0x4f5c33 7 0 3
	GDCSOC_RAS_LEAF3_STATUS_ERR_EVENT_RECV 0 0
	GDCSOC_RAS_LEAF3_STATUS_POISON_ERR_DET 1 1
	GDCSOC_RAS_LEAF3_STATUS_PARITY_ERR_DET 2 2
	GDCSOC_RAS_LEAF3_STATUS_ERR_EVENT_GENN_STAT 8 8
	GDCSOC_RAS_LEAF3_STATUS_EGRESS_STALLED_GENN_STAT 9 9
	GDCSOC_RAS_LEAF3_STATUS_ERR_EVENT_PROP_STAT 10 10
	GDCSOC_RAS_LEAF3_STATUS_EGRESS_STALLED_PROP_STAT 11 11
regGDCSOC_RAS_LEAF4_CTRL 0 0x4f5c24 16 0 3
	GDCSOC_RAS_LEAF4_CTRL_ERR_EVENT_DET_EN 0 0
	GDCSOC_RAS_LEAF4_CTRL_POISON_ERREVENT_EN 1 1
	GDCSOC_RAS_LEAF4_CTRL_POISON_STALL_EN 2 2
	GDCSOC_RAS_LEAF4_CTRL_PARITY_ERREVENT_EN 3 3
	GDCSOC_RAS_LEAF4_CTRL_PARITY_STALL_EN 4 4
	GDCSOC_RAS_LEAF4_CTRL_RCVERREVENT_ERREVENT_EN 5 5
	GDCSOC_RAS_LEAF4_CTRL_RCVERREVENT_STALL_EN 6 6
	GDCSOC_RAS_LEAF4_CTRL_ERR_EVENT_GEN_EN 8 8
	GDCSOC_RAS_LEAF4_CTRL_EGRESS_STALL_GEN_EN 9 9
	GDCSOC_RAS_LEAF4_CTRL_ERR_EVENT_PROP_EN 10 10
	GDCSOC_RAS_LEAF4_CTRL_EGRESS_STALL_PROP_EN 11 11
	GDCSOC_RAS_LEAF4_CTRL_PARITY_ERREVENT_LOG_MCA 17 17
	GDCSOC_RAS_LEAF4_CTRL_POISON_ERREVENT_LOG_MCA 18 18
	GDCSOC_RAS_LEAF4_CTRL_TIMEOUT_ERREVENT_LOG_MCA 19 19
	GDCSOC_RAS_LEAF4_CTRL_RCVERREVENT_ERREVENT_LOG_MCA 20 20
	GDCSOC_RAS_LEAF4_CTRL_UCP_EN 21 21
regGDCSOC_RAS_LEAF4_STATUS 0 0x4f5c34 7 0 3
	GDCSOC_RAS_LEAF4_STATUS_ERR_EVENT_RECV 0 0
	GDCSOC_RAS_LEAF4_STATUS_POISON_ERR_DET 1 1
	GDCSOC_RAS_LEAF4_STATUS_PARITY_ERR_DET 2 2
	GDCSOC_RAS_LEAF4_STATUS_ERR_EVENT_GENN_STAT 8 8
	GDCSOC_RAS_LEAF4_STATUS_EGRESS_STALLED_GENN_STAT 9 9
	GDCSOC_RAS_LEAF4_STATUS_ERR_EVENT_PROP_STAT 10 10
	GDCSOC_RAS_LEAF4_STATUS_EGRESS_STALLED_PROP_STAT 11 11
regGDC_DMA_SION_CL0_DataPoolCredit_Alloc_REG0 0 0x4f740e 1 0 3
	DataPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL0_DataPoolCredit_Alloc_REG1 0 0x4f740f 1 0 3
	DataPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL0_RdRspPoolCredit_Alloc_REG0 0 0x4f7410 1 0 3
	RdRspPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL0_RdRspPoolCredit_Alloc_REG1 0 0x4f7411 1 0 3
	RdRspPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL0_RdRsp_BurstTarget_REG0 0 0x4f7400 1 0 3
	RdRsp_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL0_RdRsp_BurstTarget_REG1 0 0x4f7401 1 0 3
	RdRsp_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL0_RdRsp_TimeSlot_REG0 0 0x4f7402 1 0 3
	RdRsp_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL0_RdRsp_TimeSlot_REG1 0 0x4f7403 1 0 3
	RdRsp_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL0_ReqPoolCredit_Alloc_REG0 0 0x4f740c 1 0 3
	ReqPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL0_ReqPoolCredit_Alloc_REG1 0 0x4f740d 1 0 3
	ReqPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL0_Req_BurstTarget_REG0 0 0x4f7408 1 0 3
	Req_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL0_Req_BurstTarget_REG1 0 0x4f7409 1 0 3
	Req_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL0_Req_TimeSlot_REG0 0 0x4f740a 1 0 3
	Req_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL0_Req_TimeSlot_REG1 0 0x4f740b 1 0 3
	Req_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL0_WrRspPoolCredit_Alloc_REG0 0 0x4f7412 1 0 3
	WrRspPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL0_WrRspPoolCredit_Alloc_REG1 0 0x4f7413 1 0 3
	WrRspPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL0_WrRsp_BurstTarget_REG0 0 0x4f7404 1 0 3
	WrRsp_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL0_WrRsp_BurstTarget_REG1 0 0x4f7405 1 0 3
	WrRsp_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL0_WrRsp_TimeSlot_REG0 0 0x4f7406 1 0 3
	WrRsp_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL0_WrRsp_TimeSlot_REG1 0 0x4f7407 1 0 3
	WrRsp_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL1_DataPoolCredit_Alloc_REG0 0 0x4f7422 1 0 3
	DataPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL1_DataPoolCredit_Alloc_REG1 0 0x4f7423 1 0 3
	DataPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL1_RdRspPoolCredit_Alloc_REG0 0 0x4f7424 1 0 3
	RdRspPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL1_RdRspPoolCredit_Alloc_REG1 0 0x4f7425 1 0 3
	RdRspPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL1_RdRsp_BurstTarget_REG0 0 0x4f7414 1 0 3
	RdRsp_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL1_RdRsp_BurstTarget_REG1 0 0x4f7415 1 0 3
	RdRsp_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL1_RdRsp_TimeSlot_REG0 0 0x4f7416 1 0 3
	RdRsp_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL1_RdRsp_TimeSlot_REG1 0 0x4f7417 1 0 3
	RdRsp_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL1_ReqPoolCredit_Alloc_REG0 0 0x4f7420 1 0 3
	ReqPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL1_ReqPoolCredit_Alloc_REG1 0 0x4f7421 1 0 3
	ReqPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL1_Req_BurstTarget_REG0 0 0x4f741c 1 0 3
	Req_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL1_Req_BurstTarget_REG1 0 0x4f741d 1 0 3
	Req_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL1_Req_TimeSlot_REG0 0 0x4f741e 1 0 3
	Req_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL1_Req_TimeSlot_REG1 0 0x4f741f 1 0 3
	Req_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL1_WrRspPoolCredit_Alloc_REG0 0 0x4f7426 1 0 3
	WrRspPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL1_WrRspPoolCredit_Alloc_REG1 0 0x4f7427 1 0 3
	WrRspPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL1_WrRsp_BurstTarget_REG0 0 0x4f7418 1 0 3
	WrRsp_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL1_WrRsp_BurstTarget_REG1 0 0x4f7419 1 0 3
	WrRsp_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL1_WrRsp_TimeSlot_REG0 0 0x4f741a 1 0 3
	WrRsp_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL1_WrRsp_TimeSlot_REG1 0 0x4f741b 1 0 3
	WrRsp_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL2_DataPoolCredit_Alloc_REG0 0 0x4f7436 1 0 3
	DataPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL2_DataPoolCredit_Alloc_REG1 0 0x4f7437 1 0 3
	DataPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL2_RdRspPoolCredit_Alloc_REG0 0 0x4f7438 1 0 3
	RdRspPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL2_RdRspPoolCredit_Alloc_REG1 0 0x4f7439 1 0 3
	RdRspPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL2_RdRsp_BurstTarget_REG0 0 0x4f7428 1 0 3
	RdRsp_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL2_RdRsp_BurstTarget_REG1 0 0x4f7429 1 0 3
	RdRsp_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL2_RdRsp_TimeSlot_REG0 0 0x4f742a 1 0 3
	RdRsp_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL2_RdRsp_TimeSlot_REG1 0 0x4f742b 1 0 3
	RdRsp_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL2_ReqPoolCredit_Alloc_REG0 0 0x4f7434 1 0 3
	ReqPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL2_ReqPoolCredit_Alloc_REG1 0 0x4f7435 1 0 3
	ReqPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL2_Req_BurstTarget_REG0 0 0x4f7430 1 0 3
	Req_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL2_Req_BurstTarget_REG1 0 0x4f7431 1 0 3
	Req_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL2_Req_TimeSlot_REG0 0 0x4f7432 1 0 3
	Req_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL2_Req_TimeSlot_REG1 0 0x4f7433 1 0 3
	Req_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL2_WrRspPoolCredit_Alloc_REG0 0 0x4f743a 1 0 3
	WrRspPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL2_WrRspPoolCredit_Alloc_REG1 0 0x4f743b 1 0 3
	WrRspPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL2_WrRsp_BurstTarget_REG0 0 0x4f742c 1 0 3
	WrRsp_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL2_WrRsp_BurstTarget_REG1 0 0x4f742d 1 0 3
	WrRsp_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL2_WrRsp_TimeSlot_REG0 0 0x4f742e 1 0 3
	WrRsp_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL2_WrRsp_TimeSlot_REG1 0 0x4f742f 1 0 3
	WrRsp_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL3_DataPoolCredit_Alloc_REG0 0 0x4f744a 1 0 3
	DataPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL3_DataPoolCredit_Alloc_REG1 0 0x4f744b 1 0 3
	DataPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL3_RdRspPoolCredit_Alloc_REG0 0 0x4f744c 1 0 3
	RdRspPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL3_RdRspPoolCredit_Alloc_REG1 0 0x4f744d 1 0 3
	RdRspPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL3_RdRsp_BurstTarget_REG0 0 0x4f743c 1 0 3
	RdRsp_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL3_RdRsp_BurstTarget_REG1 0 0x4f743d 1 0 3
	RdRsp_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL3_RdRsp_TimeSlot_REG0 0 0x4f743e 1 0 3
	RdRsp_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL3_RdRsp_TimeSlot_REG1 0 0x4f743f 1 0 3
	RdRsp_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL3_ReqPoolCredit_Alloc_REG0 0 0x4f7448 1 0 3
	ReqPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL3_ReqPoolCredit_Alloc_REG1 0 0x4f7449 1 0 3
	ReqPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL3_Req_BurstTarget_REG0 0 0x4f7444 1 0 3
	Req_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL3_Req_BurstTarget_REG1 0 0x4f7445 1 0 3
	Req_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL3_Req_TimeSlot_REG0 0 0x4f7446 1 0 3
	Req_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL3_Req_TimeSlot_REG1 0 0x4f7447 1 0 3
	Req_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL3_WrRspPoolCredit_Alloc_REG0 0 0x4f744e 1 0 3
	WrRspPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL3_WrRspPoolCredit_Alloc_REG1 0 0x4f744f 1 0 3
	WrRspPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL3_WrRsp_BurstTarget_REG0 0 0x4f7440 1 0 3
	WrRsp_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL3_WrRsp_BurstTarget_REG1 0 0x4f7441 1 0 3
	WrRsp_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL3_WrRsp_TimeSlot_REG0 0 0x4f7442 1 0 3
	WrRsp_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL3_WrRsp_TimeSlot_REG1 0 0x4f7443 1 0 3
	WrRsp_TimeSlot_63_32 0 31
regGDC_DMA_SION_CNTL_REG0 0 0x4f7450 20 0 3
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK0 0 0
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK1 1 1
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK2 2 2
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK3 3 3
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK4 4 4
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK5 5 5
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK6 6 6
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK7 7 7
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK8 8 8
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK9 9 9
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK0 10 10
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK1 11 11
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK2 12 12
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK3 13 13
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK4 14 14
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK5 15 15
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK6 16 16
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK7 17 17
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK8 18 18
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK9 19 19
regGDC_DMA_SION_CNTL_REG1 0 0x4f7451 2 0 3
	GDC_DMA_SION_LIVELOCK_WATCHDOG_THRESHOLD 0 7
	GDC_DMA_SION_CG_OFF_HYSTERESIS 8 15
regGDC_HST_SION_CL0_DataPoolCredit_Alloc_REG0 0 0x4f760e 1 0 3
	DataPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL0_DataPoolCredit_Alloc_REG1 0 0x4f760f 1 0 3
	DataPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL0_RdRspPoolCredit_Alloc_REG0 0 0x4f7610 1 0 3
	RdRspPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL0_RdRspPoolCredit_Alloc_REG1 0 0x4f7611 1 0 3
	RdRspPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL0_RdRsp_BurstTarget_REG0 0 0x4f7600 1 0 3
	RdRsp_BurstTarget_31_0 0 31
regGDC_HST_SION_CL0_RdRsp_BurstTarget_REG1 0 0x4f7601 1 0 3
	RdRsp_BurstTarget_63_32 0 31
regGDC_HST_SION_CL0_RdRsp_TimeSlot_REG0 0 0x4f7602 1 0 3
	RdRsp_TimeSlot_31_0 0 31
regGDC_HST_SION_CL0_RdRsp_TimeSlot_REG1 0 0x4f7603 1 0 3
	RdRsp_TimeSlot_63_32 0 31
regGDC_HST_SION_CL0_ReqPoolCredit_Alloc_REG0 0 0x4f760c 1 0 3
	ReqPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL0_ReqPoolCredit_Alloc_REG1 0 0x4f760d 1 0 3
	ReqPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL0_Req_BurstTarget_REG0 0 0x4f7608 1 0 3
	Req_BurstTarget_31_0 0 31
regGDC_HST_SION_CL0_Req_BurstTarget_REG1 0 0x4f7609 1 0 3
	Req_BurstTarget_63_32 0 31
regGDC_HST_SION_CL0_Req_TimeSlot_REG0 0 0x4f760a 1 0 3
	Req_TimeSlot_31_0 0 31
regGDC_HST_SION_CL0_Req_TimeSlot_REG1 0 0x4f760b 1 0 3
	Req_TimeSlot_63_32 0 31
regGDC_HST_SION_CL0_WrRspPoolCredit_Alloc_REG0 0 0x4f7612 1 0 3
	WrRspPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL0_WrRspPoolCredit_Alloc_REG1 0 0x4f7613 1 0 3
	WrRspPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL0_WrRsp_BurstTarget_REG0 0 0x4f7604 1 0 3
	WrRsp_BurstTarget_31_0 0 31
regGDC_HST_SION_CL0_WrRsp_BurstTarget_REG1 0 0x4f7605 1 0 3
	WrRsp_BurstTarget_63_32 0 31
regGDC_HST_SION_CL0_WrRsp_TimeSlot_REG0 0 0x4f7606 1 0 3
	WrRsp_TimeSlot_31_0 0 31
regGDC_HST_SION_CL0_WrRsp_TimeSlot_REG1 0 0x4f7607 1 0 3
	WrRsp_TimeSlot_63_32 0 31
regGDC_HST_SION_CL1_DataPoolCredit_Alloc_REG0 0 0x4f7622 1 0 3
	DataPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL1_DataPoolCredit_Alloc_REG1 0 0x4f7623 1 0 3
	DataPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL1_RdRspPoolCredit_Alloc_REG0 0 0x4f7624 1 0 3
	RdRspPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL1_RdRspPoolCredit_Alloc_REG1 0 0x4f7625 1 0 3
	RdRspPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL1_RdRsp_BurstTarget_REG0 0 0x4f7614 1 0 3
	RdRsp_BurstTarget_31_0 0 31
regGDC_HST_SION_CL1_RdRsp_BurstTarget_REG1 0 0x4f7615 1 0 3
	RdRsp_BurstTarget_63_32 0 31
regGDC_HST_SION_CL1_RdRsp_TimeSlot_REG0 0 0x4f7616 1 0 3
	RdRsp_TimeSlot_31_0 0 31
regGDC_HST_SION_CL1_RdRsp_TimeSlot_REG1 0 0x4f7617 1 0 3
	RdRsp_TimeSlot_63_32 0 31
regGDC_HST_SION_CL1_ReqPoolCredit_Alloc_REG0 0 0x4f7620 1 0 3
	ReqPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL1_ReqPoolCredit_Alloc_REG1 0 0x4f7621 1 0 3
	ReqPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL1_Req_BurstTarget_REG0 0 0x4f761c 1 0 3
	Req_BurstTarget_31_0 0 31
regGDC_HST_SION_CL1_Req_BurstTarget_REG1 0 0x4f761d 1 0 3
	Req_BurstTarget_63_32 0 31
regGDC_HST_SION_CL1_Req_TimeSlot_REG0 0 0x4f761e 1 0 3
	Req_TimeSlot_31_0 0 31
regGDC_HST_SION_CL1_Req_TimeSlot_REG1 0 0x4f761f 1 0 3
	Req_TimeSlot_63_32 0 31
regGDC_HST_SION_CL1_WrRspPoolCredit_Alloc_REG0 0 0x4f7626 1 0 3
	WrRspPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL1_WrRspPoolCredit_Alloc_REG1 0 0x4f7627 1 0 3
	WrRspPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL1_WrRsp_BurstTarget_REG0 0 0x4f7618 1 0 3
	WrRsp_BurstTarget_31_0 0 31
regGDC_HST_SION_CL1_WrRsp_BurstTarget_REG1 0 0x4f7619 1 0 3
	WrRsp_BurstTarget_63_32 0 31
regGDC_HST_SION_CL1_WrRsp_TimeSlot_REG0 0 0x4f761a 1 0 3
	WrRsp_TimeSlot_31_0 0 31
regGDC_HST_SION_CL1_WrRsp_TimeSlot_REG1 0 0x4f761b 1 0 3
	WrRsp_TimeSlot_63_32 0 31
regGDC_HST_SION_CNTL_REG0 0 0x4f7628 20 0 3
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK0 0 0
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK1 1 1
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK2 2 2
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK3 3 3
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK4 4 4
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK5 5 5
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK6 6 6
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK7 7 7
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK8 8 8
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK9 9 9
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK0 10 10
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK1 11 11
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK2 12 12
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK3 13 13
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK4 14 14
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK5 15 15
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK6 16 16
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK7 17 17
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK8 18 18
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK9 19 19
regGDC_HST_SION_CNTL_REG1 0 0x4f7629 3 0 3
	GDC_HSTSION_LIVELOCK_WATCHDOG_THRESHOLD 0 7
	GDC_HSTSION_CG_OFF_HYSTERESIS 8 15
	GDC_HSTSION_LIVE_ACTIVE 16 31
regGDC_S2A0_NBIF_GFX_DOORBELL_STATUS 0 0x1dc 3 0 2
	NBIF_GFX_DOORBELL_SENT 0 15
	S2A_DOORBELL_ALL_CLR_EN 16 16
	S2A_DOORBELL_ALL_CLR_ST 24 24
regGDC_S2A0_S2A_DOORBELL_COMMON_CTRL_REG 0 0x1db 2 0 2
	S2A_DOORBELL_FENCE_ONCE_TRIGGER_DIS 0 0
	S2A_DOORBE_FENCE_INTR_ENABLE 1 1
regGDC_S2A0_S2A_DOORBELL_ENTRY_0_CTRL 0 0x1cb 9 0 2
	S2A_DOORBELL_PORT0_ENABLE 0 0
	S2A_DOORBELL_PORT0_AWID 1 5
	S2A_DOORBELL_PORT0_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT0_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT0_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT0_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT0_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT0_DROP_EN 27 27
	S2A_DOORBELL_PORT0_AWADDR_31_28_VALUE 28 31
regGDC_S2A0_S2A_DOORBELL_ENTRY_10_CTRL 0 0x1d5 9 0 2
	S2A_DOORBELL_PORT10_ENABLE 0 0
	S2A_DOORBELL_PORT10_AWID 1 5
	S2A_DOORBELL_PORT10_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT10_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT10_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT10_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT10_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT10_DROP_EN 27 27
	S2A_DOORBELL_PORT10_AWADDR_31_28_VALUE 28 31
regGDC_S2A0_S2A_DOORBELL_ENTRY_11_CTRL 0 0x1d6 9 0 2
	S2A_DOORBELL_PORT11_ENABLE 0 0
	S2A_DOORBELL_PORT11_AWID 1 5
	S2A_DOORBELL_PORT11_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT11_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT11_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT11_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT11_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT11_DROP_EN 27 27
	S2A_DOORBELL_PORT11_AWADDR_31_28_VALUE 28 31
regGDC_S2A0_S2A_DOORBELL_ENTRY_12_CTRL 0 0x1d7 9 0 2
	S2A_DOORBELL_PORT12_ENABLE 0 0
	S2A_DOORBELL_PORT12_AWID 1 5
	S2A_DOORBELL_PORT12_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT12_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT12_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT12_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT12_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT12_DROP_EN 27 27
	S2A_DOORBELL_PORT12_AWADDR_31_28_VALUE 28 31
regGDC_S2A0_S2A_DOORBELL_ENTRY_13_CTRL 0 0x1d8 9 0 2
	S2A_DOORBELL_PORT13_ENABLE 0 0
	S2A_DOORBELL_PORT13_AWID 1 5
	S2A_DOORBELL_PORT13_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT13_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT13_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT13_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT13_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT13_DROP_EN 27 27
	S2A_DOORBELL_PORT13_AWADDR_31_28_VALUE 28 31
regGDC_S2A0_S2A_DOORBELL_ENTRY_14_CTRL 0 0x1d9 9 0 2
	S2A_DOORBELL_PORT14_ENABLE 0 0
	S2A_DOORBELL_PORT14_AWID 1 5
	S2A_DOORBELL_PORT14_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT14_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT14_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT14_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT14_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT14_DROP_EN 27 27
	S2A_DOORBELL_PORT14_AWADDR_31_28_VALUE 28 31
regGDC_S2A0_S2A_DOORBELL_ENTRY_15_CTRL 0 0x1da 9 0 2
	S2A_DOORBELL_PORT15_ENABLE 0 0
	S2A_DOORBELL_PORT15_AWID 1 5
	S2A_DOORBELL_PORT15_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT15_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT15_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT15_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT15_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT15_DROP_EN 27 27
	S2A_DOORBELL_PORT15_AWADDR_31_28_VALUE 28 31
regGDC_S2A0_S2A_DOORBELL_ENTRY_1_CTRL 0 0x1cc 9 0 2
	S2A_DOORBELL_PORT1_ENABLE 0 0
	S2A_DOORBELL_PORT1_AWID 1 5
	S2A_DOORBELL_PORT1_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT1_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT1_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT1_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT1_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT1_DROP_EN 27 27
	S2A_DOORBELL_PORT1_AWADDR_31_28_VALUE 28 31
regGDC_S2A0_S2A_DOORBELL_ENTRY_2_CTRL 0 0x1cd 9 0 2
	S2A_DOORBELL_PORT2_ENABLE 0 0
	S2A_DOORBELL_PORT2_AWID 1 5
	S2A_DOORBELL_PORT2_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT2_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT2_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT2_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT2_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT2_DROP_EN 27 27
	S2A_DOORBELL_PORT2_AWADDR_31_28_VALUE 28 31
regGDC_S2A0_S2A_DOORBELL_ENTRY_3_CTRL 0 0x1ce 9 0 2
	S2A_DOORBELL_PORT3_ENABLE 0 0
	S2A_DOORBELL_PORT3_AWID 1 5
	S2A_DOORBELL_PORT3_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT3_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT3_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT3_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT3_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT3_DROP_EN 27 27
	S2A_DOORBELL_PORT3_AWADDR_31_28_VALUE 28 31
regGDC_S2A0_S2A_DOORBELL_ENTRY_4_CTRL 0 0x1cf 9 0 2
	S2A_DOORBELL_PORT4_ENABLE 0 0
	S2A_DOORBELL_PORT4_AWID 1 5
	S2A_DOORBELL_PORT4_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT4_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT4_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT4_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT4_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT4_DROP_EN 27 27
	S2A_DOORBELL_PORT4_AWADDR_31_28_VALUE 28 31
regGDC_S2A0_S2A_DOORBELL_ENTRY_5_CTRL 0 0x1d0 9 0 2
	S2A_DOORBELL_PORT5_ENABLE 0 0
	S2A_DOORBELL_PORT5_AWID 1 5
	S2A_DOORBELL_PORT5_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT5_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT5_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT5_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT5_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT5_DROP_EN 27 27
	S2A_DOORBELL_PORT5_AWADDR_31_28_VALUE 28 31
regGDC_S2A0_S2A_DOORBELL_ENTRY_6_CTRL 0 0x1d1 9 0 2
	S2A_DOORBELL_PORT6_ENABLE 0 0
	S2A_DOORBELL_PORT6_AWID 1 5
	S2A_DOORBELL_PORT6_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT6_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT6_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT6_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT6_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT6_DROP_EN 27 27
	S2A_DOORBELL_PORT6_AWADDR_31_28_VALUE 28 31
regGDC_S2A0_S2A_DOORBELL_ENTRY_7_CTRL 0 0x1d2 9 0 2
	S2A_DOORBELL_PORT7_ENABLE 0 0
	S2A_DOORBELL_PORT7_AWID 1 5
	S2A_DOORBELL_PORT7_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT7_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT7_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT7_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT7_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT7_DROP_EN 27 27
	S2A_DOORBELL_PORT7_AWADDR_31_28_VALUE 28 31
regGDC_S2A0_S2A_DOORBELL_ENTRY_8_CTRL 0 0x1d3 9 0 2
	S2A_DOORBELL_PORT8_ENABLE 0 0
	S2A_DOORBELL_PORT8_AWID 1 5
	S2A_DOORBELL_PORT8_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT8_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT8_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT8_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT8_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT8_DROP_EN 27 27
	S2A_DOORBELL_PORT8_AWADDR_31_28_VALUE 28 31
regGDC_S2A0_S2A_DOORBELL_ENTRY_9_CTRL 0 0x1d4 9 0 2
	S2A_DOORBELL_PORT9_ENABLE 0 0
	S2A_DOORBELL_PORT9_AWID 1 5
	S2A_DOORBELL_PORT9_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT9_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT9_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT9_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT9_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT9_DROP_EN 27 27
	S2A_DOORBELL_PORT9_AWADDR_31_28_VALUE 28 31
regGDC_S2A1_NBIF_GFX_DOORBELL_STATUS 0 0x4f0afc 3 0 3
	NBIF_GFX_DOORBELL_SENT 0 15
	S2A_DOORBELL_ALL_CLR_EN 16 16
	S2A_DOORBELL_ALL_CLR_ST 24 24
regGDC_S2A1_S2A_DOORBELL_COMMON_CTRL_REG 0 0x4f0afb 2 0 3
	S2A_DOORBELL_FENCE_ONCE_TRIGGER_DIS 0 0
	S2A_DOORBE_FENCE_INTR_ENABLE 1 1
regGDC_S2A1_S2A_DOORBELL_ENTRY_0_CTRL 0 0x4f0aeb 9 0 3
	S2A_DOORBELL_PORT0_ENABLE 0 0
	S2A_DOORBELL_PORT0_AWID 1 5
	S2A_DOORBELL_PORT0_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT0_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT0_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT0_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT0_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT0_DROP_EN 27 27
	S2A_DOORBELL_PORT0_AWADDR_31_28_VALUE 28 31
regGDC_S2A1_S2A_DOORBELL_ENTRY_10_CTRL 0 0x4f0af5 9 0 3
	S2A_DOORBELL_PORT10_ENABLE 0 0
	S2A_DOORBELL_PORT10_AWID 1 5
	S2A_DOORBELL_PORT10_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT10_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT10_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT10_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT10_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT10_DROP_EN 27 27
	S2A_DOORBELL_PORT10_AWADDR_31_28_VALUE 28 31
regGDC_S2A1_S2A_DOORBELL_ENTRY_11_CTRL 0 0x4f0af6 9 0 3
	S2A_DOORBELL_PORT11_ENABLE 0 0
	S2A_DOORBELL_PORT11_AWID 1 5
	S2A_DOORBELL_PORT11_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT11_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT11_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT11_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT11_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT11_DROP_EN 27 27
	S2A_DOORBELL_PORT11_AWADDR_31_28_VALUE 28 31
regGDC_S2A1_S2A_DOORBELL_ENTRY_12_CTRL 0 0x4f0af7 9 0 3
	S2A_DOORBELL_PORT12_ENABLE 0 0
	S2A_DOORBELL_PORT12_AWID 1 5
	S2A_DOORBELL_PORT12_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT12_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT12_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT12_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT12_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT12_DROP_EN 27 27
	S2A_DOORBELL_PORT12_AWADDR_31_28_VALUE 28 31
regGDC_S2A1_S2A_DOORBELL_ENTRY_13_CTRL 0 0x4f0af8 9 0 3
	S2A_DOORBELL_PORT13_ENABLE 0 0
	S2A_DOORBELL_PORT13_AWID 1 5
	S2A_DOORBELL_PORT13_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT13_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT13_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT13_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT13_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT13_DROP_EN 27 27
	S2A_DOORBELL_PORT13_AWADDR_31_28_VALUE 28 31
regGDC_S2A1_S2A_DOORBELL_ENTRY_14_CTRL 0 0x4f0af9 9 0 3
	S2A_DOORBELL_PORT14_ENABLE 0 0
	S2A_DOORBELL_PORT14_AWID 1 5
	S2A_DOORBELL_PORT14_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT14_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT14_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT14_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT14_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT14_DROP_EN 27 27
	S2A_DOORBELL_PORT14_AWADDR_31_28_VALUE 28 31
regGDC_S2A1_S2A_DOORBELL_ENTRY_15_CTRL 0 0x4f0afa 9 0 3
	S2A_DOORBELL_PORT15_ENABLE 0 0
	S2A_DOORBELL_PORT15_AWID 1 5
	S2A_DOORBELL_PORT15_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT15_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT15_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT15_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT15_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT15_DROP_EN 27 27
	S2A_DOORBELL_PORT15_AWADDR_31_28_VALUE 28 31
regGDC_S2A1_S2A_DOORBELL_ENTRY_1_CTRL 0 0x4f0aec 9 0 3
	S2A_DOORBELL_PORT1_ENABLE 0 0
	S2A_DOORBELL_PORT1_AWID 1 5
	S2A_DOORBELL_PORT1_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT1_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT1_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT1_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT1_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT1_DROP_EN 27 27
	S2A_DOORBELL_PORT1_AWADDR_31_28_VALUE 28 31
regGDC_S2A1_S2A_DOORBELL_ENTRY_2_CTRL 0 0x4f0aed 9 0 3
	S2A_DOORBELL_PORT2_ENABLE 0 0
	S2A_DOORBELL_PORT2_AWID 1 5
	S2A_DOORBELL_PORT2_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT2_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT2_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT2_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT2_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT2_DROP_EN 27 27
	S2A_DOORBELL_PORT2_AWADDR_31_28_VALUE 28 31
regGDC_S2A1_S2A_DOORBELL_ENTRY_3_CTRL 0 0x4f0aee 9 0 3
	S2A_DOORBELL_PORT3_ENABLE 0 0
	S2A_DOORBELL_PORT3_AWID 1 5
	S2A_DOORBELL_PORT3_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT3_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT3_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT3_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT3_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT3_DROP_EN 27 27
	S2A_DOORBELL_PORT3_AWADDR_31_28_VALUE 28 31
regGDC_S2A1_S2A_DOORBELL_ENTRY_4_CTRL 0 0x4f0aef 9 0 3
	S2A_DOORBELL_PORT4_ENABLE 0 0
	S2A_DOORBELL_PORT4_AWID 1 5
	S2A_DOORBELL_PORT4_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT4_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT4_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT4_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT4_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT4_DROP_EN 27 27
	S2A_DOORBELL_PORT4_AWADDR_31_28_VALUE 28 31
regGDC_S2A1_S2A_DOORBELL_ENTRY_5_CTRL 0 0x4f0af0 9 0 3
	S2A_DOORBELL_PORT5_ENABLE 0 0
	S2A_DOORBELL_PORT5_AWID 1 5
	S2A_DOORBELL_PORT5_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT5_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT5_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT5_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT5_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT5_DROP_EN 27 27
	S2A_DOORBELL_PORT5_AWADDR_31_28_VALUE 28 31
regGDC_S2A1_S2A_DOORBELL_ENTRY_6_CTRL 0 0x4f0af1 9 0 3
	S2A_DOORBELL_PORT6_ENABLE 0 0
	S2A_DOORBELL_PORT6_AWID 1 5
	S2A_DOORBELL_PORT6_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT6_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT6_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT6_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT6_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT6_DROP_EN 27 27
	S2A_DOORBELL_PORT6_AWADDR_31_28_VALUE 28 31
regGDC_S2A1_S2A_DOORBELL_ENTRY_7_CTRL 0 0x4f0af2 9 0 3
	S2A_DOORBELL_PORT7_ENABLE 0 0
	S2A_DOORBELL_PORT7_AWID 1 5
	S2A_DOORBELL_PORT7_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT7_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT7_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT7_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT7_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT7_DROP_EN 27 27
	S2A_DOORBELL_PORT7_AWADDR_31_28_VALUE 28 31
regGDC_S2A1_S2A_DOORBELL_ENTRY_8_CTRL 0 0x4f0af3 9 0 3
	S2A_DOORBELL_PORT8_ENABLE 0 0
	S2A_DOORBELL_PORT8_AWID 1 5
	S2A_DOORBELL_PORT8_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT8_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT8_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT8_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT8_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT8_DROP_EN 27 27
	S2A_DOORBELL_PORT8_AWADDR_31_28_VALUE 28 31
regGDC_S2A1_S2A_DOORBELL_ENTRY_9_CTRL 0 0x4f0af4 9 0 3
	S2A_DOORBELL_PORT9_ENABLE 0 0
	S2A_DOORBELL_PORT9_AWID 1 5
	S2A_DOORBELL_PORT9_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT9_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT9_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT9_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT9_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT9_DROP_EN 27 27
	S2A_DOORBELL_PORT9_AWADDR_31_28_VALUE 28 31
regHARD_RST_CTRL 0 0xe000 15 0 5
	DSPT_CFG_RST_EN 0 0
	DSPT_CFG_STICKY_RST_EN 1 1
	DSPT_PRV_RST_EN 2 2
	DSPT_PRV_STICKY_RST_EN 3 3
	EP_CFG_RST_EN 4 4
	EP_CFG_STICKY_RST_EN 5 5
	EP_PRV_RST_EN 6 6
	EP_PRV_STICKY_RST_EN 7 7
	SDP_PORT_RESET_EN 9 9
	SION_AON_RESET_EN 10 10
	STRAP_RST_EN 23 23
	SWUS_SHADOW_RST_EN 28 28
	CORE_STICKY_RST_EN 29 29
	RELOAD_STRAP_EN 30 30
	CORE_RST_EN 31 31
regHST_CLK0_SW0_CL0_CNTL 0 0x4f3d40 2 0 3
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
regHST_CLK0_SW1_CL0_CNTL 0 0x4f3d60 2 0 3
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
regINTR_LINE_ENABLE 0 0xe802 1 0 5
	INTR_LINE_ENABLE_DEV0 0 7
regINTR_LINE_POLARITY 0 0xe801 1 0 5
	INTR_LINE_POLARITY_DEV0 0 7
regIRQ_BRIDGE_CNTL 0 0xf 0 0 5
regMISC_SCRATCH 0 0xe800 1 0 5
	MISC_SCRATCH0 0 31
regNBIF_BX_PERF_CNT_FSM 0 0xe8ff 5 0 5
	BX_GLOBAL_SHADOW_TGL_DELAY_COUNT 0 3
	BX_GLOBAL_PERF_RESET_TGL_DELAY_COUNT 4 7
	BX_GLOBAL_PERF_RESET_TGL_DELAY_EN 8 8
	BX_PRE_FLD_GLOBAL_SHADOW_WR 9 9
	BX_PERF_CNT_DONE 10 10
regNBIF_COM_COUNT_VALUE 0 0xe908 1 0 5
	NBIF_COM_COUNT_VALUE 0 31
regNBIF_DS_CTRL_LCLK 0 0xe888 4 0 5
	NBIF_LCLK_DS_EN 0 0
	ATHUB_LCLK_DEEPSLEEP_ALLOW_ENABLE 1 1
	USB_LCLK_DEEPSLEEP_ALLOW_ENABLE 2 2
	NBIF_LCLK_DS_TIMER 16 31
regNBIF_INTX_DSTATE_MISC_CNTL 0 0xe846 8 0 5
	DEASRT_INTX_DSTATE_CHK_DIS_EP 0 0
	DEASRT_INTX_DSTATE_CHK_DIS_DN 1 1
	DEASRT_INTX_DSTATE_CHK_DIS_SWUS 2 2
	DEASRT_INTX_IN_NOND0_EN_EP 3 3
	DEASRT_INTX_IN_NOND0_EN_DN 4 4
	PMI_INT_DIS_EP 5 5
	PMI_INT_DIS_DN 6 6
	PMI_INT_DIS_SWUS 7 7
regNBIF_MGCG_CTRL_LCLK 0 0xe887 9 0 5
	NBIF_MGCG_EN_LCLK 0 0
	NBIF_MGCG_MODE_LCLK 1 1
	NBIF_MGCG_HYSTERESIS_LCLK 2 9
	NBIF_MGCG_HST_DIS_LCLK 10 10
	NBIF_MGCG_DMA_DIS_LCLK 11 11
	NBIF_MGCG_REG_DIS_LCLK 12 12
	NBIF_MGCG_AER_DIS_LCLK 13 13
	NBIF_MGCG_DBG_DIS_LCLK 14 14
	NBIF_SRAM_FGCG_EN_LCLK 15 15
regNBIF_PENDING_MISC_CNTL 0 0xe847 2 0 5
	FLR_MST_PEND_CHK_DIS 0 0
	FLR_SLV_PEND_CHK_DIS 1 1
regNBIF_PERF_COM_COUNT_ENABLE 0 0xe8f4 3 0 5
	NBIF_COM_COUNT_ENABLE 0 0
	START_COUNT_NOPULS 3 3
	LEGACY_OUT_REALTIME_SEL 4 4
regNBIF_PGMST_CTRL 0 0xe838 4 0 5
	NBIF_CFG_PG_HYSTERESIS 0 7
	NBIF_CFG_PG_EN 8 8
	NBIF_CFG_IDLENESS_COUNT_EN 10 13
	NBIF_CFG_FW_PG_EXIT_EN 14 15
regNBIF_PGSLV_CTRL 0 0xe839 1 0 5
	NBIF_CFG_IDLE_HYSTERESIS 0 4
regNBIF_PG_MISC_CTRL 0 0xe83a 9 0 5
	NBIF_CFG_SHUBCLK_0_IDLE_HYSTERESIS 0 4
	NBIF_CFG_SHUBCLK_1_IDLE_HYSTERESIS 5 9
	NBIF_PG_ENDP_D3_ONLY 10 10
	NBIF_PG_CLK_PERM1 13 13
	NBIF_PG_DS_ALLOW_DIS 14 14
	NBIF_PG_CLK_PERM2 16 16
	NBIF_CFG_REFCLK_CYCLE_FOR_200NS 24 29
	NBIF_PG_PCIE_NBIF_LD_MASK 30 30
	NBIF_CFG_PG_EXIT_OVERRIDE 31 31
regNBIF_PWRBRK_REQUEST 0 0xe84c 1 0 5
	NBIF_PWRBRK_REQUEST 0 0
regNBIF_REGIF_ERRSET_CTRL 0 0xe836 1 0 5
	DROP_NONPF_MMREGREQ_SETERR_DIS 0 0
regNBIF_SDP_VWR_VCHG_DIS_CTRL 0 0xe88c 9 0 5
	SDP_VWR_VCHG_ENDP_F0_DIS 0 0
	SDP_VWR_VCHG_ENDP_F1_DIS 1 1
	SDP_VWR_VCHG_ENDP_F2_DIS 2 2
	SDP_VWR_VCHG_ENDP_F3_DIS 3 3
	SDP_VWR_VCHG_ENDP_F4_DIS 4 4
	SDP_VWR_VCHG_ENDP_F5_DIS 5 5
	SDP_VWR_VCHG_ENDP_F6_DIS 6 6
	SDP_VWR_VCHG_ENDP_F7_DIS 7 7
	SDP_VWR_VCHG_SWDS_P0_DIS 24 24
regNBIF_SDP_VWR_VCHG_RST_CTRL0 0 0xe88d 9 0 5
	SDP_VWR_VCHG_ENDP_F0_RST_OVRD_EN 0 0
	SDP_VWR_VCHG_ENDP_F1_RST_OVRD_EN 1 1
	SDP_VWR_VCHG_ENDP_F2_RST_OVRD_EN 2 2
	SDP_VWR_VCHG_ENDP_F3_RST_OVRD_EN 3 3
	SDP_VWR_VCHG_ENDP_F4_RST_OVRD_EN 4 4
	SDP_VWR_VCHG_ENDP_F5_RST_OVRD_EN 5 5
	SDP_VWR_VCHG_ENDP_F6_RST_OVRD_EN 6 6
	SDP_VWR_VCHG_ENDP_F7_RST_OVRD_EN 7 7
	SDP_VWR_VCHG_SWDS_P0_RST_OVRD_EN 24 24
regNBIF_SDP_VWR_VCHG_RST_CTRL1 0 0xe88e 9 0 5
	SDP_VWR_VCHG_ENDP_F0_RST_OVRD_VAL 0 0
	SDP_VWR_VCHG_ENDP_F1_RST_OVRD_VAL 1 1
	SDP_VWR_VCHG_ENDP_F2_RST_OVRD_VAL 2 2
	SDP_VWR_VCHG_ENDP_F3_RST_OVRD_VAL 3 3
	SDP_VWR_VCHG_ENDP_F4_RST_OVRD_VAL 4 4
	SDP_VWR_VCHG_ENDP_F5_RST_OVRD_VAL 5 5
	SDP_VWR_VCHG_ENDP_F6_RST_OVRD_VAL 6 6
	SDP_VWR_VCHG_ENDP_F7_RST_OVRD_VAL 7 7
	SDP_VWR_VCHG_SWDS_P0_RST_OVRD_VAL 24 24
regNBIF_SDP_VWR_VCHG_TRIG 0 0xe88f 9 0 5
	SDP_VWR_VCHG_ENDP_F0_TRIG 0 0
	SDP_VWR_VCHG_ENDP_F1_TRIG 1 1
	SDP_VWR_VCHG_ENDP_F2_TRIG 2 2
	SDP_VWR_VCHG_ENDP_F3_TRIG 3 3
	SDP_VWR_VCHG_ENDP_F4_TRIG 4 4
	SDP_VWR_VCHG_ENDP_F5_TRIG 5 5
	SDP_VWR_VCHG_ENDP_F6_TRIG 6 6
	SDP_VWR_VCHG_ENDP_F7_TRIG 7 7
	SDP_VWR_VCHG_SWDS_P0_TRIG 24 24
regNBIF_SHUB_TODET_CLIENT_CTRL 0 0xe899 1 0 5
	NBIF_SHUB_TODET_SLVERR_EN 0 31
regNBIF_SHUB_TODET_CLIENT_CTRL2 0 0xe89c 1 0 5
	NBIF_SHUB_TODET_SLVERR_EN2 0 31
regNBIF_SHUB_TODET_CLIENT_STATUS 0 0xe89a 1 0 5
	NBIF_SHUB_TODET_CLIENT_STATUS 0 31
regNBIF_SHUB_TODET_CLIENT_STATUS2 0 0xe89d 1 0 5
	NBIF_SHUB_TODET_CLIENT_STATUS2 0 31
regNBIF_SHUB_TODET_CTRL 0 0xe898 4 0 5
	NBIF_SHUB_TODET_EN 0 0
	NBIF_SHUB_TODET_AER_LOG_EN 1 1
	NBIF_SHUB_TODET_TIMER_UNIT 8 10
	NBIF_SHUB_TIMEOUT_COUNT 16 31
regNBIF_SHUB_TODET_SYNCFLOOD_CTRL 0 0xe89b 1 0 5
	NBIF_SHUB_TODET_SYNCFLOOD_EN 0 31
regNBIF_SHUB_TODET_SYNCFLOOD_CTRL2 0 0xe89e 1 0 5
	NBIF_SHUB_TODET_SYNCFLOOD_EN2 0 31
regNBIF_SMN_VWR_VCHG_DIS_CTRL 0 0xe881 10 0 5
	SMN_VWR_VCHG_SET0_DIS 0 0
	SMN_VWR_VCHG_SET1_DIS 1 1
	SMN_VWR_VCHG_SET2_DIS 2 2
	SMN_VWR_VCHG_SET3_DIS 3 3
	SMN_VWR_VCHG_SET4_DIS 4 4
	SMN_VWR_VCHG_SET5_DIS 5 5
	SMN_VWR_VCHG_SET6_DIS 6 6
	SMN_VWR_VCHG_SET7_DIS 7 7
	SMN_VWR_VCHG_SET8_DIS 8 8
	SMN_VWR_VCHG_SET9_DIS 9 9
regNBIF_SMN_VWR_VCHG_DIS_CTRL_1 0 0xe886 10 0 5
	SMN_VWR_VCHG_SET0_DIFFDET_DEF_REV 0 0
	SMN_VWR_VCHG_SET1_DIFFDET_DEF_REV 1 1
	SMN_VWR_VCHG_SET2_DIFFDET_DEF_REV 2 2
	SMN_VWR_VCHG_SET3_DIFFDET_DEF_REV 3 3
	SMN_VWR_VCHG_SET4_DIFFDET_DEF_REV 4 4
	SMN_VWR_VCHG_SET5_DIFFDET_DEF_REV 5 5
	SMN_VWR_VCHG_SET6_DIFFDET_DEF_REV 6 6
	SMN_VWR_VCHG_SET7_DIFFDET_DEF_REV 7 7
	SMN_VWR_VCHG_SET8_DIFFDET_DEF_REV 8 8
	SMN_VWR_VCHG_SET9_DIFFDET_DEF_REV 9 9
regNBIF_SMN_VWR_VCHG_RST_CTRL0 0 0xe882 10 0 5
	SMN_VWR_VCHG_SET0_RST_DEF_REV 0 0
	SMN_VWR_VCHG_SET1_RST_DEF_REV 1 1
	SMN_VWR_VCHG_SET2_RST_DEF_REV 2 2
	SMN_VWR_VCHG_SET3_RST_DEF_REV 3 3
	SMN_VWR_VCHG_SET4_RST_DEF_REV 4 4
	SMN_VWR_VCHG_SET5_RST_DEF_REV 5 5
	SMN_VWR_VCHG_SET6_RST_DEF_REV 6 6
	SMN_VWR_VCHG_SET7_RST_DEF_REV 7 7
	SMN_VWR_VCHG_SET8_RST_DEF_REV 8 8
	SMN_VWR_VCHG_SET9_RST_DEF_REV 9 9
regNBIF_SMN_VWR_VCHG_TRIG 0 0xe884 10 0 5
	SMN_VWR_VCHG_SET0_TRIG 0 0
	SMN_VWR_VCHG_SET1_TRIG 1 1
	SMN_VWR_VCHG_SET2_TRIG 2 2
	SMN_VWR_VCHG_SET3_TRIG 3 3
	SMN_VWR_VCHG_SET4_TRIG 4 4
	SMN_VWR_VCHG_SET5_TRIG 5 5
	SMN_VWR_VCHG_SET6_TRIG 6 6
	SMN_VWR_VCHG_SET7_TRIG 7 7
	SMN_VWR_VCHG_SET8_TRIG 8 8
	SMN_VWR_VCHG_SET9_TRIG 9 9
regNBIF_SMN_VWR_WTRIG_CNTL 0 0xe885 10 0 5
	SMN_VWR_WTRIG_SET0_DIS 0 0
	SMN_VWR_WTRIG_SET1_DIS 1 1
	SMN_VWR_WTRIG_SET2_DIS 2 2
	SMN_VWR_WTRIG_SET3_DIS 3 3
	SMN_VWR_WTRIG_SET4_DIS 4 4
	SMN_VWR_WTRIG_SET5_DIS 5 5
	SMN_VWR_WTRIG_SET6_DIS 6 6
	SMN_VWR_WTRIG_SET7_DIS 7 7
	SMN_VWR_WTRIG_SET8_DIS 8 8
	SMN_VWR_WTRIG_SET9_DIS 9 9
regNBIF_STRAP_BIOS_CNTL 0 0xcc81 2 0 5
	NBIF_STRAP_BIOS_EN 0 0
	NBIF_STRAP_PCIE_ID_BIOS_EN 1 1
regNBIF_STRAP_WRITE_CTRL 0 0xe845 1 0 5
	NBIF_STRAP_WRITE_ONCE_ENABLE 0 0
regNBIF_VWIRE_CTRL 0 0xe880 6 0 5
	NBIF_SMN_VWR_DIS 0 0
	SMN_VWR_RESET_DELAY_CNT 4 7
	SMN_VWR_POSTED 8 8
	NBIF_SDP_UPS_VWR_DIS 16 16
	SDP_VWR_RESET_DELAY_CNT 20 23
	SDP_VWR_BLOCKLVL 26 27
regNIC400_1_ASIB_0_FN_MOD 0 0x4fbc42 2 0 3
	read_iss_override 0 0
	write_iss_override 1 1
regNIC400_1_IB_0_FN_MOD 0 0x4ff842 2 0 3
	read_iss_override 0 0
	write_iss_override 1 1
regOUTSTANDING_VC_ALLOC 0 0xe803 12 0 5
	DMA_OUTSTANDING_VC0_ALLOC 0 1
	DMA_OUTSTANDING_VC1_ALLOC 2 3
	DMA_OUTSTANDING_VC2_ALLOC 4 5
	DMA_OUTSTANDING_VC3_ALLOC 6 7
	DMA_OUTSTANDING_VC4_ALLOC 8 9
	DMA_OUTSTANDING_VC5_ALLOC 10 11
	DMA_OUTSTANDING_VC6_ALLOC 12 13
	DMA_OUTSTANDING_VC7_ALLOC 14 15
	DMA_OUTSTANDING_THRD 16 19
	HST_OUTSTANDING_VC0_ALLOC 24 25
	HST_OUTSTANDING_VC1_ALLOC 26 27
	HST_OUTSTANDING_THRD 28 31
regPCIEMSIX_PBA_0 0 0x1e400 1 0 5
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_1 0 0x1e401 1 0 5
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_2 0 0x1e402 1 0 5
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_3 0 0x1e403 1 0 5
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_4 0 0x1e404 1 0 5
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_5 0 0x1e405 1 0 5
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_6 0 0x1e406 1 0 5
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_7 0 0x1e407 1 0 5
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_VECT0_ADDR_HI 0 0x1e001 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT0_ADDR_LO 0 0x1e000 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT0_CONTROL 0 0x1e003 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT0_MSG_DATA 0 0x1e002 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT100_ADDR_HI 0 0x1e191 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT100_ADDR_LO 0 0x1e190 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT100_CONTROL 0 0x1e193 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT100_MSG_DATA 0 0x1e192 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT101_ADDR_HI 0 0x1e195 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT101_ADDR_LO 0 0x1e194 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT101_CONTROL 0 0x1e197 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT101_MSG_DATA 0 0x1e196 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT102_ADDR_HI 0 0x1e199 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT102_ADDR_LO 0 0x1e198 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT102_CONTROL 0 0x1e19b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT102_MSG_DATA 0 0x1e19a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT103_ADDR_HI 0 0x1e19d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT103_ADDR_LO 0 0x1e19c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT103_CONTROL 0 0x1e19f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT103_MSG_DATA 0 0x1e19e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT104_ADDR_HI 0 0x1e1a1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT104_ADDR_LO 0 0x1e1a0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT104_CONTROL 0 0x1e1a3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT104_MSG_DATA 0 0x1e1a2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT105_ADDR_HI 0 0x1e1a5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT105_ADDR_LO 0 0x1e1a4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT105_CONTROL 0 0x1e1a7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT105_MSG_DATA 0 0x1e1a6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT106_ADDR_HI 0 0x1e1a9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT106_ADDR_LO 0 0x1e1a8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT106_CONTROL 0 0x1e1ab 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT106_MSG_DATA 0 0x1e1aa 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT107_ADDR_HI 0 0x1e1ad 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT107_ADDR_LO 0 0x1e1ac 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT107_CONTROL 0 0x1e1af 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT107_MSG_DATA 0 0x1e1ae 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT108_ADDR_HI 0 0x1e1b1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT108_ADDR_LO 0 0x1e1b0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT108_CONTROL 0 0x1e1b3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT108_MSG_DATA 0 0x1e1b2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT109_ADDR_HI 0 0x1e1b5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT109_ADDR_LO 0 0x1e1b4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT109_CONTROL 0 0x1e1b7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT109_MSG_DATA 0 0x1e1b6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT10_ADDR_HI 0 0x1e029 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT10_ADDR_LO 0 0x1e028 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT10_CONTROL 0 0x1e02b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT10_MSG_DATA 0 0x1e02a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT110_ADDR_HI 0 0x1e1b9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT110_ADDR_LO 0 0x1e1b8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT110_CONTROL 0 0x1e1bb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT110_MSG_DATA 0 0x1e1ba 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT111_ADDR_HI 0 0x1e1bd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT111_ADDR_LO 0 0x1e1bc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT111_CONTROL 0 0x1e1bf 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT111_MSG_DATA 0 0x1e1be 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT112_ADDR_HI 0 0x1e1c1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT112_ADDR_LO 0 0x1e1c0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT112_CONTROL 0 0x1e1c3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT112_MSG_DATA 0 0x1e1c2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT113_ADDR_HI 0 0x1e1c5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT113_ADDR_LO 0 0x1e1c4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT113_CONTROL 0 0x1e1c7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT113_MSG_DATA 0 0x1e1c6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT114_ADDR_HI 0 0x1e1c9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT114_ADDR_LO 0 0x1e1c8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT114_CONTROL 0 0x1e1cb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT114_MSG_DATA 0 0x1e1ca 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT115_ADDR_HI 0 0x1e1cd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT115_ADDR_LO 0 0x1e1cc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT115_CONTROL 0 0x1e1cf 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT115_MSG_DATA 0 0x1e1ce 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT116_ADDR_HI 0 0x1e1d1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT116_ADDR_LO 0 0x1e1d0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT116_CONTROL 0 0x1e1d3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT116_MSG_DATA 0 0x1e1d2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT117_ADDR_HI 0 0x1e1d5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT117_ADDR_LO 0 0x1e1d4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT117_CONTROL 0 0x1e1d7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT117_MSG_DATA 0 0x1e1d6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT118_ADDR_HI 0 0x1e1d9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT118_ADDR_LO 0 0x1e1d8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT118_CONTROL 0 0x1e1db 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT118_MSG_DATA 0 0x1e1da 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT119_ADDR_HI 0 0x1e1dd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT119_ADDR_LO 0 0x1e1dc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT119_CONTROL 0 0x1e1df 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT119_MSG_DATA 0 0x1e1de 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT11_ADDR_HI 0 0x1e02d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT11_ADDR_LO 0 0x1e02c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT11_CONTROL 0 0x1e02f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT11_MSG_DATA 0 0x1e02e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT120_ADDR_HI 0 0x1e1e1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT120_ADDR_LO 0 0x1e1e0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT120_CONTROL 0 0x1e1e3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT120_MSG_DATA 0 0x1e1e2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT121_ADDR_HI 0 0x1e1e5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT121_ADDR_LO 0 0x1e1e4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT121_CONTROL 0 0x1e1e7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT121_MSG_DATA 0 0x1e1e6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT122_ADDR_HI 0 0x1e1e9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT122_ADDR_LO 0 0x1e1e8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT122_CONTROL 0 0x1e1eb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT122_MSG_DATA 0 0x1e1ea 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT123_ADDR_HI 0 0x1e1ed 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT123_ADDR_LO 0 0x1e1ec 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT123_CONTROL 0 0x1e1ef 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT123_MSG_DATA 0 0x1e1ee 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT124_ADDR_HI 0 0x1e1f1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT124_ADDR_LO 0 0x1e1f0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT124_CONTROL 0 0x1e1f3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT124_MSG_DATA 0 0x1e1f2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT125_ADDR_HI 0 0x1e1f5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT125_ADDR_LO 0 0x1e1f4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT125_CONTROL 0 0x1e1f7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT125_MSG_DATA 0 0x1e1f6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT126_ADDR_HI 0 0x1e1f9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT126_ADDR_LO 0 0x1e1f8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT126_CONTROL 0 0x1e1fb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT126_MSG_DATA 0 0x1e1fa 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT127_ADDR_HI 0 0x1e1fd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT127_ADDR_LO 0 0x1e1fc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT127_CONTROL 0 0x1e1ff 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT127_MSG_DATA 0 0x1e1fe 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT128_ADDR_HI 0 0x1e201 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT128_ADDR_LO 0 0x1e200 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT128_CONTROL 0 0x1e203 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT128_MSG_DATA 0 0x1e202 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT129_ADDR_HI 0 0x1e205 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT129_ADDR_LO 0 0x1e204 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT129_CONTROL 0 0x1e207 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT129_MSG_DATA 0 0x1e206 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT12_ADDR_HI 0 0x1e031 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT12_ADDR_LO 0 0x1e030 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT12_CONTROL 0 0x1e033 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT12_MSG_DATA 0 0x1e032 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT130_ADDR_HI 0 0x1e209 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT130_ADDR_LO 0 0x1e208 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT130_CONTROL 0 0x1e20b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT130_MSG_DATA 0 0x1e20a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT131_ADDR_HI 0 0x1e20d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT131_ADDR_LO 0 0x1e20c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT131_CONTROL 0 0x1e20f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT131_MSG_DATA 0 0x1e20e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT132_ADDR_HI 0 0x1e211 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT132_ADDR_LO 0 0x1e210 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT132_CONTROL 0 0x1e213 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT132_MSG_DATA 0 0x1e212 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT133_ADDR_HI 0 0x1e215 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT133_ADDR_LO 0 0x1e214 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT133_CONTROL 0 0x1e217 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT133_MSG_DATA 0 0x1e216 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT134_ADDR_HI 0 0x1e219 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT134_ADDR_LO 0 0x1e218 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT134_CONTROL 0 0x1e21b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT134_MSG_DATA 0 0x1e21a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT135_ADDR_HI 0 0x1e21d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT135_ADDR_LO 0 0x1e21c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT135_CONTROL 0 0x1e21f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT135_MSG_DATA 0 0x1e21e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT136_ADDR_HI 0 0x1e221 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT136_ADDR_LO 0 0x1e220 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT136_CONTROL 0 0x1e223 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT136_MSG_DATA 0 0x1e222 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT137_ADDR_HI 0 0x1e225 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT137_ADDR_LO 0 0x1e224 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT137_CONTROL 0 0x1e227 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT137_MSG_DATA 0 0x1e226 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT138_ADDR_HI 0 0x1e229 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT138_ADDR_LO 0 0x1e228 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT138_CONTROL 0 0x1e22b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT138_MSG_DATA 0 0x1e22a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT139_ADDR_HI 0 0x1e22d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT139_ADDR_LO 0 0x1e22c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT139_CONTROL 0 0x1e22f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT139_MSG_DATA 0 0x1e22e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT13_ADDR_HI 0 0x1e035 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT13_ADDR_LO 0 0x1e034 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT13_CONTROL 0 0x1e037 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT13_MSG_DATA 0 0x1e036 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT140_ADDR_HI 0 0x1e231 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT140_ADDR_LO 0 0x1e230 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT140_CONTROL 0 0x1e233 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT140_MSG_DATA 0 0x1e232 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT141_ADDR_HI 0 0x1e235 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT141_ADDR_LO 0 0x1e234 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT141_CONTROL 0 0x1e237 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT141_MSG_DATA 0 0x1e236 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT142_ADDR_HI 0 0x1e239 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT142_ADDR_LO 0 0x1e238 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT142_CONTROL 0 0x1e23b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT142_MSG_DATA 0 0x1e23a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT143_ADDR_HI 0 0x1e23d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT143_ADDR_LO 0 0x1e23c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT143_CONTROL 0 0x1e23f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT143_MSG_DATA 0 0x1e23e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT144_ADDR_HI 0 0x1e241 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT144_ADDR_LO 0 0x1e240 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT144_CONTROL 0 0x1e243 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT144_MSG_DATA 0 0x1e242 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT145_ADDR_HI 0 0x1e245 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT145_ADDR_LO 0 0x1e244 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT145_CONTROL 0 0x1e247 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT145_MSG_DATA 0 0x1e246 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT146_ADDR_HI 0 0x1e249 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT146_ADDR_LO 0 0x1e248 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT146_CONTROL 0 0x1e24b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT146_MSG_DATA 0 0x1e24a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT147_ADDR_HI 0 0x1e24d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT147_ADDR_LO 0 0x1e24c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT147_CONTROL 0 0x1e24f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT147_MSG_DATA 0 0x1e24e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT148_ADDR_HI 0 0x1e251 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT148_ADDR_LO 0 0x1e250 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT148_CONTROL 0 0x1e253 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT148_MSG_DATA 0 0x1e252 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT149_ADDR_HI 0 0x1e255 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT149_ADDR_LO 0 0x1e254 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT149_CONTROL 0 0x1e257 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT149_MSG_DATA 0 0x1e256 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT14_ADDR_HI 0 0x1e039 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT14_ADDR_LO 0 0x1e038 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT14_CONTROL 0 0x1e03b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT14_MSG_DATA 0 0x1e03a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT150_ADDR_HI 0 0x1e259 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT150_ADDR_LO 0 0x1e258 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT150_CONTROL 0 0x1e25b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT150_MSG_DATA 0 0x1e25a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT151_ADDR_HI 0 0x1e25d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT151_ADDR_LO 0 0x1e25c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT151_CONTROL 0 0x1e25f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT151_MSG_DATA 0 0x1e25e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT152_ADDR_HI 0 0x1e261 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT152_ADDR_LO 0 0x1e260 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT152_CONTROL 0 0x1e263 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT152_MSG_DATA 0 0x1e262 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT153_ADDR_HI 0 0x1e265 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT153_ADDR_LO 0 0x1e264 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT153_CONTROL 0 0x1e267 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT153_MSG_DATA 0 0x1e266 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT154_ADDR_HI 0 0x1e269 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT154_ADDR_LO 0 0x1e268 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT154_CONTROL 0 0x1e26b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT154_MSG_DATA 0 0x1e26a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT155_ADDR_HI 0 0x1e26d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT155_ADDR_LO 0 0x1e26c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT155_CONTROL 0 0x1e26f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT155_MSG_DATA 0 0x1e26e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT156_ADDR_HI 0 0x1e271 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT156_ADDR_LO 0 0x1e270 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT156_CONTROL 0 0x1e273 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT156_MSG_DATA 0 0x1e272 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT157_ADDR_HI 0 0x1e275 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT157_ADDR_LO 0 0x1e274 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT157_CONTROL 0 0x1e277 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT157_MSG_DATA 0 0x1e276 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT158_ADDR_HI 0 0x1e279 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT158_ADDR_LO 0 0x1e278 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT158_CONTROL 0 0x1e27b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT158_MSG_DATA 0 0x1e27a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT159_ADDR_HI 0 0x1e27d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT159_ADDR_LO 0 0x1e27c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT159_CONTROL 0 0x1e27f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT159_MSG_DATA 0 0x1e27e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT15_ADDR_HI 0 0x1e03d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT15_ADDR_LO 0 0x1e03c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT15_CONTROL 0 0x1e03f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT15_MSG_DATA 0 0x1e03e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT160_ADDR_HI 0 0x1e281 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT160_ADDR_LO 0 0x1e280 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT160_CONTROL 0 0x1e283 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT160_MSG_DATA 0 0x1e282 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT161_ADDR_HI 0 0x1e285 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT161_ADDR_LO 0 0x1e284 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT161_CONTROL 0 0x1e287 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT161_MSG_DATA 0 0x1e286 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT162_ADDR_HI 0 0x1e289 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT162_ADDR_LO 0 0x1e288 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT162_CONTROL 0 0x1e28b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT162_MSG_DATA 0 0x1e28a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT163_ADDR_HI 0 0x1e28d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT163_ADDR_LO 0 0x1e28c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT163_CONTROL 0 0x1e28f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT163_MSG_DATA 0 0x1e28e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT164_ADDR_HI 0 0x1e291 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT164_ADDR_LO 0 0x1e290 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT164_CONTROL 0 0x1e293 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT164_MSG_DATA 0 0x1e292 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT165_ADDR_HI 0 0x1e295 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT165_ADDR_LO 0 0x1e294 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT165_CONTROL 0 0x1e297 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT165_MSG_DATA 0 0x1e296 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT166_ADDR_HI 0 0x1e299 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT166_ADDR_LO 0 0x1e298 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT166_CONTROL 0 0x1e29b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT166_MSG_DATA 0 0x1e29a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT167_ADDR_HI 0 0x1e29d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT167_ADDR_LO 0 0x1e29c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT167_CONTROL 0 0x1e29f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT167_MSG_DATA 0 0x1e29e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT168_ADDR_HI 0 0x1e2a1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT168_ADDR_LO 0 0x1e2a0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT168_CONTROL 0 0x1e2a3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT168_MSG_DATA 0 0x1e2a2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT169_ADDR_HI 0 0x1e2a5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT169_ADDR_LO 0 0x1e2a4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT169_CONTROL 0 0x1e2a7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT169_MSG_DATA 0 0x1e2a6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT16_ADDR_HI 0 0x1e041 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT16_ADDR_LO 0 0x1e040 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT16_CONTROL 0 0x1e043 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT16_MSG_DATA 0 0x1e042 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT170_ADDR_HI 0 0x1e2a9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT170_ADDR_LO 0 0x1e2a8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT170_CONTROL 0 0x1e2ab 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT170_MSG_DATA 0 0x1e2aa 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT171_ADDR_HI 0 0x1e2ad 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT171_ADDR_LO 0 0x1e2ac 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT171_CONTROL 0 0x1e2af 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT171_MSG_DATA 0 0x1e2ae 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT172_ADDR_HI 0 0x1e2b1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT172_ADDR_LO 0 0x1e2b0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT172_CONTROL 0 0x1e2b3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT172_MSG_DATA 0 0x1e2b2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT173_ADDR_HI 0 0x1e2b5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT173_ADDR_LO 0 0x1e2b4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT173_CONTROL 0 0x1e2b7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT173_MSG_DATA 0 0x1e2b6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT174_ADDR_HI 0 0x1e2b9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT174_ADDR_LO 0 0x1e2b8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT174_CONTROL 0 0x1e2bb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT174_MSG_DATA 0 0x1e2ba 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT175_ADDR_HI 0 0x1e2bd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT175_ADDR_LO 0 0x1e2bc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT175_CONTROL 0 0x1e2bf 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT175_MSG_DATA 0 0x1e2be 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT176_ADDR_HI 0 0x1e2c1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT176_ADDR_LO 0 0x1e2c0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT176_CONTROL 0 0x1e2c3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT176_MSG_DATA 0 0x1e2c2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT177_ADDR_HI 0 0x1e2c5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT177_ADDR_LO 0 0x1e2c4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT177_CONTROL 0 0x1e2c7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT177_MSG_DATA 0 0x1e2c6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT178_ADDR_HI 0 0x1e2c9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT178_ADDR_LO 0 0x1e2c8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT178_CONTROL 0 0x1e2cb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT178_MSG_DATA 0 0x1e2ca 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT179_ADDR_HI 0 0x1e2cd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT179_ADDR_LO 0 0x1e2cc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT179_CONTROL 0 0x1e2cf 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT179_MSG_DATA 0 0x1e2ce 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT17_ADDR_HI 0 0x1e045 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT17_ADDR_LO 0 0x1e044 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT17_CONTROL 0 0x1e047 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT17_MSG_DATA 0 0x1e046 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT180_ADDR_HI 0 0x1e2d1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT180_ADDR_LO 0 0x1e2d0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT180_CONTROL 0 0x1e2d3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT180_MSG_DATA 0 0x1e2d2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT181_ADDR_HI 0 0x1e2d5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT181_ADDR_LO 0 0x1e2d4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT181_CONTROL 0 0x1e2d7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT181_MSG_DATA 0 0x1e2d6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT182_ADDR_HI 0 0x1e2d9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT182_ADDR_LO 0 0x1e2d8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT182_CONTROL 0 0x1e2db 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT182_MSG_DATA 0 0x1e2da 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT183_ADDR_HI 0 0x1e2dd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT183_ADDR_LO 0 0x1e2dc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT183_CONTROL 0 0x1e2df 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT183_MSG_DATA 0 0x1e2de 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT184_ADDR_HI 0 0x1e2e1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT184_ADDR_LO 0 0x1e2e0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT184_CONTROL 0 0x1e2e3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT184_MSG_DATA 0 0x1e2e2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT185_ADDR_HI 0 0x1e2e5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT185_ADDR_LO 0 0x1e2e4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT185_CONTROL 0 0x1e2e7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT185_MSG_DATA 0 0x1e2e6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT186_ADDR_HI 0 0x1e2e9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT186_ADDR_LO 0 0x1e2e8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT186_CONTROL 0 0x1e2eb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT186_MSG_DATA 0 0x1e2ea 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT187_ADDR_HI 0 0x1e2ed 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT187_ADDR_LO 0 0x1e2ec 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT187_CONTROL 0 0x1e2ef 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT187_MSG_DATA 0 0x1e2ee 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT188_ADDR_HI 0 0x1e2f1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT188_ADDR_LO 0 0x1e2f0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT188_CONTROL 0 0x1e2f3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT188_MSG_DATA 0 0x1e2f2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT189_ADDR_HI 0 0x1e2f5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT189_ADDR_LO 0 0x1e2f4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT189_CONTROL 0 0x1e2f7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT189_MSG_DATA 0 0x1e2f6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT18_ADDR_HI 0 0x1e049 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT18_ADDR_LO 0 0x1e048 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT18_CONTROL 0 0x1e04b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT18_MSG_DATA 0 0x1e04a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT190_ADDR_HI 0 0x1e2f9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT190_ADDR_LO 0 0x1e2f8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT190_CONTROL 0 0x1e2fb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT190_MSG_DATA 0 0x1e2fa 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT191_ADDR_HI 0 0x1e2fd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT191_ADDR_LO 0 0x1e2fc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT191_CONTROL 0 0x1e2ff 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT191_MSG_DATA 0 0x1e2fe 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT192_ADDR_HI 0 0x1e301 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT192_ADDR_LO 0 0x1e300 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT192_CONTROL 0 0x1e303 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT192_MSG_DATA 0 0x1e302 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT193_ADDR_HI 0 0x1e305 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT193_ADDR_LO 0 0x1e304 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT193_CONTROL 0 0x1e307 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT193_MSG_DATA 0 0x1e306 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT194_ADDR_HI 0 0x1e309 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT194_ADDR_LO 0 0x1e308 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT194_CONTROL 0 0x1e30b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT194_MSG_DATA 0 0x1e30a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT195_ADDR_HI 0 0x1e30d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT195_ADDR_LO 0 0x1e30c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT195_CONTROL 0 0x1e30f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT195_MSG_DATA 0 0x1e30e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT196_ADDR_HI 0 0x1e311 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT196_ADDR_LO 0 0x1e310 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT196_CONTROL 0 0x1e313 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT196_MSG_DATA 0 0x1e312 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT197_ADDR_HI 0 0x1e315 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT197_ADDR_LO 0 0x1e314 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT197_CONTROL 0 0x1e317 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT197_MSG_DATA 0 0x1e316 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT198_ADDR_HI 0 0x1e319 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT198_ADDR_LO 0 0x1e318 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT198_CONTROL 0 0x1e31b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT198_MSG_DATA 0 0x1e31a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT199_ADDR_HI 0 0x1e31d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT199_ADDR_LO 0 0x1e31c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT199_CONTROL 0 0x1e31f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT199_MSG_DATA 0 0x1e31e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT19_ADDR_HI 0 0x1e04d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT19_ADDR_LO 0 0x1e04c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT19_CONTROL 0 0x1e04f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT19_MSG_DATA 0 0x1e04e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT1_ADDR_HI 0 0x1e005 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT1_ADDR_LO 0 0x1e004 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT1_CONTROL 0 0x1e007 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT1_MSG_DATA 0 0x1e006 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT200_ADDR_HI 0 0x1e321 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT200_ADDR_LO 0 0x1e320 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT200_CONTROL 0 0x1e323 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT200_MSG_DATA 0 0x1e322 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT201_ADDR_HI 0 0x1e325 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT201_ADDR_LO 0 0x1e324 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT201_CONTROL 0 0x1e327 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT201_MSG_DATA 0 0x1e326 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT202_ADDR_HI 0 0x1e329 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT202_ADDR_LO 0 0x1e328 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT202_CONTROL 0 0x1e32b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT202_MSG_DATA 0 0x1e32a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT203_ADDR_HI 0 0x1e32d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT203_ADDR_LO 0 0x1e32c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT203_CONTROL 0 0x1e32f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT203_MSG_DATA 0 0x1e32e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT204_ADDR_HI 0 0x1e331 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT204_ADDR_LO 0 0x1e330 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT204_CONTROL 0 0x1e333 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT204_MSG_DATA 0 0x1e332 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT205_ADDR_HI 0 0x1e335 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT205_ADDR_LO 0 0x1e334 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT205_CONTROL 0 0x1e337 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT205_MSG_DATA 0 0x1e336 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT206_ADDR_HI 0 0x1e339 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT206_ADDR_LO 0 0x1e338 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT206_CONTROL 0 0x1e33b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT206_MSG_DATA 0 0x1e33a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT207_ADDR_HI 0 0x1e33d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT207_ADDR_LO 0 0x1e33c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT207_CONTROL 0 0x1e33f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT207_MSG_DATA 0 0x1e33e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT208_ADDR_HI 0 0x1e341 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT208_ADDR_LO 0 0x1e340 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT208_CONTROL 0 0x1e343 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT208_MSG_DATA 0 0x1e342 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT209_ADDR_HI 0 0x1e345 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT209_ADDR_LO 0 0x1e344 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT209_CONTROL 0 0x1e347 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT209_MSG_DATA 0 0x1e346 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT20_ADDR_HI 0 0x1e051 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT20_ADDR_LO 0 0x1e050 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT20_CONTROL 0 0x1e053 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT20_MSG_DATA 0 0x1e052 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT210_ADDR_HI 0 0x1e349 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT210_ADDR_LO 0 0x1e348 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT210_CONTROL 0 0x1e34b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT210_MSG_DATA 0 0x1e34a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT211_ADDR_HI 0 0x1e34d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT211_ADDR_LO 0 0x1e34c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT211_CONTROL 0 0x1e34f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT211_MSG_DATA 0 0x1e34e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT212_ADDR_HI 0 0x1e351 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT212_ADDR_LO 0 0x1e350 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT212_CONTROL 0 0x1e353 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT212_MSG_DATA 0 0x1e352 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT213_ADDR_HI 0 0x1e355 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT213_ADDR_LO 0 0x1e354 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT213_CONTROL 0 0x1e357 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT213_MSG_DATA 0 0x1e356 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT214_ADDR_HI 0 0x1e359 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT214_ADDR_LO 0 0x1e358 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT214_CONTROL 0 0x1e35b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT214_MSG_DATA 0 0x1e35a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT215_ADDR_HI 0 0x1e35d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT215_ADDR_LO 0 0x1e35c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT215_CONTROL 0 0x1e35f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT215_MSG_DATA 0 0x1e35e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT216_ADDR_HI 0 0x1e361 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT216_ADDR_LO 0 0x1e360 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT216_CONTROL 0 0x1e363 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT216_MSG_DATA 0 0x1e362 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT217_ADDR_HI 0 0x1e365 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT217_ADDR_LO 0 0x1e364 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT217_CONTROL 0 0x1e367 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT217_MSG_DATA 0 0x1e366 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT218_ADDR_HI 0 0x1e369 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT218_ADDR_LO 0 0x1e368 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT218_CONTROL 0 0x1e36b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT218_MSG_DATA 0 0x1e36a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT219_ADDR_HI 0 0x1e36d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT219_ADDR_LO 0 0x1e36c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT219_CONTROL 0 0x1e36f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT219_MSG_DATA 0 0x1e36e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT21_ADDR_HI 0 0x1e055 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT21_ADDR_LO 0 0x1e054 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT21_CONTROL 0 0x1e057 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT21_MSG_DATA 0 0x1e056 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT220_ADDR_HI 0 0x1e371 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT220_ADDR_LO 0 0x1e370 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT220_CONTROL 0 0x1e373 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT220_MSG_DATA 0 0x1e372 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT221_ADDR_HI 0 0x1e375 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT221_ADDR_LO 0 0x1e374 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT221_CONTROL 0 0x1e377 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT221_MSG_DATA 0 0x1e376 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT222_ADDR_HI 0 0x1e379 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT222_ADDR_LO 0 0x1e378 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT222_CONTROL 0 0x1e37b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT222_MSG_DATA 0 0x1e37a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT223_ADDR_HI 0 0x1e37d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT223_ADDR_LO 0 0x1e37c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT223_CONTROL 0 0x1e37f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT223_MSG_DATA 0 0x1e37e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT224_ADDR_HI 0 0x1e381 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT224_ADDR_LO 0 0x1e380 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT224_CONTROL 0 0x1e383 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT224_MSG_DATA 0 0x1e382 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT225_ADDR_HI 0 0x1e385 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT225_ADDR_LO 0 0x1e384 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT225_CONTROL 0 0x1e387 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT225_MSG_DATA 0 0x1e386 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT226_ADDR_HI 0 0x1e389 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT226_ADDR_LO 0 0x1e388 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT226_CONTROL 0 0x1e38b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT226_MSG_DATA 0 0x1e38a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT227_ADDR_HI 0 0x1e38d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT227_ADDR_LO 0 0x1e38c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT227_CONTROL 0 0x1e38f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT227_MSG_DATA 0 0x1e38e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT228_ADDR_HI 0 0x1e391 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT228_ADDR_LO 0 0x1e390 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT228_CONTROL 0 0x1e393 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT228_MSG_DATA 0 0x1e392 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT229_ADDR_HI 0 0x1e395 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT229_ADDR_LO 0 0x1e394 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT229_CONTROL 0 0x1e397 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT229_MSG_DATA 0 0x1e396 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT22_ADDR_HI 0 0x1e059 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT22_ADDR_LO 0 0x1e058 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT22_CONTROL 0 0x1e05b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT22_MSG_DATA 0 0x1e05a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT230_ADDR_HI 0 0x1e399 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT230_ADDR_LO 0 0x1e398 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT230_CONTROL 0 0x1e39b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT230_MSG_DATA 0 0x1e39a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT231_ADDR_HI 0 0x1e39d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT231_ADDR_LO 0 0x1e39c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT231_CONTROL 0 0x1e39f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT231_MSG_DATA 0 0x1e39e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT232_ADDR_HI 0 0x1e3a1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT232_ADDR_LO 0 0x1e3a0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT232_CONTROL 0 0x1e3a3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT232_MSG_DATA 0 0x1e3a2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT233_ADDR_HI 0 0x1e3a5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT233_ADDR_LO 0 0x1e3a4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT233_CONTROL 0 0x1e3a7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT233_MSG_DATA 0 0x1e3a6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT234_ADDR_HI 0 0x1e3a9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT234_ADDR_LO 0 0x1e3a8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT234_CONTROL 0 0x1e3ab 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT234_MSG_DATA 0 0x1e3aa 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT235_ADDR_HI 0 0x1e3ad 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT235_ADDR_LO 0 0x1e3ac 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT235_CONTROL 0 0x1e3af 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT235_MSG_DATA 0 0x1e3ae 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT236_ADDR_HI 0 0x1e3b1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT236_ADDR_LO 0 0x1e3b0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT236_CONTROL 0 0x1e3b3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT236_MSG_DATA 0 0x1e3b2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT237_ADDR_HI 0 0x1e3b5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT237_ADDR_LO 0 0x1e3b4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT237_CONTROL 0 0x1e3b7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT237_MSG_DATA 0 0x1e3b6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT238_ADDR_HI 0 0x1e3b9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT238_ADDR_LO 0 0x1e3b8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT238_CONTROL 0 0x1e3bb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT238_MSG_DATA 0 0x1e3ba 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT239_ADDR_HI 0 0x1e3bd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT239_ADDR_LO 0 0x1e3bc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT239_CONTROL 0 0x1e3bf 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT239_MSG_DATA 0 0x1e3be 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT23_ADDR_HI 0 0x1e05d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT23_ADDR_LO 0 0x1e05c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT23_CONTROL 0 0x1e05f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT23_MSG_DATA 0 0x1e05e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT240_ADDR_HI 0 0x1e3c1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT240_ADDR_LO 0 0x1e3c0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT240_CONTROL 0 0x1e3c3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT240_MSG_DATA 0 0x1e3c2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT241_ADDR_HI 0 0x1e3c5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT241_ADDR_LO 0 0x1e3c4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT241_CONTROL 0 0x1e3c7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT241_MSG_DATA 0 0x1e3c6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT242_ADDR_HI 0 0x1e3c9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT242_ADDR_LO 0 0x1e3c8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT242_CONTROL 0 0x1e3cb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT242_MSG_DATA 0 0x1e3ca 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT243_ADDR_HI 0 0x1e3cd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT243_ADDR_LO 0 0x1e3cc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT243_CONTROL 0 0x1e3cf 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT243_MSG_DATA 0 0x1e3ce 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT244_ADDR_HI 0 0x1e3d1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT244_ADDR_LO 0 0x1e3d0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT244_CONTROL 0 0x1e3d3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT244_MSG_DATA 0 0x1e3d2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT245_ADDR_HI 0 0x1e3d5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT245_ADDR_LO 0 0x1e3d4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT245_CONTROL 0 0x1e3d7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT245_MSG_DATA 0 0x1e3d6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT246_ADDR_HI 0 0x1e3d9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT246_ADDR_LO 0 0x1e3d8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT246_CONTROL 0 0x1e3db 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT246_MSG_DATA 0 0x1e3da 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT247_ADDR_HI 0 0x1e3dd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT247_ADDR_LO 0 0x1e3dc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT247_CONTROL 0 0x1e3df 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT247_MSG_DATA 0 0x1e3de 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT248_ADDR_HI 0 0x1e3e1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT248_ADDR_LO 0 0x1e3e0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT248_CONTROL 0 0x1e3e3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT248_MSG_DATA 0 0x1e3e2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT249_ADDR_HI 0 0x1e3e5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT249_ADDR_LO 0 0x1e3e4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT249_CONTROL 0 0x1e3e7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT249_MSG_DATA 0 0x1e3e6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT24_ADDR_HI 0 0x1e061 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT24_ADDR_LO 0 0x1e060 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT24_CONTROL 0 0x1e063 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT24_MSG_DATA 0 0x1e062 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT250_ADDR_HI 0 0x1e3e9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT250_ADDR_LO 0 0x1e3e8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT250_CONTROL 0 0x1e3eb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT250_MSG_DATA 0 0x1e3ea 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT251_ADDR_HI 0 0x1e3ed 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT251_ADDR_LO 0 0x1e3ec 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT251_CONTROL 0 0x1e3ef 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT251_MSG_DATA 0 0x1e3ee 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT252_ADDR_HI 0 0x1e3f1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT252_ADDR_LO 0 0x1e3f0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT252_CONTROL 0 0x1e3f3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT252_MSG_DATA 0 0x1e3f2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT253_ADDR_HI 0 0x1e3f5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT253_ADDR_LO 0 0x1e3f4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT253_CONTROL 0 0x1e3f7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT253_MSG_DATA 0 0x1e3f6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT254_ADDR_HI 0 0x1e3f9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT254_ADDR_LO 0 0x1e3f8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT254_CONTROL 0 0x1e3fb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT254_MSG_DATA 0 0x1e3fa 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT255_ADDR_HI 0 0x1e3fd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT255_ADDR_LO 0 0x1e3fc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT255_CONTROL 0 0x1e3ff 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT255_MSG_DATA 0 0x1e3fe 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT25_ADDR_HI 0 0x1e065 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT25_ADDR_LO 0 0x1e064 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT25_CONTROL 0 0x1e067 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT25_MSG_DATA 0 0x1e066 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT26_ADDR_HI 0 0x1e069 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT26_ADDR_LO 0 0x1e068 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT26_CONTROL 0 0x1e06b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT26_MSG_DATA 0 0x1e06a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT27_ADDR_HI 0 0x1e06d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT27_ADDR_LO 0 0x1e06c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT27_CONTROL 0 0x1e06f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT27_MSG_DATA 0 0x1e06e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT28_ADDR_HI 0 0x1e071 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT28_ADDR_LO 0 0x1e070 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT28_CONTROL 0 0x1e073 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT28_MSG_DATA 0 0x1e072 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT29_ADDR_HI 0 0x1e075 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT29_ADDR_LO 0 0x1e074 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT29_CONTROL 0 0x1e077 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT29_MSG_DATA 0 0x1e076 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT2_ADDR_HI 0 0x1e009 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT2_ADDR_LO 0 0x1e008 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT2_CONTROL 0 0x1e00b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT2_MSG_DATA 0 0x1e00a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT30_ADDR_HI 0 0x1e079 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT30_ADDR_LO 0 0x1e078 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT30_CONTROL 0 0x1e07b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT30_MSG_DATA 0 0x1e07a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT31_ADDR_HI 0 0x1e07d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT31_ADDR_LO 0 0x1e07c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT31_CONTROL 0 0x1e07f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT31_MSG_DATA 0 0x1e07e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT32_ADDR_HI 0 0x1e081 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT32_ADDR_LO 0 0x1e080 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT32_CONTROL 0 0x1e083 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT32_MSG_DATA 0 0x1e082 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT33_ADDR_HI 0 0x1e085 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT33_ADDR_LO 0 0x1e084 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT33_CONTROL 0 0x1e087 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT33_MSG_DATA 0 0x1e086 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT34_ADDR_HI 0 0x1e089 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT34_ADDR_LO 0 0x1e088 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT34_CONTROL 0 0x1e08b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT34_MSG_DATA 0 0x1e08a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT35_ADDR_HI 0 0x1e08d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT35_ADDR_LO 0 0x1e08c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT35_CONTROL 0 0x1e08f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT35_MSG_DATA 0 0x1e08e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT36_ADDR_HI 0 0x1e091 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT36_ADDR_LO 0 0x1e090 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT36_CONTROL 0 0x1e093 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT36_MSG_DATA 0 0x1e092 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT37_ADDR_HI 0 0x1e095 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT37_ADDR_LO 0 0x1e094 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT37_CONTROL 0 0x1e097 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT37_MSG_DATA 0 0x1e096 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT38_ADDR_HI 0 0x1e099 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT38_ADDR_LO 0 0x1e098 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT38_CONTROL 0 0x1e09b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT38_MSG_DATA 0 0x1e09a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT39_ADDR_HI 0 0x1e09d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT39_ADDR_LO 0 0x1e09c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT39_CONTROL 0 0x1e09f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT39_MSG_DATA 0 0x1e09e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT3_ADDR_HI 0 0x1e00d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT3_ADDR_LO 0 0x1e00c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT3_CONTROL 0 0x1e00f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT3_MSG_DATA 0 0x1e00e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT40_ADDR_HI 0 0x1e0a1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT40_ADDR_LO 0 0x1e0a0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT40_CONTROL 0 0x1e0a3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT40_MSG_DATA 0 0x1e0a2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT41_ADDR_HI 0 0x1e0a5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT41_ADDR_LO 0 0x1e0a4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT41_CONTROL 0 0x1e0a7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT41_MSG_DATA 0 0x1e0a6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT42_ADDR_HI 0 0x1e0a9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT42_ADDR_LO 0 0x1e0a8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT42_CONTROL 0 0x1e0ab 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT42_MSG_DATA 0 0x1e0aa 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT43_ADDR_HI 0 0x1e0ad 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT43_ADDR_LO 0 0x1e0ac 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT43_CONTROL 0 0x1e0af 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT43_MSG_DATA 0 0x1e0ae 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT44_ADDR_HI 0 0x1e0b1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT44_ADDR_LO 0 0x1e0b0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT44_CONTROL 0 0x1e0b3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT44_MSG_DATA 0 0x1e0b2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT45_ADDR_HI 0 0x1e0b5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT45_ADDR_LO 0 0x1e0b4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT45_CONTROL 0 0x1e0b7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT45_MSG_DATA 0 0x1e0b6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT46_ADDR_HI 0 0x1e0b9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT46_ADDR_LO 0 0x1e0b8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT46_CONTROL 0 0x1e0bb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT46_MSG_DATA 0 0x1e0ba 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT47_ADDR_HI 0 0x1e0bd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT47_ADDR_LO 0 0x1e0bc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT47_CONTROL 0 0x1e0bf 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT47_MSG_DATA 0 0x1e0be 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT48_ADDR_HI 0 0x1e0c1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT48_ADDR_LO 0 0x1e0c0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT48_CONTROL 0 0x1e0c3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT48_MSG_DATA 0 0x1e0c2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT49_ADDR_HI 0 0x1e0c5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT49_ADDR_LO 0 0x1e0c4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT49_CONTROL 0 0x1e0c7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT49_MSG_DATA 0 0x1e0c6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT4_ADDR_HI 0 0x1e011 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT4_ADDR_LO 0 0x1e010 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT4_CONTROL 0 0x1e013 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT4_MSG_DATA 0 0x1e012 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT50_ADDR_HI 0 0x1e0c9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT50_ADDR_LO 0 0x1e0c8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT50_CONTROL 0 0x1e0cb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT50_MSG_DATA 0 0x1e0ca 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT51_ADDR_HI 0 0x1e0cd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT51_ADDR_LO 0 0x1e0cc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT51_CONTROL 0 0x1e0cf 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT51_MSG_DATA 0 0x1e0ce 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT52_ADDR_HI 0 0x1e0d1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT52_ADDR_LO 0 0x1e0d0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT52_CONTROL 0 0x1e0d3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT52_MSG_DATA 0 0x1e0d2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT53_ADDR_HI 0 0x1e0d5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT53_ADDR_LO 0 0x1e0d4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT53_CONTROL 0 0x1e0d7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT53_MSG_DATA 0 0x1e0d6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT54_ADDR_HI 0 0x1e0d9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT54_ADDR_LO 0 0x1e0d8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT54_CONTROL 0 0x1e0db 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT54_MSG_DATA 0 0x1e0da 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT55_ADDR_HI 0 0x1e0dd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT55_ADDR_LO 0 0x1e0dc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT55_CONTROL 0 0x1e0df 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT55_MSG_DATA 0 0x1e0de 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT56_ADDR_HI 0 0x1e0e1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT56_ADDR_LO 0 0x1e0e0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT56_CONTROL 0 0x1e0e3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT56_MSG_DATA 0 0x1e0e2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT57_ADDR_HI 0 0x1e0e5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT57_ADDR_LO 0 0x1e0e4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT57_CONTROL 0 0x1e0e7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT57_MSG_DATA 0 0x1e0e6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT58_ADDR_HI 0 0x1e0e9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT58_ADDR_LO 0 0x1e0e8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT58_CONTROL 0 0x1e0eb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT58_MSG_DATA 0 0x1e0ea 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT59_ADDR_HI 0 0x1e0ed 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT59_ADDR_LO 0 0x1e0ec 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT59_CONTROL 0 0x1e0ef 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT59_MSG_DATA 0 0x1e0ee 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT5_ADDR_HI 0 0x1e015 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT5_ADDR_LO 0 0x1e014 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT5_CONTROL 0 0x1e017 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT5_MSG_DATA 0 0x1e016 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT60_ADDR_HI 0 0x1e0f1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT60_ADDR_LO 0 0x1e0f0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT60_CONTROL 0 0x1e0f3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT60_MSG_DATA 0 0x1e0f2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT61_ADDR_HI 0 0x1e0f5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT61_ADDR_LO 0 0x1e0f4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT61_CONTROL 0 0x1e0f7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT61_MSG_DATA 0 0x1e0f6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT62_ADDR_HI 0 0x1e0f9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT62_ADDR_LO 0 0x1e0f8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT62_CONTROL 0 0x1e0fb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT62_MSG_DATA 0 0x1e0fa 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT63_ADDR_HI 0 0x1e0fd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT63_ADDR_LO 0 0x1e0fc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT63_CONTROL 0 0x1e0ff 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT63_MSG_DATA 0 0x1e0fe 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT64_ADDR_HI 0 0x1e101 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT64_ADDR_LO 0 0x1e100 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT64_CONTROL 0 0x1e103 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT64_MSG_DATA 0 0x1e102 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT65_ADDR_HI 0 0x1e105 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT65_ADDR_LO 0 0x1e104 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT65_CONTROL 0 0x1e107 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT65_MSG_DATA 0 0x1e106 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT66_ADDR_HI 0 0x1e109 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT66_ADDR_LO 0 0x1e108 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT66_CONTROL 0 0x1e10b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT66_MSG_DATA 0 0x1e10a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT67_ADDR_HI 0 0x1e10d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT67_ADDR_LO 0 0x1e10c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT67_CONTROL 0 0x1e10f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT67_MSG_DATA 0 0x1e10e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT68_ADDR_HI 0 0x1e111 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT68_ADDR_LO 0 0x1e110 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT68_CONTROL 0 0x1e113 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT68_MSG_DATA 0 0x1e112 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT69_ADDR_HI 0 0x1e115 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT69_ADDR_LO 0 0x1e114 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT69_CONTROL 0 0x1e117 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT69_MSG_DATA 0 0x1e116 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT6_ADDR_HI 0 0x1e019 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT6_ADDR_LO 0 0x1e018 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT6_CONTROL 0 0x1e01b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT6_MSG_DATA 0 0x1e01a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT70_ADDR_HI 0 0x1e119 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT70_ADDR_LO 0 0x1e118 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT70_CONTROL 0 0x1e11b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT70_MSG_DATA 0 0x1e11a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT71_ADDR_HI 0 0x1e11d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT71_ADDR_LO 0 0x1e11c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT71_CONTROL 0 0x1e11f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT71_MSG_DATA 0 0x1e11e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT72_ADDR_HI 0 0x1e121 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT72_ADDR_LO 0 0x1e120 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT72_CONTROL 0 0x1e123 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT72_MSG_DATA 0 0x1e122 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT73_ADDR_HI 0 0x1e125 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT73_ADDR_LO 0 0x1e124 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT73_CONTROL 0 0x1e127 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT73_MSG_DATA 0 0x1e126 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT74_ADDR_HI 0 0x1e129 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT74_ADDR_LO 0 0x1e128 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT74_CONTROL 0 0x1e12b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT74_MSG_DATA 0 0x1e12a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT75_ADDR_HI 0 0x1e12d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT75_ADDR_LO 0 0x1e12c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT75_CONTROL 0 0x1e12f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT75_MSG_DATA 0 0x1e12e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT76_ADDR_HI 0 0x1e131 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT76_ADDR_LO 0 0x1e130 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT76_CONTROL 0 0x1e133 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT76_MSG_DATA 0 0x1e132 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT77_ADDR_HI 0 0x1e135 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT77_ADDR_LO 0 0x1e134 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT77_CONTROL 0 0x1e137 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT77_MSG_DATA 0 0x1e136 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT78_ADDR_HI 0 0x1e139 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT78_ADDR_LO 0 0x1e138 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT78_CONTROL 0 0x1e13b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT78_MSG_DATA 0 0x1e13a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT79_ADDR_HI 0 0x1e13d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT79_ADDR_LO 0 0x1e13c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT79_CONTROL 0 0x1e13f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT79_MSG_DATA 0 0x1e13e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT7_ADDR_HI 0 0x1e01d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT7_ADDR_LO 0 0x1e01c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT7_CONTROL 0 0x1e01f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT7_MSG_DATA 0 0x1e01e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT80_ADDR_HI 0 0x1e141 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT80_ADDR_LO 0 0x1e140 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT80_CONTROL 0 0x1e143 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT80_MSG_DATA 0 0x1e142 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT81_ADDR_HI 0 0x1e145 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT81_ADDR_LO 0 0x1e144 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT81_CONTROL 0 0x1e147 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT81_MSG_DATA 0 0x1e146 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT82_ADDR_HI 0 0x1e149 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT82_ADDR_LO 0 0x1e148 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT82_CONTROL 0 0x1e14b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT82_MSG_DATA 0 0x1e14a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT83_ADDR_HI 0 0x1e14d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT83_ADDR_LO 0 0x1e14c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT83_CONTROL 0 0x1e14f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT83_MSG_DATA 0 0x1e14e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT84_ADDR_HI 0 0x1e151 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT84_ADDR_LO 0 0x1e150 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT84_CONTROL 0 0x1e153 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT84_MSG_DATA 0 0x1e152 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT85_ADDR_HI 0 0x1e155 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT85_ADDR_LO 0 0x1e154 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT85_CONTROL 0 0x1e157 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT85_MSG_DATA 0 0x1e156 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT86_ADDR_HI 0 0x1e159 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT86_ADDR_LO 0 0x1e158 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT86_CONTROL 0 0x1e15b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT86_MSG_DATA 0 0x1e15a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT87_ADDR_HI 0 0x1e15d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT87_ADDR_LO 0 0x1e15c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT87_CONTROL 0 0x1e15f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT87_MSG_DATA 0 0x1e15e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT88_ADDR_HI 0 0x1e161 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT88_ADDR_LO 0 0x1e160 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT88_CONTROL 0 0x1e163 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT88_MSG_DATA 0 0x1e162 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT89_ADDR_HI 0 0x1e165 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT89_ADDR_LO 0 0x1e164 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT89_CONTROL 0 0x1e167 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT89_MSG_DATA 0 0x1e166 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT8_ADDR_HI 0 0x1e021 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT8_ADDR_LO 0 0x1e020 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT8_CONTROL 0 0x1e023 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT8_MSG_DATA 0 0x1e022 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT90_ADDR_HI 0 0x1e169 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT90_ADDR_LO 0 0x1e168 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT90_CONTROL 0 0x1e16b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT90_MSG_DATA 0 0x1e16a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT91_ADDR_HI 0 0x1e16d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT91_ADDR_LO 0 0x1e16c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT91_CONTROL 0 0x1e16f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT91_MSG_DATA 0 0x1e16e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT92_ADDR_HI 0 0x1e171 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT92_ADDR_LO 0 0x1e170 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT92_CONTROL 0 0x1e173 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT92_MSG_DATA 0 0x1e172 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT93_ADDR_HI 0 0x1e175 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT93_ADDR_LO 0 0x1e174 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT93_CONTROL 0 0x1e177 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT93_MSG_DATA 0 0x1e176 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT94_ADDR_HI 0 0x1e179 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT94_ADDR_LO 0 0x1e178 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT94_CONTROL 0 0x1e17b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT94_MSG_DATA 0 0x1e17a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT95_ADDR_HI 0 0x1e17d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT95_ADDR_LO 0 0x1e17c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT95_CONTROL 0 0x1e17f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT95_MSG_DATA 0 0x1e17e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT96_ADDR_HI 0 0x1e181 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT96_ADDR_LO 0 0x1e180 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT96_CONTROL 0 0x1e183 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT96_MSG_DATA 0 0x1e182 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT97_ADDR_HI 0 0x1e185 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT97_ADDR_LO 0 0x1e184 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT97_CONTROL 0 0x1e187 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT97_MSG_DATA 0 0x1e186 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT98_ADDR_HI 0 0x1e189 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT98_ADDR_LO 0 0x1e188 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT98_CONTROL 0 0x1e18b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT98_MSG_DATA 0 0x1e18a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT99_ADDR_HI 0 0x1e18d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT99_ADDR_LO 0 0x1e18c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT99_CONTROL 0 0x1e18f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT99_MSG_DATA 0 0x1e18e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT9_ADDR_HI 0 0x1e025 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT9_ADDR_LO 0 0x1e024 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT9_CONTROL 0 0x1e027 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT9_MSG_DATA 0 0x1e026 1 0 5
	MSG_DATA 0 31
regRCC_DEV0_0_RCC_BACO_CNTL_MISC 0 0x87 2 0 2
	BIF_ROM_REQ_DIS 0 0
	BIF_AZ_REQ_DIS 1 1
regRCC_DEV0_0_RCC_BUSNUM_CNTL1 0 0xcc 1 0 2
	ID_MASK 0 7
regRCC_DEV0_0_RCC_BUSNUM_CNTL2 0 0xcf 4 0 2
	AUTOUPDATE_SEL 0 7
	AUTOUPDATE_EN 8 8
	HDPREG_CNTL 16 16
	ERROR_MULTIPLE_ID_MATCH 17 17
regRCC_DEV0_0_RCC_BUSNUM_LIST0 0 0xcd 4 0 2
	ID0 0 7
	ID1 8 15
	ID2 16 23
	ID3 24 31
regRCC_DEV0_0_RCC_BUSNUM_LIST1 0 0xce 4 0 2
	ID4 0 7
	ID5 8 15
	ID6 16 23
	ID7 24 31
regRCC_DEV0_0_RCC_BUS_CNTL 0 0xc1 19 0 2
	PMI_IO_DIS 2 2
	PMI_MEM_DIS 3 3
	PMI_BM_DIS 4 4
	PMI_IO_DIS_DN 5 5
	PMI_MEM_DIS_DN 6 6
	PMI_IO_DIS_UP 7 7
	PMI_MEM_DIS_UP 8 8
	ROOT_ERR_LOG_ON_EVENT 12 12
	HOST_CPL_POISONED_LOG_IN_RC 13 13
	DN_SEC_SIG_CPLCA_WITH_EP_ERR 16 16
	DN_SEC_RCV_CPLCA_WITH_EP_ERR 17 17
	DN_SEC_RCV_CPLUR_WITH_EP_ERR 18 18
	DN_PRI_SIG_CPLCA_WITH_EP_ERR 19 19
	DN_PRI_RCV_CPLCA_WITH_EP_ERR 20 20
	DN_PRI_RCV_CPLUR_WITH_EP_ERR 21 21
	MAX_PAYLOAD_SIZE_MODE 24 24
	PRIV_MAX_PAYLOAD_SIZE 25 27
	MAX_READ_REQUEST_SIZE_MODE 28 28
	PRIV_MAX_READ_REQUEST_SIZE 29 31
regRCC_DEV0_0_RCC_CAPTURE_HOST_BUSNUM 0 0xd0 1 0 2
	CHECK_EN 0 0
regRCC_DEV0_0_RCC_CMN_LINK_CNTL 0 0xde 5 0 2
	BLOCK_PME_ON_L0S_DIS 0 0
	BLOCK_PME_ON_L1_DIS 1 1
	BLOCK_PME_ON_LDN_DIS 2 2
	PM_L1_IDLE_CHECK_DMA_EN 3 3
	VLINK_IN_L1LTR_TIMER 16 31
regRCC_DEV0_0_RCC_CONFIG_APER_SIZE 0 0xc7 1 0 2
	APER_SIZE 0 31
regRCC_DEV0_0_RCC_CONFIG_CNTL 0 0xc2 3 0 2
	CFG_VGA_RAM_EN 0 0
	GENMO_MONO_ADDRESS_B 2 2
	GRPH_ADRSEL 3 4
regRCC_DEV0_0_RCC_CONFIG_F0_BASE 0 0xc6 1 0 2
	F0_BASE 0 31
regRCC_DEV0_0_RCC_CONFIG_REG_APER_SIZE 0 0xc8 1 0 2
	REG_APER_SIZE 0 26
regRCC_DEV0_0_RCC_CONSOLE_IOV_FIRST_VF_OFFSET 0 0x8f 1 0 2
	CONSOLE_IOV_FIRST_VF_OFFSET 0 15
regRCC_DEV0_0_RCC_CONSOLE_IOV_MODE_CNTL 0 0x8e 2 0 2
	RCC_CONSOLE_IOV_MODE_ENABLE 0 0
	MULTIOS_IH_SUPPORT_EN 1 1
regRCC_DEV0_0_RCC_CONSOLE_IOV_VF_STRIDE 0 0x8f 1 0 2
	CONSOLE_IOV_VF_STRIDE 0 15
regRCC_DEV0_0_RCC_DEV0_LINK_CNTL 0 0xdd 4 0 2
	LINK_DOWN_EXIT 0 0
	LINK_DOWN_ENTRY 8 8
	SWUS_SRB_RST_TLS_DIS 16 16
	SWUS_LDN_RST_TLS_DIS 17 17
regRCC_DEV0_0_RCC_DEVFUNCNUM_LIST0 0 0xda 4 0 2
	DEVFUNC_ID0 0 7
	DEVFUNC_ID1 8 15
	DEVFUNC_ID2 16 23
	DEVFUNC_ID3 24 31
regRCC_DEV0_0_RCC_DEVFUNCNUM_LIST1 0 0xdb 4 0 2
	DEVFUNC_ID4 0 7
	DEVFUNC_ID5 8 15
	DEVFUNC_ID6 16 23
	DEVFUNC_ID7 24 31
regRCC_DEV0_0_RCC_EP_REQUESTERID_RESTORE 0 0xdf 2 0 2
	EP_REQID_BUS 0 7
	EP_REQID_DEV 8 12
regRCC_DEV0_0_RCC_ERR_INT_CNTL 0 0x86 1 0 2
	INVALID_REG_ACCESS_IN_SRIOV_INT_EN 0 0
regRCC_DEV0_0_RCC_FEATURES_CONTROL_MISC 0 0xcb 13 0 2
	INIT_PFFLR_CRS_RET_DIS 7 7
	ATC_PRG_RESP_PASID_UR_EN 8 8
	RX_IGNORE_TRANSMRD_UR 9 9
	RX_IGNORE_TRANSMWR_UR 10 10
	RX_IGNORE_ATSTRANSREQ_UR 11 11
	RX_IGNORE_PAGEREQMSG_UR 12 12
	RX_IGNORE_INVCPL_UR 13 13
	CLR_MSI_X_PENDING_WHEN_DISABLED_DIS 14 14
	CHECK_BME_ON_PENDING_PKT_GEN_DIS 15 15
	PSN_CHECK_ON_PAYLOAD_DIS 16 16
	CLR_MSI_PENDING_ON_MULTIEN_DIS 17 17
	SET_DEVICE_ERR_FOR_ECRC_EN 18 18
	HOST_POISON_FLAG_CHECK_FOR_CHAIN_DIS 19 19
regRCC_DEV0_0_RCC_GPUIOV_REGION 0 0x8c 2 0 2
	LFB_REGION 0 3
	MAX_REGION 4 7
regRCC_DEV0_0_RCC_GPU_HOSTVM_EN 0 0x8d 1 0 2
	GPU_HOSTVM_EN 0 0
regRCC_DEV0_0_RCC_HOST_BUSNUM 0 0xd1 1 0 2
	HOST_ID 0 15
regRCC_DEV0_0_RCC_LTR_LSWITCH_CNTL 0 0xe0 1 0 2
	LSWITCH_LATENCY_VALUE 0 9
regRCC_DEV0_0_RCC_MARGIN_PARAM_CNTL0 0 0x8a 9 0 2
	MARGINING_VOLTAGE_SUPPORTED 0 0
	MARGINING_IND_LEFTRIGHT_TIMING 1 1
	MARGINING_IND_UPDOWN_VOLTAGE 2 2
	MARGINING_IND_ERROR_SAMPLER 3 3
	MARGINING_SAMPLE_REPORTING_METHOD 4 4
	MARGINING_NUM_TIMING_STEPS 5 10
	MARGINING_MAX_TIMING_OFFSET 11 17
	MARGINING_NUM_VOLTAGE_STEPS 18 24
	MARGINING_MAX_VOLTAGE_OFFSET 25 31
regRCC_DEV0_0_RCC_MARGIN_PARAM_CNTL1 0 0x8b 4 0 2
	MARGINING_SAMPLING_RATE_VOLTAGE 0 5
	MARGINING_SAMPLING_RATE_TIMING 6 11
	MARGINING_MAX_LANES 12 16
	MARGINING_SAMPLE_COUNT 17 23
regRCC_DEV0_0_RCC_MH_ARB_CNTL 0 0xe1 2 0 2
	MH_ARB_MODE 0 0
	MH_ARB_FIX_PRIORITY 1 14
regRCC_DEV0_0_RCC_PEER0_FB_OFFSET_HI 0 0xd2 1 0 2
	PEER0_FB_OFFSET_HI 0 19
regRCC_DEV0_0_RCC_PEER0_FB_OFFSET_LO 0 0xd3 2 0 2
	PEER0_FB_OFFSET_LO 0 19
	PEER0_FB_EN 31 31
regRCC_DEV0_0_RCC_PEER1_FB_OFFSET_HI 0 0xd4 1 0 2
	PEER1_FB_OFFSET_HI 0 19
regRCC_DEV0_0_RCC_PEER1_FB_OFFSET_LO 0 0xd5 2 0 2
	PEER1_FB_OFFSET_LO 0 19
	PEER1_FB_EN 31 31
regRCC_DEV0_0_RCC_PEER2_FB_OFFSET_HI 0 0xd6 1 0 2
	PEER2_FB_OFFSET_HI 0 19
regRCC_DEV0_0_RCC_PEER2_FB_OFFSET_LO 0 0xd7 2 0 2
	PEER2_FB_OFFSET_LO 0 19
	PEER2_FB_EN 31 31
regRCC_DEV0_0_RCC_PEER3_FB_OFFSET_HI 0 0xd8 1 0 2
	PEER3_FB_OFFSET_HI 0 19
regRCC_DEV0_0_RCC_PEER3_FB_OFFSET_LO 0 0xd9 2 0 2
	PEER3_FB_OFFSET_LO 0 19
	PEER3_FB_EN 31 31
regRCC_DEV0_0_RCC_PEER_REG_RANGE0 0 0xbe 2 0 2
	START_ADDR 0 15
	END_ADDR 16 31
regRCC_DEV0_0_RCC_PEER_REG_RANGE1 0 0xbf 2 0 2
	START_ADDR 0 15
	END_ADDR 16 31
regRCC_DEV0_0_RCC_RESET_EN 0 0x88 1 0 2
	DB_APER_RESET_EN 15 15
regRCC_DEV0_0_RCC_VDM_SUPPORT 0 0x89 5 0 2
	MCTP_SUPPORT 0 0
	AMPTP_SUPPORT 1 1
	OTHER_VDM_SUPPORT 2 2
	ROUTE_TO_RC_CHECK_IN_RCMODE 3 3
	ROUTE_BROADCAST_CHECK_IN_RCMODE 4 4
regRCC_DEV0_0_RCC_XDMA_HI 0 0xca 1 0 2
	BIF_XDMA_UPPER_BOUND 0 30
regRCC_DEV0_0_RCC_XDMA_LO 0 0xc9 2 0 2
	BIF_XDMA_LOWER_BOUND 0 30
	BIF_XDMA_APER_EN 31 31
regRCC_DEV0_1_RCC_BACO_CNTL_MISC 0 0x8da7 2 0 5
	BIF_ROM_REQ_DIS 0 0
	BIF_AZ_REQ_DIS 1 1
regRCC_DEV0_1_RCC_BUSNUM_CNTL1 0 0x8dec 1 0 5
	ID_MASK 0 7
regRCC_DEV0_1_RCC_BUSNUM_CNTL2 0 0x8def 4 0 5
	AUTOUPDATE_SEL 0 7
	AUTOUPDATE_EN 8 8
	HDPREG_CNTL 16 16
	ERROR_MULTIPLE_ID_MATCH 17 17
regRCC_DEV0_1_RCC_BUSNUM_LIST0 0 0x8ded 4 0 5
	ID0 0 7
	ID1 8 15
	ID2 16 23
	ID3 24 31
regRCC_DEV0_1_RCC_BUSNUM_LIST1 0 0x8dee 4 0 5
	ID4 0 7
	ID5 8 15
	ID6 16 23
	ID7 24 31
regRCC_DEV0_1_RCC_BUS_CNTL 0 0xc441 19 0 5
	PMI_IO_DIS 2 2
	PMI_MEM_DIS 3 3
	PMI_BM_DIS 4 4
	PMI_IO_DIS_DN 5 5
	PMI_MEM_DIS_DN 6 6
	PMI_IO_DIS_UP 7 7
	PMI_MEM_DIS_UP 8 8
	ROOT_ERR_LOG_ON_EVENT 12 12
	HOST_CPL_POISONED_LOG_IN_RC 13 13
	DN_SEC_SIG_CPLCA_WITH_EP_ERR 16 16
	DN_SEC_RCV_CPLCA_WITH_EP_ERR 17 17
	DN_SEC_RCV_CPLUR_WITH_EP_ERR 18 18
	DN_PRI_SIG_CPLCA_WITH_EP_ERR 19 19
	DN_PRI_RCV_CPLCA_WITH_EP_ERR 20 20
	DN_PRI_RCV_CPLUR_WITH_EP_ERR 21 21
	MAX_PAYLOAD_SIZE_MODE 24 24
	PRIV_MAX_PAYLOAD_SIZE 25 27
	MAX_READ_REQUEST_SIZE_MODE 28 28
	PRIV_MAX_READ_REQUEST_SIZE 29 31
regRCC_DEV0_1_RCC_CAPTURE_HOST_BUSNUM 0 0x8df0 1 0 5
	CHECK_EN 0 0
regRCC_DEV0_1_RCC_CMN_LINK_CNTL 0 0xc444 5 0 5
	BLOCK_PME_ON_L0S_DIS 0 0
	BLOCK_PME_ON_L1_DIS 1 1
	BLOCK_PME_ON_LDN_DIS 2 2
	PM_L1_IDLE_CHECK_DMA_EN 3 3
	VLINK_IN_L1LTR_TIMER 16 31
regRCC_DEV0_1_RCC_CONFIG_APER_SIZE 0 0x8de7 1 0 5
	APER_SIZE 0 31
regRCC_DEV0_1_RCC_CONFIG_CNTL 0 0x8de2 3 0 5
	CFG_VGA_RAM_EN 0 0
	GENMO_MONO_ADDRESS_B 2 2
	GRPH_ADRSEL 3 4
regRCC_DEV0_1_RCC_CONFIG_F0_BASE 0 0x8de6 1 0 5
	F0_BASE 0 31
regRCC_DEV0_1_RCC_CONFIG_REG_APER_SIZE 0 0x8de8 1 0 5
	REG_APER_SIZE 0 26
regRCC_DEV0_1_RCC_CONSOLE_IOV_FIRST_VF_OFFSET 0 0x8daf 1 0 5
	CONSOLE_IOV_FIRST_VF_OFFSET 0 15
regRCC_DEV0_1_RCC_CONSOLE_IOV_MODE_CNTL 0 0x8dae 2 0 5
	RCC_CONSOLE_IOV_MODE_ENABLE 0 0
	MULTIOS_IH_SUPPORT_EN 1 1
regRCC_DEV0_1_RCC_CONSOLE_IOV_VF_STRIDE 0 0x8daf 1 0 5
	CONSOLE_IOV_VF_STRIDE 0 15
regRCC_DEV0_1_RCC_DEV0_LINK_CNTL 0 0xc443 4 0 5
	LINK_DOWN_EXIT 0 0
	LINK_DOWN_ENTRY 8 8
	SWUS_SRB_RST_TLS_DIS 16 16
	SWUS_LDN_RST_TLS_DIS 17 17
regRCC_DEV0_1_RCC_DEVFUNCNUM_LIST0 0 0x8dfa 4 0 5
	DEVFUNC_ID0 0 7
	DEVFUNC_ID1 8 15
	DEVFUNC_ID2 16 23
	DEVFUNC_ID3 24 31
regRCC_DEV0_1_RCC_DEVFUNCNUM_LIST1 0 0x8dfb 4 0 5
	DEVFUNC_ID4 0 7
	DEVFUNC_ID5 8 15
	DEVFUNC_ID6 16 23
	DEVFUNC_ID7 24 31
regRCC_DEV0_1_RCC_EP_REQUESTERID_RESTORE 0 0xc445 2 0 5
	EP_REQID_BUS 0 7
	EP_REQID_DEV 8 12
regRCC_DEV0_1_RCC_ERR_INT_CNTL 0 0x8da6 1 0 5
	INVALID_REG_ACCESS_IN_SRIOV_INT_EN 0 0
regRCC_DEV0_1_RCC_FEATURES_CONTROL_MISC 0 0xc442 13 0 5
	INIT_PFFLR_CRS_RET_DIS 7 7
	ATC_PRG_RESP_PASID_UR_EN 8 8
	RX_IGNORE_TRANSMRD_UR 9 9
	RX_IGNORE_TRANSMWR_UR 10 10
	RX_IGNORE_ATSTRANSREQ_UR 11 11
	RX_IGNORE_PAGEREQMSG_UR 12 12
	RX_IGNORE_INVCPL_UR 13 13
	CLR_MSI_X_PENDING_WHEN_DISABLED_DIS 14 14
	CHECK_BME_ON_PENDING_PKT_GEN_DIS 15 15
	PSN_CHECK_ON_PAYLOAD_DIS 16 16
	CLR_MSI_PENDING_ON_MULTIEN_DIS 17 17
	SET_DEVICE_ERR_FOR_ECRC_EN 18 18
	HOST_POISON_FLAG_CHECK_FOR_CHAIN_DIS 19 19
regRCC_DEV0_1_RCC_GPUIOV_REGION 0 0x8dac 2 0 5
	LFB_REGION 0 3
	MAX_REGION 4 7
regRCC_DEV0_1_RCC_GPU_HOSTVM_EN 0 0x8dad 1 0 5
	GPU_HOSTVM_EN 0 0
regRCC_DEV0_1_RCC_HOST_BUSNUM 0 0x8df1 1 0 5
	HOST_ID 0 15
regRCC_DEV0_1_RCC_LTR_LSWITCH_CNTL 0 0xc446 1 0 5
	LSWITCH_LATENCY_VALUE 0 9
regRCC_DEV0_1_RCC_MARGIN_PARAM_CNTL0 0 0xc448 9 0 5
	MARGINING_VOLTAGE_SUPPORTED 0 0
	MARGINING_IND_LEFTRIGHT_TIMING 1 1
	MARGINING_IND_UPDOWN_VOLTAGE 2 2
	MARGINING_IND_ERROR_SAMPLER 3 3
	MARGINING_SAMPLE_REPORTING_METHOD 4 4
	MARGINING_NUM_TIMING_STEPS 5 10
	MARGINING_MAX_TIMING_OFFSET 11 17
	MARGINING_NUM_VOLTAGE_STEPS 18 24
	MARGINING_MAX_VOLTAGE_OFFSET 25 31
regRCC_DEV0_1_RCC_MARGIN_PARAM_CNTL1 0 0xc449 4 0 5
	MARGINING_SAMPLING_RATE_VOLTAGE 0 5
	MARGINING_SAMPLING_RATE_TIMING 6 11
	MARGINING_MAX_LANES 12 16
	MARGINING_SAMPLE_COUNT 17 23
regRCC_DEV0_1_RCC_MH_ARB_CNTL 0 0xc447 2 0 5
	MH_ARB_MODE 0 0
	MH_ARB_FIX_PRIORITY 1 14
regRCC_DEV0_1_RCC_PEER0_FB_OFFSET_HI 0 0x8df2 1 0 5
	PEER0_FB_OFFSET_HI 0 19
regRCC_DEV0_1_RCC_PEER0_FB_OFFSET_LO 0 0x8df3 2 0 5
	PEER0_FB_OFFSET_LO 0 19
	PEER0_FB_EN 31 31
regRCC_DEV0_1_RCC_PEER1_FB_OFFSET_HI 0 0x8df4 1 0 5
	PEER1_FB_OFFSET_HI 0 19
regRCC_DEV0_1_RCC_PEER1_FB_OFFSET_LO 0 0x8df5 2 0 5
	PEER1_FB_OFFSET_LO 0 19
	PEER1_FB_EN 31 31
regRCC_DEV0_1_RCC_PEER2_FB_OFFSET_HI 0 0x8df6 1 0 5
	PEER2_FB_OFFSET_HI 0 19
regRCC_DEV0_1_RCC_PEER2_FB_OFFSET_LO 0 0x8df7 2 0 5
	PEER2_FB_OFFSET_LO 0 19
	PEER2_FB_EN 31 31
regRCC_DEV0_1_RCC_PEER3_FB_OFFSET_HI 0 0x8df8 1 0 5
	PEER3_FB_OFFSET_HI 0 19
regRCC_DEV0_1_RCC_PEER3_FB_OFFSET_LO 0 0x8df9 2 0 5
	PEER3_FB_OFFSET_LO 0 19
	PEER3_FB_EN 31 31
regRCC_DEV0_1_RCC_PEER_REG_RANGE0 0 0x8dde 2 0 5
	START_ADDR 0 15
	END_ADDR 16 31
regRCC_DEV0_1_RCC_PEER_REG_RANGE1 0 0x8ddf 2 0 5
	START_ADDR 0 15
	END_ADDR 16 31
regRCC_DEV0_1_RCC_RESET_EN 0 0x8da8 1 0 5
	DB_APER_RESET_EN 15 15
regRCC_DEV0_1_RCC_VDM_SUPPORT 0 0xc440 5 0 5
	MCTP_SUPPORT 0 0
	AMPTP_SUPPORT 1 1
	OTHER_VDM_SUPPORT 2 2
	ROUTE_TO_RC_CHECK_IN_RCMODE 3 3
	ROUTE_BROADCAST_CHECK_IN_RCMODE 4 4
regRCC_DEV0_1_RCC_XDMA_HI 0 0x8dea 1 0 5
	BIF_XDMA_UPPER_BOUND 0 30
regRCC_DEV0_1_RCC_XDMA_LO 0 0x8de9 2 0 5
	BIF_XDMA_LOWER_BOUND 0 30
	BIF_XDMA_APER_EN 31 31
regRCC_DEV0_2_RCC_BUS_CNTL 0 0x8de1 19 0 5
	PMI_IO_DIS 2 2
	PMI_MEM_DIS 3 3
	PMI_BM_DIS 4 4
	PMI_IO_DIS_DN 5 5
	PMI_MEM_DIS_DN 6 6
	PMI_IO_DIS_UP 7 7
	PMI_MEM_DIS_UP 8 8
	ROOT_ERR_LOG_ON_EVENT 12 12
	HOST_CPL_POISONED_LOG_IN_RC 13 13
	DN_SEC_SIG_CPLCA_WITH_EP_ERR 16 16
	DN_SEC_RCV_CPLCA_WITH_EP_ERR 17 17
	DN_SEC_RCV_CPLUR_WITH_EP_ERR 18 18
	DN_PRI_SIG_CPLCA_WITH_EP_ERR 19 19
	DN_PRI_RCV_CPLCA_WITH_EP_ERR 20 20
	DN_PRI_RCV_CPLUR_WITH_EP_ERR 21 21
	MAX_PAYLOAD_SIZE_MODE 24 24
	PRIV_MAX_PAYLOAD_SIZE 25 27
	MAX_READ_REQUEST_SIZE_MODE 28 28
	PRIV_MAX_READ_REQUEST_SIZE 29 31
regRCC_DEV0_2_RCC_CMN_LINK_CNTL 0 0x8dfe 5 0 5
	BLOCK_PME_ON_L0S_DIS 0 0
	BLOCK_PME_ON_L1_DIS 1 1
	BLOCK_PME_ON_LDN_DIS 2 2
	PM_L1_IDLE_CHECK_DMA_EN 3 3
	VLINK_IN_L1LTR_TIMER 16 31
regRCC_DEV0_2_RCC_DEV0_LINK_CNTL 0 0x8dfd 4 0 5
	LINK_DOWN_EXIT 0 0
	LINK_DOWN_ENTRY 8 8
	SWUS_SRB_RST_TLS_DIS 16 16
	SWUS_LDN_RST_TLS_DIS 17 17
regRCC_DEV0_2_RCC_EP_REQUESTERID_RESTORE 0 0x8dff 2 0 5
	EP_REQID_BUS 0 7
	EP_REQID_DEV 8 12
regRCC_DEV0_2_RCC_FEATURES_CONTROL_MISC 0 0x8deb 13 0 5
	INIT_PFFLR_CRS_RET_DIS 7 7
	ATC_PRG_RESP_PASID_UR_EN 8 8
	RX_IGNORE_TRANSMRD_UR 9 9
	RX_IGNORE_TRANSMWR_UR 10 10
	RX_IGNORE_ATSTRANSREQ_UR 11 11
	RX_IGNORE_PAGEREQMSG_UR 12 12
	RX_IGNORE_INVCPL_UR 13 13
	CLR_MSI_X_PENDING_WHEN_DISABLED_DIS 14 14
	CHECK_BME_ON_PENDING_PKT_GEN_DIS 15 15
	PSN_CHECK_ON_PAYLOAD_DIS 16 16
	CLR_MSI_PENDING_ON_MULTIEN_DIS 17 17
	SET_DEVICE_ERR_FOR_ECRC_EN 18 18
	HOST_POISON_FLAG_CHECK_FOR_CHAIN_DIS 19 19
regRCC_DEV0_2_RCC_LTR_LSWITCH_CNTL 0 0x8e00 1 0 5
	LSWITCH_LATENCY_VALUE 0 9
regRCC_DEV0_2_RCC_MARGIN_PARAM_CNTL0 0 0x8daa 9 0 5
	MARGINING_VOLTAGE_SUPPORTED 0 0
	MARGINING_IND_LEFTRIGHT_TIMING 1 1
	MARGINING_IND_UPDOWN_VOLTAGE 2 2
	MARGINING_IND_ERROR_SAMPLER 3 3
	MARGINING_SAMPLE_REPORTING_METHOD 4 4
	MARGINING_NUM_TIMING_STEPS 5 10
	MARGINING_MAX_TIMING_OFFSET 11 17
	MARGINING_NUM_VOLTAGE_STEPS 18 24
	MARGINING_MAX_VOLTAGE_OFFSET 25 31
regRCC_DEV0_2_RCC_MARGIN_PARAM_CNTL1 0 0x8dab 4 0 5
	MARGINING_SAMPLING_RATE_VOLTAGE 0 5
	MARGINING_SAMPLING_RATE_TIMING 6 11
	MARGINING_MAX_LANES 12 16
	MARGINING_SAMPLE_COUNT 17 23
regRCC_DEV0_2_RCC_MH_ARB_CNTL 0 0x8e01 2 0 5
	MH_ARB_MODE 0 0
	MH_ARB_FIX_PRIORITY 1 14
regRCC_DEV0_2_RCC_VDM_SUPPORT 0 0x8da9 5 0 5
	MCTP_SUPPORT 0 0
	AMPTP_SUPPORT 1 1
	OTHER_VDM_SUPPORT 2 2
	ROUTE_TO_RC_CHECK_IN_RCMODE 3 3
	ROUTE_BROADCAST_CHECK_IN_RCMODE 4 4
regRCC_DEV0_EPF0_GFXMSIX_PBA 0 0x800 4 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
	MSIX_PENDING_BITS_2 2 2
	MSIX_PENDING_BITS_3 3 3
regRCC_DEV0_EPF0_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF0_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF0_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF0_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF0_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF0_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF10_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF10_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF10_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF10_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF10_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF11_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF11_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF11_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF11_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF11_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF12_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF12_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF12_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF12_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF12_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF13_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF13_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF13_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF13_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF13_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF14_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF14_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF14_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF14_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF14_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF15_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF15_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF15_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF15_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF15_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF16_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF16_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF16_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF16_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF16_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF16_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF16_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF16_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF16_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF16_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF16_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF16_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF16_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF16_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF16_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF16_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF16_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF16_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF16_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF16_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF16_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF16_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF17_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF17_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF17_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF17_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF17_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF17_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF17_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF17_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF17_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF17_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF17_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF17_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF17_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF17_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF17_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF17_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF17_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF17_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF17_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF17_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF17_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF17_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF18_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF18_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF18_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF18_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF18_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF18_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF18_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF18_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF18_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF18_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF18_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF18_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF18_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF18_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF18_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF18_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF18_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF18_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF18_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF18_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF18_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF18_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF19_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF19_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF19_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF19_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF19_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF19_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF19_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF19_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF19_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF19_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF19_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF19_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF19_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF19_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF19_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF19_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF19_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF19_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF19_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF19_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF19_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF19_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF1_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF1_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF1_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF1_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF1_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF20_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF20_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF20_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF20_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF20_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF20_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF20_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF20_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF20_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF20_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF20_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF20_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF20_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF20_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF20_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF20_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF20_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF20_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF20_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF20_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF20_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF20_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF21_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF21_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF21_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF21_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF21_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF21_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF21_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF21_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF21_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF21_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF21_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF21_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF21_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF21_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF21_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF21_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF21_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF21_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF21_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF21_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF21_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF21_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF22_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF22_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF22_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF22_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF22_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF22_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF22_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF22_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF22_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF22_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF22_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF22_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF22_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF22_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF22_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF22_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF22_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF22_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF22_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF22_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF22_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF22_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF23_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF23_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF23_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF23_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF23_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF23_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF23_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF23_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF23_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF23_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF23_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF23_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF23_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF23_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF23_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF23_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF23_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF23_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF23_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF23_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF23_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF23_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF2_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF2_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF2_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF2_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF2_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF3_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF3_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF3_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF3_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF3_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF4_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF4_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF4_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF4_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF4_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF5_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF5_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF5_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF5_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF5_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF6_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF6_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF6_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF6_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF6_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF7_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF7_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF7_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF7_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF7_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF8_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF8_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF8_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF8_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF8_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF9_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF9_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF9_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF9_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF9_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF2_STRAP0 0 0xd100 7 0 5
	STRAP_DEVICE_ID_DEV0_F2 0 15
	STRAP_MAJOR_REV_ID_DEV0_F2 16 19
	STRAP_MINOR_REV_ID_DEV0_F2 20 23
	STRAP_FUNC_EN_DEV0_F2 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F2 29 29
	STRAP_D1_SUPPORT_DEV0_F2 30 30
	STRAP_D2_SUPPORT_DEV0_F2 31 31
regRCC_DEV0_EPF2_STRAP10 0 0xd10a 0 0 5
regRCC_DEV0_EPF2_STRAP11 0 0xd10b 0 0 5
regRCC_DEV0_EPF2_STRAP12 0 0xd10c 0 0 5
regRCC_DEV0_EPF2_STRAP13 0 0xd10d 3 0 5
	STRAP_CLASS_CODE_PIF_DEV0_F2 0 7
	STRAP_CLASS_CODE_SUB_DEV0_F2 8 15
	STRAP_CLASS_CODE_BASE_DEV0_F2 16 23
regRCC_DEV0_EPF2_STRAP14 0 0xd10e 1 0 5
	STRAP_VENDOR_ID_DEV0_F2 0 15
regRCC_DEV0_EPF2_STRAP2 0 0xd102 13 0 5
	STRAP_NO_SOFT_RESET_DEV0_F2 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F2 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F2 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F2 14 14
	STRAP_AER_EN_DEV0_F2 16 16
	STRAP_ACS_EN_DEV0_F2 17 17
	STRAP_CPL_ABORT_ERR_EN_DEV0_F2 20 20
	STRAP_DPA_EN_DEV0_F2 21 21
	STRAP_MSI_MULTI_CAP_DEV0_F2 24 26
	STRAP_PASID_EN_DEV0_F2 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F2 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F2 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F2 31 31
regRCC_DEV0_EPF2_STRAP20 0 0xd114 0 0 5
regRCC_DEV0_EPF2_STRAP3 0 0xd103 12 0 5
	STRAP_SUBSYS_ID_DEV0_F2 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F2 16 16
	STRAP_PWR_EN_DEV0_F2 17 17
	STRAP_MSI_EN_DEV0_F2 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F2 19 19
	STRAP_MSIX_EN_DEV0_F2 20 20
	STRAP_PMC_DSI_DEV0_F2 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F2 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F2 27 27
	STRAP_CLK_PM_EN_DEV0_F2 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F2 30 30
	STRAP_RTR_EN_DEV0_F2 31 31
regRCC_DEV0_EPF2_STRAP4 0 0xd104 6 0 5
	STRAP_ATOMIC_64BIT_EN_DEV0_F2 20 20
	STRAP_ATOMIC_EN_DEV0_F2 21 21
	STRAP_FLR_EN_DEV0_F2 22 22
	STRAP_PME_SUPPORT_DEV0_F2 23 27
	STRAP_INTERRUPT_PIN_DEV0_F2 28 30
	STRAP_AUXPWR_SUPPORT_DEV0_F2 31 31
regRCC_DEV0_EPF2_STRAP5 0 0xd105 5 0 5
	STRAP_SUBSYS_VEN_ID_DEV0_F2 0 15
	STRAP_USB_DBESEL_DEV0_F2 16 19
	STRAP_USB_DBESELD_DEV0_F2 20 23
	STRAP_AUX_CURRENT_DEV0_F2 27 29
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F2 30 30
regRCC_DEV0_EPF2_STRAP6 0 0xd106 1 0 5
	STRAP_APER0_EN_DEV0_F2 0 0
regRCC_DEV0_EPF2_STRAP7 0 0xd107 0 0 5
regRCC_DEV0_EPF3_STRAP0 0 0xd180 7 0 5
	STRAP_DEVICE_ID_DEV0_F3 0 15
	STRAP_MAJOR_REV_ID_DEV0_F3 16 19
	STRAP_MINOR_REV_ID_DEV0_F3 20 23
	STRAP_FUNC_EN_DEV0_F3 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F3 29 29
	STRAP_D1_SUPPORT_DEV0_F3 30 30
	STRAP_D2_SUPPORT_DEV0_F3 31 31
regRCC_DEV0_EPF3_STRAP10 0 0xd18a 0 0 5
regRCC_DEV0_EPF3_STRAP11 0 0xd18b 0 0 5
regRCC_DEV0_EPF3_STRAP12 0 0xd18c 0 0 5
regRCC_DEV0_EPF3_STRAP13 0 0xd18d 3 0 5
	STRAP_CLASS_CODE_PIF_DEV0_F3 0 7
	STRAP_CLASS_CODE_SUB_DEV0_F3 8 15
	STRAP_CLASS_CODE_BASE_DEV0_F3 16 23
regRCC_DEV0_EPF3_STRAP14 0 0xd18e 1 0 5
	STRAP_VENDOR_ID_DEV0_F3 0 15
regRCC_DEV0_EPF3_STRAP2 0 0xd182 13 0 5
	STRAP_NO_SOFT_RESET_DEV0_F3 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F3 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F3 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F3 14 14
	STRAP_AER_EN_DEV0_F3 16 16
	STRAP_ACS_EN_DEV0_F3 17 17
	STRAP_CPL_ABORT_ERR_EN_DEV0_F3 20 20
	STRAP_DPA_EN_DEV0_F3 21 21
	STRAP_MSI_MULTI_CAP_DEV0_F3 24 26
	STRAP_PASID_EN_DEV0_F3 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F3 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F3 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F3 31 31
regRCC_DEV0_EPF3_STRAP20 0 0xd194 0 0 5
regRCC_DEV0_EPF3_STRAP3 0 0xd183 12 0 5
	STRAP_SUBSYS_ID_DEV0_F3 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F3 16 16
	STRAP_PWR_EN_DEV0_F3 17 17
	STRAP_MSI_EN_DEV0_F3 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F3 19 19
	STRAP_MSIX_EN_DEV0_F3 20 20
	STRAP_PMC_DSI_DEV0_F3 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F3 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F3 27 27
	STRAP_CLK_PM_EN_DEV0_F3 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F3 30 30
	STRAP_RTR_EN_DEV0_F3 31 31
regRCC_DEV0_EPF3_STRAP4 0 0xd184 6 0 5
	STRAP_ATOMIC_64BIT_EN_DEV0_F3 20 20
	STRAP_ATOMIC_EN_DEV0_F3 21 21
	STRAP_FLR_EN_DEV0_F3 22 22
	STRAP_PME_SUPPORT_DEV0_F3 23 27
	STRAP_INTERRUPT_PIN_DEV0_F3 28 30
	STRAP_AUXPWR_SUPPORT_DEV0_F3 31 31
regRCC_DEV0_EPF3_STRAP5 0 0xd185 3 0 5
	STRAP_SUBSYS_VEN_ID_DEV0_F3 0 15
	STRAP_AUX_CURRENT_DEV0_F3 27 29
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F3 30 30
regRCC_DEV0_EPF3_STRAP6 0 0xd186 1 0 5
	STRAP_APER0_EN_DEV0_F3 0 0
regRCC_DEV0_EPF3_STRAP7 0 0xd187 0 0 5
regRCC_DEV0_EPF4_STRAP0 0 0xd200 3 0 5
	STRAP_FUNC_EN_DEV0_F4 28 28
	STRAP_D1_SUPPORT_DEV0_F4 30 30
	STRAP_D2_SUPPORT_DEV0_F4 31 31
regRCC_DEV0_EPF4_STRAP13 0 0xd20d 0 0 5
regRCC_DEV0_EPF4_STRAP14 0 0xd20e 0 0 5
regRCC_DEV0_EPF4_STRAP2 0 0xd202 9 0 5
	STRAP_MAX_PASID_WIDTH_DEV0_F4 9 13
	STRAP_AER_EN_DEV0_F4 16 16
	STRAP_ACS_EN_DEV0_F4 17 17
	STRAP_CPL_ABORT_ERR_EN_DEV0_F4 20 20
	STRAP_DPA_EN_DEV0_F4 21 21
	STRAP_PASID_EN_DEV0_F4 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F4 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F4 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F4 31 31
regRCC_DEV0_EPF4_STRAP3 0 0xd203 7 0 5
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F4 16 16
	STRAP_PWR_EN_DEV0_F4 17 17
	STRAP_PMC_DSI_DEV0_F4 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F4 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F4 27 27
	STRAP_CLK_PM_EN_DEV0_F4 29 29
	STRAP_RTR_EN_DEV0_F4 31 31
regRCC_DEV0_EPF4_STRAP4 0 0xd204 1 0 5
	STRAP_AUXPWR_SUPPORT_DEV0_F4 31 31
regRCC_DEV0_EPF4_STRAP5 0 0xd205 1 0 5
	STRAP_AUX_CURRENT_DEV0_F4 27 29
regRCC_DEV0_EPF4_STRAP6 0 0xd206 0 0 5
regRCC_DEV0_EPF4_STRAP7 0 0xd207 0 0 5
regRCC_DEV0_EPF5_STRAP0 0 0xd280 3 0 5
	STRAP_FUNC_EN_DEV0_F5 28 28
	STRAP_D1_SUPPORT_DEV0_F5 30 30
	STRAP_D2_SUPPORT_DEV0_F5 31 31
regRCC_DEV0_EPF5_STRAP13 0 0xd28d 0 0 5
regRCC_DEV0_EPF5_STRAP14 0 0xd28e 0 0 5
regRCC_DEV0_EPF5_STRAP2 0 0xd282 9 0 5
	STRAP_MAX_PASID_WIDTH_DEV0_F5 9 13
	STRAP_AER_EN_DEV0_F5 16 16
	STRAP_ACS_EN_DEV0_F5 17 17
	STRAP_CPL_ABORT_ERR_EN_DEV0_F5 20 20
	STRAP_DPA_EN_DEV0_F5 21 21
	STRAP_PASID_EN_DEV0_F5 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F5 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F5 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F5 31 31
regRCC_DEV0_EPF5_STRAP3 0 0xd283 7 0 5
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F5 16 16
	STRAP_PWR_EN_DEV0_F5 17 17
	STRAP_PMC_DSI_DEV0_F5 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F5 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F5 27 27
	STRAP_CLK_PM_EN_DEV0_F5 29 29
	STRAP_RTR_EN_DEV0_F5 31 31
regRCC_DEV0_EPF5_STRAP4 0 0xd284 1 0 5
	STRAP_AUXPWR_SUPPORT_DEV0_F5 31 31
regRCC_DEV0_EPF5_STRAP5 0 0xd285 1 0 5
	STRAP_AUX_CURRENT_DEV0_F5 27 29
regRCC_DEV0_EPF5_STRAP6 0 0xd286 0 0 5
regRCC_DEV0_EPF5_STRAP7 0 0xd287 0 0 5
regRCC_DEV0_EPF6_STRAP0 0 0xd300 3 0 5
	STRAP_FUNC_EN_DEV0_F6 28 28
	STRAP_D1_SUPPORT_DEV0_F6 30 30
	STRAP_D2_SUPPORT_DEV0_F6 31 31
regRCC_DEV0_EPF6_STRAP13 0 0xd30d 0 0 5
regRCC_DEV0_EPF6_STRAP14 0 0xd30e 0 0 5
regRCC_DEV0_EPF6_STRAP2 0 0xd302 9 0 5
	STRAP_MAX_PASID_WIDTH_DEV0_F6 9 13
	STRAP_AER_EN_DEV0_F6 16 16
	STRAP_ACS_EN_DEV0_F6 17 17
	STRAP_CPL_ABORT_ERR_EN_DEV0_F6 20 20
	STRAP_DPA_EN_DEV0_F6 21 21
	STRAP_PASID_EN_DEV0_F6 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F6 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F6 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F6 31 31
regRCC_DEV0_EPF6_STRAP3 0 0xd303 7 0 5
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F6 16 16
	STRAP_PWR_EN_DEV0_F6 17 17
	STRAP_PMC_DSI_DEV0_F6 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F6 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F6 27 27
	STRAP_CLK_PM_EN_DEV0_F6 29 29
	STRAP_RTR_EN_DEV0_F6 31 31
regRCC_DEV0_EPF6_STRAP4 0 0xd304 1 0 5
	STRAP_AUXPWR_SUPPORT_DEV0_F6 31 31
regRCC_DEV0_EPF6_STRAP5 0 0xd305 1 0 5
	STRAP_AUX_CURRENT_DEV0_F6 27 29
regRCC_DEV0_EPF6_STRAP6 0 0xd306 0 0 5
regRCC_DEV0_EPF7_STRAP0 0 0xd380 0 0 5
regRCC_DEV0_EPF7_STRAP13 0 0xd38d 0 0 5
regRCC_DEV0_EPF7_STRAP14 0 0xd38e 0 0 5
regRCC_DEV0_EPF7_STRAP2 0 0xd382 0 0 5
regRCC_DEV0_EPF7_STRAP3 0 0xd383 0 0 5
regRCC_DEV0_EPF7_STRAP4 0 0xd384 0 0 5
regRCC_DEV0_EPF7_STRAP5 0 0xd385 0 0 5
regRCC_DEV0_EPF7_STRAP6 0 0xd386 0 0 5
regRCC_DEV1_EPF0_STRAP0 0 0xd400 0 0 5
regRCC_DEV1_EPF0_STRAP13 0 0xd40d 0 0 5
regRCC_DEV1_EPF0_STRAP14 0 0xd40e 0 0 5
regRCC_DEV1_EPF0_STRAP2 0 0xd402 0 0 5
regRCC_DEV1_EPF0_STRAP3 0 0xd403 0 0 5
regRCC_DEV1_EPF0_STRAP4 0 0xd404 0 0 5
regRCC_DEV1_EPF0_STRAP5 0 0xd405 0 0 5
regRCC_DEV1_EPF0_STRAP6 0 0xd406 0 0 5
regRCC_DEV1_EPF1_STRAP0 0 0xd480 0 0 5
regRCC_DEV1_EPF1_STRAP13 0 0xd48d 0 0 5
regRCC_DEV1_EPF1_STRAP14 0 0xd48e 0 0 5
regRCC_DEV1_EPF1_STRAP2 0 0xd482 0 0 5
regRCC_DEV1_EPF1_STRAP3 0 0xd483 0 0 5
regRCC_DEV1_EPF1_STRAP4 0 0xd484 0 0 5
regRCC_DEV1_EPF1_STRAP5 0 0xd485 0 0 5
regRCC_DEV1_EPF1_STRAP6 0 0xd486 0 0 5
regRCC_DEV1_EPF2_STRAP0 0 0xd500 0 0 5
regRCC_DEV1_EPF2_STRAP13 0 0xd50d 0 0 5
regRCC_DEV1_EPF2_STRAP14 0 0xd50e 0 0 5
regRCC_DEV1_EPF2_STRAP2 0 0xd502 0 0 5
regRCC_DEV1_EPF2_STRAP3 0 0xd503 0 0 5
regRCC_DEV1_EPF2_STRAP4 0 0xd504 0 0 5
regRCC_DEV1_EPF2_STRAP5 0 0xd505 0 0 5
regRCC_DEV1_EPF3_STRAP0 0 0xd580 0 0 5
regRCC_DEV1_EPF3_STRAP13 0 0xd58d 0 0 5
regRCC_DEV1_EPF3_STRAP14 0 0xd58e 0 0 5
regRCC_DEV1_EPF3_STRAP2 0 0xd582 0 0 5
regRCC_DEV1_EPF3_STRAP3 0 0xd583 0 0 5
regRCC_DEV1_EPF3_STRAP4 0 0xd584 0 0 5
regRCC_DEV1_EPF3_STRAP5 0 0xd585 0 0 5
regRCC_DEV1_EPF4_STRAP0 0 0xd600 0 0 5
regRCC_DEV1_EPF4_STRAP13 0 0xd60d 0 0 5
regRCC_DEV1_EPF4_STRAP14 0 0xd60e 0 0 5
regRCC_DEV1_EPF4_STRAP2 0 0xd602 0 0 5
regRCC_DEV1_EPF4_STRAP3 0 0xd603 0 0 5
regRCC_DEV1_EPF4_STRAP4 0 0xd604 0 0 5
regRCC_DEV1_EPF4_STRAP5 0 0xd605 0 0 5
regRCC_DEV1_EPF5_STRAP0 0 0xd680 0 0 5
regRCC_DEV1_EPF5_STRAP13 0 0xd68d 0 0 5
regRCC_DEV1_EPF5_STRAP14 0 0xd68e 0 0 5
regRCC_DEV1_EPF5_STRAP2 0 0xd682 0 0 5
regRCC_DEV1_EPF5_STRAP3 0 0xd683 0 0 5
regRCC_DEV1_EPF5_STRAP4 0 0xd684 0 0 5
regRCC_DEV1_EPF5_STRAP5 0 0xd685 0 0 5
regRCC_DEV1_PORT_STRAP0 0 0xc480 0 0 5
regRCC_DEV1_PORT_STRAP1 0 0xc481 0 0 5
regRCC_DEV1_PORT_STRAP10 0 0xc48a 0 0 5
regRCC_DEV1_PORT_STRAP11 0 0xc48b 0 0 5
regRCC_DEV1_PORT_STRAP12 0 0xc48c 0 0 5
regRCC_DEV1_PORT_STRAP13 0 0xc48d 0 0 5
regRCC_DEV1_PORT_STRAP14 0 0xc48e 0 0 5
regRCC_DEV1_PORT_STRAP2 0 0xc482 0 0 5
regRCC_DEV1_PORT_STRAP3 0 0xc483 0 0 5
regRCC_DEV1_PORT_STRAP4 0 0xc484 0 0 5
regRCC_DEV1_PORT_STRAP5 0 0xc485 0 0 5
regRCC_DEV1_PORT_STRAP6 0 0xc486 0 0 5
regRCC_DEV1_PORT_STRAP7 0 0xc487 0 0 5
regRCC_DEV1_PORT_STRAP8 0 0xc488 0 0 5
regRCC_DEV1_PORT_STRAP9 0 0xc489 0 0 5
regRCC_DEV2_EPF0_STRAP0 0 0xd800 0 0 5
regRCC_DEV2_EPF0_STRAP13 0 0xd80d 0 0 5
regRCC_DEV2_EPF0_STRAP14 0 0xd80e 0 0 5
regRCC_DEV2_EPF0_STRAP2 0 0xd802 0 0 5
regRCC_DEV2_EPF0_STRAP3 0 0xd803 0 0 5
regRCC_DEV2_EPF0_STRAP4 0 0xd804 0 0 5
regRCC_DEV2_EPF0_STRAP5 0 0xd805 0 0 5
regRCC_DEV2_EPF0_STRAP6 0 0xd806 0 0 5
regRCC_DEV2_EPF0_STRAP7 0 0xd807 0 0 5
regRCC_DEV2_EPF1_STRAP0 0 0xd880 0 0 5
regRCC_DEV2_EPF1_STRAP13 0 0xd88d 0 0 5
regRCC_DEV2_EPF1_STRAP14 0 0xd88e 0 0 5
regRCC_DEV2_EPF1_STRAP2 0 0xd882 0 0 5
regRCC_DEV2_EPF1_STRAP3 0 0xd883 0 0 5
regRCC_DEV2_EPF1_STRAP4 0 0xd884 0 0 5
regRCC_DEV2_EPF1_STRAP5 0 0xd885 0 0 5
regRCC_DEV2_EPF1_STRAP6 0 0xd886 0 0 5
regRCC_DEV2_EPF2_STRAP0 0 0xd900 0 0 5
regRCC_DEV2_EPF2_STRAP13 0 0xd90d 0 0 5
regRCC_DEV2_EPF2_STRAP14 0 0xd90e 0 0 5
regRCC_DEV2_EPF2_STRAP2 0 0xd902 0 0 5
regRCC_DEV2_EPF2_STRAP3 0 0xd903 0 0 5
regRCC_DEV2_EPF2_STRAP4 0 0xd904 0 0 5
regRCC_DEV2_EPF2_STRAP5 0 0xd905 0 0 5
regRCC_DEV2_EPF2_STRAP6 0 0xd906 0 0 5
regRCC_DEV2_PORT_STRAP0 0 0xc500 0 0 5
regRCC_DEV2_PORT_STRAP1 0 0xc501 0 0 5
regRCC_DEV2_PORT_STRAP10 0 0xc50a 0 0 5
regRCC_DEV2_PORT_STRAP11 0 0xc50b 0 0 5
regRCC_DEV2_PORT_STRAP12 0 0xc50c 0 0 5
regRCC_DEV2_PORT_STRAP13 0 0xc50d 0 0 5
regRCC_DEV2_PORT_STRAP14 0 0xc50e 0 0 5
regRCC_DEV2_PORT_STRAP2 0 0xc502 0 0 5
regRCC_DEV2_PORT_STRAP3 0 0xc503 0 0 5
regRCC_DEV2_PORT_STRAP4 0 0xc504 0 0 5
regRCC_DEV2_PORT_STRAP5 0 0xc505 0 0 5
regRCC_DEV2_PORT_STRAP6 0 0xc506 0 0 5
regRCC_DEV2_PORT_STRAP7 0 0xc507 0 0 5
regRCC_DEV2_PORT_STRAP8 0 0xc508 0 0 5
regRCC_DEV2_PORT_STRAP9 0 0xc509 0 0 5
regRCC_DWNP_DEV0_0_LTR_MSG_INFO_FROM_EP 0 0x71 1 0 2
	LTR_MSG_INFO_FROM_EP 0 31
regRCC_DWNP_DEV0_0_PCIEP_STRAP_MISC 0 0x70 1 0 2
	STRAP_MULTI_FUNC_EN 10 10
regRCC_DWNP_DEV0_0_PCIE_ERR_CNTL 0 0x6c 7 0 2
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	AER_HDR_LOG_F0_TIMER_EXPIRED 11 11
	SEND_ERR_MSG_IMMEDIATELY 17 17
	ERR_CORR_RCVD_CLR 18 18
	NONFATAL_ERR_RCVD_CLR 19 19
	FATAL_ERR_RCVD_CLR 20 20
regRCC_DWNP_DEV0_0_PCIE_LC_CNTL2 0 0x6f 2 0 2
	DL_STATE_CHANGED_NOTIFICATION_DIS 0 0
	LC_LINK_BW_NOTIFICATION_DIS 27 27
regRCC_DWNP_DEV0_0_PCIE_LC_SPEED_CNTL 0 0x6e 4 0 2
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_DWNP_DEV0_0_PCIE_RX_CNTL 0 0x6d 5 0 2
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR_DN 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR_DN 21 21
	RX_RCB_FLR_TIMEOUT_DIS 27 27
regRCC_DWNP_DEV0_1_LTR_MSG_INFO_FROM_EP 0 0xc47a 1 0 5
	LTR_MSG_INFO_FROM_EP 0 31
regRCC_DWNP_DEV0_1_PCIEP_STRAP_MISC 0 0xc479 1 0 5
	STRAP_MULTI_FUNC_EN 10 10
regRCC_DWNP_DEV0_1_PCIE_ERR_CNTL 0 0xc475 7 0 5
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	AER_HDR_LOG_F0_TIMER_EXPIRED 11 11
	SEND_ERR_MSG_IMMEDIATELY 17 17
	ERR_CORR_RCVD_CLR 18 18
	NONFATAL_ERR_RCVD_CLR 19 19
	FATAL_ERR_RCVD_CLR 20 20
regRCC_DWNP_DEV0_1_PCIE_LC_CNTL2 0 0xc478 2 0 5
	DL_STATE_CHANGED_NOTIFICATION_DIS 0 0
	LC_LINK_BW_NOTIFICATION_DIS 27 27
regRCC_DWNP_DEV0_1_PCIE_LC_SPEED_CNTL 0 0xc477 4 0 5
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_DWNP_DEV0_1_PCIE_RX_CNTL 0 0xc476 5 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR_DN 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR_DN 21 21
	RX_RCB_FLR_TIMEOUT_DIS 27 27
regRCC_DWNP_DEV0_2_LTR_MSG_INFO_FROM_EP 0 0x8d91 1 0 5
	LTR_MSG_INFO_FROM_EP 0 31
regRCC_DWNP_DEV0_2_PCIEP_STRAP_MISC 0 0x8d90 1 0 5
	STRAP_MULTI_FUNC_EN 10 10
regRCC_DWNP_DEV0_2_PCIE_ERR_CNTL 0 0x8d8c 7 0 5
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	AER_HDR_LOG_F0_TIMER_EXPIRED 11 11
	SEND_ERR_MSG_IMMEDIATELY 17 17
	ERR_CORR_RCVD_CLR 18 18
	NONFATAL_ERR_RCVD_CLR 19 19
	FATAL_ERR_RCVD_CLR 20 20
regRCC_DWNP_DEV0_2_PCIE_LC_CNTL2 0 0x8d8f 2 0 5
	DL_STATE_CHANGED_NOTIFICATION_DIS 0 0
	LC_LINK_BW_NOTIFICATION_DIS 27 27
regRCC_DWNP_DEV0_2_PCIE_LC_SPEED_CNTL 0 0x8d8e 4 0 5
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_DWNP_DEV0_2_PCIE_RX_CNTL 0 0x8d8d 5 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR_DN 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR_DN 21 21
	RX_RCB_FLR_TIMEOUT_DIS 27 27
regRCC_DWN_DEV0_0_DN_PCIE_BUS_CNTL 0 0x66 2 0 2
	IMMEDIATE_PMI_DIS 7 7
	AER_CPL_TIMEOUT_RO_DIS_SWDN 8 8
regRCC_DWN_DEV0_0_DN_PCIE_CFG_CNTL 0 0x67 5 0 2
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_DWN_DEV0_0_DN_PCIE_CNTL 0 0x63 3 0 2
	HWINIT_WR_LOCK 0 0
	UR_ERR_REPORT_DIS_DN 7 7
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_DWN_DEV0_0_DN_PCIE_CONFIG_CNTL 0 0x64 1 0 2
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
regRCC_DWN_DEV0_0_DN_PCIE_RESERVED 0 0x60 1 0 2
	PCIE_RESERVED 0 31
regRCC_DWN_DEV0_0_DN_PCIE_RX_CNTL2 0 0x65 1 0 2
	FLR_EXTEND_MODE 28 30
regRCC_DWN_DEV0_0_DN_PCIE_SCRATCH 0 0x61 1 0 2
	PCIE_SCRATCH 0 31
regRCC_DWN_DEV0_0_DN_PCIE_STRAP_F0 0 0x68 3 0 2
	STRAP_F0_EN 0 0
	STRAP_F0_MC_EN 17 17
	STRAP_F0_MSI_MULTI_CAP 21 23
regRCC_DWN_DEV0_0_DN_PCIE_STRAP_MISC 0 0x69 2 0 2
	STRAP_CLK_PM_EN 24 24
	STRAP_MST_ADR64_EN 29 29
regRCC_DWN_DEV0_0_DN_PCIE_STRAP_MISC2 0 0x6a 1 0 2
	STRAP_MSTCPL_TIMEOUT_EN 2 2
regRCC_DWN_DEV0_1_DN_PCIE_BUS_CNTL 0 0xc46e 2 0 5
	IMMEDIATE_PMI_DIS 7 7
	AER_CPL_TIMEOUT_RO_DIS_SWDN 8 8
regRCC_DWN_DEV0_1_DN_PCIE_CFG_CNTL 0 0xc46f 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_DWN_DEV0_1_DN_PCIE_CNTL 0 0xc46b 3 0 5
	HWINIT_WR_LOCK 0 0
	UR_ERR_REPORT_DIS_DN 7 7
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_DWN_DEV0_1_DN_PCIE_CONFIG_CNTL 0 0xc46c 1 0 5
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
regRCC_DWN_DEV0_1_DN_PCIE_RESERVED 0 0xc468 1 0 5
	PCIE_RESERVED 0 31
regRCC_DWN_DEV0_1_DN_PCIE_RX_CNTL2 0 0xc46d 1 0 5
	FLR_EXTEND_MODE 28 30
regRCC_DWN_DEV0_1_DN_PCIE_SCRATCH 0 0xc469 1 0 5
	PCIE_SCRATCH 0 31
regRCC_DWN_DEV0_1_DN_PCIE_STRAP_F0 0 0xc470 3 0 5
	STRAP_F0_EN 0 0
	STRAP_F0_MC_EN 17 17
	STRAP_F0_MSI_MULTI_CAP 21 23
regRCC_DWN_DEV0_1_DN_PCIE_STRAP_MISC 0 0xc471 2 0 5
	STRAP_CLK_PM_EN 24 24
	STRAP_MST_ADR64_EN 29 29
regRCC_DWN_DEV0_1_DN_PCIE_STRAP_MISC2 0 0xc472 1 0 5
	STRAP_MSTCPL_TIMEOUT_EN 2 2
regRCC_DWN_DEV0_2_DN_PCIE_BUS_CNTL 0 0x8d86 2 0 5
	IMMEDIATE_PMI_DIS 7 7
	AER_CPL_TIMEOUT_RO_DIS_SWDN 8 8
regRCC_DWN_DEV0_2_DN_PCIE_CFG_CNTL 0 0x8d87 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_DWN_DEV0_2_DN_PCIE_CNTL 0 0x8d83 3 0 5
	HWINIT_WR_LOCK 0 0
	UR_ERR_REPORT_DIS_DN 7 7
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_DWN_DEV0_2_DN_PCIE_CONFIG_CNTL 0 0x8d84 1 0 5
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
regRCC_DWN_DEV0_2_DN_PCIE_RESERVED 0 0x8d80 1 0 5
	PCIE_RESERVED 0 31
regRCC_DWN_DEV0_2_DN_PCIE_RX_CNTL2 0 0x8d85 1 0 5
	FLR_EXTEND_MODE 28 30
regRCC_DWN_DEV0_2_DN_PCIE_SCRATCH 0 0x8d81 1 0 5
	PCIE_SCRATCH 0 31
regRCC_DWN_DEV0_2_DN_PCIE_STRAP_F0 0 0x8d88 3 0 5
	STRAP_F0_EN 0 0
	STRAP_F0_MC_EN 17 17
	STRAP_F0_MSI_MULTI_CAP 21 23
regRCC_DWN_DEV0_2_DN_PCIE_STRAP_MISC 0 0x8d89 2 0 5
	STRAP_CLK_PM_EN 24 24
	STRAP_MST_ADR64_EN 29 29
regRCC_DWN_DEV0_2_DN_PCIE_STRAP_MISC2 0 0x8d8a 1 0 5
	STRAP_MSTCPL_TIMEOUT_EN 2 2
regRCC_EP_DEV0_0_EP_PCIEP_RESERVED 0 0x54 1 0 2
	PCIEP_RESERVED 0 31
regRCC_EP_DEV0_0_EP_PCIE_BUS_CNTL 0 0x47 1 0 2
	IMMEDIATE_PMI_DIS 7 7
regRCC_EP_DEV0_0_EP_PCIE_CFG_CNTL 0 0x48 5 0 2
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_EP_DEV0_0_EP_PCIE_CNTL 0 0x43 4 0 2
	MFIOV_GFX_F0_FLR_DIS 0 0
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_EP_DEV0_0_EP_PCIE_ERR_CNTL 0 0x58 12 0 2
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	SEND_ERR_MSG_IMMEDIATELY 17 17
	STRAP_POISONED_ADVISORY_NONFATAL 18 18
	AER_HDR_LOG_F0_TIMER_EXPIRED 24 24
	AER_HDR_LOG_F1_TIMER_EXPIRED 25 25
	AER_HDR_LOG_F2_TIMER_EXPIRED 26 26
	AER_HDR_LOG_F3_TIMER_EXPIRED 27 27
	AER_HDR_LOG_F4_TIMER_EXPIRED 28 28
	AER_HDR_LOG_F5_TIMER_EXPIRED 29 29
	AER_HDR_LOG_F6_TIMER_EXPIRED 30 30
	AER_HDR_LOG_F7_TIMER_EXPIRED 31 31
regRCC_EP_DEV0_0_EP_PCIE_F0_DPA_CAP 0 0x50 4 0 2
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regRCC_EP_DEV0_0_EP_PCIE_F0_DPA_CNTL 0 0x51 2 0 2
	SUBSTATE_STATUS 0 4
	DPA_COMPLIANCE_MODE 8 8
regRCC_EP_DEV0_0_EP_PCIE_F0_DPA_LATENCY_INDICATOR 0 0x51 1 0 2
	TRANS_LAT_INDICATOR_BITS 0 7
regRCC_EP_DEV0_0_EP_PCIE_INT_CNTL 0 0x44 6 0 2
	CORR_ERR_INT_EN 0 0
	NON_FATAL_ERR_INT_EN 1 1
	FATAL_ERR_INT_EN 2 2
	USR_DETECTED_INT_EN 3 3
	MISC_ERR_INT_EN 4 4
	POWER_STATE_CHG_INT_EN 6 6
regRCC_EP_DEV0_0_EP_PCIE_INT_STATUS 0 0x45 7 0 2
	CORR_ERR_INT_STATUS 0 0
	NON_FATAL_ERR_INT_STATUS 1 1
	FATAL_ERR_INT_STATUS 2 2
	USR_DETECTED_INT_STATUS 3 3
	MISC_ERR_INT_STATUS 4 4
	POWER_STATE_CHG_INT_STATUS 6 6
	POWER_STATE_CHG_INT_STATUS_F0 7 7
regRCC_EP_DEV0_0_EP_PCIE_LC_SPEED_CNTL 0 0x5a 4 0 2
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_EP_DEV0_0_EP_PCIE_PME_CONTROL 0 0x53 1 0 2
	PME_SERVICE_TIMER 0 4
regRCC_EP_DEV0_0_EP_PCIE_RX_CNTL 0 0x59 8 0 2
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
regRCC_EP_DEV0_0_EP_PCIE_RX_CNTL2 0 0x46 1 0 2
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
regRCC_EP_DEV0_0_EP_PCIE_SCRATCH 0 0x41 1 0 2
	PCIE_SCRATCH 0 31
regRCC_EP_DEV0_0_EP_PCIE_STRAP_MISC 0 0x4d 1 0 2
	STRAP_MST_ADR64_EN 29 29
regRCC_EP_DEV0_0_EP_PCIE_STRAP_MISC2 0 0x4e 1 0 2
	STRAP_TPH_SUPPORTED 4 4
regRCC_EP_DEV0_0_EP_PCIE_TX_CNTL 0 0x56 5 0 2
	TX_SNR_OVERRIDE 10 11
	TX_RO_OVERRIDE 12 13
	TX_F0_TPH_DIS 24 24
	TX_F1_TPH_DIS 25 25
	TX_F2_TPH_DIS 26 26
regRCC_EP_DEV0_0_EP_PCIE_TX_LTR_CNTL 0 0x4a 10 0 2
	LTR_PRIV_S_SHORT_VALUE 0 2
	LTR_PRIV_S_LONG_VALUE 3 5
	LTR_PRIV_S_REQUIREMENT 6 6
	LTR_PRIV_NS_SHORT_VALUE 7 9
	LTR_PRIV_NS_LONG_VALUE 10 12
	LTR_PRIV_NS_REQUIREMENT 13 13
	LTR_PRIV_MSG_DIS_IN_PM_NON_D0 14 14
	LTR_PRIV_RST_LTR_IN_DL_DOWN 15 15
	TX_CHK_FC_FOR_L1 16 16
	LTR_DSTATE_USING_WDATA_EN 17 17
regRCC_EP_DEV0_0_EP_PCIE_TX_REQUESTER_ID 0 0x57 3 0 2
	TX_REQUESTER_ID_FUNCTION 0 2
	TX_REQUESTER_ID_DEVICE 3 7
	TX_REQUESTER_ID_BUS 8 15
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0 0x51 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0 0x52 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0 0x52 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0 0x52 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0 0x52 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0 0x53 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0 0x53 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0 0x53 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0 0 0x4b 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1 0 0x4b 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2 0 0x4b 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3 0 0x4b 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4 0 0x4c 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5 0 0x4c 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6 0 0x4c 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7 0 0x4c 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_EP_PCIEP_RESERVED 0 0xc45d 1 0 5
	PCIEP_RESERVED 0 31
regRCC_EP_DEV0_1_EP_PCIE_BUS_CNTL 0 0xc452 1 0 5
	IMMEDIATE_PMI_DIS 7 7
regRCC_EP_DEV0_1_EP_PCIE_CFG_CNTL 0 0xc453 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_EP_DEV0_1_EP_PCIE_CNTL 0 0xc44e 4 0 5
	MFIOV_GFX_F0_FLR_DIS 0 0
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_EP_DEV0_1_EP_PCIE_ERR_CNTL 0 0xc461 12 0 5
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	SEND_ERR_MSG_IMMEDIATELY 17 17
	STRAP_POISONED_ADVISORY_NONFATAL 18 18
	AER_HDR_LOG_F0_TIMER_EXPIRED 24 24
	AER_HDR_LOG_F1_TIMER_EXPIRED 25 25
	AER_HDR_LOG_F2_TIMER_EXPIRED 26 26
	AER_HDR_LOG_F3_TIMER_EXPIRED 27 27
	AER_HDR_LOG_F4_TIMER_EXPIRED 28 28
	AER_HDR_LOG_F5_TIMER_EXPIRED 29 29
	AER_HDR_LOG_F6_TIMER_EXPIRED 30 30
	AER_HDR_LOG_F7_TIMER_EXPIRED 31 31
regRCC_EP_DEV0_1_EP_PCIE_F0_DPA_CAP 0 0xc457 4 0 5
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regRCC_EP_DEV0_1_EP_PCIE_F0_DPA_CNTL 0 0xc458 2 0 5
	SUBSTATE_STATUS 0 4
	DPA_COMPLIANCE_MODE 8 8
regRCC_EP_DEV0_1_EP_PCIE_F0_DPA_LATENCY_INDICATOR 0 0xc458 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regRCC_EP_DEV0_1_EP_PCIE_INT_CNTL 0 0xc44f 6 0 5
	CORR_ERR_INT_EN 0 0
	NON_FATAL_ERR_INT_EN 1 1
	FATAL_ERR_INT_EN 2 2
	USR_DETECTED_INT_EN 3 3
	MISC_ERR_INT_EN 4 4
	POWER_STATE_CHG_INT_EN 6 6
regRCC_EP_DEV0_1_EP_PCIE_INT_STATUS 0 0xc450 7 0 5
	CORR_ERR_INT_STATUS 0 0
	NON_FATAL_ERR_INT_STATUS 1 1
	FATAL_ERR_INT_STATUS 2 2
	USR_DETECTED_INT_STATUS 3 3
	MISC_ERR_INT_STATUS 4 4
	POWER_STATE_CHG_INT_STATUS 6 6
	POWER_STATE_CHG_INT_STATUS_F0 7 7
regRCC_EP_DEV0_1_EP_PCIE_LC_SPEED_CNTL 0 0xc463 4 0 5
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_EP_DEV0_1_EP_PCIE_PME_CONTROL 0 0xc45c 1 0 5
	PME_SERVICE_TIMER 0 4
regRCC_EP_DEV0_1_EP_PCIE_RX_CNTL 0 0xc462 8 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
regRCC_EP_DEV0_1_EP_PCIE_RX_CNTL2 0 0xc451 1 0 5
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
regRCC_EP_DEV0_1_EP_PCIE_SCRATCH 0 0xc44c 1 0 5
	PCIE_SCRATCH 0 31
regRCC_EP_DEV0_1_EP_PCIE_STRAP_MISC 0 0xc455 1 0 5
	STRAP_MST_ADR64_EN 29 29
regRCC_EP_DEV0_1_EP_PCIE_STRAP_MISC2 0 0xc456 1 0 5
	STRAP_TPH_SUPPORTED 4 4
regRCC_EP_DEV0_1_EP_PCIE_TX_CNTL 0 0xc45f 5 0 5
	TX_SNR_OVERRIDE 10 11
	TX_RO_OVERRIDE 12 13
	TX_F0_TPH_DIS 24 24
	TX_F1_TPH_DIS 25 25
	TX_F2_TPH_DIS 26 26
regRCC_EP_DEV0_1_EP_PCIE_TX_LTR_CNTL 0 0xc454 10 0 5
	LTR_PRIV_S_SHORT_VALUE 0 2
	LTR_PRIV_S_LONG_VALUE 3 5
	LTR_PRIV_S_REQUIREMENT 6 6
	LTR_PRIV_NS_SHORT_VALUE 7 9
	LTR_PRIV_NS_LONG_VALUE 10 12
	LTR_PRIV_NS_REQUIREMENT 13 13
	LTR_PRIV_MSG_DIS_IN_PM_NON_D0 14 14
	LTR_PRIV_RST_LTR_IN_DL_DOWN 15 15
	TX_CHK_FC_FOR_L1 16 16
	LTR_DSTATE_USING_WDATA_EN 17 17
regRCC_EP_DEV0_1_EP_PCIE_TX_REQUESTER_ID 0 0xc460 3 0 5
	TX_REQUESTER_ID_FUNCTION 0 2
	TX_REQUESTER_ID_DEVICE 3 7
	TX_REQUESTER_ID_BUS 8 15
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0 0xc458 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0 0xc459 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0 0xc459 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0 0xc459 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0 0xc459 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0 0xc45a 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0 0xc45a 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0 0xc45a 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0 0 0x8d6b 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1 0 0x8d6b 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2 0 0x8d6b 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3 0 0x8d6b 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4 0 0x8d6c 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5 0 0x8d6c 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6 0 0x8d6c 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7 0 0x8d6c 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_EP_PCIEP_RESERVED 0 0x8d74 1 0 5
	PCIEP_RESERVED 0 31
regRCC_EP_DEV0_2_EP_PCIE_BUS_CNTL 0 0x8d67 1 0 5
	IMMEDIATE_PMI_DIS 7 7
regRCC_EP_DEV0_2_EP_PCIE_CFG_CNTL 0 0x8d68 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_EP_DEV0_2_EP_PCIE_CNTL 0 0x8d63 4 0 5
	MFIOV_GFX_F0_FLR_DIS 0 0
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_EP_DEV0_2_EP_PCIE_ERR_CNTL 0 0x8d78 12 0 5
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	SEND_ERR_MSG_IMMEDIATELY 17 17
	STRAP_POISONED_ADVISORY_NONFATAL 18 18
	AER_HDR_LOG_F0_TIMER_EXPIRED 24 24
	AER_HDR_LOG_F1_TIMER_EXPIRED 25 25
	AER_HDR_LOG_F2_TIMER_EXPIRED 26 26
	AER_HDR_LOG_F3_TIMER_EXPIRED 27 27
	AER_HDR_LOG_F4_TIMER_EXPIRED 28 28
	AER_HDR_LOG_F5_TIMER_EXPIRED 29 29
	AER_HDR_LOG_F6_TIMER_EXPIRED 30 30
	AER_HDR_LOG_F7_TIMER_EXPIRED 31 31
regRCC_EP_DEV0_2_EP_PCIE_F0_DPA_CAP 0 0x8d70 4 0 5
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regRCC_EP_DEV0_2_EP_PCIE_F0_DPA_CNTL 0 0x8d71 2 0 5
	SUBSTATE_STATUS 0 4
	DPA_COMPLIANCE_MODE 8 8
regRCC_EP_DEV0_2_EP_PCIE_F0_DPA_LATENCY_INDICATOR 0 0x8d71 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regRCC_EP_DEV0_2_EP_PCIE_INT_CNTL 0 0x8d64 6 0 5
	CORR_ERR_INT_EN 0 0
	NON_FATAL_ERR_INT_EN 1 1
	FATAL_ERR_INT_EN 2 2
	USR_DETECTED_INT_EN 3 3
	MISC_ERR_INT_EN 4 4
	POWER_STATE_CHG_INT_EN 6 6
regRCC_EP_DEV0_2_EP_PCIE_INT_STATUS 0 0x8d65 7 0 5
	CORR_ERR_INT_STATUS 0 0
	NON_FATAL_ERR_INT_STATUS 1 1
	FATAL_ERR_INT_STATUS 2 2
	USR_DETECTED_INT_STATUS 3 3
	MISC_ERR_INT_STATUS 4 4
	POWER_STATE_CHG_INT_STATUS 6 6
	POWER_STATE_CHG_INT_STATUS_F0 7 7
regRCC_EP_DEV0_2_EP_PCIE_LC_SPEED_CNTL 0 0x8d7a 4 0 5
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_EP_DEV0_2_EP_PCIE_PME_CONTROL 0 0x8d73 1 0 5
	PME_SERVICE_TIMER 0 4
regRCC_EP_DEV0_2_EP_PCIE_RX_CNTL 0 0x8d79 8 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
regRCC_EP_DEV0_2_EP_PCIE_RX_CNTL2 0 0x8d66 1 0 5
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
regRCC_EP_DEV0_2_EP_PCIE_SCRATCH 0 0x8d61 1 0 5
	PCIE_SCRATCH 0 31
regRCC_EP_DEV0_2_EP_PCIE_STRAP_MISC 0 0x8d6d 1 0 5
	STRAP_MST_ADR64_EN 29 29
regRCC_EP_DEV0_2_EP_PCIE_STRAP_MISC2 0 0x8d6e 1 0 5
	STRAP_TPH_SUPPORTED 4 4
regRCC_EP_DEV0_2_EP_PCIE_TX_CNTL 0 0x8d76 5 0 5
	TX_SNR_OVERRIDE 10 11
	TX_RO_OVERRIDE 12 13
	TX_F0_TPH_DIS 24 24
	TX_F1_TPH_DIS 25 25
	TX_F2_TPH_DIS 26 26
regRCC_EP_DEV0_2_EP_PCIE_TX_LTR_CNTL 0 0x8d6a 10 0 5
	LTR_PRIV_S_SHORT_VALUE 0 2
	LTR_PRIV_S_LONG_VALUE 3 5
	LTR_PRIV_S_REQUIREMENT 6 6
	LTR_PRIV_NS_SHORT_VALUE 7 9
	LTR_PRIV_NS_LONG_VALUE 10 12
	LTR_PRIV_NS_REQUIREMENT 13 13
	LTR_PRIV_MSG_DIS_IN_PM_NON_D0 14 14
	LTR_PRIV_RST_LTR_IN_DL_DOWN 15 15
	TX_CHK_FC_FOR_L1 16 16
	LTR_DSTATE_USING_WDATA_EN 17 17
regRCC_EP_DEV0_2_EP_PCIE_TX_REQUESTER_ID 0 0x8d77 3 0 5
	TX_REQUESTER_ID_FUNCTION 0 2
	TX_REQUESTER_ID_DEVICE 3 7
	TX_REQUESTER_ID_BUS 8 15
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0 0x8d71 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0 0x8d72 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0 0x8d72 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0 0x8d72 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0 0x8d72 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0 0x8d73 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0 0x8d73 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0 0x8d73 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_PFC_AMDGFXAZ_RCC_PFC_AUXPWR_CNTL 0 0xd0c8 2 0 5
	AUX_CURRENT_OVERRIDE 0 2
	AUX_POWER_DETECTED_OVERRIDE 3 3
regRCC_PFC_AMDGFXAZ_RCC_PFC_LTR_CNTL 0 0xd0c0 6 0 5
	SNOOP_LATENCY_VALUE 0 9
	SNOOP_LATENCY_SCALE 10 12
	SNOOP_REQUIREMENT 15 15
	NONSNOOP_LATENCY_VALUE 16 25
	NONSNOOP_LATENCY_SCALE 26 28
	NONSNOOP_REQUIREMENT 31 31
regRCC_PFC_AMDGFXAZ_RCC_PFC_PME_RESTORE 0 0xd0c1 3 0 5
	PME_RESTORE_PME_EN 0 0
	PME_RESTORE_PME_STATUS 8 8
	PME_SENT_FLAG 9 9
regRCC_PFC_AMDGFXAZ_RCC_PFC_STICKY_RESTORE_0 0 0xd0c2 8 0 5
	RESTORE_PSN_ERR_STATUS 0 0
	RESTORE_CPL_TIMEOUT_STATUS 1 1
	RESTORE_CPL_ABORT_ERR_STATUS 2 2
	RESTORE_UNEXP_CPL_STATUS 3 3
	RESTORE_MAL_TLP_STATUS 4 4
	RESTORE_ECRC_ERR_STATUS 5 5
	RESTORE_UNSUPP_REQ_ERR_STATUS 6 6
	RESTORE_ADVISORY_NONFATAL_ERR_STATUS 7 7
regRCC_PFC_AMDGFXAZ_RCC_PFC_STICKY_RESTORE_1 0 0xd0c3 1 0 5
	RESTORE_TLP_HDR_0 0 31
regRCC_PFC_AMDGFXAZ_RCC_PFC_STICKY_RESTORE_2 0 0xd0c4 1 0 5
	RESTORE_TLP_HDR_1 0 31
regRCC_PFC_AMDGFXAZ_RCC_PFC_STICKY_RESTORE_3 0 0xd0c5 1 0 5
	RESTORE_TLP_HDR_2 0 31
regRCC_PFC_AMDGFXAZ_RCC_PFC_STICKY_RESTORE_4 0 0xd0c6 1 0 5
	RESTORE_TLP_HDR_3 0 31
regRCC_PFC_AMDGFXAZ_RCC_PFC_STICKY_RESTORE_5 0 0xd0c7 1 0 5
	RESTORE_TLP_PREFIX 0 31
regRCC_PFC_AMDGFX_RCC_PFC_AUXPWR_CNTL 0 0xd048 2 0 5
	AUX_CURRENT_OVERRIDE 0 2
	AUX_POWER_DETECTED_OVERRIDE 3 3
regRCC_PFC_AMDGFX_RCC_PFC_LTR_CNTL 0 0xd040 6 0 5
	SNOOP_LATENCY_VALUE 0 9
	SNOOP_LATENCY_SCALE 10 12
	SNOOP_REQUIREMENT 15 15
	NONSNOOP_LATENCY_VALUE 16 25
	NONSNOOP_LATENCY_SCALE 26 28
	NONSNOOP_REQUIREMENT 31 31
regRCC_PFC_AMDGFX_RCC_PFC_PME_RESTORE 0 0xd041 3 0 5
	PME_RESTORE_PME_EN 0 0
	PME_RESTORE_PME_STATUS 8 8
	PME_SENT_FLAG 9 9
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_0 0 0xd042 8 0 5
	RESTORE_PSN_ERR_STATUS 0 0
	RESTORE_CPL_TIMEOUT_STATUS 1 1
	RESTORE_CPL_ABORT_ERR_STATUS 2 2
	RESTORE_UNEXP_CPL_STATUS 3 3
	RESTORE_MAL_TLP_STATUS 4 4
	RESTORE_ECRC_ERR_STATUS 5 5
	RESTORE_UNSUPP_REQ_ERR_STATUS 6 6
	RESTORE_ADVISORY_NONFATAL_ERR_STATUS 7 7
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_1 0 0xd043 1 0 5
	RESTORE_TLP_HDR_0 0 31
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_2 0 0xd044 1 0 5
	RESTORE_TLP_HDR_1 0 31
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_3 0 0xd045 1 0 5
	RESTORE_TLP_HDR_2 0 31
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_4 0 0xd046 1 0 5
	RESTORE_TLP_HDR_3 0 31
regRCC_PFC_AMDGFX_RCC_PFC_STICKY_RESTORE_5 0 0xd047 1 0 5
	RESTORE_TLP_PREFIX 0 31
regRCC_PFC_PD_CONTROLLER_RCC_PFC_AUXPWR_CNTL 0 0xd1c8 2 0 5
	AUX_CURRENT_OVERRIDE 0 2
	AUX_POWER_DETECTED_OVERRIDE 3 3
regRCC_PFC_PD_CONTROLLER_RCC_PFC_LTR_CNTL 0 0xd1c0 6 0 5
	SNOOP_LATENCY_VALUE 0 9
	SNOOP_LATENCY_SCALE 10 12
	SNOOP_REQUIREMENT 15 15
	NONSNOOP_LATENCY_VALUE 16 25
	NONSNOOP_LATENCY_SCALE 26 28
	NONSNOOP_REQUIREMENT 31 31
regRCC_PFC_PD_CONTROLLER_RCC_PFC_PME_RESTORE 0 0xd1c1 3 0 5
	PME_RESTORE_PME_EN 0 0
	PME_RESTORE_PME_STATUS 8 8
	PME_SENT_FLAG 9 9
regRCC_PFC_PD_CONTROLLER_RCC_PFC_STICKY_RESTORE_0 0 0xd1c2 8 0 5
	RESTORE_PSN_ERR_STATUS 0 0
	RESTORE_CPL_TIMEOUT_STATUS 1 1
	RESTORE_CPL_ABORT_ERR_STATUS 2 2
	RESTORE_UNEXP_CPL_STATUS 3 3
	RESTORE_MAL_TLP_STATUS 4 4
	RESTORE_ECRC_ERR_STATUS 5 5
	RESTORE_UNSUPP_REQ_ERR_STATUS 6 6
	RESTORE_ADVISORY_NONFATAL_ERR_STATUS 7 7
regRCC_PFC_PD_CONTROLLER_RCC_PFC_STICKY_RESTORE_1 0 0xd1c3 1 0 5
	RESTORE_TLP_HDR_0 0 31
regRCC_PFC_PD_CONTROLLER_RCC_PFC_STICKY_RESTORE_2 0 0xd1c4 1 0 5
	RESTORE_TLP_HDR_1 0 31
regRCC_PFC_PD_CONTROLLER_RCC_PFC_STICKY_RESTORE_3 0 0xd1c5 1 0 5
	RESTORE_TLP_HDR_2 0 31
regRCC_PFC_PD_CONTROLLER_RCC_PFC_STICKY_RESTORE_4 0 0xd1c6 1 0 5
	RESTORE_TLP_HDR_3 0 31
regRCC_PFC_PD_CONTROLLER_RCC_PFC_STICKY_RESTORE_5 0 0xd1c7 1 0 5
	RESTORE_TLP_PREFIX 0 31
regRCC_PFC_USB_RCC_PFC_AUXPWR_CNTL 0 0xd148 2 0 5
	AUX_CURRENT_OVERRIDE 0 2
	AUX_POWER_DETECTED_OVERRIDE 3 3
regRCC_PFC_USB_RCC_PFC_LTR_CNTL 0 0xd140 6 0 5
	SNOOP_LATENCY_VALUE 0 9
	SNOOP_LATENCY_SCALE 10 12
	SNOOP_REQUIREMENT 15 15
	NONSNOOP_LATENCY_VALUE 16 25
	NONSNOOP_LATENCY_SCALE 26 28
	NONSNOOP_REQUIREMENT 31 31
regRCC_PFC_USB_RCC_PFC_PME_RESTORE 0 0xd141 3 0 5
	PME_RESTORE_PME_EN 0 0
	PME_RESTORE_PME_STATUS 8 8
	PME_SENT_FLAG 9 9
regRCC_PFC_USB_RCC_PFC_STICKY_RESTORE_0 0 0xd142 8 0 5
	RESTORE_PSN_ERR_STATUS 0 0
	RESTORE_CPL_TIMEOUT_STATUS 1 1
	RESTORE_CPL_ABORT_ERR_STATUS 2 2
	RESTORE_UNEXP_CPL_STATUS 3 3
	RESTORE_MAL_TLP_STATUS 4 4
	RESTORE_ECRC_ERR_STATUS 5 5
	RESTORE_UNSUPP_REQ_ERR_STATUS 6 6
	RESTORE_ADVISORY_NONFATAL_ERR_STATUS 7 7
regRCC_PFC_USB_RCC_PFC_STICKY_RESTORE_1 0 0xd143 1 0 5
	RESTORE_TLP_HDR_0 0 31
regRCC_PFC_USB_RCC_PFC_STICKY_RESTORE_2 0 0xd144 1 0 5
	RESTORE_TLP_HDR_1 0 31
regRCC_PFC_USB_RCC_PFC_STICKY_RESTORE_3 0 0xd145 1 0 5
	RESTORE_TLP_HDR_2 0 31
regRCC_PFC_USB_RCC_PFC_STICKY_RESTORE_4 0 0xd146 1 0 5
	RESTORE_TLP_HDR_3 0 31
regRCC_PFC_USB_RCC_PFC_STICKY_RESTORE_5 0 0xd147 1 0 5
	RESTORE_TLP_PREFIX 0 31
regRCC_STRAP0_RCC_BIF_STRAP0 0 0x0 27 0 2
	STRAP_GEN4_DIS 0 0
	STRAP_EXPANSION_ROM_VALIDATION_SUPPORT 1 1
	STRAP_VGA_DIS_PIN 2 2
	STRAP_MEM_AP_SIZE_PIN 3 6
	STRAP_PX_CAPABLE 7 7
	STRAP_BIF_KILL_GEN3 8 8
	STRAP_MSI_FIRST_BE_FULL_PAYLOAD_EN 9 9
	STRAP_NBIF_IGNORE_ERR_INFLR 10 10
	STRAP_PME_SUPPORT_COMPLIANCE_EN 11 11
	STRAP_RX_IGNORE_EP_ERR 12 12
	STRAP_RX_IGNORE_MSG_ERR 13 13
	STRAP_RX_IGNORE_MAX_PAYLOAD_ERR 14 14
	STRAP_RX_IGNORE_SHORTPREFIX_ERR_DN 15 15
	STRAP_RX_IGNORE_TC_ERR 16 16
	STRAP_RX_IGNORE_TC_ERR_DN 17 17
	STRAP_AUD_PIN 18 19
	STRAP_BIOS_ROM_EN_PIN 20 20
	STRAP_BIF_GFX_IOBAR_DIS_AND_REGBAR_64BIT_EN 21 21
	STRAP_GPUIOV_EN 22 22
	STRAP_GEN3_DIS 24 24
	STRAP_BIF_KILL_GEN4 25 25
	STRAP_QUICKSIM_START 26 26
	STRAP_NO_RO_ENABLED_P2P_PASSING 27 27
	STRAP_IGNORE_LOCAL_PREFIX_UR_SWUS 28 28
	STRAP_CFG0_RD_VF_BUSNUM_CHK_EN 29 29
	STRAP_BIGAPU_MODE 30 30
	STRAP_LINK_DOWN_RESET_EN 31 31
regRCC_STRAP0_RCC_BIF_STRAP1 0 0x1 27 0 2
	FUSESTRAP_VALID 0 0
	ROMSTRAP_VALID 1 1
	WRITE_DISABLE 2 2
	STRAP_ECRC_INTERMEDIATE_CHK_EN 3 3
	STRAP_IGNORE_E2E_PREFIX_UR_SWUS 5 5
	STRAP_MARGINING_USES_SOFTWARE 6 6
	STRAP_MARGINING_READY 7 7
	STRAP_SWUS_APER_EN 8 8
	STRAP_SWUS_64BAR_EN 9 9
	STRAP_SWUS_AP_SIZE 10 11
	STRAP_SWUS_APER_PREFETCHABLE 12 12
	STRAP_HWREV_LSB2 13 14
	STRAP_SWREV_LSB2 15 16
	STRAP_LINK_RST_CFG_ONLY 17 17
	STRAP_BIF_IOV_LKRST_DIS 18 18
	STRAP_DLF_EN 19 19
	STRAP_PHY_16GT_EN 20 20
	STRAP_MARGIN_EN 21 21
	STRAP_BIF_PSN_UR_RPT_EN 22 22
	STRAP_BIF_SLOT_POWER_SUPPORT_EN 23 23
	STRAP_S5_REGS_ACCESS_DIS 24 24
	STRAP_S5_MMREG_WR_POSTED_EN 25 25
	STRAP_GFX_FUNC_LTR_MODE 26 26
	STRAP_GSI_SMN_POSTWR_MULTI_EN 27 28
	STRAP_DLF_EN_EP 29 29
	STRAP_AP_EN 30 30
	STRAP_AP_EN_DN 31 31
regRCC_STRAP0_RCC_BIF_STRAP2 0 0x5 17 0 2
	STRAP_PCIESWUS_INDEX_APER_RANGE 0 0
	STRAP_SWUS_SPT 1 1
	STRAP_SUC_IND_ACCESS_DIS 3 3
	STRAP_SUM_IND_ACCESS_DIS 4 4
	STRAP_ENDP_LINKDOWN_DROP_DMA 5 5
	STRAP_SWITCH_LINKDOWN_DROP_DMA 6 6
	STRAP_SWUS_SEC_LVL_OVRD_EN 7 7
	STRAP_GMI_DNS_SDP_CLKREQ_TOGGLE_DIS 8 8
	STRAP_ACS_MSKSEV_EP_HIDE_DIS 9 9
	STRAP_CFG_PG_FW_INTERLOCK_EXIT_EN 10 11
	STRAP_USB_PD_FUNC_DIS 12 12
	RESERVED_BIF_STRAP2 13 13
	STRAP_LTR_IN_ASPML1_DIS 14 14
	STRAP_GFXAZ_POWERSTATE_INTERLOCK_EN 15 15
	STRAP_PWRBRK_DEGLITCH_CYCLE 16 23
	STRAP_PWRBRK_DEGLITCH_BYPASS 24 24
	STRAP_VLINK_PMETO_LDN_EXIT_BY_LNKRST_DIS 31 31
regRCC_STRAP0_RCC_BIF_STRAP3 0 0x6 2 0 2
	STRAP_VLINK_ASPM_IDLE_TIMER 0 15
	STRAP_VLINK_PM_L1_ENTRY_TIMER 16 31
regRCC_STRAP0_RCC_BIF_STRAP4 0 0x7 2 0 2
	STRAP_VLINK_L0S_EXIT_TIMER 0 15
	STRAP_VLINK_L1_EXIT_TIMER 16 31
regRCC_STRAP0_RCC_BIF_STRAP5 0 0x8 13 0 2
	STRAP_VLINK_LDN_ENTRY_TIMER 0 15
	STRAP_VLINK_LDN_ON_SWUS_LDN_EN 16 16
	STRAP_VLINK_LDN_ON_SWUS_SECRST_EN 17 17
	STRAP_VLINK_ENTER_COMPLIANCE_DIS 18 18
	STRAP_IGNORE_PSN_ON_VDM1_DIS 19 19
	STRAP_SMN_ERR_STATUS_MASK_EN_UPS 20 20
	STRAP_REG_PROTECTION_DIS 21 21
	STRAP_SMN_ERRRSP_DATA_FORCE 22 23
	STRAP_INTERMEDIATERSP_DATA_ALLF_DATA_FORCE 24 24
	STRAP_EMER_POWER_REDUCTION_SUPPORTED 25 26
	STRAP_EMER_POWER_REDUCTION_INIT_REQ 27 27
	STRAP_PWRBRK_STATUS_TIMER 28 30
	STRAP_BIF_GFX_REG_APER_REMAPPING_EN 31 31
regRCC_STRAP0_RCC_BIF_STRAP6 0 0x9 11 0 2
	STRAP_GEN5_DIS 0 0
	STRAP_BIF_KILL_GEN5 1 1
	STRAP_PHY_32GT_EN 2 2
	STRAP_DOE_VERSION_SEL 3 3
	STRAP_S5_GFX_REGS_ACCESS_DIS 4 4
	STRAP_PRODUCTION_MODE 5 5
	STRAP_GFX_PARTITION_CAP_SPX_SUPPORT 6 6
	STRAP_GFX_PARTITION_CAP_TPX_SUPPORT 7 7
	STRAP_MEM_PARTITION_CAP_NPS1_SUPPORT 8 8
	STRAP_MEM_PARTITION_CAP_NPS3_SUPPORT 9 9
	RESERVED_BIF_STRAP6 10 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP0 0 0x1c 8 0 2
	STRAP_DEVICE_ID_DEV0_F0 0 15
	STRAP_MAJOR_REV_ID_DEV0_F0 16 19
	STRAP_MINOR_REV_ID_DEV0_F0 20 23
	STRAP_ATI_REV_ID_DEV0_F0 24 27
	STRAP_FUNC_EN_DEV0_F0 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F0 29 29
	STRAP_D1_SUPPORT_DEV0_F0 30 30
	STRAP_D2_SUPPORT_DEV0_F0 31 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP1 0 0x1d 2 0 2
	STRAP_SRIOV_VF_DEVICE_ID_DEV0_F0 0 15
	STRAP_SRIOV_SUPPORTED_PAGE_SIZE_DEV0_F0 16 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP13 0 0x1e 4 0 2
	STRAP_CLASS_CODE_PIF_DEV0_F0 0 7
	STRAP_CLASS_CODE_SUB_DEV0_F0 8 15
	STRAP_CLASS_CODE_BASE_DEV0_F0 16 23
	STRAP_SRIOV_TOTAL_VFS_DEV0_F0 24 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP14 0 0x1f 1 0 2
	STRAP_VENDOR_ID_DEV0_F0 0 15
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP15 0 0x20 3 0 2
	STRAP_RTR_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_DLUP_TIME_DEV0_F0 12 23
	STRAP_RTR_VALID_DEV0_F0 24 24
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP16 0 0x21 2 0 2
	STRAP_RTR_FLR_TIME_DEV0_F0 0 11
	STRAP_RTR_D3HOTD0_TIME_DEV0_F0 12 23
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP17 0 0x22 3 0 2
	STRAP_RTR_VF_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_VF_VALID_DEV0_F0 12 12
	STRAP_RTR_VF_FLR_TIME_DEV0_F0 13 24
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP18 0 0x23 1 0 2
	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F0 0 11
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP2 0 0x24 20 0 2
	STRAP_SRIOV_EN_DEV0_F0 0 0
	STRAP_64BAR_DIS_DEV0_F0 6 6
	STRAP_NO_SOFT_RESET_DEV0_F0 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F0 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F0 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F0 14 14
	STRAP_ARI_EN_DEV0_F0 15 15
	STRAP_AER_EN_DEV0_F0 16 16
	STRAP_ACS_EN_DEV0_F0 17 17
	STRAP_ATS_EN_DEV0_F0 18 18
	STRAP_CPL_ABORT_ERR_EN_DEV0_F0 20 20
	STRAP_DPA_EN_DEV0_F0 21 21
	STRAP_DSN_EN_DEV0_F0 22 22
	STRAP_VC_EN_DEV0_F0 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F0 24 26
	STRAP_PAGE_REQ_EN_DEV0_F0 27 27
	STRAP_PASID_EN_DEV0_F0 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F0 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F0 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F0 31 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP3 0 0x26 14 0 2
	STRAP_SUBSYS_ID_DEV0_F0 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F0 16 16
	STRAP_PWR_EN_DEV0_F0 17 17
	STRAP_MSI_EN_DEV0_F0 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F0 19 19
	STRAP_MSIX_EN_DEV0_F0 20 20
	STRAP_MSIX_TABLE_BIR_DEV0_F0 21 23
	STRAP_PMC_DSI_DEV0_F0 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F0 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F0 27 27
	STRAP_VF_RESIZE_BAR_EN_DEV0_F0 28 28
	STRAP_CLK_PM_EN_DEV0_F0 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F0 30 30
	STRAP_RTR_EN_DEV0_F0 31 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP4 0 0x27 8 0 2
	STRAP_RESERVED_STRAP4_DEV0_F0 0 9
	STRAP_DOE_EN_DEV0_F0 18 18
	STRAP_ATOMIC_64BIT_EN_DEV0_F0 20 20
	STRAP_ATOMIC_EN_DEV0_F0 21 21
	STRAP_FLR_EN_DEV0_F0 22 22
	STRAP_PME_SUPPORT_DEV0_F0 23 27
	STRAP_INTERRUPT_PIN_DEV0_F0 28 30
	STRAP_AUXPWR_SUPPORT_DEV0_F0 31 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP5 0 0x28 3 0 2
	STRAP_SUBSYS_VEN_ID_DEV0_F0 0 15
	STRAP_AUX_CURRENT_DEV0_F0 27 29
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F0 30 30
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP8 0 0x29 13 0 2
	STRAP_DOORBELL_APER_SIZE_DEV0_F0 0 2
	STRAP_DOORBELL_BAR_DIS_DEV0_F0 3 3
	STRAP_ROM_AP_SIZE_DEV0_F0 4 6
	STRAP_IO_BAR_DIS_DEV0_F0 7 7
	STRAP_LFB_ERRMSG_EN_DEV0_F0 8 8
	STRAP_MEM_AP_SIZE_DEV0_F0 9 12
	STRAP_REG_AP_SIZE_DEV0_F0 13 15
	STRAP_VF_DOORBELL_APER_SIZE_DEV0_F0 16 18
	STRAP_VF_MEM_AP_SIZE_DEV0_F0 19 22
	STRAP_VF_REG_AP_SIZE_DEV0_F0 23 25
	STRAP_VGA_DIS_DEV0_F0 26 26
	STRAP_VF_MSI_MULTI_CAP_DEV0_F0 27 29
	STRAP_SRIOV_VF_MAPPING_MODE_DEV0_F0 30 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP9 0 0x2a 7 0 2
	STRAP_OUTSTAND_PAGE_REQ_CAP_DEV0_F0 0 15
	STRAP_BAR_COMPLIANCE_EN_DEV0_F0 18 18
	STRAP_NBIF_ROM_BAR_DIS_CHICKEN_DEV0_F0 19 19
	STRAP_VF_REG_PROT_DIS_DEV0_F0 20 20
	STRAP_FB_ALWAYS_ON_DEV0_F0 21 21
	STRAP_FB_CPL_TYPE_SEL_DEV0_F0 22 23
	STRAP_GPUIOV_VSEC_REV_DEV0_F0 24 27
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP0 0 0x2b 7 0 2
	STRAP_DEVICE_ID_DEV0_F1 0 15
	STRAP_MAJOR_REV_ID_DEV0_F1 16 19
	STRAP_MINOR_REV_ID_DEV0_F1 20 23
	STRAP_FUNC_EN_DEV0_F1 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F1 29 29
	STRAP_D1_SUPPORT_DEV0_F1 30 30
	STRAP_D2_SUPPORT_DEV0_F1 31 31
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP2 0 0x36 15 0 2
	STRAP_NO_SOFT_RESET_DEV0_F1 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F1 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F1 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F1 14 14
	STRAP_AER_EN_DEV0_F1 16 16
	STRAP_ACS_EN_DEV0_F1 17 17
	STRAP_ATS_EN_DEV0_F1 18 18
	STRAP_CPL_ABORT_ERR_EN_DEV0_F1 20 20
	STRAP_DPA_EN_DEV0_F1 21 21
	STRAP_DSN_EN_DEV0_F1 22 22
	STRAP_MSI_MULTI_CAP_DEV0_F1 24 26
	STRAP_PASID_EN_DEV0_F1 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F1 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F1 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F1 31 31
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP20 0 0x37 0 0 2
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP21 0 0x38 0 0 2
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP3 0 0x39 12 0 2
	STRAP_SUBSYS_ID_DEV0_F1 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F1 16 16
	STRAP_PWR_EN_DEV0_F1 17 17
	STRAP_MSI_EN_DEV0_F1 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F1 19 19
	STRAP_MSIX_EN_DEV0_F1 20 20
	STRAP_PMC_DSI_DEV0_F1 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F1 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F1 27 27
	STRAP_CLK_PM_EN_DEV0_F1 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F1 30 30
	STRAP_RTR_EN_DEV0_F1 31 31
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP4 0 0x3a 6 0 2
	STRAP_ATOMIC_64BIT_EN_DEV0_F1 20 20
	STRAP_ATOMIC_EN_DEV0_F1 21 21
	STRAP_FLR_EN_DEV0_F1 22 22
	STRAP_PME_SUPPORT_DEV0_F1 23 27
	STRAP_INTERRUPT_PIN_DEV0_F1 28 30
	STRAP_AUXPWR_SUPPORT_DEV0_F1 31 31
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP5 0 0x3b 3 0 2
	STRAP_SUBSYS_VEN_ID_DEV0_F1 0 15
	STRAP_AUX_CURRENT_DEV0_F1 27 29
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F1 30 30
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP6 0 0x3c 1 0 2
	STRAP_APER0_64BAR_EN_DEV0_F1 2 2
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP7 0 0x3d 0 0 2
regRCC_STRAP0_RCC_DEV0_PORT_STRAP0 0 0xd 11 0 2
	STRAP_DEVICE_ID_DN_DEV0 0 15
	STRAP_ARI_EN_DN_DEV0 16 16
	STRAP_ACS_EN_DN_DEV0 17 17
	STRAP_AER_EN_DN_DEV0 18 18
	STRAP_CPL_ABORT_ERR_EN_DN_DEV0 19 19
	STRAP_NEGO_GLOBAL_EN_DEV0 20 20
	STRAP_INTERRUPT_PIN_DN_DEV0 21 23
	STRAP_IGNORE_E2E_PREFIX_UR_DN_DEV0 24 24
	STRAP_MAX_PAYLOAD_SUPPORT_DN_DEV0 25 27
	STRAP_MAX_LINK_WIDTH_SUPPORT_DEV0 28 30
	STRAP_EPF0_DUMMY_EN_DEV0 31 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP1 0 0xe 2 0 2
	STRAP_SUBSYS_ID_DN_DEV0 0 15
	STRAP_SUBSYS_VEN_ID_DN_DEV0 16 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP10 0 0xf 7 0 2
	STRAP_NO_EQ_NEED_SUPPORTED_DEV0 0 0
	STRAP_NO_EQ_NEED_SUPPORTED_DN_DEV0 1 1
	STRAP_MODIFID_TS_USAGE_MODE1_SUPPORTED_DEV0 2 2
	STRAP_MODIFID_TS_USAGE_MODE2_SUPPORTED_DEV0 3 3
	STRAP_TRANSMITTER_PRECODEING_ON_DEV0 4 4
	STRAP_TRANSMITTER_PRECODE_REQUEST_DEV0 5 5
	STRAP_MODIFIED_TS_INFOR1_DEV0 6 18
regRCC_STRAP0_RCC_DEV0_PORT_STRAP11 0 0x10 5 0 2
	STRAP_MODIFIED_TS_VENDOR_ID_DEV0 0 15
	STRAP_RTR_RESET_TIME_DN_DEV0 16 27
	STRAP_RTR_VALID_DN_DEV0 28 28
	STRAP_RTR_EN_DN_DEV0 29 29
	STRAP_SDPVW_REG_UPDATE_EN_DEV0 30 30
regRCC_STRAP0_RCC_DEV0_PORT_STRAP12 0 0x11 1 0 2
	STRAP_MODIFIED_TS_INFOR2_DEV0 0 23
regRCC_STRAP0_RCC_DEV0_PORT_STRAP13 0 0x12 4 0 2
	STRAP_ALTERNATE_PROTOCOL_COUNT_DEV0 0 7
	STRAP_ALTERNATE_PROTOCOL_SELECTIVE_ENABLE_SUPPORTED_DEV0 8 8
	STRAP_ALTERNATE_PROTOCOL_DETAILS_DEV0 9 19
	STRAP_RTR_D3HOTD0_TIME_DN_DEV0 20 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP14 0 0x13 5 0 2
	STRAP_CTO_LOGGING_SUPPORT_DEV0 0 0
	STRAP_ACS_ENH_CAPABILITY_DN_DEV0 1 1
	STRAP_COMMAND_COMPLETED_DEV0 2 2
	STRAP_ERR_COR_SUBCLASS_CAPABLE_DEV0 3 3
	STRAP_DOE_EN_UP_DEV0 4 4
regRCC_STRAP0_RCC_DEV0_PORT_STRAP2 0 0x14 20 0 2
	STRAP_DE_EMPHASIS_SEL_DN_DEV0 0 0
	STRAP_DSN_EN_DN_DEV0 1 1
	STRAP_E2E_PREFIX_EN_DEV0 2 2
	STRAP_ECN1P1_EN_DEV0 3 3
	STRAP_ECRC_CHECK_EN_DEV0 4 4
	STRAP_ECRC_GEN_EN_DEV0 5 5
	STRAP_ERR_REPORTING_DIS_DEV0 6 6
	STRAP_EXTENDED_FMT_SUPPORTED_DEV0 7 7
	STRAP_EXTENDED_TAG_ECN_EN_DEV0 8 8
	STRAP_EXT_VC_COUNT_DN_DEV0 9 11
	STRAP_FIRST_RCVD_ERR_LOG_DN_DEV0 12 12
	STRAP_POISONED_ADVISORY_NONFATAL_DN_DEV0 13 13
	STRAP_GEN2_COMPLIANCE_DEV0 14 14
	STRAP_GEN2_EN_DEV0 15 15
	STRAP_GEN3_COMPLIANCE_DEV0 16 16
	STRAP_GEN4_COMPLIANCE_DEV0 17 17
	STRAP_L0S_ACCEPTABLE_LATENCY_DEV0 20 22
	STRAP_L0S_EXIT_LATENCY_DEV0 23 25
	STRAP_L1_ACCEPTABLE_LATENCY_DEV0 26 28
	STRAP_L1_EXIT_LATENCY_DEV0 29 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP3 0 0x15 16 0 2
	STRAP_LINK_BW_NOTIFICATION_CAP_DN_EN_DEV0 0 0
	STRAP_LTR_EN_DEV0 1 1
	STRAP_LTR_EN_DN_DEV0 2 2
	STRAP_MAX_PAYLOAD_SUPPORT_DEV0 3 5
	STRAP_MSI_EN_DN_DEV0 6 6
	STRAP_MSTCPL_TIMEOUT_EN_DEV0 7 7
	STRAP_NO_SOFT_RESET_DN_DEV0 8 8
	STRAP_OBFF_SUPPORTED_DEV0 9 10
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_RX_PRESET_HINT_DEV0 11 13
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_TX_PRESET_DEV0 14 17
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_RX_PRESET_HINT_DEV0 18 20
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_TX_PRESET_DEV0 21 24
	STRAP_PM_SUPPORT_DEV0 25 26
	STRAP_PM_SUPPORT_DN_DEV0 27 28
	STRAP_ATOMIC_EN_DN_DEV0 29 29
	STRAP_PMC_DSI_DN_DEV0 31 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP4 0 0x16 4 0 2
	STRAP_PWR_BUDGET_DATA_8T0_0_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_1_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_2_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_3_DEV0 24 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP5 0 0x17 18 0 2
	STRAP_PWR_BUDGET_DATA_8T0_4_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_5_DEV0 8 15
	STRAP_PWR_BUDGET_SYSTEM_ALLOCATED_DEV0 16 16
	STRAP_ATOMIC_64BIT_EN_DN_DEV0 17 17
	STRAP_ATOMIC_ROUTING_EN_DEV0 18 18
	STRAP_VC_EN_DN_DEV0 19 19
	STRAP_TwoVC_EN_DEV0 20 20
	STRAP_TwoVC_EN_DN_DEV0 21 21
	STRAP_LOCAL_DLF_SUPPORTED_DEV0 22 22
	STRAP_ACS_SOURCE_VALIDATION_DN_DEV0 23 23
	STRAP_ACS_TRANSLATION_BLOCKING_DN_DEV0 24 24
	STRAP_ACS_P2P_REQUEST_REDIRECT_DN_DEV0 25 25
	STRAP_ACS_P2P_COMPLETION_REDIRECT_DN_DEV0 26 26
	STRAP_ACS_UPSTREAM_FORWARDING_DN_DEV0 27 27
	STRAP_ACS_P2P_EGRESS_CONTROL_DN_DEV0 28 28
	STRAP_ACS_DIRECT_TRANSLATED_P2P_DN_DEV0 29 29
	STRAP_MSI_MAP_EN_DEV0 30 30
	STRAP_SSID_EN_DEV0 31 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP6 0 0x18 17 0 2
	STRAP_CFG_CRS_EN_DEV0 0 0
	STRAP_SMN_ERR_STATUS_MASK_EN_DNS_DEV0 1 1
	STRAP_INTERNAL_ERR_EN_DEV0 2 2
	STRAP_RTM1_PRESENCE_DET_SUPPORT_DEV0 3 3
	STRAP_RTM2_PRESENCE_DET_SUPPORT_DEV0 4 4
	STRAP_10BIT_TAG_COMPLETER_SUPPORTED_DEV0 5 5
	STRAP_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 6 6
	STRAP_VF_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 7 7
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 8 11
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 12 15
	STRAP_TPH_CPLR_SUPPORTED_DN_DEV0 16 17
	STRAP_MSI_EXT_MSG_DATA_CAP_DN_DEV0 18 18
	STRAP_NO_COMMAND_COMPLETED_SUPPORTED_DEV0 19 19
	STRAP_GEN5_COMPLIANCE_DEV0 20 20
	STRAP_TARGET_LINK_SPEED_DEV0 21 23
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 24 27
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 28 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP7 0 0x19 6 0 2
	STRAP_PORT_NUMBER_DEV0 0 7
	STRAP_MAJOR_REV_ID_DN_DEV0 8 11
	STRAP_MINOR_REV_ID_DN_DEV0 12 15
	STRAP_RP_BUSNUM_DEV0 16 23
	STRAP_DN_DEVNUM_DEV0 24 28
	STRAP_DN_FUNCID_DEV0 29 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP8 0 0x1a 4 0 2
	STRAP_PWR_BUDGET_DATA_8T0_6_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_7_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_8_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_9_DEV0 24 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP9 0 0x1b 3 0 2
	STRAP_PWR_BUDGET_DATA_8T0_a_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_b_DEV0 8 15
	STRAP_VENDOR_ID_DN_DEV0 16 31
regRCC_STRAP1_RCC_BIF_STRAP0 0 0xc600 27 0 5
	STRAP_GEN4_DIS 0 0
	STRAP_EXPANSION_ROM_VALIDATION_SUPPORT 1 1
	STRAP_VGA_DIS_PIN 2 2
	STRAP_MEM_AP_SIZE_PIN 3 6
	STRAP_PX_CAPABLE 7 7
	STRAP_BIF_KILL_GEN3 8 8
	STRAP_MSI_FIRST_BE_FULL_PAYLOAD_EN 9 9
	STRAP_NBIF_IGNORE_ERR_INFLR 10 10
	STRAP_PME_SUPPORT_COMPLIANCE_EN 11 11
	STRAP_RX_IGNORE_EP_ERR 12 12
	STRAP_RX_IGNORE_MSG_ERR 13 13
	STRAP_RX_IGNORE_MAX_PAYLOAD_ERR 14 14
	STRAP_RX_IGNORE_SHORTPREFIX_ERR_DN 15 15
	STRAP_RX_IGNORE_TC_ERR 16 16
	STRAP_RX_IGNORE_TC_ERR_DN 17 17
	STRAP_AUD_PIN 18 19
	STRAP_BIOS_ROM_EN_PIN 20 20
	STRAP_BIF_GFX_IOBAR_DIS_AND_REGBAR_64BIT_EN 21 21
	STRAP_GPUIOV_EN 22 22
	STRAP_GEN3_DIS 24 24
	STRAP_BIF_KILL_GEN4 25 25
	STRAP_QUICKSIM_START 26 26
	STRAP_NO_RO_ENABLED_P2P_PASSING 27 27
	STRAP_IGNORE_LOCAL_PREFIX_UR_SWUS 28 28
	STRAP_CFG0_RD_VF_BUSNUM_CHK_EN 29 29
	STRAP_BIGAPU_MODE 30 30
	STRAP_LINK_DOWN_RESET_EN 31 31
regRCC_STRAP1_RCC_BIF_STRAP1 0 0xc601 27 0 5
	FUSESTRAP_VALID 0 0
	ROMSTRAP_VALID 1 1
	WRITE_DISABLE 2 2
	STRAP_ECRC_INTERMEDIATE_CHK_EN 3 3
	STRAP_IGNORE_E2E_PREFIX_UR_SWUS 5 5
	STRAP_MARGINING_USES_SOFTWARE 6 6
	STRAP_MARGINING_READY 7 7
	STRAP_SWUS_APER_EN 8 8
	STRAP_SWUS_64BAR_EN 9 9
	STRAP_SWUS_AP_SIZE 10 11
	STRAP_SWUS_APER_PREFETCHABLE 12 12
	STRAP_HWREV_LSB2 13 14
	STRAP_SWREV_LSB2 15 16
	STRAP_LINK_RST_CFG_ONLY 17 17
	STRAP_BIF_IOV_LKRST_DIS 18 18
	STRAP_DLF_EN 19 19
	STRAP_PHY_16GT_EN 20 20
	STRAP_MARGIN_EN 21 21
	STRAP_BIF_PSN_UR_RPT_EN 22 22
	STRAP_BIF_SLOT_POWER_SUPPORT_EN 23 23
	STRAP_S5_REGS_ACCESS_DIS 24 24
	STRAP_S5_MMREG_WR_POSTED_EN 25 25
	STRAP_GFX_FUNC_LTR_MODE 26 26
	STRAP_GSI_SMN_POSTWR_MULTI_EN 27 28
	STRAP_DLF_EN_EP 29 29
	STRAP_AP_EN 30 30
	STRAP_AP_EN_DN 31 31
regRCC_STRAP1_RCC_BIF_STRAP2 0 0xc602 17 0 5
	STRAP_PCIESWUS_INDEX_APER_RANGE 0 0
	STRAP_SWUS_SPT 1 1
	STRAP_SUC_IND_ACCESS_DIS 3 3
	STRAP_SUM_IND_ACCESS_DIS 4 4
	STRAP_ENDP_LINKDOWN_DROP_DMA 5 5
	STRAP_SWITCH_LINKDOWN_DROP_DMA 6 6
	STRAP_SWUS_SEC_LVL_OVRD_EN 7 7
	STRAP_GMI_DNS_SDP_CLKREQ_TOGGLE_DIS 8 8
	STRAP_ACS_MSKSEV_EP_HIDE_DIS 9 9
	STRAP_CFG_PG_FW_INTERLOCK_EXIT_EN 10 11
	STRAP_USB_PD_FUNC_DIS 12 12
	RESERVED_BIF_STRAP2 13 13
	STRAP_LTR_IN_ASPML1_DIS 14 14
	STRAP_GFXAZ_POWERSTATE_INTERLOCK_EN 15 15
	STRAP_PWRBRK_DEGLITCH_CYCLE 16 23
	STRAP_PWRBRK_DEGLITCH_BYPASS 24 24
	STRAP_VLINK_PMETO_LDN_EXIT_BY_LNKRST_DIS 31 31
regRCC_STRAP1_RCC_BIF_STRAP3 0 0xc603 2 0 5
	STRAP_VLINK_ASPM_IDLE_TIMER 0 15
	STRAP_VLINK_PM_L1_ENTRY_TIMER 16 31
regRCC_STRAP1_RCC_BIF_STRAP4 0 0xc604 2 0 5
	STRAP_VLINK_L0S_EXIT_TIMER 0 15
	STRAP_VLINK_L1_EXIT_TIMER 16 31
regRCC_STRAP1_RCC_BIF_STRAP5 0 0xc605 13 0 5
	STRAP_VLINK_LDN_ENTRY_TIMER 0 15
	STRAP_VLINK_LDN_ON_SWUS_LDN_EN 16 16
	STRAP_VLINK_LDN_ON_SWUS_SECRST_EN 17 17
	STRAP_VLINK_ENTER_COMPLIANCE_DIS 18 18
	STRAP_IGNORE_PSN_ON_VDM1_DIS 19 19
	STRAP_SMN_ERR_STATUS_MASK_EN_UPS 20 20
	STRAP_REG_PROTECTION_DIS 21 21
	STRAP_SMN_ERRRSP_DATA_FORCE 22 23
	STRAP_INTERMEDIATERSP_DATA_ALLF_DATA_FORCE 24 24
	STRAP_EMER_POWER_REDUCTION_SUPPORTED 25 26
	STRAP_EMER_POWER_REDUCTION_INIT_REQ 27 27
	STRAP_PWRBRK_STATUS_TIMER 28 30
	STRAP_BIF_GFX_REG_APER_REMAPPING_EN 31 31
regRCC_STRAP1_RCC_BIF_STRAP6 0 0xc606 11 0 5
	STRAP_GEN5_DIS 0 0
	STRAP_BIF_KILL_GEN5 1 1
	STRAP_PHY_32GT_EN 2 2
	STRAP_DOE_VERSION_SEL 3 3
	STRAP_S5_GFX_REGS_ACCESS_DIS 4 4
	STRAP_PRODUCTION_MODE 5 5
	STRAP_GFX_PARTITION_CAP_SPX_SUPPORT 6 6
	STRAP_GFX_PARTITION_CAP_TPX_SUPPORT 7 7
	STRAP_MEM_PARTITION_CAP_NPS1_SUPPORT 8 8
	STRAP_MEM_PARTITION_CAP_NPS3_SUPPORT 9 9
	RESERVED_BIF_STRAP6 10 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP0 0 0xd000 8 0 5
	STRAP_DEVICE_ID_DEV0_F0 0 15
	STRAP_MAJOR_REV_ID_DEV0_F0 16 19
	STRAP_MINOR_REV_ID_DEV0_F0 20 23
	STRAP_ATI_REV_ID_DEV0_F0 24 27
	STRAP_FUNC_EN_DEV0_F0 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F0 29 29
	STRAP_D1_SUPPORT_DEV0_F0 30 30
	STRAP_D2_SUPPORT_DEV0_F0 31 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP1 0 0xd001 2 0 5
	STRAP_SRIOV_VF_DEVICE_ID_DEV0_F0 0 15
	STRAP_SRIOV_SUPPORTED_PAGE_SIZE_DEV0_F0 16 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP13 0 0xd00d 4 0 5
	STRAP_CLASS_CODE_PIF_DEV0_F0 0 7
	STRAP_CLASS_CODE_SUB_DEV0_F0 8 15
	STRAP_CLASS_CODE_BASE_DEV0_F0 16 23
	STRAP_SRIOV_TOTAL_VFS_DEV0_F0 24 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP14 0 0xd00e 1 0 5
	STRAP_VENDOR_ID_DEV0_F0 0 15
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP15 0 0xd00f 3 0 5
	STRAP_RTR_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_DLUP_TIME_DEV0_F0 12 23
	STRAP_RTR_VALID_DEV0_F0 24 24
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP16 0 0xd010 2 0 5
	STRAP_RTR_FLR_TIME_DEV0_F0 0 11
	STRAP_RTR_D3HOTD0_TIME_DEV0_F0 12 23
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP17 0 0xd011 3 0 5
	STRAP_RTR_VF_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_VF_VALID_DEV0_F0 12 12
	STRAP_RTR_VF_FLR_TIME_DEV0_F0 13 24
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP18 0 0xd012 1 0 5
	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F0 0 11
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP2 0 0xd002 20 0 5
	STRAP_SRIOV_EN_DEV0_F0 0 0
	STRAP_64BAR_DIS_DEV0_F0 6 6
	STRAP_NO_SOFT_RESET_DEV0_F0 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F0 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F0 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F0 14 14
	STRAP_ARI_EN_DEV0_F0 15 15
	STRAP_AER_EN_DEV0_F0 16 16
	STRAP_ACS_EN_DEV0_F0 17 17
	STRAP_ATS_EN_DEV0_F0 18 18
	STRAP_CPL_ABORT_ERR_EN_DEV0_F0 20 20
	STRAP_DPA_EN_DEV0_F0 21 21
	STRAP_DSN_EN_DEV0_F0 22 22
	STRAP_VC_EN_DEV0_F0 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F0 24 26
	STRAP_PAGE_REQ_EN_DEV0_F0 27 27
	STRAP_PASID_EN_DEV0_F0 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F0 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F0 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F0 31 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP3 0 0xd003 14 0 5
	STRAP_SUBSYS_ID_DEV0_F0 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F0 16 16
	STRAP_PWR_EN_DEV0_F0 17 17
	STRAP_MSI_EN_DEV0_F0 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F0 19 19
	STRAP_MSIX_EN_DEV0_F0 20 20
	STRAP_MSIX_TABLE_BIR_DEV0_F0 21 23
	STRAP_PMC_DSI_DEV0_F0 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F0 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F0 27 27
	STRAP_VF_RESIZE_BAR_EN_DEV0_F0 28 28
	STRAP_CLK_PM_EN_DEV0_F0 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F0 30 30
	STRAP_RTR_EN_DEV0_F0 31 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP4 0 0xd004 8 0 5
	STRAP_RESERVED_STRAP4_DEV0_F0 0 9
	STRAP_DOE_EN_DEV0_F0 18 18
	STRAP_ATOMIC_64BIT_EN_DEV0_F0 20 20
	STRAP_ATOMIC_EN_DEV0_F0 21 21
	STRAP_FLR_EN_DEV0_F0 22 22
	STRAP_PME_SUPPORT_DEV0_F0 23 27
	STRAP_INTERRUPT_PIN_DEV0_F0 28 30
	STRAP_AUXPWR_SUPPORT_DEV0_F0 31 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP5 0 0xd005 3 0 5
	STRAP_SUBSYS_VEN_ID_DEV0_F0 0 15
	STRAP_AUX_CURRENT_DEV0_F0 27 29
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F0 30 30
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP8 0 0xd008 13 0 5
	STRAP_DOORBELL_APER_SIZE_DEV0_F0 0 2
	STRAP_DOORBELL_BAR_DIS_DEV0_F0 3 3
	STRAP_ROM_AP_SIZE_DEV0_F0 4 6
	STRAP_IO_BAR_DIS_DEV0_F0 7 7
	STRAP_LFB_ERRMSG_EN_DEV0_F0 8 8
	STRAP_MEM_AP_SIZE_DEV0_F0 9 12
	STRAP_REG_AP_SIZE_DEV0_F0 13 15
	STRAP_VF_DOORBELL_APER_SIZE_DEV0_F0 16 18
	STRAP_VF_MEM_AP_SIZE_DEV0_F0 19 22
	STRAP_VF_REG_AP_SIZE_DEV0_F0 23 25
	STRAP_VGA_DIS_DEV0_F0 26 26
	STRAP_VF_MSI_MULTI_CAP_DEV0_F0 27 29
	STRAP_SRIOV_VF_MAPPING_MODE_DEV0_F0 30 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP9 0 0xd009 7 0 5
	STRAP_OUTSTAND_PAGE_REQ_CAP_DEV0_F0 0 15
	STRAP_BAR_COMPLIANCE_EN_DEV0_F0 18 18
	STRAP_NBIF_ROM_BAR_DIS_CHICKEN_DEV0_F0 19 19
	STRAP_VF_REG_PROT_DIS_DEV0_F0 20 20
	STRAP_FB_ALWAYS_ON_DEV0_F0 21 21
	STRAP_FB_CPL_TYPE_SEL_DEV0_F0 22 23
	STRAP_GPUIOV_VSEC_REV_DEV0_F0 24 27
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP0 0 0xd080 7 0 5
	STRAP_DEVICE_ID_DEV0_F1 0 15
	STRAP_MAJOR_REV_ID_DEV0_F1 16 19
	STRAP_MINOR_REV_ID_DEV0_F1 20 23
	STRAP_FUNC_EN_DEV0_F1 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F1 29 29
	STRAP_D1_SUPPORT_DEV0_F1 30 30
	STRAP_D2_SUPPORT_DEV0_F1 31 31
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP2 0 0xd082 15 0 5
	STRAP_NO_SOFT_RESET_DEV0_F1 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F1 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F1 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F1 14 14
	STRAP_AER_EN_DEV0_F1 16 16
	STRAP_ACS_EN_DEV0_F1 17 17
	STRAP_ATS_EN_DEV0_F1 18 18
	STRAP_CPL_ABORT_ERR_EN_DEV0_F1 20 20
	STRAP_DPA_EN_DEV0_F1 21 21
	STRAP_DSN_EN_DEV0_F1 22 22
	STRAP_MSI_MULTI_CAP_DEV0_F1 24 26
	STRAP_PASID_EN_DEV0_F1 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F1 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F1 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F1 31 31
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP20 0 0xd094 0 0 5
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP21 0 0xd095 0 0 5
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP3 0 0xd083 12 0 5
	STRAP_SUBSYS_ID_DEV0_F1 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F1 16 16
	STRAP_PWR_EN_DEV0_F1 17 17
	STRAP_MSI_EN_DEV0_F1 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F1 19 19
	STRAP_MSIX_EN_DEV0_F1 20 20
	STRAP_PMC_DSI_DEV0_F1 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F1 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F1 27 27
	STRAP_CLK_PM_EN_DEV0_F1 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F1 30 30
	STRAP_RTR_EN_DEV0_F1 31 31
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP4 0 0xd084 6 0 5
	STRAP_ATOMIC_64BIT_EN_DEV0_F1 20 20
	STRAP_ATOMIC_EN_DEV0_F1 21 21
	STRAP_FLR_EN_DEV0_F1 22 22
	STRAP_PME_SUPPORT_DEV0_F1 23 27
	STRAP_INTERRUPT_PIN_DEV0_F1 28 30
	STRAP_AUXPWR_SUPPORT_DEV0_F1 31 31
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP5 0 0xd085 3 0 5
	STRAP_SUBSYS_VEN_ID_DEV0_F1 0 15
	STRAP_AUX_CURRENT_DEV0_F1 27 29
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F1 30 30
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP6 0 0xd086 1 0 5
	STRAP_APER0_64BAR_EN_DEV0_F1 2 2
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP7 0 0xd087 0 0 5
regRCC_STRAP1_RCC_DEV0_PORT_STRAP0 0 0xc400 11 0 5
	STRAP_DEVICE_ID_DN_DEV0 0 15
	STRAP_ARI_EN_DN_DEV0 16 16
	STRAP_ACS_EN_DN_DEV0 17 17
	STRAP_AER_EN_DN_DEV0 18 18
	STRAP_CPL_ABORT_ERR_EN_DN_DEV0 19 19
	STRAP_NEGO_GLOBAL_EN_DEV0 20 20
	STRAP_INTERRUPT_PIN_DN_DEV0 21 23
	STRAP_IGNORE_E2E_PREFIX_UR_DN_DEV0 24 24
	STRAP_MAX_PAYLOAD_SUPPORT_DN_DEV0 25 27
	STRAP_MAX_LINK_WIDTH_SUPPORT_DEV0 28 30
	STRAP_EPF0_DUMMY_EN_DEV0 31 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP1 0 0xc401 2 0 5
	STRAP_SUBSYS_ID_DN_DEV0 0 15
	STRAP_SUBSYS_VEN_ID_DN_DEV0 16 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP10 0 0xc40a 7 0 5
	STRAP_NO_EQ_NEED_SUPPORTED_DEV0 0 0
	STRAP_NO_EQ_NEED_SUPPORTED_DN_DEV0 1 1
	STRAP_MODIFID_TS_USAGE_MODE1_SUPPORTED_DEV0 2 2
	STRAP_MODIFID_TS_USAGE_MODE2_SUPPORTED_DEV0 3 3
	STRAP_TRANSMITTER_PRECODEING_ON_DEV0 4 4
	STRAP_TRANSMITTER_PRECODE_REQUEST_DEV0 5 5
	STRAP_MODIFIED_TS_INFOR1_DEV0 6 18
regRCC_STRAP1_RCC_DEV0_PORT_STRAP11 0 0xc40b 5 0 5
	STRAP_MODIFIED_TS_VENDOR_ID_DEV0 0 15
	STRAP_RTR_RESET_TIME_DN_DEV0 16 27
	STRAP_RTR_VALID_DN_DEV0 28 28
	STRAP_RTR_EN_DN_DEV0 29 29
	STRAP_SDPVW_REG_UPDATE_EN_DEV0 30 30
regRCC_STRAP1_RCC_DEV0_PORT_STRAP12 0 0xc40c 1 0 5
	STRAP_MODIFIED_TS_INFOR2_DEV0 0 23
regRCC_STRAP1_RCC_DEV0_PORT_STRAP13 0 0xc40d 4 0 5
	STRAP_ALTERNATE_PROTOCOL_COUNT_DEV0 0 7
	STRAP_ALTERNATE_PROTOCOL_SELECTIVE_ENABLE_SUPPORTED_DEV0 8 8
	STRAP_ALTERNATE_PROTOCOL_DETAILS_DEV0 9 19
	STRAP_RTR_D3HOTD0_TIME_DN_DEV0 20 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP14 0 0xc40e 5 0 5
	STRAP_CTO_LOGGING_SUPPORT_DEV0 0 0
	STRAP_ACS_ENH_CAPABILITY_DN_DEV0 1 1
	STRAP_COMMAND_COMPLETED_DEV0 2 2
	STRAP_ERR_COR_SUBCLASS_CAPABLE_DEV0 3 3
	STRAP_DOE_EN_UP_DEV0 4 4
regRCC_STRAP1_RCC_DEV0_PORT_STRAP2 0 0xc402 20 0 5
	STRAP_DE_EMPHASIS_SEL_DN_DEV0 0 0
	STRAP_DSN_EN_DN_DEV0 1 1
	STRAP_E2E_PREFIX_EN_DEV0 2 2
	STRAP_ECN1P1_EN_DEV0 3 3
	STRAP_ECRC_CHECK_EN_DEV0 4 4
	STRAP_ECRC_GEN_EN_DEV0 5 5
	STRAP_ERR_REPORTING_DIS_DEV0 6 6
	STRAP_EXTENDED_FMT_SUPPORTED_DEV0 7 7
	STRAP_EXTENDED_TAG_ECN_EN_DEV0 8 8
	STRAP_EXT_VC_COUNT_DN_DEV0 9 11
	STRAP_FIRST_RCVD_ERR_LOG_DN_DEV0 12 12
	STRAP_POISONED_ADVISORY_NONFATAL_DN_DEV0 13 13
	STRAP_GEN2_COMPLIANCE_DEV0 14 14
	STRAP_GEN2_EN_DEV0 15 15
	STRAP_GEN3_COMPLIANCE_DEV0 16 16
	STRAP_GEN4_COMPLIANCE_DEV0 17 17
	STRAP_L0S_ACCEPTABLE_LATENCY_DEV0 20 22
	STRAP_L0S_EXIT_LATENCY_DEV0 23 25
	STRAP_L1_ACCEPTABLE_LATENCY_DEV0 26 28
	STRAP_L1_EXIT_LATENCY_DEV0 29 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP3 0 0xc403 16 0 5
	STRAP_LINK_BW_NOTIFICATION_CAP_DN_EN_DEV0 0 0
	STRAP_LTR_EN_DEV0 1 1
	STRAP_LTR_EN_DN_DEV0 2 2
	STRAP_MAX_PAYLOAD_SUPPORT_DEV0 3 5
	STRAP_MSI_EN_DN_DEV0 6 6
	STRAP_MSTCPL_TIMEOUT_EN_DEV0 7 7
	STRAP_NO_SOFT_RESET_DN_DEV0 8 8
	STRAP_OBFF_SUPPORTED_DEV0 9 10
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_RX_PRESET_HINT_DEV0 11 13
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_TX_PRESET_DEV0 14 17
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_RX_PRESET_HINT_DEV0 18 20
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_TX_PRESET_DEV0 21 24
	STRAP_PM_SUPPORT_DEV0 25 26
	STRAP_PM_SUPPORT_DN_DEV0 27 28
	STRAP_ATOMIC_EN_DN_DEV0 29 29
	STRAP_PMC_DSI_DN_DEV0 31 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP4 0 0xc404 4 0 5
	STRAP_PWR_BUDGET_DATA_8T0_0_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_1_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_2_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_3_DEV0 24 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP5 0 0xc405 18 0 5
	STRAP_PWR_BUDGET_DATA_8T0_4_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_5_DEV0 8 15
	STRAP_PWR_BUDGET_SYSTEM_ALLOCATED_DEV0 16 16
	STRAP_ATOMIC_64BIT_EN_DN_DEV0 17 17
	STRAP_ATOMIC_ROUTING_EN_DEV0 18 18
	STRAP_VC_EN_DN_DEV0 19 19
	STRAP_TwoVC_EN_DEV0 20 20
	STRAP_TwoVC_EN_DN_DEV0 21 21
	STRAP_LOCAL_DLF_SUPPORTED_DEV0 22 22
	STRAP_ACS_SOURCE_VALIDATION_DN_DEV0 23 23
	STRAP_ACS_TRANSLATION_BLOCKING_DN_DEV0 24 24
	STRAP_ACS_P2P_REQUEST_REDIRECT_DN_DEV0 25 25
	STRAP_ACS_P2P_COMPLETION_REDIRECT_DN_DEV0 26 26
	STRAP_ACS_UPSTREAM_FORWARDING_DN_DEV0 27 27
	STRAP_ACS_P2P_EGRESS_CONTROL_DN_DEV0 28 28
	STRAP_ACS_DIRECT_TRANSLATED_P2P_DN_DEV0 29 29
	STRAP_MSI_MAP_EN_DEV0 30 30
	STRAP_SSID_EN_DEV0 31 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP6 0 0xc406 17 0 5
	STRAP_CFG_CRS_EN_DEV0 0 0
	STRAP_SMN_ERR_STATUS_MASK_EN_DNS_DEV0 1 1
	STRAP_INTERNAL_ERR_EN_DEV0 2 2
	STRAP_RTM1_PRESENCE_DET_SUPPORT_DEV0 3 3
	STRAP_RTM2_PRESENCE_DET_SUPPORT_DEV0 4 4
	STRAP_10BIT_TAG_COMPLETER_SUPPORTED_DEV0 5 5
	STRAP_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 6 6
	STRAP_VF_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 7 7
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 8 11
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 12 15
	STRAP_TPH_CPLR_SUPPORTED_DN_DEV0 16 17
	STRAP_MSI_EXT_MSG_DATA_CAP_DN_DEV0 18 18
	STRAP_NO_COMMAND_COMPLETED_SUPPORTED_DEV0 19 19
	STRAP_GEN5_COMPLIANCE_DEV0 20 20
	STRAP_TARGET_LINK_SPEED_DEV0 21 23
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 24 27
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 28 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP7 0 0xc407 6 0 5
	STRAP_PORT_NUMBER_DEV0 0 7
	STRAP_MAJOR_REV_ID_DN_DEV0 8 11
	STRAP_MINOR_REV_ID_DN_DEV0 12 15
	STRAP_RP_BUSNUM_DEV0 16 23
	STRAP_DN_DEVNUM_DEV0 24 28
	STRAP_DN_FUNCID_DEV0 29 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP8 0 0xc408 4 0 5
	STRAP_PWR_BUDGET_DATA_8T0_6_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_7_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_8_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_9_DEV0 24 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP9 0 0xc409 3 0 5
	STRAP_PWR_BUDGET_DATA_8T0_a_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_b_DEV0 8 15
	STRAP_VENDOR_ID_DN_DEV0 16 31
regRCC_STRAP2_RCC_BIF_STRAP0 0 0x8d20 27 0 5
	STRAP_GEN4_DIS 0 0
	STRAP_EXPANSION_ROM_VALIDATION_SUPPORT 1 1
	STRAP_VGA_DIS_PIN 2 2
	STRAP_MEM_AP_SIZE_PIN 3 6
	STRAP_PX_CAPABLE 7 7
	STRAP_BIF_KILL_GEN3 8 8
	STRAP_MSI_FIRST_BE_FULL_PAYLOAD_EN 9 9
	STRAP_NBIF_IGNORE_ERR_INFLR 10 10
	STRAP_PME_SUPPORT_COMPLIANCE_EN 11 11
	STRAP_RX_IGNORE_EP_ERR 12 12
	STRAP_RX_IGNORE_MSG_ERR 13 13
	STRAP_RX_IGNORE_MAX_PAYLOAD_ERR 14 14
	STRAP_RX_IGNORE_SHORTPREFIX_ERR_DN 15 15
	STRAP_RX_IGNORE_TC_ERR 16 16
	STRAP_RX_IGNORE_TC_ERR_DN 17 17
	STRAP_AUD_PIN 18 19
	STRAP_BIOS_ROM_EN_PIN 20 20
	STRAP_BIF_GFX_IOBAR_DIS_AND_REGBAR_64BIT_EN 21 21
	STRAP_GPUIOV_EN 22 22
	STRAP_GEN3_DIS 24 24
	STRAP_BIF_KILL_GEN4 25 25
	STRAP_QUICKSIM_START 26 26
	STRAP_NO_RO_ENABLED_P2P_PASSING 27 27
	STRAP_IGNORE_LOCAL_PREFIX_UR_SWUS 28 28
	STRAP_CFG0_RD_VF_BUSNUM_CHK_EN 29 29
	STRAP_BIGAPU_MODE 30 30
	STRAP_LINK_DOWN_RESET_EN 31 31
regRCC_STRAP2_RCC_BIF_STRAP1 0 0x8d21 27 0 5
	FUSESTRAP_VALID 0 0
	ROMSTRAP_VALID 1 1
	WRITE_DISABLE 2 2
	STRAP_ECRC_INTERMEDIATE_CHK_EN 3 3
	STRAP_IGNORE_E2E_PREFIX_UR_SWUS 5 5
	STRAP_MARGINING_USES_SOFTWARE 6 6
	STRAP_MARGINING_READY 7 7
	STRAP_SWUS_APER_EN 8 8
	STRAP_SWUS_64BAR_EN 9 9
	STRAP_SWUS_AP_SIZE 10 11
	STRAP_SWUS_APER_PREFETCHABLE 12 12
	STRAP_HWREV_LSB2 13 14
	STRAP_SWREV_LSB2 15 16
	STRAP_LINK_RST_CFG_ONLY 17 17
	STRAP_BIF_IOV_LKRST_DIS 18 18
	STRAP_DLF_EN 19 19
	STRAP_PHY_16GT_EN 20 20
	STRAP_MARGIN_EN 21 21
	STRAP_BIF_PSN_UR_RPT_EN 22 22
	STRAP_BIF_SLOT_POWER_SUPPORT_EN 23 23
	STRAP_S5_REGS_ACCESS_DIS 24 24
	STRAP_S5_MMREG_WR_POSTED_EN 25 25
	STRAP_GFX_FUNC_LTR_MODE 26 26
	STRAP_GSI_SMN_POSTWR_MULTI_EN 27 28
	STRAP_DLF_EN_EP 29 29
	STRAP_AP_EN 30 30
	STRAP_AP_EN_DN 31 31
regRCC_STRAP2_RCC_BIF_STRAP2 0 0x8d25 17 0 5
	STRAP_PCIESWUS_INDEX_APER_RANGE 0 0
	STRAP_SWUS_SPT 1 1
	STRAP_SUC_IND_ACCESS_DIS 3 3
	STRAP_SUM_IND_ACCESS_DIS 4 4
	STRAP_ENDP_LINKDOWN_DROP_DMA 5 5
	STRAP_SWITCH_LINKDOWN_DROP_DMA 6 6
	STRAP_SWUS_SEC_LVL_OVRD_EN 7 7
	STRAP_GMI_DNS_SDP_CLKREQ_TOGGLE_DIS 8 8
	STRAP_ACS_MSKSEV_EP_HIDE_DIS 9 9
	STRAP_CFG_PG_FW_INTERLOCK_EXIT_EN 10 11
	STRAP_USB_PD_FUNC_DIS 12 12
	RESERVED_BIF_STRAP2 13 13
	STRAP_LTR_IN_ASPML1_DIS 14 14
	STRAP_GFXAZ_POWERSTATE_INTERLOCK_EN 15 15
	STRAP_PWRBRK_DEGLITCH_CYCLE 16 23
	STRAP_PWRBRK_DEGLITCH_BYPASS 24 24
	STRAP_VLINK_PMETO_LDN_EXIT_BY_LNKRST_DIS 31 31
regRCC_STRAP2_RCC_BIF_STRAP3 0 0x8d26 2 0 5
	STRAP_VLINK_ASPM_IDLE_TIMER 0 15
	STRAP_VLINK_PM_L1_ENTRY_TIMER 16 31
regRCC_STRAP2_RCC_BIF_STRAP4 0 0x8d27 2 0 5
	STRAP_VLINK_L0S_EXIT_TIMER 0 15
	STRAP_VLINK_L1_EXIT_TIMER 16 31
regRCC_STRAP2_RCC_BIF_STRAP5 0 0x8d28 13 0 5
	STRAP_VLINK_LDN_ENTRY_TIMER 0 15
	STRAP_VLINK_LDN_ON_SWUS_LDN_EN 16 16
	STRAP_VLINK_LDN_ON_SWUS_SECRST_EN 17 17
	STRAP_VLINK_ENTER_COMPLIANCE_DIS 18 18
	STRAP_IGNORE_PSN_ON_VDM1_DIS 19 19
	STRAP_SMN_ERR_STATUS_MASK_EN_UPS 20 20
	STRAP_REG_PROTECTION_DIS 21 21
	STRAP_SMN_ERRRSP_DATA_FORCE 22 23
	STRAP_INTERMEDIATERSP_DATA_ALLF_DATA_FORCE 24 24
	STRAP_EMER_POWER_REDUCTION_SUPPORTED 25 26
	STRAP_EMER_POWER_REDUCTION_INIT_REQ 27 27
	STRAP_PWRBRK_STATUS_TIMER 28 30
	STRAP_BIF_GFX_REG_APER_REMAPPING_EN 31 31
regRCC_STRAP2_RCC_BIF_STRAP6 0 0x8d29 11 0 5
	STRAP_GEN5_DIS 0 0
	STRAP_BIF_KILL_GEN5 1 1
	STRAP_PHY_32GT_EN 2 2
	STRAP_DOE_VERSION_SEL 3 3
	STRAP_S5_GFX_REGS_ACCESS_DIS 4 4
	STRAP_PRODUCTION_MODE 5 5
	STRAP_GFX_PARTITION_CAP_SPX_SUPPORT 6 6
	STRAP_GFX_PARTITION_CAP_TPX_SUPPORT 7 7
	STRAP_MEM_PARTITION_CAP_NPS1_SUPPORT 8 8
	STRAP_MEM_PARTITION_CAP_NPS3_SUPPORT 9 9
	RESERVED_BIF_STRAP6 10 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP0 0 0x8d3c 8 0 5
	STRAP_DEVICE_ID_DEV0_F0 0 15
	STRAP_MAJOR_REV_ID_DEV0_F0 16 19
	STRAP_MINOR_REV_ID_DEV0_F0 20 23
	STRAP_ATI_REV_ID_DEV0_F0 24 27
	STRAP_FUNC_EN_DEV0_F0 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F0 29 29
	STRAP_D1_SUPPORT_DEV0_F0 30 30
	STRAP_D2_SUPPORT_DEV0_F0 31 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP1 0 0x8d3d 2 0 5
	STRAP_SRIOV_VF_DEVICE_ID_DEV0_F0 0 15
	STRAP_SRIOV_SUPPORTED_PAGE_SIZE_DEV0_F0 16 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP13 0 0x8d3e 4 0 5
	STRAP_CLASS_CODE_PIF_DEV0_F0 0 7
	STRAP_CLASS_CODE_SUB_DEV0_F0 8 15
	STRAP_CLASS_CODE_BASE_DEV0_F0 16 23
	STRAP_SRIOV_TOTAL_VFS_DEV0_F0 24 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP14 0 0x8d3f 1 0 5
	STRAP_VENDOR_ID_DEV0_F0 0 15
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP15 0 0x8d40 3 0 5
	STRAP_RTR_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_DLUP_TIME_DEV0_F0 12 23
	STRAP_RTR_VALID_DEV0_F0 24 24
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP16 0 0x8d41 2 0 5
	STRAP_RTR_FLR_TIME_DEV0_F0 0 11
	STRAP_RTR_D3HOTD0_TIME_DEV0_F0 12 23
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP17 0 0x8d42 3 0 5
	STRAP_RTR_VF_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_VF_VALID_DEV0_F0 12 12
	STRAP_RTR_VF_FLR_TIME_DEV0_F0 13 24
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP18 0 0x8d43 1 0 5
	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F0 0 11
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP2 0 0x8d44 20 0 5
	STRAP_SRIOV_EN_DEV0_F0 0 0
	STRAP_64BAR_DIS_DEV0_F0 6 6
	STRAP_NO_SOFT_RESET_DEV0_F0 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F0 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F0 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F0 14 14
	STRAP_ARI_EN_DEV0_F0 15 15
	STRAP_AER_EN_DEV0_F0 16 16
	STRAP_ACS_EN_DEV0_F0 17 17
	STRAP_ATS_EN_DEV0_F0 18 18
	STRAP_CPL_ABORT_ERR_EN_DEV0_F0 20 20
	STRAP_DPA_EN_DEV0_F0 21 21
	STRAP_DSN_EN_DEV0_F0 22 22
	STRAP_VC_EN_DEV0_F0 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F0 24 26
	STRAP_PAGE_REQ_EN_DEV0_F0 27 27
	STRAP_PASID_EN_DEV0_F0 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F0 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F0 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F0 31 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP3 0 0x8d46 14 0 5
	STRAP_SUBSYS_ID_DEV0_F0 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F0 16 16
	STRAP_PWR_EN_DEV0_F0 17 17
	STRAP_MSI_EN_DEV0_F0 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F0 19 19
	STRAP_MSIX_EN_DEV0_F0 20 20
	STRAP_MSIX_TABLE_BIR_DEV0_F0 21 23
	STRAP_PMC_DSI_DEV0_F0 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F0 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F0 27 27
	STRAP_VF_RESIZE_BAR_EN_DEV0_F0 28 28
	STRAP_CLK_PM_EN_DEV0_F0 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F0 30 30
	STRAP_RTR_EN_DEV0_F0 31 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP4 0 0x8d47 8 0 5
	STRAP_RESERVED_STRAP4_DEV0_F0 0 9
	STRAP_DOE_EN_DEV0_F0 18 18
	STRAP_ATOMIC_64BIT_EN_DEV0_F0 20 20
	STRAP_ATOMIC_EN_DEV0_F0 21 21
	STRAP_FLR_EN_DEV0_F0 22 22
	STRAP_PME_SUPPORT_DEV0_F0 23 27
	STRAP_INTERRUPT_PIN_DEV0_F0 28 30
	STRAP_AUXPWR_SUPPORT_DEV0_F0 31 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP5 0 0x8d48 3 0 5
	STRAP_SUBSYS_VEN_ID_DEV0_F0 0 15
	STRAP_AUX_CURRENT_DEV0_F0 27 29
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F0 30 30
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP8 0 0x8d49 13 0 5
	STRAP_DOORBELL_APER_SIZE_DEV0_F0 0 2
	STRAP_DOORBELL_BAR_DIS_DEV0_F0 3 3
	STRAP_ROM_AP_SIZE_DEV0_F0 4 6
	STRAP_IO_BAR_DIS_DEV0_F0 7 7
	STRAP_LFB_ERRMSG_EN_DEV0_F0 8 8
	STRAP_MEM_AP_SIZE_DEV0_F0 9 12
	STRAP_REG_AP_SIZE_DEV0_F0 13 15
	STRAP_VF_DOORBELL_APER_SIZE_DEV0_F0 16 18
	STRAP_VF_MEM_AP_SIZE_DEV0_F0 19 22
	STRAP_VF_REG_AP_SIZE_DEV0_F0 23 25
	STRAP_VGA_DIS_DEV0_F0 26 26
	STRAP_VF_MSI_MULTI_CAP_DEV0_F0 27 29
	STRAP_SRIOV_VF_MAPPING_MODE_DEV0_F0 30 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP9 0 0x8d4a 7 0 5
	STRAP_OUTSTAND_PAGE_REQ_CAP_DEV0_F0 0 15
	STRAP_BAR_COMPLIANCE_EN_DEV0_F0 18 18
	STRAP_NBIF_ROM_BAR_DIS_CHICKEN_DEV0_F0 19 19
	STRAP_VF_REG_PROT_DIS_DEV0_F0 20 20
	STRAP_FB_ALWAYS_ON_DEV0_F0 21 21
	STRAP_FB_CPL_TYPE_SEL_DEV0_F0 22 23
	STRAP_GPUIOV_VSEC_REV_DEV0_F0 24 27
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP0 0 0x8d4b 7 0 5
	STRAP_DEVICE_ID_DEV0_F1 0 15
	STRAP_MAJOR_REV_ID_DEV0_F1 16 19
	STRAP_MINOR_REV_ID_DEV0_F1 20 23
	STRAP_FUNC_EN_DEV0_F1 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F1 29 29
	STRAP_D1_SUPPORT_DEV0_F1 30 30
	STRAP_D2_SUPPORT_DEV0_F1 31 31
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP2 0 0x8d56 15 0 5
	STRAP_NO_SOFT_RESET_DEV0_F1 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F1 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F1 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F1 14 14
	STRAP_AER_EN_DEV0_F1 16 16
	STRAP_ACS_EN_DEV0_F1 17 17
	STRAP_ATS_EN_DEV0_F1 18 18
	STRAP_CPL_ABORT_ERR_EN_DEV0_F1 20 20
	STRAP_DPA_EN_DEV0_F1 21 21
	STRAP_DSN_EN_DEV0_F1 22 22
	STRAP_MSI_MULTI_CAP_DEV0_F1 24 26
	STRAP_PASID_EN_DEV0_F1 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F1 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F1 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F1 31 31
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP20 0 0x8d57 0 0 5
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP21 0 0x8d58 0 0 5
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP3 0 0x8d59 12 0 5
	STRAP_SUBSYS_ID_DEV0_F1 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F1 16 16
	STRAP_PWR_EN_DEV0_F1 17 17
	STRAP_MSI_EN_DEV0_F1 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F1 19 19
	STRAP_MSIX_EN_DEV0_F1 20 20
	STRAP_PMC_DSI_DEV0_F1 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F1 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F1 27 27
	STRAP_CLK_PM_EN_DEV0_F1 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F1 30 30
	STRAP_RTR_EN_DEV0_F1 31 31
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP4 0 0x8d5a 6 0 5
	STRAP_ATOMIC_64BIT_EN_DEV0_F1 20 20
	STRAP_ATOMIC_EN_DEV0_F1 21 21
	STRAP_FLR_EN_DEV0_F1 22 22
	STRAP_PME_SUPPORT_DEV0_F1 23 27
	STRAP_INTERRUPT_PIN_DEV0_F1 28 30
	STRAP_AUXPWR_SUPPORT_DEV0_F1 31 31
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP5 0 0x8d5b 3 0 5
	STRAP_SUBSYS_VEN_ID_DEV0_F1 0 15
	STRAP_AUX_CURRENT_DEV0_F1 27 29
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F1 30 30
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP6 0 0x8d5c 1 0 5
	STRAP_APER0_64BAR_EN_DEV0_F1 2 2
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP7 0 0x8d5d 0 0 5
regRCC_STRAP2_RCC_DEV0_PORT_STRAP0 0 0x8d2d 11 0 5
	STRAP_DEVICE_ID_DN_DEV0 0 15
	STRAP_ARI_EN_DN_DEV0 16 16
	STRAP_ACS_EN_DN_DEV0 17 17
	STRAP_AER_EN_DN_DEV0 18 18
	STRAP_CPL_ABORT_ERR_EN_DN_DEV0 19 19
	STRAP_NEGO_GLOBAL_EN_DEV0 20 20
	STRAP_INTERRUPT_PIN_DN_DEV0 21 23
	STRAP_IGNORE_E2E_PREFIX_UR_DN_DEV0 24 24
	STRAP_MAX_PAYLOAD_SUPPORT_DN_DEV0 25 27
	STRAP_MAX_LINK_WIDTH_SUPPORT_DEV0 28 30
	STRAP_EPF0_DUMMY_EN_DEV0 31 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP1 0 0x8d2e 2 0 5
	STRAP_SUBSYS_ID_DN_DEV0 0 15
	STRAP_SUBSYS_VEN_ID_DN_DEV0 16 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP10 0 0x8d2f 7 0 5
	STRAP_NO_EQ_NEED_SUPPORTED_DEV0 0 0
	STRAP_NO_EQ_NEED_SUPPORTED_DN_DEV0 1 1
	STRAP_MODIFID_TS_USAGE_MODE1_SUPPORTED_DEV0 2 2
	STRAP_MODIFID_TS_USAGE_MODE2_SUPPORTED_DEV0 3 3
	STRAP_TRANSMITTER_PRECODEING_ON_DEV0 4 4
	STRAP_TRANSMITTER_PRECODE_REQUEST_DEV0 5 5
	STRAP_MODIFIED_TS_INFOR1_DEV0 6 18
regRCC_STRAP2_RCC_DEV0_PORT_STRAP11 0 0x8d30 5 0 5
	STRAP_MODIFIED_TS_VENDOR_ID_DEV0 0 15
	STRAP_RTR_RESET_TIME_DN_DEV0 16 27
	STRAP_RTR_VALID_DN_DEV0 28 28
	STRAP_RTR_EN_DN_DEV0 29 29
	STRAP_SDPVW_REG_UPDATE_EN_DEV0 30 30
regRCC_STRAP2_RCC_DEV0_PORT_STRAP12 0 0x8d31 1 0 5
	STRAP_MODIFIED_TS_INFOR2_DEV0 0 23
regRCC_STRAP2_RCC_DEV0_PORT_STRAP13 0 0x8d32 4 0 5
	STRAP_ALTERNATE_PROTOCOL_COUNT_DEV0 0 7
	STRAP_ALTERNATE_PROTOCOL_SELECTIVE_ENABLE_SUPPORTED_DEV0 8 8
	STRAP_ALTERNATE_PROTOCOL_DETAILS_DEV0 9 19
	STRAP_RTR_D3HOTD0_TIME_DN_DEV0 20 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP14 0 0x8d33 5 0 5
	STRAP_CTO_LOGGING_SUPPORT_DEV0 0 0
	STRAP_ACS_ENH_CAPABILITY_DN_DEV0 1 1
	STRAP_COMMAND_COMPLETED_DEV0 2 2
	STRAP_ERR_COR_SUBCLASS_CAPABLE_DEV0 3 3
	STRAP_DOE_EN_UP_DEV0 4 4
regRCC_STRAP2_RCC_DEV0_PORT_STRAP2 0 0x8d34 20 0 5
	STRAP_DE_EMPHASIS_SEL_DN_DEV0 0 0
	STRAP_DSN_EN_DN_DEV0 1 1
	STRAP_E2E_PREFIX_EN_DEV0 2 2
	STRAP_ECN1P1_EN_DEV0 3 3
	STRAP_ECRC_CHECK_EN_DEV0 4 4
	STRAP_ECRC_GEN_EN_DEV0 5 5
	STRAP_ERR_REPORTING_DIS_DEV0 6 6
	STRAP_EXTENDED_FMT_SUPPORTED_DEV0 7 7
	STRAP_EXTENDED_TAG_ECN_EN_DEV0 8 8
	STRAP_EXT_VC_COUNT_DN_DEV0 9 11
	STRAP_FIRST_RCVD_ERR_LOG_DN_DEV0 12 12
	STRAP_POISONED_ADVISORY_NONFATAL_DN_DEV0 13 13
	STRAP_GEN2_COMPLIANCE_DEV0 14 14
	STRAP_GEN2_EN_DEV0 15 15
	STRAP_GEN3_COMPLIANCE_DEV0 16 16
	STRAP_GEN4_COMPLIANCE_DEV0 17 17
	STRAP_L0S_ACCEPTABLE_LATENCY_DEV0 20 22
	STRAP_L0S_EXIT_LATENCY_DEV0 23 25
	STRAP_L1_ACCEPTABLE_LATENCY_DEV0 26 28
	STRAP_L1_EXIT_LATENCY_DEV0 29 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP3 0 0x8d35 16 0 5
	STRAP_LINK_BW_NOTIFICATION_CAP_DN_EN_DEV0 0 0
	STRAP_LTR_EN_DEV0 1 1
	STRAP_LTR_EN_DN_DEV0 2 2
	STRAP_MAX_PAYLOAD_SUPPORT_DEV0 3 5
	STRAP_MSI_EN_DN_DEV0 6 6
	STRAP_MSTCPL_TIMEOUT_EN_DEV0 7 7
	STRAP_NO_SOFT_RESET_DN_DEV0 8 8
	STRAP_OBFF_SUPPORTED_DEV0 9 10
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_RX_PRESET_HINT_DEV0 11 13
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_TX_PRESET_DEV0 14 17
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_RX_PRESET_HINT_DEV0 18 20
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_TX_PRESET_DEV0 21 24
	STRAP_PM_SUPPORT_DEV0 25 26
	STRAP_PM_SUPPORT_DN_DEV0 27 28
	STRAP_ATOMIC_EN_DN_DEV0 29 29
	STRAP_PMC_DSI_DN_DEV0 31 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP4 0 0x8d36 4 0 5
	STRAP_PWR_BUDGET_DATA_8T0_0_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_1_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_2_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_3_DEV0 24 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP5 0 0x8d37 18 0 5
	STRAP_PWR_BUDGET_DATA_8T0_4_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_5_DEV0 8 15
	STRAP_PWR_BUDGET_SYSTEM_ALLOCATED_DEV0 16 16
	STRAP_ATOMIC_64BIT_EN_DN_DEV0 17 17
	STRAP_ATOMIC_ROUTING_EN_DEV0 18 18
	STRAP_VC_EN_DN_DEV0 19 19
	STRAP_TwoVC_EN_DEV0 20 20
	STRAP_TwoVC_EN_DN_DEV0 21 21
	STRAP_LOCAL_DLF_SUPPORTED_DEV0 22 22
	STRAP_ACS_SOURCE_VALIDATION_DN_DEV0 23 23
	STRAP_ACS_TRANSLATION_BLOCKING_DN_DEV0 24 24
	STRAP_ACS_P2P_REQUEST_REDIRECT_DN_DEV0 25 25
	STRAP_ACS_P2P_COMPLETION_REDIRECT_DN_DEV0 26 26
	STRAP_ACS_UPSTREAM_FORWARDING_DN_DEV0 27 27
	STRAP_ACS_P2P_EGRESS_CONTROL_DN_DEV0 28 28
	STRAP_ACS_DIRECT_TRANSLATED_P2P_DN_DEV0 29 29
	STRAP_MSI_MAP_EN_DEV0 30 30
	STRAP_SSID_EN_DEV0 31 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP6 0 0x8d38 17 0 5
	STRAP_CFG_CRS_EN_DEV0 0 0
	STRAP_SMN_ERR_STATUS_MASK_EN_DNS_DEV0 1 1
	STRAP_INTERNAL_ERR_EN_DEV0 2 2
	STRAP_RTM1_PRESENCE_DET_SUPPORT_DEV0 3 3
	STRAP_RTM2_PRESENCE_DET_SUPPORT_DEV0 4 4
	STRAP_10BIT_TAG_COMPLETER_SUPPORTED_DEV0 5 5
	STRAP_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 6 6
	STRAP_VF_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 7 7
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 8 11
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 12 15
	STRAP_TPH_CPLR_SUPPORTED_DN_DEV0 16 17
	STRAP_MSI_EXT_MSG_DATA_CAP_DN_DEV0 18 18
	STRAP_NO_COMMAND_COMPLETED_SUPPORTED_DEV0 19 19
	STRAP_GEN5_COMPLIANCE_DEV0 20 20
	STRAP_TARGET_LINK_SPEED_DEV0 21 23
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 24 27
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 28 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP7 0 0x8d39 6 0 5
	STRAP_PORT_NUMBER_DEV0 0 7
	STRAP_MAJOR_REV_ID_DN_DEV0 8 11
	STRAP_MINOR_REV_ID_DN_DEV0 12 15
	STRAP_RP_BUSNUM_DEV0 16 23
	STRAP_DN_DEVNUM_DEV0 24 28
	STRAP_DN_FUNCID_DEV0 29 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP8 0 0x8d3a 4 0 5
	STRAP_PWR_BUDGET_DATA_8T0_6_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_7_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_8_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_9_DEV0 24 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP9 0 0x8d3b 3 0 5
	STRAP_PWR_BUDGET_DATA_8T0_a_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_b_DEV0 8 15
	STRAP_VENDOR_ID_DN_DEV0 16 31
regREGS_ROM_OFFSET_CTRL 0 0xcc23 1 0 5
	ROM_OFFSET 0 6
regRSMU_SOFT_RST_CTRL 0 0xe001 15 0 5
	DSPT_CFG_RST_EN 0 0
	DSPT_CFG_STICKY_RST_EN 1 1
	DSPT_PRV_RST_EN 2 2
	DSPT_PRV_STICKY_RST_EN 3 3
	EP_CFG_RST_EN 4 4
	EP_CFG_STICKY_RST_EN 5 5
	EP_PRV_RST_EN 6 6
	EP_PRV_STICKY_RST_EN 7 7
	SDP_PORT_RESET_EN 9 9
	SION_AON_RESET_EN 10 10
	STRAP_RST_EN 23 23
	SWUS_SHADOW_RST_EN 28 28
	CORE_STICKY_RST_EN 29 29
	RELOAD_STRAP_EN 30 30
	CORE_RST_EN 31 31
regSELF_SOFT_RST 0 0xe002 16 0 5
	DSPT0_CFG_RST 0 0
	DSPT0_CFG_STICKY_RST 1 1
	DSPT0_PRV_RST 2 2
	DSPT0_PRV_STICKY_RST 3 3
	EP0_CFG_RST 4 4
	EP0_CFG_STICKY_RST 5 5
	EP0_PRV_RST 6 6
	EP0_PRV_STICKY_RST 7 7
	HRPU_SDP_PORT_RST 24 24
	GSID_SDP_PORT_RST 25 25
	GMIU_SDP_PORT_RST 26 26
	GMID_SDP_PORT_RST 27 27
	SWUS_SHADOW_RST 28 28
	CORE_STICKY_RST 29 29
	RELOAD_STRAP 30 30
	CORE_RST 31 31
regSELF_SOFT_RST_2 0 0xe016 13 0 5
	DSPT3_CFG_RST 0 0
	DSPT3_CFG_STICKY_RST 1 1
	DSPT3_PRV_RST 2 2
	DSPT3_PRV_STICKY_RST 3 3
	EP3_CFG_RST 4 4
	EP3_CFG_STICKY_RST 5 5
	EP3_PRV_RST 6 6
	EP3_PRV_STICKY_RST 7 7
	GMISP0_SDP_PORT_RST 24 24
	STRAP_RST 25 25
	SWUS_SHADOW_PRV_RST 26 26
	NBIF_S5_RST 30 30
	NBIF_S5_CDC_RST 31 31
regSHADOW_BASE_ADDR_1 0 0xc004 1 0 5
	BAR1_UP 0 31
regSHADOW_BASE_ADDR_2 0 0xc005 1 0 5
	BAR2_UP 0 31
regSHADOW_COMMAND 0 0xc001 2 0 5
	IOEN_UP 0 0
	MEMEN_UP 1 1
regSHADOW_IRQ_BRIDGE_CNTL 0 0xc00f 4 0 5
	ISA_EN_UP 2 2
	VGA_EN_UP 3 3
	VGA_DEC_UP 4 4
	SECONDARY_BUS_RESET_UP 6 6
regSHUB_GFX_DRV_VPU_RST 0 0x4f7801 1 0 3
	GFX_DRV_MODE1_RST 0 0
regSHUB_HARD_RST_CTRL 0 0x4f7810 6 0 3
	COR_RESET_EN 0 0
	REG_RESET_EN 1 1
	STY_RESET_EN 2 2
	NIC400_RESET_EN 3 3
	SDP_PORT_RESET_EN 4 4
	SION_AON_RESET_EN 5 5
regSHUB_LINK_RESET 0 0x4f7802 4 0 3
	LINK_P0_RESET 0 0
	LINK_P1_RESET 1 1
	LINK_P2_RESET 2 2
	LINK_P3_RESET 3 3
regSHUB_PF_FLR_RST 0 0x4f7800 7 0 3
	DEV0_PF0_FLR_RST 0 0
	DEV0_PF1_FLR_RST 1 1
	DEV0_PF2_FLR_RST 2 2
	DEV0_PF3_FLR_RST 3 3
	DEV0_PF4_FLR_RST 4 4
	DEV0_PF5_FLR_RST 5 5
	DEV0_PF6_FLR_RST 6 6
regSHUB_RST_MISC_TRL 0 0x4f7813 2 0 3
	RSMU_SOFT_RST_ATOMIC 0 0
	RSMU_SOFT_RST_CYCLE 16 23
regSHUB_SDP_PORT_RST 0 0x4f7812 14 0 3
	A2S_SDP_PORT_RST 0 0
	NBIFSION_BIF_SDP_PORT_RST 1 1
	ATHUB_HST_SDP_PORT_RST 2 2
	ATHUB_DMA_SDP_PORT_RST 3 3
	ATDMA_NBIFSOIN_SDP_PORT_RST 4 4
	MP4SDP_SDP_PORT_RST 6 6
	GDC_HST_SDP_PORT_RST 7 7
	NTB_HST_SDP_PORT_RST 8 8
	NTB_DMA_SDP_PORT_RST 9 9
	MPDMATF_DMA_SDP_PORT_RST 10 10
	MPDMAPM_DMA_SDP_PORT_RST 11 11
	MPDMATF_HST_SDP_PORT_RST 12 12
	SHUB_CNDI_HST_SDP_PORT_RST 13 13
	SION_AON_RST 24 24
regSHUB_SOFT_RST_CTRL 0 0x4f7811 6 0 3
	COR_RESET_EN 0 0
	REG_RESET_EN 1 1
	STY_RESET_EN 2 2
	NIC400_RESET_EN 3 3
	SDP_PORT_RESET_EN 4 4
	SION_AON_RESET_EN 5 5
regSMN_MST_CNTL0 0 0xe889 9 0 5
	SMN_ARB_MODE 0 1
	SMN_ZERO_BE_WR_EN_UPS 8 8
	SMN_ZERO_BE_RD_EN_UPS 9 9
	SMN_POST_MASK_EN_UPS 10 10
	MULTI_SMN_TRANS_ID_DIS_UPS 11 11
	SMN_ZERO_BE_WR_EN_DNS_DEV0 16 16
	SMN_ZERO_BE_RD_EN_DNS_DEV0 20 20
	SMN_POST_MASK_EN_DNS_DEV0 24 24
	MULTI_SMN_TRANS_ID_DIS_DNS_DEV0 28 28
regSMN_MST_CNTL1 0 0xe83e 2 0 5
	SMN_ERRRSP_DATA_ALLF_DIS_UPS 0 0
	SMN_ERRRSP_DATA_ALLF_DIS_DNS_DEV0 16 16
regSMN_MST_EP_CNTL1 0 0xe88a 8 0 5
	SMN_POST_MASK_EN_EP_DEV0_PF0 0 0
	SMN_POST_MASK_EN_EP_DEV0_PF1 1 1
	SMN_POST_MASK_EN_EP_DEV0_PF2 2 2
	SMN_POST_MASK_EN_EP_DEV0_PF3 3 3
	SMN_POST_MASK_EN_EP_DEV0_PF4 4 4
	SMN_POST_MASK_EN_EP_DEV0_PF5 5 5
	SMN_POST_MASK_EN_EP_DEV0_PF6 6 6
	SMN_POST_MASK_EN_EP_DEV0_PF7 7 7
regSMN_MST_EP_CNTL2 0 0xe88b 8 0 5
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF0 0 0
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF1 1 1
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF2 2 2
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF3 3 3
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF4 4 4
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF5 5 5
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF6 6 6
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF7 7 7
regSMN_MST_EP_CNTL3 0 0xe83c 8 0 5
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF0 0 0
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF1 1 1
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF2 2 2
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF3 3 3
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF4 4 4
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF5 5 5
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF6 6 6
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF7 7 7
regSMN_MST_EP_CNTL4 0 0xe83d 8 0 5
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF0 0 0
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF1 1 1
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF2 2 2
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF3 3 3
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF4 4 4
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF5 5 5
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF6 6 6
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF7 7 7
regSMN_MST_EP_CNTL5 0 0xe83f 8 0 5
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF0 0 0
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF1 1 1
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF2 2 2
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF3 3 3
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF4 4 4
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF5 5 5
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF6 6 6
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF7 7 7
regSUC_DATA 0 0xc039 1 0 5
	SUC_DATA 0 31
regSUC_INDEX 0 0xc038 1 0 5
	SUC_INDEX 0 31
regSUM_DATA 0 0xec39 1 0 5
	SUM_DATA 0 31
regSUM_INDEX 0 0xec38 1 0 5
	SUM_INDEX 0 31
regSUM_INDEX_HI 0 0xec3b 1 0 5
	SUM_INDEX_HI 0 7
