* 
:properties:
:author: Dr.D. Venkatavara Prasad and Ms. S. Angel Deborah 
:date: 6.03.2021 (Revision1) /29.03.2021 (Changes highlighted)/4.06.2021(Checked)/ 20.07.2021(CO-PO mapping updated)
:end:

#+startup: showall
{{{title-tab}}}
| CODE    | COURSE TITLE                         | L | T | P | E | C |
| UCS2301 | DIGITAL PRINCIPLES AND SYSTEM DESIGN | 3 | 0 | 0 | 0 | 3 |

** R2021 CHANGES :noexport:
1. Reordered Unit 3 of R2018 as unit 5 in R2021.
2. Reordered Unit 4 and 5 of R2018 as unit 3 and 4 in R2021.  
   
** COURSE OBJECTIVES
- To design digital circuits using simplified Boolean functions
- To analyze and design combinational circuits
- To analyze and design synchronous and asynchronous sequential circuits
- To understand Programmable Logic Devices
- To write HDL code for combinational and sequential circuits.

{{{unit}}}
| UNIT I | BOOLEAN ALGEBRA AND LOGIC GATES | 9 |
Number Systems -- Arithmetic Operations -- Binary Codes-- Boolean
Algebra and Logic Gates -- Theorems and Properties of Boolean Algebra
-- Boolean Functions -- Canonical and Standard Forms -- Simplification
of Boolean Functions using Karnaugh Map -- Logic Gates â€“ NAND and NOR
Implementations.

{{{unit}}}
| UNIT II | COMBINATIONAL LOGIC | 9 |
Combinational Circuits -- Analysis and Design Procedures -- Binary
Adder--Subtractor -- Decimal Adder -- Binary Multiplier -- Magnitude
Comparator -- Decoders -- Encoders -- Multiplexers -- Introduction to
HDL -- HDL Models of Combinational circuits.


{{{unit}}}
| UNIT III | SYNCHRONOUS SEQUENTIAL LOGIC | 9 |
Sequential Circuits -- Storage Elements: Latches , Flip--Flops;
Analysis of Clocked Sequential Circuits -- State Reduction and
Assignment -- Design Procedure -- Registers and Counters -- HDL Models
of Sequential Circuits.

{{{unit}}}
| UNIT IV | ASYNCHRONOUS SEQUENTIAL LOGIC | 9 |
Analysis and Design of Asynchronous Sequential Circuits -- Reduction
of State and Flow Tables -- Race-free State Assignment -- Hazards.


{{{unit}}}
| UNIT V | MEMORY AND PROGRAMMABLE LOGIC | 9 |
RAM -- Memory Decoding -- Error Detection and Correction -- ROM --
Programmable Logic Array -- Programmable Array Logic -- Sequential
Programmable Devices.

\hfill *Total Periods: 45*

** COURSE OUTCOMES
After the completion of this course, students will be able to
1. Solve Boolean functions using KMap (K3)
2. Analyze and construct Combinational Circuits (K4)
3. Analyze and construct Synchronous Sequential Circuits (K4)
4. Analyze and construct Asynchronous Sequential Circuits (K4)
5. Build various memories and Boolean functions using
   Programmable Logic Devices (K3)

** TEXT BOOKS
1. Morris R Mano, Michael D Ciletti, ``Digital Design: With an
   Introduction to the Verilog HDL, VHDL, and SystemVerilog'', 6th
   Edition, Pearson Education, 2017.
2. S Salivahanan, S Arivazhagan, ``Digital Circuits and Design'',
   5th edition, Oxford University Press, 2018.

** REFERENCES
1. G K Kharate, ``Digital Electronics'', Oxford University Press, 2010.
2. John F Wakerly, ``Digital Design Principles and Practices'', 5th
   Edition, Pearson Education, 2017.
3. Charles H Roth Jr, Larry L Kinney,``Fundamentals of Logic Design'',
   6th Edition,Cengage Learning, 2013.
4. Donald D Givone,``Digital Principles and Design'', Tata Mc Graw
   Hill, 2003.
5. Thomas L Floyd, ``Digital Fundamentals'', 11th edition, Pearson
   Education, 2017.

** CO TO PO/PSO MAPPING

| PO/PSO | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 1 | 2 | 3 |
|--------+---+---+---+---+---+---+---+---+---+----+----+----+---+---+---|
| CO1    | 3 | 2 |   |   |   |   |   |   |   |    |    |    | 2 |   |   |
| CO2    | 3 | 2 | 3 |   |   |   |   |   |   |  3 |    |    | 2 |   |   |
| CO3    | 3 | 2 | 3 |   |   |   |   |   |   |  3 |    |    | 2 |   |   |
| CO4    | 3 | 2 |   |   |   |   |   |   |   |    |    |    | 2 |   |   |
| CO5    | 3 | 2 | 2 |   |   |   |   |   |   |    |    |    | 2 |   |   |
|--------+---+---+---+---+---+---+---+---+---+----+----+----+---+---+---|
| Course | 3 | 2 | 3 |   |   |   |   |   |   |  3 |    |    | 2 |   |   |

# | Score | 15 | 10 | 8 |   |   |   |   |   |    |  6 |   |   | 10 |   |  |
