// Seed: 1250940678
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  assign module_1.id_0 = 0;
  inout wire id_4;
  input wire id_3;
  output supply0 id_2;
  inout wire id_1;
  assign id_2 = -1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd78
) (
    input  tri0  id_0,
    input  tri0  id_1,
    output logic id_2
);
  wire _id_4;
  logic [7:0] id_5;
  parameter id_6 = 1;
  bufif1 primCall (id_2, id_6, id_0);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  initial id_2 <= 1;
  assign id_5[id_4] = id_0;
endmodule
