

================================================================
== Vitis HLS Report for 'feedforward_burst_Pipeline_VITIS_LOOP_223_3'
================================================================
* Date:           Sun Jun 15 01:02:48 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.504 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      131|      131|  1.310 us|  1.310 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_223_3  |      129|      129|         3|          1|          1|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    102|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      30|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      30|    138|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln223_fu_91_p2      |         +|   0|  0|  15|           8|           1|
    |icmp_ln223_fu_85_p2     |      icmp|   0|  0|  14|           8|           9|
    |icmp_ln32_fu_129_p2     |      icmp|   0|  0|  39|          32|           1|
    |select_ln226_fu_121_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 102|          50|          45|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    8|         16|
    |i_2_fu_34                |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_2_fu_34                         |  8|   0|    8|          0|
    |i_reg_146                         |  8|   0|    8|          0|
    |i_reg_146_pp0_iter1_reg           |  8|   0|    8|          0|
    |icmp_ln32_reg_166                 |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 30|   0|   30|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_223_3|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_223_3|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_223_3|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_223_3|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_223_3|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_223_3|  return value|
|layer1_activations_address0    |  out|    6|   ap_memory|                           layer1_activations|         array|
|layer1_activations_ce0         |  out|    1|   ap_memory|                           layer1_activations|         array|
|layer1_activations_q0          |   in|   32|   ap_memory|                           layer1_activations|         array|
|layer1_activations_1_address0  |  out|    6|   ap_memory|                         layer1_activations_1|         array|
|layer1_activations_1_ce0       |  out|    1|   ap_memory|                         layer1_activations_1|         array|
|layer1_activations_1_q0        |   in|   32|   ap_memory|                         layer1_activations_1|         array|
|layer1_quant_address0          |  out|    7|   ap_memory|                                 layer1_quant|         array|
|layer1_quant_ce0               |  out|    1|   ap_memory|                                 layer1_quant|         array|
|layer1_quant_we0               |  out|    1|   ap_memory|                                 layer1_quant|         array|
|layer1_quant_d0                |  out|    1|   ap_memory|                                 layer1_quant|         array|
+-------------------------------+-----+-----+------------+---------------------------------------------+--------------+

