verilator -cc --exe -x-assign fast -Wall --assert --coverage-line -Wno-WIDTHEXPAND -Wno-BLKSEQ -Wno-VARHIDDEN -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL -f input.vc top_module.v sim-main.cpp rfuzz-harness.cpp
- V e r i l a t i o n   R e p o r t: Verilator 5.032 2025-01-01 rev UNKNOWN.REV
- Verilator: Built from 0.000 MB sources in 0 modules, into 0.000 MB in 0 C++ files needing 0.000 MB
- Verilator: Walltime 0.001 s (elab=0.000, cvt=0.000, bld=0.000); cpu 0.001 s on 1 threads
cd obj_dir && make -f Vtop_module.mk
make[1]: Nothing to be done for `default'.
obj_dir/Vtop_module
input_vars:
top->areset = 0x0
top->load = 0x1
top->ena = 0x0
top->data = 0xf
At 0 clock cycle of 6, top->q = 0x0, expected = 0xf
input_vars:
top->areset = 0x0
top->load = 0x0
top->ena = 0x1
top->data = 0x0
At 1 clock cycle of 6, top->q = 0xf, expected = 0x7
input_vars:
top->areset = 0x0
top->load = 0x0
top->ena = 0x1
top->data = 0x0
At 2 clock cycle of 6, top->q = 0x7, expected = 0x3
input_vars:
top->areset = 0x0
top->load = 0x0
top->ena = 0x1
top->data = 0x0
At 3 clock cycle of 6, top->q = 0x3, expected = 0x1
input_vars:
top->areset = 0x0
top->load = 0x0
top->ena = 0x1
top->data = 0x0
At 4 clock cycle of 6, top->q = 0x1, expected = 0x0
Test failed,unpass = 5 for scenario BasicRightShiftOperation
input_vars:
top->areset = 0x0
top->load = 0x1
top->ena = 0x0
top->data = 0xf
At 0 clock cycle of 5, top->q = 0x0, expected = 0xf
input_vars:
top->areset = 0x0
top->load = 0x1
top->ena = 0x0
top->data = 0xf
At 4 clock cycle of 5, top->q = 0x0, expected = 0xf
Test failed,unpass = 2 for scenario AsynchronousResetBehavior
input_vars:
top->areset = 0x0
top->load = 0x0
top->ena = 0x0
top->data = 0x0
At 0 clock cycle of 4, top->q = 0xf, expected = 0x0
input_vars:
top->areset = 0x0
top->load = 0x1
top->ena = 0x0
top->data = 0xa
At 1 clock cycle of 4, top->q = 0xf, expected = 0xa
input_vars:
top->areset = 0x0
top->load = 0x1
top->ena = 0x0
top->data = 0x5
At 2 clock cycle of 4, top->q = 0xa, expected = 0x5
Test failed,unpass = 3 for scenario LoadOperation
input_vars:
top->areset = 0x0
top->load = 0x0
top->ena = 0x0
top->data = 0x0
At 0 clock cycle of 4, top->q = 0x5, expected = 0x0
input_vars:
top->areset = 0x0
top->load = 0x1
top->ena = 0x1
top->data = 0xa
At 1 clock cycle of 4, top->q = 0x5, expected = 0xa
input_vars:
top->areset = 0x0
top->load = 0x1
top->ena = 0x1
top->data = 0x5
At 2 clock cycle of 4, top->q = 0xa, expected = 0x5
input_vars:
top->areset = 0x0
top->load = 0x0
top->ena = 0x1
top->data = 0x0
At 3 clock cycle of 4, top->q = 0x5, expected = 0x2
Test failed,unpass = 4 for scenario LoadPriorityOverEnable
input_vars:
top->areset = 0x0
top->load = 0x1
top->ena = 0x0
top->data = 0xa
At 0 clock cycle of 5, top->q = 0x2, expected = 0xa
Test failed,unpass = 1 for scenario DisableStateHold
input_vars:
top->areset = 0x0
top->load = 0x1
top->ena = 0x0
top->data = 0xf
At 0 clock cycle of 6, top->q = 0xa, expected = 0xf
input_vars:
top->areset = 0x0
top->load = 0x0
top->ena = 0x1
top->data = 0x0
At 1 clock cycle of 6, top->q = 0xf, expected = 0x7
input_vars:
top->areset = 0x0
top->load = 0x0
top->ena = 0x1
top->data = 0x0
At 2 clock cycle of 6, top->q = 0x7, expected = 0x3
input_vars:
top->areset = 0x0
top->load = 0x0
top->ena = 0x1
top->data = 0x0
At 3 clock cycle of 6, top->q = 0x3, expected = 0x1
input_vars:
top->areset = 0x0
top->load = 0x0
top->ena = 0x1
top->data = 0x0
At 4 clock cycle of 6, top->q = 0x1, expected = 0x0
Test failed,unpass = 5 for scenario SequentialOperations
input_vars:
top->areset = 0x0
top->load = 0x1
top->ena = 0x0
top->data = 0xf
At 3 clock cycle of 6, top->q = 0x0, expected = 0xf
input_vars:
top->areset = 0x0
top->load = 0x0
top->ena = 0x1
top->data = 0xf
At 4 clock cycle of 6, top->q = 0xf, expected = 0x7
input_vars:
top->areset = 0x0
top->load = 0x0
top->ena = 0x1
top->data = 0xf
At 5 clock cycle of 6, top->q = 0x7, expected = 0x3
Test failed,unpass = 3 for scenario BoundaryValueLoading
input_vars:
top->areset = 0x0
top->load = 0x1
top->ena = 0x0
top->data = 0xf
At 2 clock cycle of 6, top->q = 0x0, expected = 0xf
input_vars:
top->areset = 0x0
top->load = 0x0
top->ena = 0x1
top->data = 0x0
At 3 clock cycle of 6, top->q = 0xf, expected = 0x7
input_vars:
top->areset = 0x0
top->load = 0x0
top->ena = 0x1
top->data = 0x0
At 4 clock cycle of 6, top->q = 0x7, expected = 0x3
input_vars:
top->areset = 0x0
top->load = 0x0
top->ena = 0x1
top->data = 0x0
At 5 clock cycle of 6, top->q = 0x3, expected = 0x1
Test failed,unpass = 4 for scenario ResetRecovery
sim finished
Unpass: 4
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: end at 84ps; walltime 0.000 s; speed 192.661 ns/s
- Verilator: cpu 0.000 s on 1 threads; alloced 0 MB
make: *** [run] Error 4
