<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › sh_clk.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>sh_clk.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __SH_CLOCK_H</span>
<span class="cp">#define __SH_CLOCK_H</span>

<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/seq_file.h&gt;</span>
<span class="cp">#include &lt;linux/cpufreq.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/kref.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>

<span class="k">struct</span> <span class="n">clk</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">clk_mapping</span> <span class="p">{</span>
	<span class="n">phys_addr_t</span>		<span class="n">phys</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">len</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">kref</span>		<span class="n">ref</span><span class="p">;</span>
<span class="p">};</span>


<span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_SH_CLK_CPG_LEGACY</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">enable</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">disable</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="p">(</span><span class="o">*</span><span class="n">recalc</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">set_rate</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">set_parent</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">long</span> <span class="p">(</span><span class="o">*</span><span class="n">round_rate</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">node</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">parent</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">**</span><span class="n">parent_table</span><span class="p">;</span>	<span class="cm">/* list of parents to */</span>
	<span class="kt">unsigned</span> <span class="kt">short</span>		<span class="n">parent_num</span><span class="p">;</span>	<span class="cm">/* choose between */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>		<span class="n">src_shift</span><span class="p">;</span>	<span class="cm">/* source clock field in the */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>		<span class="n">src_width</span><span class="p">;</span>	<span class="cm">/* configuration register */</span>
	<span class="k">struct</span> <span class="n">sh_clk_ops</span>	<span class="o">*</span><span class="n">ops</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">children</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">sibling</span><span class="p">;</span>	<span class="cm">/* node for children */</span>

	<span class="kt">int</span>			<span class="n">usecount</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">rate</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">flags</span><span class="p">;</span>

	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">enable_reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">enable_bit</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">mapped_reg</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">arch_flags</span><span class="p">;</span>
	<span class="kt">void</span>			<span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk_mapping</span>	<span class="o">*</span><span class="n">mapping</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpufreq_frequency_table</span> <span class="o">*</span><span class="n">freq_table</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">nr_freqs</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define CLK_ENABLE_ON_INIT	BIT(0)</span>

<span class="cp">#define CLK_ENABLE_REG_32BIT	BIT(1)	</span><span class="cm">/* default access size */</span><span class="cp"></span>
<span class="cp">#define CLK_ENABLE_REG_16BIT	BIT(2)</span>
<span class="cp">#define CLK_ENABLE_REG_8BIT	BIT(3)</span>

<span class="cp">#define CLK_ENABLE_REG_MASK	(CLK_ENABLE_REG_32BIT | \</span>
<span class="cp">				 CLK_ENABLE_REG_16BIT | \</span>
<span class="cp">				 CLK_ENABLE_REG_8BIT)</span>

<span class="cm">/* drivers/sh/clk.c */</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">followparent_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">recalculate_root_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">propagate_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">clk_reparent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">child</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">clk_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">clk_unregister</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">clk_enable_init_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">clk_div_mult_table</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">divisors</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nr_divisors</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">multipliers</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nr_multipliers</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpufreq_frequency_table</span><span class="p">;</span>
<span class="kt">void</span> <span class="n">clk_rate_table_build</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">cpufreq_frequency_table</span> <span class="o">*</span><span class="n">freq_table</span><span class="p">,</span>
			  <span class="kt">int</span> <span class="n">nr_freqs</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">clk_div_mult_table</span> <span class="o">*</span><span class="n">src_table</span><span class="p">,</span>
			  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">bitmap</span><span class="p">);</span>

<span class="kt">long</span> <span class="n">clk_rate_table_round</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">cpufreq_frequency_table</span> <span class="o">*</span><span class="n">freq_table</span><span class="p">,</span>
			  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">clk_rate_table_find</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">cpufreq_frequency_table</span> <span class="o">*</span><span class="n">freq_table</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>

<span class="kt">long</span> <span class="n">clk_rate_div_range_round</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">div_min</span><span class="p">,</span>
			      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">div_max</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>

<span class="kt">long</span> <span class="n">clk_rate_mult_range_round</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mult_min</span><span class="p">,</span>
			       <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mult_max</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>

<span class="kt">long</span> <span class="n">clk_round_parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">target</span><span class="p">,</span>
		      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">best_freq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">parent_freq</span><span class="p">,</span>
		      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">div_min</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">div_max</span><span class="p">);</span>

<span class="cp">#define SH_CLK_MSTP(_parent, _enable_reg, _enable_bit, _flags)		\</span>
<span class="cp">{									\</span>
<span class="cp">	.parent		= _parent,					\</span>
<span class="cp">	.enable_reg	= (void __iomem *)_enable_reg,			\</span>
<span class="cp">	.enable_bit	= _enable_bit,					\</span>
<span class="cp">	.flags		= _flags,					\</span>
<span class="cp">}</span>

<span class="cp">#define SH_CLK_MSTP32(_p, _r, _b, _f)					\</span>
<span class="cp">	SH_CLK_MSTP(_p, _r, _b, _f | CLK_ENABLE_REG_32BIT)</span>

<span class="cp">#define SH_CLK_MSTP16(_p, _r, _b, _f)					\</span>
<span class="cp">	SH_CLK_MSTP(_p, _r, _b, _f | CLK_ENABLE_REG_16BIT)</span>

<span class="cp">#define SH_CLK_MSTP8(_p, _r, _b, _f)					\</span>
<span class="cp">	SH_CLK_MSTP(_p, _r, _b, _f | CLK_ENABLE_REG_8BIT)</span>

<span class="kt">int</span> <span class="n">sh_clk_mstp_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clks</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * MSTP registration never really cared about access size, despite the</span>
<span class="cm"> * original enable/disable pairs assuming a 32-bit access. Clocks are</span>
<span class="cm"> * responsible for defining their access sizes either directly or via the</span>
<span class="cm"> * clock definition wrappers.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="n">__deprecated</span> <span class="nf">sh_clk_mstp32_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clks</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sh_clk_mstp_register</span><span class="p">(</span><span class="n">clks</span><span class="p">,</span> <span class="n">nr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define SH_CLK_DIV4(_parent, _reg, _shift, _div_bitmap, _flags)	\</span>
<span class="cp">{								\</span>
<span class="cp">	.parent = _parent,					\</span>
<span class="cp">	.enable_reg = (void __iomem *)_reg,			\</span>
<span class="cp">	.enable_bit = _shift,					\</span>
<span class="cp">	.arch_flags = _div_bitmap,				\</span>
<span class="cp">	.flags = _flags,					\</span>
<span class="cp">}</span>

<span class="k">struct</span> <span class="n">clk_div4_table</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_div_mult_table</span> <span class="o">*</span><span class="n">div_mult_table</span><span class="p">;</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">kick</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">sh_clk_div4_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clks</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">clk_div4_table</span> <span class="o">*</span><span class="n">table</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">sh_clk_div4_enable_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clks</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">clk_div4_table</span> <span class="o">*</span><span class="n">table</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">sh_clk_div4_reparent_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clks</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">clk_div4_table</span> <span class="o">*</span><span class="n">table</span><span class="p">);</span>

<span class="cp">#define SH_CLK_DIV6_EXT(_reg, _flags, _parents,			\</span>
<span class="cp">			_num_parents, _src_shift, _src_width)	\</span>
<span class="cp">{								\</span>
<span class="cp">	.enable_reg = (void __iomem *)_reg,			\</span>
<span class="cp">	.flags = _flags,					\</span>
<span class="cp">	.parent_table = _parents,				\</span>
<span class="cp">	.parent_num = _num_parents,				\</span>
<span class="cp">	.src_shift = _src_shift,				\</span>
<span class="cp">	.src_width = _src_width,				\</span>
<span class="cp">}</span>

<span class="cp">#define SH_CLK_DIV6(_parent, _reg, _flags)			\</span>
<span class="cp">{								\</span>
<span class="cp">	.parent		= _parent,				\</span>
<span class="cp">	.enable_reg	= (void __iomem *)_reg,			\</span>
<span class="cp">	.flags		= _flags,				\</span>
<span class="cp">}</span>

<span class="kt">int</span> <span class="n">sh_clk_div6_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clks</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">sh_clk_div6_reparent_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clks</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr</span><span class="p">);</span>

<span class="cp">#define CLKDEV_CON_ID(_id, _clk) { .con_id = _id, .clk = _clk }</span>
<span class="cp">#define CLKDEV_DEV_ID(_id, _clk) { .dev_id = _id, .clk = _clk }</span>
<span class="cp">#define CLKDEV_ICK_ID(_cid, _did, _clk) { .con_id = _cid, .dev_id = _did, .clk = _clk }</span>

<span class="cp">#endif </span><span class="cm">/* __SH_CLOCK_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
