---
title: BJT biasing
date: 2022-09-21 18:49:38 +0800
math: true
---

## Circuits & Formulas

The purpose of bias: establish a Q-point near the center of the laod line.

## Single Base Resistoir Biasing

## Voltage Divider Biasing

1. Thevenin equivalent circuit for base circuit

   $$
   V_{\rm TH} = \frac{R_2}{R_1+R_2} V_{CC}
   $$

   $$
   R_{\rm TH} = R_1 \| R_2
   $$

2. Calculate the $I_{BE}、I_{EQ}$

   $$
   V_{\rm TH} = I_{BQ}R_{\rm TH} + V_{BE}({\rm on}) + I_{EQ}R_E
   $$

   if transistor is forward biased, $I_{EQ}=(1+\beta)I_{BQ}$, therefore

   $$
   I_{BQ}=\frac{V_{\rm TH}-V_{BE}({\rm on})}{R_{\rm TH}+(1+\beta)R_E}
   $$

3. $V_{CEQ} = V_{CC} - I_{CQ}R_C - I_{EQ}R_E$

## Positive and Negative Voltage Biasing

It's similar to "Voltage Divider Biasing".

1. Thevenin equivalent circuit for base circuit

   $$
   V_{\rm TH} = \frac{R_2}{R_1+R_2} (V_{CC}-V_{EE}) + V_{EE}
   $$

   $$
   R_{\rm TH} = R_1 \| R_2
   $$

2. Calculate the $I_{BE}、I_{EQ}$

   $$
   V_{\rm TH} = I_{BQ}R_{\rm TH} + V_{BE}({\rm on}) + I_{EQ}R_E+V_{EE}
   $$

   if transistor is forward biased, $I_{EQ}=(1+\beta)I_{BQ}$, therefore

   $$
   I_{BQ}=\frac{V_{\rm TH}-V_{BE}({\rm on})-V_{EE}}{R_{\rm TH}+(1+\beta)R_E}
   $$

3. $V_{CEQ} = V_{CC} - I_{CQ}R_C - I_{EQ}R_E+V_{EE}$

Python code of the process above:

```python
#电源
Vcc = 2.5 # 正电源，单位：V
Vee = -2.5 # 负电源，单位：V
# 静态工作点
Vceq = 2.5 # CE压降，单位：V
Vbeq = 0.7 # 发射结压降，单位：V
Icq = 5 # 集电极电流，单位：mA
Vcq = 2.5 # 集电极电压，单位：V
beta = 130 # 电流放大倍数

# 计算 Rc
Rc = (Vcc-Vcq)/Icq
# 计算 Re
Ieq = Icq/beta*(1+beta)
Re = (Vcq-Vceq-Vee)/Ieq
# 计算 Rth
Rth = 0.1*(1+beta)*Re
# 计算 Vth
Ibq = Icq/beta
Vth = Vee+Ieq*Re+Vbeq+Ibq*Rth
# 计算 R1
R1 = Rth*(Vcc-Vee)/(Vth-Vee)
# 计算 R2
R2 = 1/(1/Rth - 1/R1)

# 打印结果
print("Rc=%.3f, Re=%.3f, R1=%.3f, R2=%.3f"%(Rc, Re, R1, R2))
```

```python
#电源
Vcc = 2.5 # 正电源，单位：V
Vee = -2.5 # 负电源，单位：V

#电阻值
Re = 510 # 单位：kΩ，下同
Rc = 0
R1 = 9.1
R2 = 20

# 晶体管参数
Vbeq = 0.7 # 单位：V
beta = 100

# 计算 Rth
Rth = R1*R2/(R1+R2)
# 计算 Vth
Vth = R2/(R1+R2)*(Vcc-Vee)
# 计算 Ibq
Ibq = (Vth-Vbeq-Vee)/(Rth+(1+beta)*Re)
Icq = beta*Ibq
Ieq = (1+beta)*Ibq
# 计算 Vceq
Vceq = Vcc-Icq*Rc-Ieq*Re-Vee

# 打印结果
print("Icq=%.3f, Vceq=%.3f"%(Icq, Vceq))
```

## Integrated Circuit Biasing

Current mirror is used as bias circuit.

## Multistage Circuit