===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2950 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2339 ( 14.5%)    0.2339 ( 18.1%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.1955 ( 12.1%)    0.1955 ( 15.1%)    Parse modules
    0.0346 (  2.1%)    0.0346 (  2.7%)    Verify circuit
    1.1035 ( 68.3%)    0.7832 ( 60.5%)  'firrtl.circuit' Pipeline
    0.1096 (  6.8%)    0.0600 (  4.6%)    'firrtl.module' Pipeline
    0.0990 (  6.1%)    0.0542 (  4.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0105 (  0.6%)    0.0057 (  0.4%)      LowerCHIRRTLPass
    0.0116 (  0.7%)    0.0116 (  0.9%)    InferWidths
    0.0548 (  3.4%)    0.0548 (  4.2%)    InferResets
    0.0044 (  0.3%)    0.0044 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0085 (  0.5%)    0.0085 (  0.7%)    WireDFT
    0.0087 (  0.5%)    0.0087 (  0.7%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1225 (  7.6%)    0.1225 (  9.5%)    LowerFIRRTLTypes
    0.5991 ( 37.1%)    0.3284 ( 25.4%)    'firrtl.module' Pipeline
    0.0681 (  4.2%)    0.0379 (  2.9%)      ExpandWhens
    0.0013 (  0.1%)    0.0007 (  0.1%)      RemoveInvalid
    0.5010 ( 31.0%)    0.2739 ( 21.2%)      Canonicalizer
    0.0287 (  1.8%)    0.0159 (  1.2%)      InferReadWrite
    0.0195 (  1.2%)    0.0195 (  1.5%)    Inliner
    0.0232 (  1.4%)    0.0232 (  1.8%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0011 (  0.1%)    0.0011 (  0.1%)    BlackBoxReader
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1129 (  7.0%)    0.1129 (  8.7%)    'firrtl.module' Pipeline
    0.1129 (  7.0%)    0.1129 (  8.7%)      Canonicalizer
    0.0096 (  0.6%)    0.0096 (  0.7%)    RemoveUnusedPorts
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0100 (  0.6%)    0.0100 (  0.8%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1011 (  6.3%)    0.1011 (  7.8%)  LowerFIRRTLToHW
    0.0011 (  0.1%)    0.0011 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0852 (  5.3%)    0.0852 (  6.6%)  'hw.module' Pipeline
    0.0212 (  1.3%)    0.0212 (  1.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0557 (  3.5%)    0.0557 (  4.3%)    Canonicalizer
    0.0083 (  0.5%)    0.0083 (  0.6%)    HWCleanup
    0.0123 (  0.8%)    0.0123 (  0.9%)  'hw.module' Pipeline
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0113 (  0.7%)    0.0113 (  0.9%)    PrettifyVerilog
    0.0752 (  4.7%)    0.0752 (  5.8%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.6153 (100.0%)    1.2950 (100.0%)  Total

{
  totalTime: 1.303,
  maxMemory: 72605696
}
