# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter {C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:06 on Jul 11,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter" C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_pll.v 
# -- Compiling module vga_pll
# 
# Top level modules:
# 	vga_pll
# End time: 00:38:06 on Jul 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter {C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:06 on Jul 11,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter" C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_controller.v 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 00:38:06 on Jul 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter {C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_address_translator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:07 on Jul 11,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter" C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_address_translator.v 
# -- Compiling module vga_address_translator
# 
# Top level modules:
# 	vga_address_translator
# End time: 00:38:07 on Jul 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter {C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:07 on Jul 11,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter" C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v 
# -- Compiling module vga_adapter
# 
# Top level modules:
# 	vga_adapter
# End time: 00:38:07 on Jul 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/DAVID/Documents/GitHub/cscb58_project/project {C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:07 on Jul 11,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DAVID/Documents/GitHub/cscb58_project/project" C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v 
# -- Compiling module project
# -- Compiling module datapath
# -- Compiling module control
# 
# Top level modules:
# 	project
# 	datapath
# 	control
# End time: 00:38:07 on Jul 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
