<!DOCTYPE html>
<html lang="en"><head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1"><!-- Begin Jekyll SEO tag v2.8.0 -->
<title>Basic CPU Design in Xilinx Spartan 3E FPGA | Hasan Unlu’s Blog</title>
<meta name="generator" content="Jekyll v4.3.2" />
<meta property="og:title" content="Basic CPU Design in Xilinx Spartan 3E FPGA" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="This basic CPU runs on Spartan 3E FPGA with basic instructions. It is Von Neumann architecture. Each instruction is 32 bit. ALU(Arithmetic Logic Unit) is capable of 32-bit if operands are loaded from memory. Otherwise direct operations only support 14-bit. My github repo has all necessary files (Design files, binary download, memory dump and example bubble sort assembly file). Unfortunately no interrupt vector support yet. But I will add that soon." />
<meta property="og:description" content="This basic CPU runs on Spartan 3E FPGA with basic instructions. It is Von Neumann architecture. Each instruction is 32 bit. ALU(Arithmetic Logic Unit) is capable of 32-bit if operands are loaded from memory. Otherwise direct operations only support 14-bit. My github repo has all necessary files (Design files, binary download, memory dump and example bubble sort assembly file). Unfortunately no interrupt vector support yet. But I will add that soon." />
<link rel="canonical" href="http://localhost:4000/2018/08/28/Basic-CPU-in-Xilinx-Spartan-3E-FPGA.html" />
<meta property="og:url" content="http://localhost:4000/2018/08/28/Basic-CPU-in-Xilinx-Spartan-3E-FPGA.html" />
<meta property="og:site_name" content="Hasan Unlu’s Blog" />
<meta property="og:type" content="article" />
<meta property="article:published_time" content="2018-08-28T21:46:39-07:00" />
<meta name="twitter:card" content="summary" />
<meta property="twitter:title" content="Basic CPU Design in Xilinx Spartan 3E FPGA" />
<script type="application/ld+json">
{"@context":"https://schema.org","@type":"BlogPosting","dateModified":"2018-08-28T21:46:39-07:00","datePublished":"2018-08-28T21:46:39-07:00","description":"This basic CPU runs on Spartan 3E FPGA with basic instructions. It is Von Neumann architecture. Each instruction is 32 bit. ALU(Arithmetic Logic Unit) is capable of 32-bit if operands are loaded from memory. Otherwise direct operations only support 14-bit. My github repo has all necessary files (Design files, binary download, memory dump and example bubble sort assembly file). Unfortunately no interrupt vector support yet. But I will add that soon.","headline":"Basic CPU Design in Xilinx Spartan 3E FPGA","mainEntityOfPage":{"@type":"WebPage","@id":"http://localhost:4000/2018/08/28/Basic-CPU-in-Xilinx-Spartan-3E-FPGA.html"},"url":"http://localhost:4000/2018/08/28/Basic-CPU-in-Xilinx-Spartan-3E-FPGA.html"}</script>
<!-- End Jekyll SEO tag -->
<link rel="stylesheet" href="/assets/main.css"><link type="application/atom+xml" rel="alternate" href="http://localhost:4000/feed.xml" title="Hasan Unlu's Blog" /></head>
<body><header class="site-header" role="banner">

  <div class="wrapper"><a class="site-title" rel="author" href="/">Hasan Unlu&#39;s Blog</a><nav class="site-nav">
        <input type="checkbox" id="nav-trigger" class="nav-trigger" />
        <label for="nav-trigger">
          <span class="menu-icon">
            <svg viewBox="0 0 18 15" width="18px" height="15px">
              <path d="M18,1.484c0,0.82-0.665,1.484-1.484,1.484H1.484C0.665,2.969,0,2.304,0,1.484l0,0C0,0.665,0.665,0,1.484,0 h15.032C17.335,0,18,0.665,18,1.484L18,1.484z M18,7.516C18,8.335,17.335,9,16.516,9H1.484C0.665,9,0,8.335,0,7.516l0,0 c0-0.82,0.665-1.484,1.484-1.484h15.032C17.335,6.031,18,6.696,18,7.516L18,7.516z M18,13.516C18,14.335,17.335,15,16.516,15H1.484 C0.665,15,0,14.335,0,13.516l0,0c0-0.82,0.665-1.483,1.484-1.483h15.032C17.335,12.031,18,12.695,18,13.516L18,13.516z"/>
            </svg>
          </span>
        </label>

        <div class="trigger"><a class="page-link" href="/about/">About</a></div>
      </nav></div>
</header>
<main class="page-content" aria-label="Content">
      <div class="wrapper">
        <style>
  .video-holder {
    position: relative;
    width: 100%;
    height: 0;
    padding-bottom: 56.25%;
    overflow: hidden;
  }
  .video-holder iframe {
    position: absolute;
    top: 0;
    left: 0;
    width: 100%;
    height: 100%;
  }
</style>
<script type="text/javascript" async
  src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-AMS-MML_HTMLorMML">
  MathJax.Hub.Config({
    tex2jax: {
      inlineMath: [['$','$'], ['\\(','\\)']],
      processEscapes: true
    }
  });
</script>

  <header class="post-header">
    <h1 class="post-title p-name" itemprop="name headline">Basic CPU Design in Xilinx Spartan 3E FPGA</h1>
    <p class="post-meta">
      <time class="dt-published" datetime="2018-08-28T21:46:39-07:00" itemprop="datePublished">Aug 28, 2018
      </time></p>
  </header>

  <div class="post-content e-content" itemprop="articleBody">
    <p>This basic CPU runs on Spartan 3E FPGA with basic instructions. It is Von Neumann architecture. Each instruction is 32 bit. ALU(Arithmetic Logic Unit) is capable of 32-bit if operands are loaded from memory. Otherwise direct operations only support 14-bit. <a href="https://github.com/hasanunlu/simple_cpu">My github repo</a> has all necessary files (Design files, binary download, memory dump and example bubble sort assembly file). Unfortunately no interrupt vector support yet. But I will add that soon.</p>

<p><strong>Instruction Word Bit Field Breakdown</strong></p>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>| opcode  |   i   |     A     |     B     |
|  3-bit  | 1-bit |   14-bit  |   14-bit  |
</code></pre></div></div>
<p><br />
<strong>ADD</strong> -&gt; unsigned add</p>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>{opcode, i} = {0, 0}
*A &lt;- (*A) + (*B)
</code></pre></div></div>
<p><br />
<strong>ADDi</strong> -&gt; unsigned add immediate</p>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>{opcode, i} = {0, 1}
*A &lt;- (*A) + B
</code></pre></div></div>
<p><br />
<strong>MUL</strong> -&gt; unsigned multiply</p>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>{opcode, i} = {7, 0}
*A &lt;- (*A) * (*B)
</code></pre></div></div>
<p><br />
<strong>MULi</strong> -&gt; unsigned multiply</p>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>{opcode, i} = {7, 1}
*A &lt;- (*A) * B
</code></pre></div></div>
<p><br />
<strong>NAND</strong> -&gt; bitwise NAND</p>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>{opcode, i} = {1, 0}
*A &lt;- ~((*A) &amp; (*B))
</code></pre></div></div>
<p><br />
<strong>NANDi</strong> -&gt; bitwise NAND immediate</p>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>{opcode, i} = {1, 1}
*A &lt;- ~((*A) &amp; B)
</code></pre></div></div>
<p><br />
<strong>SRL</strong> -&gt; shift right if the shift amount <code class="language-plaintext highlighter-rouge">*B</code> is less than 32, otherwise shift left</p>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>{opcode, i} = {2, 0}
*A &lt;- (*B) &lt; 32 ? (*A) &gt;&gt; (*B) : (*A) &lt;&lt; ((*B) – 32)
</code></pre></div></div>
<p><br />
<strong>SRLi</strong> -&gt; Shift Right if the shift amount <code class="language-plaintext highlighter-rouge">B</code> is less than 32, otherwise Shift Left</p>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>{opcode, i} = {2, 1}
*A &lt;- B &lt; 32 ? (*A) &gt;&gt; B : (*A) &lt;&lt; (B – 32)
</code></pre></div></div>
<p><br />
<strong>LT</strong> -&gt; if <code class="language-plaintext highlighter-rouge">*A</code> is less than <code class="language-plaintext highlighter-rouge">*B</code> then <code class="language-plaintext highlighter-rouge">*A</code> is set to 1, otherwise to 0.</p>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>{opcode, i} = {3, 0}
*A &lt;- (*A) &lt; (*B)
</code></pre></div></div>
<p><br />
<strong>LTi</strong> -&gt; if <code class="language-plaintext highlighter-rouge">*A</code> is less than <code class="language-plaintext highlighter-rouge">B</code> then <code class="language-plaintext highlighter-rouge">*A</code> is set to 1, otherwise to 0.</p>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>{opcode, i} = {3, 1}
*A &lt;- (*A) &lt; B
</code></pre></div></div>
<p><br />
<strong>CP</strong> -&gt; copy <code class="language-plaintext highlighter-rouge">*B</code> to <code class="language-plaintext highlighter-rouge">*A</code></p>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>{opcode, i} = {4, 0}
*A &lt;- *B
</code></pre></div></div>
<p><br />
<strong>CPi</strong> -&gt; copy <code class="language-plaintext highlighter-rouge">B</code> to <code class="language-plaintext highlighter-rouge">*A</code></p>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>{opcode, i} = {4, 1}
*A &lt;- B
</code></pre></div></div>
<p><br />
<strong>CPI</strong> -&gt; copy <code class="language-plaintext highlighter-rouge">**B</code> to <code class="language-plaintext highlighter-rouge">*A</code></p>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>{opcode, i} = {5, 0}
*A &lt;- **B
</code></pre></div></div>
<p><br />
<strong>CPIi</strong> -&gt; copy *B to **A</p>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>{opcode, i} = {5, 1}
**A &lt;- *B
</code></pre></div></div>
<p><br />
<strong>BZJ</strong> -&gt; branch on zero</p>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>{opcode, i} = {6, 0}
PC &lt;- (*B) == 0 ? (*A) : (PC+1)
</code></pre></div></div>
<p><br />
<strong>BZJi</strong> -&gt; jump</p>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>{opcode, i} = {6, 1}
PC &lt;- (*A) + B
</code></pre></div></div>
<p><br />
Bubble sort algorithm written in this assembly code: <a href="https://raw.githubusercontent.com/hasanunlu/simple_cpu/master/bubble_sort.simplecpuasm.txt">bubble_sort.asm</a></p>

<p><strong>References</strong></p>
<ul>
  <li>The instruction is outlined by H. Fatih Ugurdag in one his graduate FPGA design courses.</li>
</ul>

  </div><a class="u-url" href="/2018/08/28/Basic-CPU-in-Xilinx-Spartan-3E-FPGA.html" hidden></a>
</article>
      </div>
    </main><footer class="site-footer h-card">
  <data class="u-url" href="/"></data>

  <div class="wrapper">

    <h2 class="footer-heading">Hasan Unlu&#39;s Blog</h2>

    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <li class="p-name">Hasan Unlu&#39;s Blog</li><li><a class="u-email" href="mailto:hasanunlu9@gmail.com">hasanunlu9@gmail.com</a></li></ul>
      </div>

      <div class="footer-col footer-col-2"><ul class="social-media-list"><li><a href="https://github.com/hasanunlu"><svg class="svg-icon"><use xlink:href="/assets/minima-social-icons.svg#github"></use></svg> <span class="username">hasanunlu</span></a></li><li><a href="https://www.twitter.com/hasanunlu9"><svg class="svg-icon"><use xlink:href="/assets/minima-social-icons.svg#twitter"></use></svg> <span class="username">hasanunlu9</span></a></li></ul>
</div>

      <div class="footer-col footer-col-3">
        <p></p>
      </div>
    </div>

  </div>

</footer>
</body>

</html>
