In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 362 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 361 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 16280 faults were added to fault list.
 0            7078   5915         0/0/0    62.94%      0.02
 0            2088   3821         2/0/0    75.90%      0.02
 0             921   2891         8/0/0    81.65%      0.02
 0             590   2296        13/0/0    85.33%      0.02
 0             353   1931        20/0/0    87.58%      0.02
 0             234   1690        26/0/0    89.07%      0.02
 0             266   1408        34/0/0    90.82%      0.02
 0             168   1205        64/0/1    92.06%      0.04
 0             151   1039        74/0/2    93.09%      0.04
 0             183    841        84/0/3    94.31%      0.04
 0              78    749        95/0/5    94.88%      0.04
 0              95    634       109/0/6    95.60%      0.04
 0              98    515       123/0/6    96.34%      0.04
 0              84    416       136/0/6    96.95%      0.04
 0              58    328       154/0/9    97.50%      0.04
 0              58    202       201/0/9    98.28%      0.04
 0              62     96      226/0/10    98.95%      0.04
 0              23     15      255/0/10    99.46%      0.04
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      15677
 Possibly detected                PT          1
 Undetectable                     UD        517
 ATPG untestable                  AU         71
 Not detected                     ND         14
 -----------------------------------------------
 total faults                             16280
 test coverage                            99.46%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
