v 20010722
T 500 2800 2 10 1 1 0 6
uref=U?
T 300 50 9 10 1 0 0 0
4528
T 2000 950 5 10 0 0 0 0
device=4528
T 2000 1150 5 10 0 0 0 0
footprint=None
T 2000 1350 5 10 0 0 0 0
net=VSS:8
T 2000 1550 5 10 0 0 0 0
net=VDD:16
P 0 1900 300 1900 1
{
T 100 1950 5 8 1 1 0 0
pin1=2
T 350 1900 3 8 1 1 0 0
label=T2
T 350 1900 5 8 0 1 0 2
type=in
}
P 0 2300 300 2300 1
{
T 100 2350 5 8 1 1 0 0
pin2=1
T 350 2300 3 8 1 1 0 0
label=T1
T 350 2300 5 8 0 1 0 2
type=in
}
P 0 700 300 700 1
{
T 100 750 5 8 1 1 0 0
pin3=3
T 350 700 3 8 1 1 0 0
label=C
T 350 700 5 8 0 1 0 2
type=in
}
P 0 1100 300 1100 1
{
T 100 1150 5 8 1 1 0 0
pin4=5
T 350 1100 3 8 1 1 0 0
label=B
T 350 1100 5 8 0 1 0 2
type=in
}
P 0 1500 300 1500 1
{
T 100 1550 5 8 1 1 0 0
pin5=4
T 350 1500 3 8 1 1 0 0
label=A
T 350 1500 5 8 0 1 0 2
type=in
}
P 1600 1900 1400 1900 1
{
T 1400 1950 5 8 1 1 0 0
pin6=7
T 1250 1900 3 8 1 1 0 6
label=Q
T 1250 1900 5 8 0 1 0 8
type=out
}
L 1122 2024 1250 2024 3 0 0 0 -1 -1
V 1350 1900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1600 2300 1300 2300 1
{
T 1400 2350 5 8 1 1 0 0
pin7=6
T 1250 2300 3 8 1 1 0 6
label=Q
T 1250 2300 5 8 0 1 0 8
type=out
}
B 300 300 1000 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2000 1750 5 10 0 0 0 0
slot=1
T 2000 1950 5 10 0 0 0 0
numslots=2
T 2000 2150 5 10 0 0 0 0
slot1=2,1,3,4,5,7,6
T 2000 2350 5 10 0 0 0 0
slot2=14,15,13,12,11,9,10
