# Core synthesis test script for blackboxed design
# This tests synthesis without the large cache arrays

# Read the blackboxed design files
read_verilog -sv rtl/vixen_dio_pro.sv
read_verilog -sv rtl/core/vixen_frontend.sv  
read_verilog -sv rtl/core/vixen_rename_rob.sv
read_verilog -sv rtl/core/vixen_issue_queue.sv
read_verilog -sv rtl/core/vixen_branch_predictor_blackbox.sv
read_verilog -sv rtl/core/vixen_trace_cache.sv
read_verilog -sv rtl/core/vixen_smt_manager.sv
read_verilog -sv rtl/execution/vixen_execution_cluster.sv
read_verilog -sv rtl/execution/vixen_agu_mul_div.sv
read_verilog -sv rtl/fpu/vixen_fpu.sv
read_verilog -sv rtl/cache/vixen_l1_cache_blackbox.sv
read_verilog -sv rtl/cache/vixen_l2_l3_cache_blackbox.sv

# Set hierarchy
hierarchy -check -top vixen_dio_pro

# Basic synthesis
synth -top vixen_dio_pro

# Check statistics
stat

# Test successful
echo "Core synthesis successful with blackboxed caches!"
