// Seed: 765212839
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri1 id_3,
    output wire id_4,
    output tri0 id_5
    , id_10, id_11,
    output uwire id_6,
    input wire id_7,
    output wor id_8
);
  logic id_12 = 1;
  assign module_1.id_14 = 0;
  assign id_4 = 1 == 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output wire id_2,
    input wire id_3,
    input tri id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri0 id_7,
    input uwire id_8,
    input supply0 id_9,
    input uwire id_10,
    input wor id_11,
    input tri id_12,
    output tri id_13,
    input tri0 id_14,
    output wor id_15,
    input wire id_16,
    output wire id_17
);
  logic id_19;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_6,
      id_5,
      id_0,
      id_2,
      id_17,
      id_9,
      id_2
  );
endmodule
