// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _int_56_div5_HH_
#define _int_56_div5_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "int_56_div5_r0.h"
#include "int_56_div5_r1.h"
#include "int_56_div5_r2.h"
#include "int_56_div5_q0.h"
#include "int_56_div5_q1.h"
#include "int_56_div5_q2.h"

namespace ap_rtl {

struct int_56_div5 : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<56> > in_V;
    sc_out< sc_lv<56> > ap_return;


    // Module declarations
    int_56_div5(sc_module_name name);
    SC_HAS_PROCESS(int_56_div5);

    ~int_56_div5();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    int_56_div5_r0* r0_U;
    int_56_div5_r1* r1_U;
    int_56_div5_r2* r2_U;
    int_56_div5_q0* q0_U;
    int_56_div5_q1* q1_U;
    int_56_div5_q2* q2_U;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > r0_address0;
    sc_signal< sc_logic > r0_ce0;
    sc_signal< sc_lv<1> > r0_q0;
    sc_signal< sc_lv<6> > r1_address0;
    sc_signal< sc_logic > r1_ce0;
    sc_signal< sc_lv<1> > r1_q0;
    sc_signal< sc_lv<6> > r2_address0;
    sc_signal< sc_logic > r2_ce0;
    sc_signal< sc_lv<1> > r2_q0;
    sc_signal< sc_lv<6> > q0_address0;
    sc_signal< sc_logic > q0_ce0;
    sc_signal< sc_lv<1> > q0_q0;
    sc_signal< sc_lv<6> > q1_address0;
    sc_signal< sc_logic > q1_ce0;
    sc_signal< sc_lv<1> > q1_q0;
    sc_signal< sc_lv<6> > q2_address0;
    sc_signal< sc_logic > q2_ce0;
    sc_signal< sc_lv<1> > q2_q0;
    sc_signal< sc_lv<3> > d_chunk_V_1_reg_352;
    sc_signal< sc_lv<3> > d_chunk_V_2_reg_357;
    sc_signal< sc_lv<1> > q0_load_reg_362;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > q1_load_reg_367;
    sc_signal< sc_lv<1> > q0_load_1_reg_402;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > q1_load_1_reg_407;
    sc_signal< sc_lv<1> > q2_load_reg_412;
    sc_signal< sc_lv<64> > tmp_i_fu_232_p1;
    sc_signal< sc_lv<64> > tmp_i1_fu_272_p1;
    sc_signal< sc_lv<64> > tmp_i2_fu_293_p1;
    sc_signal< sc_lv<2> > p_Result_s_fu_210_p4;
    sc_signal< sc_lv<3> > d_chunk_V_fu_220_p1;
    sc_signal< sc_lv<6> > p_Result_s_7_fu_224_p3;
    sc_signal< sc_lv<6> > p_Result_1_fu_261_p5;
    sc_signal< sc_lv<6> > p_Result_2_fu_282_p5;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<8> > tmp_fu_300_p9;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_state3;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<56> ap_const_lv56_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_d_chunk_V_fu_220_p1();
    void thread_p_Result_1_fu_261_p5();
    void thread_p_Result_2_fu_282_p5();
    void thread_p_Result_s_7_fu_224_p3();
    void thread_p_Result_s_fu_210_p4();
    void thread_q0_address0();
    void thread_q0_ce0();
    void thread_q1_address0();
    void thread_q1_ce0();
    void thread_q2_address0();
    void thread_q2_ce0();
    void thread_r0_address0();
    void thread_r0_ce0();
    void thread_r1_address0();
    void thread_r1_ce0();
    void thread_r2_address0();
    void thread_r2_ce0();
    void thread_tmp_fu_300_p9();
    void thread_tmp_i1_fu_272_p1();
    void thread_tmp_i2_fu_293_p1();
    void thread_tmp_i_fu_232_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
