

================================================================
== Vitis HLS Report for 'MVAU_hls_5'
================================================================
* Date:           Fri Nov  8 14:16:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_MVAU_hls_5
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.175 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   281227|   281227|  2.812 ms|  2.812 ms|  281228|  281228|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_Matrix_Vector_Activate_Stream_Batch_fu_212  |Matrix_Vector_Activate_Stream_Batch  |   281224|   281224|  2.812 ms|  2.812 ms|  281224|  281224|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   78|    8415|   5715|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     43|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   78|    8420|   5760|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   35|       7|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |grp_Matrix_Vector_Activate_Stream_Batch_fu_212  |Matrix_Vector_Activate_Stream_Batch  |        0|  78|  8415|  5715|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                     |        0|  78|  8415|  5715|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY  |       and|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                        |          |   0|  0|   2|           1|           1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  25|          5|    1|          5|
    |in0_V_TREADY_int_regslice      |   9|          2|    1|          2|
    |weights_V_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  43|          9|    3|          9|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                            | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                    |  4|   0|    4|          0|
    |grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                        |  5|   0|    5|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------+-----+-----+--------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_none|    MVAU_hls_5|  return value|
|ap_rst_n          |   in|    1|  ap_ctrl_none|    MVAU_hls_5|  return value|
|in0_V_TDATA       |   in|   32|          axis|         in0_V|       pointer|
|in0_V_TVALID      |   in|    1|          axis|         in0_V|       pointer|
|in0_V_TREADY      |  out|    1|          axis|         in0_V|       pointer|
|weights_V_TDATA   |   in|  936|          axis|     weights_V|       pointer|
|weights_V_TVALID  |   in|    1|          axis|     weights_V|       pointer|
|weights_V_TREADY  |  out|    1|          axis|     weights_V|       pointer|
|out_V_TDATA       |  out|   40|          axis|         out_V|       pointer|
|out_V_TVALID      |  out|    1|          axis|         out_V|       pointer|
|out_V_TREADY      |   in|    1|          axis|         out_V|       pointer|
+------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 5 [2/2] (1.58ns)   --->   "%call_ln37 = call void @Matrix_Vector_Activate_Stream_Batch, i32 %in0_V, i40 %out_V, i936 %weights_V, i13 %p_ZL7threshs_0_0, i14 %p_ZL7threshs_0_1, i13 %p_ZL7threshs_0_2, i13 %p_ZL7threshs_0_3, i13 %p_ZL7threshs_0_4, i13 %p_ZL7threshs_0_5, i14 %p_ZL7threshs_0_6, i13 %p_ZL7threshs_1_0, i12 %p_ZL7threshs_1_1, i12 %p_ZL7threshs_1_2, i12 %p_ZL7threshs_1_3, i12 %p_ZL7threshs_1_4, i12 %p_ZL7threshs_1_5, i13 %p_ZL7threshs_1_6, i13 %p_ZL7threshs_2_0, i13 %p_ZL7threshs_2_1, i13 %p_ZL7threshs_2_2, i13 %p_ZL7threshs_2_3, i14 %p_ZL7threshs_2_4, i14 %p_ZL7threshs_2_5, i14 %p_ZL7threshs_2_6, i12 %p_ZL7threshs_3_0, i13 %p_ZL7threshs_3_1, i12 %p_ZL7threshs_3_2, i12 %p_ZL7threshs_3_3, i13 %p_ZL7threshs_3_4, i13 %p_ZL7threshs_3_5, i13 %p_ZL7threshs_3_6, i12 %p_ZL7threshs_4_0, i12 %p_ZL7threshs_4_1, i12 %p_ZL7threshs_4_2, i12 %p_ZL7threshs_4_3, i13 %p_ZL7threshs_4_4, i13 %p_ZL7threshs_4_5, i13 %p_ZL7threshs_4_6, i13 %p_ZL7threshs_5_0, i12 %p_ZL7threshs_5_1, i13 %p_ZL7threshs_5_2, i12 %p_ZL7threshs_5_3, i12 %p_ZL7threshs_5_4, i13 %p_ZL7threshs_5_5, i13 %p_ZL7threshs_5_6, i12 %p_ZL7threshs_6_0, i12 %p_ZL7threshs_6_1, i12 %p_ZL7threshs_6_2, i12 %p_ZL7threshs_6_3, i12 %p_ZL7threshs_6_4, i13 %p_ZL7threshs_6_5, i13 %p_ZL7threshs_6_6, i12 %p_ZL7threshs_7_0, i13 %p_ZL7threshs_7_1, i12 %p_ZL7threshs_7_2, i12 %p_ZL7threshs_7_3, i13 %p_ZL7threshs_7_4, i13 %p_ZL7threshs_7_5, i13 %p_ZL7threshs_7_6, i12 %p_ZL7threshs_8_0, i13 %p_ZL7threshs_8_1, i13 %p_ZL7threshs_8_2, i13 %p_ZL7threshs_8_3, i13 %p_ZL7threshs_8_4, i13 %p_ZL7threshs_8_5, i13 %p_ZL7threshs_8_6, i12 %p_ZL7threshs_9_0, i12 %p_ZL7threshs_9_1, i13 %p_ZL7threshs_9_2, i12 %p_ZL7threshs_9_3, i12 %p_ZL7threshs_9_4, i13 %p_ZL7threshs_9_5, i13 %p_ZL7threshs_9_6, i12 %p_ZL7threshs_10_0, i13 %p_ZL7threshs_10_1, i12 %p_ZL7threshs_10_2, i13 %p_ZL7threshs_10_3, i13 %p_ZL7threshs_10_4, i13 %p_ZL7threshs_10_5, i13 %p_ZL7threshs_10_6, i12 %p_ZL7threshs_11_0, i13 %p_ZL7threshs_11_1, i12 %p_ZL7threshs_11_2, i12 %p_ZL7threshs_11_3, i13 %p_ZL7threshs_11_4, i13 %p_ZL7threshs_11_5, i13 %p_ZL7threshs_11_6, i13 %p_ZL7threshs_12_0, i13 %p_ZL7threshs_12_1, i14 %p_ZL7threshs_12_2, i13 %p_ZL7threshs_12_3, i13 %p_ZL7threshs_12_4, i13 %p_ZL7threshs_12_5, i14 %p_ZL7threshs_12_6" [/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_5_ol2hz86g/top_MVAU_hls_5.cpp:37]   --->   Operation 5 'call' 'call_ln37' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 8.17>
ST_3 : Operation 6 [1/2] (8.17ns)   --->   "%call_ln37 = call void @Matrix_Vector_Activate_Stream_Batch, i32 %in0_V, i40 %out_V, i936 %weights_V, i13 %p_ZL7threshs_0_0, i14 %p_ZL7threshs_0_1, i13 %p_ZL7threshs_0_2, i13 %p_ZL7threshs_0_3, i13 %p_ZL7threshs_0_4, i13 %p_ZL7threshs_0_5, i14 %p_ZL7threshs_0_6, i13 %p_ZL7threshs_1_0, i12 %p_ZL7threshs_1_1, i12 %p_ZL7threshs_1_2, i12 %p_ZL7threshs_1_3, i12 %p_ZL7threshs_1_4, i12 %p_ZL7threshs_1_5, i13 %p_ZL7threshs_1_6, i13 %p_ZL7threshs_2_0, i13 %p_ZL7threshs_2_1, i13 %p_ZL7threshs_2_2, i13 %p_ZL7threshs_2_3, i14 %p_ZL7threshs_2_4, i14 %p_ZL7threshs_2_5, i14 %p_ZL7threshs_2_6, i12 %p_ZL7threshs_3_0, i13 %p_ZL7threshs_3_1, i12 %p_ZL7threshs_3_2, i12 %p_ZL7threshs_3_3, i13 %p_ZL7threshs_3_4, i13 %p_ZL7threshs_3_5, i13 %p_ZL7threshs_3_6, i12 %p_ZL7threshs_4_0, i12 %p_ZL7threshs_4_1, i12 %p_ZL7threshs_4_2, i12 %p_ZL7threshs_4_3, i13 %p_ZL7threshs_4_4, i13 %p_ZL7threshs_4_5, i13 %p_ZL7threshs_4_6, i13 %p_ZL7threshs_5_0, i12 %p_ZL7threshs_5_1, i13 %p_ZL7threshs_5_2, i12 %p_ZL7threshs_5_3, i12 %p_ZL7threshs_5_4, i13 %p_ZL7threshs_5_5, i13 %p_ZL7threshs_5_6, i12 %p_ZL7threshs_6_0, i12 %p_ZL7threshs_6_1, i12 %p_ZL7threshs_6_2, i12 %p_ZL7threshs_6_3, i12 %p_ZL7threshs_6_4, i13 %p_ZL7threshs_6_5, i13 %p_ZL7threshs_6_6, i12 %p_ZL7threshs_7_0, i13 %p_ZL7threshs_7_1, i12 %p_ZL7threshs_7_2, i12 %p_ZL7threshs_7_3, i13 %p_ZL7threshs_7_4, i13 %p_ZL7threshs_7_5, i13 %p_ZL7threshs_7_6, i12 %p_ZL7threshs_8_0, i13 %p_ZL7threshs_8_1, i13 %p_ZL7threshs_8_2, i13 %p_ZL7threshs_8_3, i13 %p_ZL7threshs_8_4, i13 %p_ZL7threshs_8_5, i13 %p_ZL7threshs_8_6, i12 %p_ZL7threshs_9_0, i12 %p_ZL7threshs_9_1, i13 %p_ZL7threshs_9_2, i12 %p_ZL7threshs_9_3, i12 %p_ZL7threshs_9_4, i13 %p_ZL7threshs_9_5, i13 %p_ZL7threshs_9_6, i12 %p_ZL7threshs_10_0, i13 %p_ZL7threshs_10_1, i12 %p_ZL7threshs_10_2, i13 %p_ZL7threshs_10_3, i13 %p_ZL7threshs_10_4, i13 %p_ZL7threshs_10_5, i13 %p_ZL7threshs_10_6, i12 %p_ZL7threshs_11_0, i13 %p_ZL7threshs_11_1, i12 %p_ZL7threshs_11_2, i12 %p_ZL7threshs_11_3, i13 %p_ZL7threshs_11_4, i13 %p_ZL7threshs_11_5, i13 %p_ZL7threshs_11_6, i13 %p_ZL7threshs_12_0, i13 %p_ZL7threshs_12_1, i14 %p_ZL7threshs_12_2, i13 %p_ZL7threshs_12_3, i13 %p_ZL7threshs_12_4, i13 %p_ZL7threshs_12_5, i14 %p_ZL7threshs_12_6" [/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_5_ol2hz86g/top_MVAU_hls_5.cpp:37]   --->   Operation 6 'call' 'call_ln37' <Predicate = true> <Delay = 8.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln25 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_5_ol2hz86g/top_MVAU_hls_5.cpp:25]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln25 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_5_ol2hz86g/top_MVAU_hls_5.cpp:25]   --->   Operation 8 'specinterface' 'specinterface_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in0_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in0_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i936 %weights_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i936 %weights_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i40 %out_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_5_ol2hz86g/top_MVAU_hls_5.cpp:39]   --->   Operation 15 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weights_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_ZL7threshs_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_2_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_3_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_3_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_3_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_3_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_4_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_4_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_4_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_4_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_4_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_4_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_5_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_5_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_5_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_5_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_5_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_5_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_5_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_6_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_6_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_6_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_6_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_6_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_6_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_6_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_7_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_7_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_7_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_7_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_7_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_7_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_7_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_8_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_8_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_8_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_8_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_8_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_8_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_8_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_9_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_9_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_9_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_9_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_9_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_9_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_9_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_10_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_10_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_10_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_10_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_10_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_10_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_10_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_11_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_11_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_11_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_11_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_11_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_11_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_11_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_12_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_12_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_12_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_12_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_12_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_12_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_12_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln37          (call         ) [ 00000]
spectopmodule_ln25 (spectopmodule) [ 00000]
specinterface_ln25 (specinterface) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
ret_ln39           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZL7threshs_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZL7threshs_0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZL7threshs_0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZL7threshs_0_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZL7threshs_0_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZL7threshs_0_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZL7threshs_0_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_0_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZL7threshs_1_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZL7threshs_1_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZL7threshs_1_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZL7threshs_1_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZL7threshs_1_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZL7threshs_1_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZL7threshs_1_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_1_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZL7threshs_2_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZL7threshs_2_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZL7threshs_2_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZL7threshs_2_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZL7threshs_2_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZL7threshs_2_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZL7threshs_2_6">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_2_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZL7threshs_3_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZL7threshs_3_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_3_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZL7threshs_3_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_3_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZL7threshs_3_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_3_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZL7threshs_3_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_3_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZL7threshs_3_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_3_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZL7threshs_3_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_3_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZL7threshs_4_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_4_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZL7threshs_4_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_4_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZL7threshs_4_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_4_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZL7threshs_4_3">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_4_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZL7threshs_4_4">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_4_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZL7threshs_4_5">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_4_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZL7threshs_4_6">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_4_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZL7threshs_5_0">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_5_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZL7threshs_5_1">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_5_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZL7threshs_5_2">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_5_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZL7threshs_5_3">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_5_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_ZL7threshs_5_4">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_5_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="p_ZL7threshs_5_5">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_5_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_ZL7threshs_5_6">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_5_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZL7threshs_6_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_6_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZL7threshs_6_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_6_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZL7threshs_6_2">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_6_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZL7threshs_6_3">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_6_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZL7threshs_6_4">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_6_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZL7threshs_6_5">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_6_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZL7threshs_6_6">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_6_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZL7threshs_7_0">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_7_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZL7threshs_7_1">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_7_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZL7threshs_7_2">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_7_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="p_ZL7threshs_7_3">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_7_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_ZL7threshs_7_4">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_7_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_ZL7threshs_7_5">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_7_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_ZL7threshs_7_6">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_7_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="p_ZL7threshs_8_0">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_8_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="p_ZL7threshs_8_1">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_8_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="p_ZL7threshs_8_2">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_8_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="p_ZL7threshs_8_3">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_8_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="p_ZL7threshs_8_4">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_8_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="p_ZL7threshs_8_5">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_8_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="p_ZL7threshs_8_6">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_8_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="p_ZL7threshs_9_0">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_9_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="p_ZL7threshs_9_1">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_9_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="p_ZL7threshs_9_2">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_9_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="p_ZL7threshs_9_3">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_9_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="p_ZL7threshs_9_4">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_9_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="p_ZL7threshs_9_5">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_9_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="p_ZL7threshs_9_6">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_9_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="p_ZL7threshs_10_0">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_10_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="p_ZL7threshs_10_1">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_10_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="p_ZL7threshs_10_2">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_10_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="p_ZL7threshs_10_3">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_10_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="p_ZL7threshs_10_4">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_10_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="p_ZL7threshs_10_5">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_10_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="p_ZL7threshs_10_6">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_10_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="p_ZL7threshs_11_0">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_11_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="p_ZL7threshs_11_1">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_11_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="p_ZL7threshs_11_2">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_11_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="p_ZL7threshs_11_3">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_11_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="p_ZL7threshs_11_4">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_11_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="p_ZL7threshs_11_5">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_11_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="p_ZL7threshs_11_6">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_11_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="p_ZL7threshs_12_0">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_12_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="p_ZL7threshs_12_1">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_12_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="p_ZL7threshs_12_2">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_12_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="p_ZL7threshs_12_3">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_12_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="p_ZL7threshs_12_4">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_12_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="p_ZL7threshs_12_5">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_12_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="p_ZL7threshs_12_6">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_12_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Matrix_Vector_Activate_Stream_Batch"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="212" class="1004" name="grp_Matrix_Vector_Activate_Stream_Batch_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="40" slack="0"/>
<pin id="216" dir="0" index="3" bw="936" slack="0"/>
<pin id="217" dir="0" index="4" bw="13" slack="0"/>
<pin id="218" dir="0" index="5" bw="14" slack="0"/>
<pin id="219" dir="0" index="6" bw="13" slack="0"/>
<pin id="220" dir="0" index="7" bw="13" slack="0"/>
<pin id="221" dir="0" index="8" bw="13" slack="0"/>
<pin id="222" dir="0" index="9" bw="13" slack="0"/>
<pin id="223" dir="0" index="10" bw="14" slack="0"/>
<pin id="224" dir="0" index="11" bw="13" slack="0"/>
<pin id="225" dir="0" index="12" bw="12" slack="0"/>
<pin id="226" dir="0" index="13" bw="12" slack="0"/>
<pin id="227" dir="0" index="14" bw="12" slack="0"/>
<pin id="228" dir="0" index="15" bw="12" slack="0"/>
<pin id="229" dir="0" index="16" bw="12" slack="0"/>
<pin id="230" dir="0" index="17" bw="13" slack="0"/>
<pin id="231" dir="0" index="18" bw="13" slack="0"/>
<pin id="232" dir="0" index="19" bw="13" slack="0"/>
<pin id="233" dir="0" index="20" bw="13" slack="0"/>
<pin id="234" dir="0" index="21" bw="13" slack="0"/>
<pin id="235" dir="0" index="22" bw="14" slack="0"/>
<pin id="236" dir="0" index="23" bw="14" slack="0"/>
<pin id="237" dir="0" index="24" bw="14" slack="0"/>
<pin id="238" dir="0" index="25" bw="12" slack="0"/>
<pin id="239" dir="0" index="26" bw="13" slack="0"/>
<pin id="240" dir="0" index="27" bw="12" slack="0"/>
<pin id="241" dir="0" index="28" bw="12" slack="0"/>
<pin id="242" dir="0" index="29" bw="13" slack="0"/>
<pin id="243" dir="0" index="30" bw="13" slack="0"/>
<pin id="244" dir="0" index="31" bw="13" slack="0"/>
<pin id="245" dir="0" index="32" bw="12" slack="0"/>
<pin id="246" dir="0" index="33" bw="12" slack="0"/>
<pin id="247" dir="0" index="34" bw="12" slack="0"/>
<pin id="248" dir="0" index="35" bw="12" slack="0"/>
<pin id="249" dir="0" index="36" bw="13" slack="0"/>
<pin id="250" dir="0" index="37" bw="13" slack="0"/>
<pin id="251" dir="0" index="38" bw="13" slack="0"/>
<pin id="252" dir="0" index="39" bw="13" slack="0"/>
<pin id="253" dir="0" index="40" bw="12" slack="0"/>
<pin id="254" dir="0" index="41" bw="13" slack="0"/>
<pin id="255" dir="0" index="42" bw="12" slack="0"/>
<pin id="256" dir="0" index="43" bw="12" slack="0"/>
<pin id="257" dir="0" index="44" bw="13" slack="0"/>
<pin id="258" dir="0" index="45" bw="13" slack="0"/>
<pin id="259" dir="0" index="46" bw="12" slack="0"/>
<pin id="260" dir="0" index="47" bw="12" slack="0"/>
<pin id="261" dir="0" index="48" bw="12" slack="0"/>
<pin id="262" dir="0" index="49" bw="12" slack="0"/>
<pin id="263" dir="0" index="50" bw="12" slack="0"/>
<pin id="264" dir="0" index="51" bw="13" slack="0"/>
<pin id="265" dir="0" index="52" bw="13" slack="0"/>
<pin id="266" dir="0" index="53" bw="12" slack="0"/>
<pin id="267" dir="0" index="54" bw="13" slack="0"/>
<pin id="268" dir="0" index="55" bw="12" slack="0"/>
<pin id="269" dir="0" index="56" bw="12" slack="0"/>
<pin id="270" dir="0" index="57" bw="13" slack="0"/>
<pin id="271" dir="0" index="58" bw="13" slack="0"/>
<pin id="272" dir="0" index="59" bw="13" slack="0"/>
<pin id="273" dir="0" index="60" bw="12" slack="0"/>
<pin id="274" dir="0" index="61" bw="13" slack="0"/>
<pin id="275" dir="0" index="62" bw="13" slack="0"/>
<pin id="276" dir="0" index="63" bw="13" slack="0"/>
<pin id="277" dir="0" index="64" bw="13" slack="0"/>
<pin id="278" dir="0" index="65" bw="13" slack="0"/>
<pin id="279" dir="0" index="66" bw="13" slack="0"/>
<pin id="280" dir="0" index="67" bw="12" slack="0"/>
<pin id="281" dir="0" index="68" bw="12" slack="0"/>
<pin id="282" dir="0" index="69" bw="13" slack="0"/>
<pin id="283" dir="0" index="70" bw="12" slack="0"/>
<pin id="284" dir="0" index="71" bw="12" slack="0"/>
<pin id="285" dir="0" index="72" bw="13" slack="0"/>
<pin id="286" dir="0" index="73" bw="13" slack="0"/>
<pin id="287" dir="0" index="74" bw="12" slack="0"/>
<pin id="288" dir="0" index="75" bw="13" slack="0"/>
<pin id="289" dir="0" index="76" bw="12" slack="0"/>
<pin id="290" dir="0" index="77" bw="13" slack="0"/>
<pin id="291" dir="0" index="78" bw="13" slack="0"/>
<pin id="292" dir="0" index="79" bw="13" slack="0"/>
<pin id="293" dir="0" index="80" bw="13" slack="0"/>
<pin id="294" dir="0" index="81" bw="12" slack="0"/>
<pin id="295" dir="0" index="82" bw="13" slack="0"/>
<pin id="296" dir="0" index="83" bw="12" slack="0"/>
<pin id="297" dir="0" index="84" bw="12" slack="0"/>
<pin id="298" dir="0" index="85" bw="13" slack="0"/>
<pin id="299" dir="0" index="86" bw="13" slack="0"/>
<pin id="300" dir="0" index="87" bw="13" slack="0"/>
<pin id="301" dir="0" index="88" bw="13" slack="0"/>
<pin id="302" dir="0" index="89" bw="13" slack="0"/>
<pin id="303" dir="0" index="90" bw="14" slack="0"/>
<pin id="304" dir="0" index="91" bw="13" slack="0"/>
<pin id="305" dir="0" index="92" bw="13" slack="0"/>
<pin id="306" dir="0" index="93" bw="13" slack="0"/>
<pin id="307" dir="0" index="94" bw="14" slack="0"/>
<pin id="308" dir="1" index="95" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="309"><net_src comp="188" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="310"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="311"><net_src comp="4" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="312"><net_src comp="2" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="313"><net_src comp="6" pin="0"/><net_sink comp="212" pin=4"/></net>

<net id="314"><net_src comp="8" pin="0"/><net_sink comp="212" pin=5"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="212" pin=6"/></net>

<net id="316"><net_src comp="12" pin="0"/><net_sink comp="212" pin=7"/></net>

<net id="317"><net_src comp="14" pin="0"/><net_sink comp="212" pin=8"/></net>

<net id="318"><net_src comp="16" pin="0"/><net_sink comp="212" pin=9"/></net>

<net id="319"><net_src comp="18" pin="0"/><net_sink comp="212" pin=10"/></net>

<net id="320"><net_src comp="20" pin="0"/><net_sink comp="212" pin=11"/></net>

<net id="321"><net_src comp="22" pin="0"/><net_sink comp="212" pin=12"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="212" pin=13"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="212" pin=14"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="212" pin=15"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="212" pin=16"/></net>

<net id="326"><net_src comp="32" pin="0"/><net_sink comp="212" pin=17"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="212" pin=18"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="212" pin=19"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="212" pin=20"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="212" pin=21"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="212" pin=22"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="212" pin=23"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="212" pin=24"/></net>

<net id="334"><net_src comp="48" pin="0"/><net_sink comp="212" pin=25"/></net>

<net id="335"><net_src comp="50" pin="0"/><net_sink comp="212" pin=26"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="212" pin=27"/></net>

<net id="337"><net_src comp="54" pin="0"/><net_sink comp="212" pin=28"/></net>

<net id="338"><net_src comp="56" pin="0"/><net_sink comp="212" pin=29"/></net>

<net id="339"><net_src comp="58" pin="0"/><net_sink comp="212" pin=30"/></net>

<net id="340"><net_src comp="60" pin="0"/><net_sink comp="212" pin=31"/></net>

<net id="341"><net_src comp="62" pin="0"/><net_sink comp="212" pin=32"/></net>

<net id="342"><net_src comp="64" pin="0"/><net_sink comp="212" pin=33"/></net>

<net id="343"><net_src comp="66" pin="0"/><net_sink comp="212" pin=34"/></net>

<net id="344"><net_src comp="68" pin="0"/><net_sink comp="212" pin=35"/></net>

<net id="345"><net_src comp="70" pin="0"/><net_sink comp="212" pin=36"/></net>

<net id="346"><net_src comp="72" pin="0"/><net_sink comp="212" pin=37"/></net>

<net id="347"><net_src comp="74" pin="0"/><net_sink comp="212" pin=38"/></net>

<net id="348"><net_src comp="76" pin="0"/><net_sink comp="212" pin=39"/></net>

<net id="349"><net_src comp="78" pin="0"/><net_sink comp="212" pin=40"/></net>

<net id="350"><net_src comp="80" pin="0"/><net_sink comp="212" pin=41"/></net>

<net id="351"><net_src comp="82" pin="0"/><net_sink comp="212" pin=42"/></net>

<net id="352"><net_src comp="84" pin="0"/><net_sink comp="212" pin=43"/></net>

<net id="353"><net_src comp="86" pin="0"/><net_sink comp="212" pin=44"/></net>

<net id="354"><net_src comp="88" pin="0"/><net_sink comp="212" pin=45"/></net>

<net id="355"><net_src comp="90" pin="0"/><net_sink comp="212" pin=46"/></net>

<net id="356"><net_src comp="92" pin="0"/><net_sink comp="212" pin=47"/></net>

<net id="357"><net_src comp="94" pin="0"/><net_sink comp="212" pin=48"/></net>

<net id="358"><net_src comp="96" pin="0"/><net_sink comp="212" pin=49"/></net>

<net id="359"><net_src comp="98" pin="0"/><net_sink comp="212" pin=50"/></net>

<net id="360"><net_src comp="100" pin="0"/><net_sink comp="212" pin=51"/></net>

<net id="361"><net_src comp="102" pin="0"/><net_sink comp="212" pin=52"/></net>

<net id="362"><net_src comp="104" pin="0"/><net_sink comp="212" pin=53"/></net>

<net id="363"><net_src comp="106" pin="0"/><net_sink comp="212" pin=54"/></net>

<net id="364"><net_src comp="108" pin="0"/><net_sink comp="212" pin=55"/></net>

<net id="365"><net_src comp="110" pin="0"/><net_sink comp="212" pin=56"/></net>

<net id="366"><net_src comp="112" pin="0"/><net_sink comp="212" pin=57"/></net>

<net id="367"><net_src comp="114" pin="0"/><net_sink comp="212" pin=58"/></net>

<net id="368"><net_src comp="116" pin="0"/><net_sink comp="212" pin=59"/></net>

<net id="369"><net_src comp="118" pin="0"/><net_sink comp="212" pin=60"/></net>

<net id="370"><net_src comp="120" pin="0"/><net_sink comp="212" pin=61"/></net>

<net id="371"><net_src comp="122" pin="0"/><net_sink comp="212" pin=62"/></net>

<net id="372"><net_src comp="124" pin="0"/><net_sink comp="212" pin=63"/></net>

<net id="373"><net_src comp="126" pin="0"/><net_sink comp="212" pin=64"/></net>

<net id="374"><net_src comp="128" pin="0"/><net_sink comp="212" pin=65"/></net>

<net id="375"><net_src comp="130" pin="0"/><net_sink comp="212" pin=66"/></net>

<net id="376"><net_src comp="132" pin="0"/><net_sink comp="212" pin=67"/></net>

<net id="377"><net_src comp="134" pin="0"/><net_sink comp="212" pin=68"/></net>

<net id="378"><net_src comp="136" pin="0"/><net_sink comp="212" pin=69"/></net>

<net id="379"><net_src comp="138" pin="0"/><net_sink comp="212" pin=70"/></net>

<net id="380"><net_src comp="140" pin="0"/><net_sink comp="212" pin=71"/></net>

<net id="381"><net_src comp="142" pin="0"/><net_sink comp="212" pin=72"/></net>

<net id="382"><net_src comp="144" pin="0"/><net_sink comp="212" pin=73"/></net>

<net id="383"><net_src comp="146" pin="0"/><net_sink comp="212" pin=74"/></net>

<net id="384"><net_src comp="148" pin="0"/><net_sink comp="212" pin=75"/></net>

<net id="385"><net_src comp="150" pin="0"/><net_sink comp="212" pin=76"/></net>

<net id="386"><net_src comp="152" pin="0"/><net_sink comp="212" pin=77"/></net>

<net id="387"><net_src comp="154" pin="0"/><net_sink comp="212" pin=78"/></net>

<net id="388"><net_src comp="156" pin="0"/><net_sink comp="212" pin=79"/></net>

<net id="389"><net_src comp="158" pin="0"/><net_sink comp="212" pin=80"/></net>

<net id="390"><net_src comp="160" pin="0"/><net_sink comp="212" pin=81"/></net>

<net id="391"><net_src comp="162" pin="0"/><net_sink comp="212" pin=82"/></net>

<net id="392"><net_src comp="164" pin="0"/><net_sink comp="212" pin=83"/></net>

<net id="393"><net_src comp="166" pin="0"/><net_sink comp="212" pin=84"/></net>

<net id="394"><net_src comp="168" pin="0"/><net_sink comp="212" pin=85"/></net>

<net id="395"><net_src comp="170" pin="0"/><net_sink comp="212" pin=86"/></net>

<net id="396"><net_src comp="172" pin="0"/><net_sink comp="212" pin=87"/></net>

<net id="397"><net_src comp="174" pin="0"/><net_sink comp="212" pin=88"/></net>

<net id="398"><net_src comp="176" pin="0"/><net_sink comp="212" pin=89"/></net>

<net id="399"><net_src comp="178" pin="0"/><net_sink comp="212" pin=90"/></net>

<net id="400"><net_src comp="180" pin="0"/><net_sink comp="212" pin=91"/></net>

<net id="401"><net_src comp="182" pin="0"/><net_sink comp="212" pin=92"/></net>

<net id="402"><net_src comp="184" pin="0"/><net_sink comp="212" pin=93"/></net>

<net id="403"><net_src comp="186" pin="0"/><net_sink comp="212" pin=94"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {2 3 }
 - Input state : 
	Port: MVAU_hls_5 : in0_V | {2 3 }
	Port: MVAU_hls_5 : weights_V | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_0_0 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_0_1 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_0_2 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_0_3 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_0_4 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_0_5 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_0_6 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_1_0 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_1_1 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_1_2 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_1_3 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_1_4 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_1_5 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_1_6 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_2_0 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_2_1 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_2_2 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_2_3 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_2_4 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_2_5 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_2_6 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_3_0 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_3_1 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_3_2 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_3_3 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_3_4 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_3_5 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_3_6 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_4_0 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_4_1 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_4_2 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_4_3 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_4_4 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_4_5 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_4_6 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_5_0 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_5_1 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_5_2 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_5_3 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_5_4 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_5_5 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_5_6 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_6_0 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_6_1 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_6_2 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_6_3 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_6_4 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_6_5 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_6_6 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_7_0 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_7_1 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_7_2 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_7_3 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_7_4 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_7_5 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_7_6 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_8_0 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_8_1 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_8_2 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_8_3 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_8_4 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_8_5 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_8_6 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_9_0 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_9_1 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_9_2 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_9_3 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_9_4 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_9_5 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_9_6 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_10_0 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_10_1 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_10_2 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_10_3 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_10_4 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_10_5 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_10_6 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_11_0 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_11_1 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_11_2 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_11_3 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_11_4 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_11_5 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_11_6 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_12_0 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_12_1 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_12_2 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_12_3 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_12_4 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_12_5 | {2 3 }
	Port: MVAU_hls_5 : p_ZL7threshs_12_6 | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_Matrix_Vector_Activate_Stream_Batch_fu_212 |    78   | 401.541 |   8429  |   7589  |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    78   | 401.541 |   8429  |   7589  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
| p_ZL7threshs_0_0|    0   |   13   |    4   |
| p_ZL7threshs_0_1|    0   |   14   |    4   |
| p_ZL7threshs_0_2|    0   |   13   |    4   |
| p_ZL7threshs_0_3|    0   |   13   |    4   |
| p_ZL7threshs_0_4|    0   |   13   |    4   |
| p_ZL7threshs_0_5|    0   |   13   |    4   |
| p_ZL7threshs_0_6|    0   |   14   |    4   |
|p_ZL7threshs_10_0|    0   |   12   |    3   |
|p_ZL7threshs_10_1|    0   |   13   |    4   |
|p_ZL7threshs_10_2|    0   |   12   |    3   |
|p_ZL7threshs_10_3|    0   |   13   |    4   |
|p_ZL7threshs_10_4|    0   |   13   |    4   |
|p_ZL7threshs_10_5|    0   |   13   |    4   |
|p_ZL7threshs_10_6|    0   |   13   |    4   |
|p_ZL7threshs_11_0|    0   |   12   |    3   |
|p_ZL7threshs_11_1|    0   |   13   |    4   |
|p_ZL7threshs_11_2|    0   |   12   |    3   |
|p_ZL7threshs_11_3|    0   |   12   |    3   |
|p_ZL7threshs_11_4|    0   |   13   |    4   |
|p_ZL7threshs_11_5|    0   |   13   |    4   |
|p_ZL7threshs_11_6|    0   |   13   |    4   |
|p_ZL7threshs_12_0|    0   |   13   |    4   |
|p_ZL7threshs_12_1|    0   |   13   |    4   |
|p_ZL7threshs_12_2|    0   |   14   |    4   |
|p_ZL7threshs_12_3|    0   |   13   |    4   |
|p_ZL7threshs_12_4|    0   |   13   |    4   |
|p_ZL7threshs_12_5|    0   |   13   |    4   |
|p_ZL7threshs_12_6|    0   |   14   |    4   |
| p_ZL7threshs_1_0|    0   |   13   |    4   |
| p_ZL7threshs_1_1|    0   |   12   |    3   |
| p_ZL7threshs_1_2|    0   |   12   |    3   |
| p_ZL7threshs_1_3|    0   |   12   |    3   |
| p_ZL7threshs_1_4|    0   |   12   |    3   |
| p_ZL7threshs_1_5|    0   |   12   |    3   |
| p_ZL7threshs_1_6|    0   |   13   |    4   |
| p_ZL7threshs_2_0|    0   |   13   |    4   |
| p_ZL7threshs_2_1|    0   |   13   |    4   |
| p_ZL7threshs_2_2|    0   |   13   |    4   |
| p_ZL7threshs_2_3|    0   |   13   |    4   |
| p_ZL7threshs_2_4|    0   |   14   |    4   |
| p_ZL7threshs_2_5|    0   |   14   |    4   |
| p_ZL7threshs_2_6|    0   |   14   |    4   |
| p_ZL7threshs_3_0|    0   |   12   |    3   |
| p_ZL7threshs_3_1|    0   |   13   |    4   |
| p_ZL7threshs_3_2|    0   |   12   |    3   |
| p_ZL7threshs_3_3|    0   |   12   |    3   |
| p_ZL7threshs_3_4|    0   |   13   |    4   |
| p_ZL7threshs_3_5|    0   |   13   |    4   |
| p_ZL7threshs_3_6|    0   |   13   |    4   |
| p_ZL7threshs_4_0|    0   |   12   |    3   |
| p_ZL7threshs_4_1|    0   |   12   |    3   |
| p_ZL7threshs_4_2|    0   |   12   |    3   |
| p_ZL7threshs_4_3|    0   |   12   |    3   |
| p_ZL7threshs_4_4|    0   |   13   |    4   |
| p_ZL7threshs_4_5|    0   |   13   |    4   |
| p_ZL7threshs_4_6|    0   |   13   |    4   |
| p_ZL7threshs_5_0|    0   |   13   |    4   |
| p_ZL7threshs_5_1|    0   |   12   |    3   |
| p_ZL7threshs_5_2|    0   |   13   |    4   |
| p_ZL7threshs_5_3|    0   |   12   |    3   |
| p_ZL7threshs_5_4|    0   |   12   |    3   |
| p_ZL7threshs_5_5|    0   |   13   |    4   |
| p_ZL7threshs_5_6|    0   |   13   |    4   |
| p_ZL7threshs_6_0|    0   |   12   |    3   |
| p_ZL7threshs_6_1|    0   |   12   |    3   |
| p_ZL7threshs_6_2|    0   |   12   |    3   |
| p_ZL7threshs_6_3|    0   |   12   |    3   |
| p_ZL7threshs_6_4|    0   |   12   |    3   |
| p_ZL7threshs_6_5|    0   |   13   |    4   |
| p_ZL7threshs_6_6|    0   |   13   |    4   |
| p_ZL7threshs_7_0|    0   |   12   |    3   |
| p_ZL7threshs_7_1|    0   |   13   |    4   |
| p_ZL7threshs_7_2|    0   |   12   |    3   |
| p_ZL7threshs_7_3|    0   |   12   |    3   |
| p_ZL7threshs_7_4|    0   |   13   |    4   |
| p_ZL7threshs_7_5|    0   |   13   |    4   |
| p_ZL7threshs_7_6|    0   |   13   |    4   |
| p_ZL7threshs_8_0|    0   |   12   |    3   |
| p_ZL7threshs_8_1|    0   |   13   |    4   |
| p_ZL7threshs_8_2|    0   |   13   |    4   |
| p_ZL7threshs_8_3|    0   |   13   |    4   |
| p_ZL7threshs_8_4|    0   |   13   |    4   |
| p_ZL7threshs_8_5|    0   |   13   |    4   |
| p_ZL7threshs_8_6|    0   |   13   |    4   |
| p_ZL7threshs_9_0|    0   |   12   |    3   |
| p_ZL7threshs_9_1|    0   |   12   |    3   |
| p_ZL7threshs_9_2|    0   |   13   |    4   |
| p_ZL7threshs_9_3|    0   |   12   |    3   |
| p_ZL7threshs_9_4|    0   |   12   |    3   |
| p_ZL7threshs_9_5|    0   |   13   |    4   |
| p_ZL7threshs_9_6|    0   |   13   |    4   |
+-----------------+--------+--------+--------+
|      Total      |    0   |  1157  |   331  |
+-----------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   78   |   401  |  8429  |  7589  |
|   Memory  |    0   |    -   |    -   |  1157  |   331  |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   78   |   401  |  9586  |  7920  |
+-----------+--------+--------+--------+--------+--------+
