{"vcs1":{"timestamp_begin":1694576062.121086025, "rt":0.52, "ut":0.26, "st":0.19}}
{"vcselab":{"timestamp_begin":1694576062.706908296, "rt":0.60, "ut":0.45, "st":0.09}}
{"link":{"timestamp_begin":1694576063.344765618, "rt":0.53, "ut":0.25, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694576061.544152046}
{"VCS_COMP_START_TIME": 1694576061.544152046}
{"VCS_COMP_END_TIME": 1694576064.636653338}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob4.sv"}
{"vcs1": {"peak_mem": 336180}}
{"stitch_vcselab": {"peak_mem": 222576}}
