# Adcanced_Digital_Logic_Design
Lab projects using Verilog HDL in Xilinx ISE
## Table of content
- [Adder Multiplier](###Adder%20Multiplier)
- [Delay Modeling](###Delay%20Modeling)

### Adder Multiplier
Implementation of multiplier using adiition method.

### Delay Modeling
Modeling of delays.
