Analysis & Synthesis report for uart
<<<<<<< HEAD
Thu Mar 22 18:10:09 2018
=======
Thu Mar 22 03:27:31 2018
>>>>>>> parent of 60e62a1... added support for xilinx boards
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |uart_control|STATE
 11. State Machine - |uart_control|uart_tx:transmitter|r_SM_Main
 12. State Machine - |uart_control|uart_rx:reciever|r_SM_Main
 13. State Machine - |uart_control|Data_Writer:writer|STATE
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated
 20. Parameter Settings for User Entity Instance: Top-level Entity: |uart_control
 21. Parameter Settings for User Entity Instance: Data_Writer:writer
 22. Parameter Settings for User Entity Instance: uart_rx:reciever
 23. Parameter Settings for User Entity Instance: dram:data_ram|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: Data_retrieve:retriever
 25. Parameter Settings for User Entity Instance: uart_tx:transmitter
 26. Parameter Settings for User Entity Instance: pll:mypll|altpll:altpll_component
 27. altsyncram Parameter Settings by Entity Instance
 28. altpll Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "pll:mypll"
 30. Port Connectivity Checks: "uart_tx:transmitter"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
<<<<<<< HEAD
; Analysis & Synthesis Status        ; Successful - Thu Mar 22 18:10:09 2018       ;
=======
; Analysis & Synthesis Status        ; Successful - Thu Mar 22 03:27:31 2018       ;
>>>>>>> parent of 60e62a1... added support for xilinx boards
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; uart                                        ;
; Top-level Entity Name              ; uart_control                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 284                                         ;
;     Total combinational functions  ; 269                                         ;
<<<<<<< HEAD
;     Dedicated logic registers      ; 107                                         ;
; Total registers                    ; 107                                         ;
=======
;     Dedicated logic registers      ; 106                                         ;
; Total registers                    ; 106                                         ;
>>>>>>> parent of 60e62a1... added support for xilinx boards
; Total pins                         ; 31                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 524,288                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; uart_control       ; uart               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; Data_retrieve.v                  ; yes             ; User Verilog HDL File        ; E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v        ;         ;
; Data_Writer.v                    ; yes             ; User Verilog HDL File        ; E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_Writer.v          ;         ;
; dram.v                           ; yes             ; User Wizard-Generated File   ; E:/Semm_5/cwwork/csd/verilog test/uart_test/dram.v                 ;         ;
; uart_control.v                   ; yes             ; User Verilog HDL File        ; E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v         ;         ;
; uart_rx.v                        ; yes             ; User Verilog HDL File        ; E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_rx.v              ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; E:/Semm_5/cwwork/csd/verilog test/uart_test/pll.v                  ;         ;
; uart_tx.v                        ; yes             ; User Verilog HDL File        ; E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_tx.v              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/aglobal171.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_djf1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Semm_5/cwwork/csd/verilog test/uart_test/db/altsyncram_djf1.tdf ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/Semm_5/cwwork/csd/verilog test/uart_test/db/decode_rsa.tdf      ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/Semm_5/cwwork/csd/verilog test/uart_test/db/decode_k8a.tdf      ;         ;
; db/mux_bnb.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/Semm_5/cwwork/csd/verilog test/uart_test/db/mux_bnb.tdf         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; E:/Semm_5/cwwork/csd/verilog test/uart_test/db/pll_altpll.v        ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 284                                                                          ;
;                                             ;                                                                              ;
; Total combinational functions               ; 269                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 121                                                                          ;
;     -- 3 input functions                    ; 73                                                                           ;
;     -- <=2 input functions                  ; 75                                                                           ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 226                                                                          ;
;     -- arithmetic mode                      ; 43                                                                           ;
;                                             ;                                                                              ;
; Total registers                             ; 106                                                                          ;
;     -- Dedicated logic registers            ; 106                                                                          ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 31                                                                           ;
; Total memory bits                           ; 524288                                                                       ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; pll:mypll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
<<<<<<< HEAD
; Maximum fan-out                             ; 172                                                                          ;
; Total fan-out                               ; 2275                                                                         ;
; Average fan-out                             ; 4.52                                                                         ;
=======
; Maximum fan-out                             ; 171                                                                          ;
; Total fan-out                               ; 2280                                                                         ;
; Average fan-out                             ; 4.47                                                                         ;
>>>>>>> parent of 60e62a1... added support for xilinx boards
+---------------------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
<<<<<<< HEAD
; |uart_control                             ; 269 (19)            ; 107 (19)                  ; 524288      ; 0            ; 0       ; 0         ; 31   ; 0            ; |uart_control                                                                                                     ; uart_control    ; work         ;
=======
; |uart_control                             ; 269 (19)            ; 106 (19)                  ; 524288      ; 0            ; 0       ; 0         ; 31   ; 0            ; |uart_control                                                                                                     ; uart_control    ; work         ;
>>>>>>> parent of 60e62a1... added support for xilinx boards
;    |Data_Writer:writer|                   ; 70 (70)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_control|Data_Writer:writer                                                                                  ; Data_Writer     ; work         ;
;    |Data_retrieve:retriever|              ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_control|Data_retrieve:retriever                                                                             ; Data_retrieve   ; work         ;
;    |dram:data_ram|                        ; 56 (0)              ; 6 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_control|dram:data_ram                                                                                       ; dram            ; work         ;
;       |altsyncram:altsyncram_component|   ; 56 (0)              ; 6 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_control|dram:data_ram|altsyncram:altsyncram_component                                                       ; altsyncram      ; work         ;
;          |altsyncram_djf1:auto_generated| ; 56 (0)              ; 6 (6)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_control|dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated                        ; altsyncram_djf1 ; work         ;
;             |decode_k8a:rden_decode|      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_control|dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_k8a:rden_decode ; decode_k8a      ; work         ;
;             |decode_rsa:decode3|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_control|dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3     ; decode_rsa      ; work         ;
;             |mux_bnb:mux2|                ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_control|dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|mux_bnb:mux2           ; mux_bnb         ; work         ;
;    |pll:mypll|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_control|pll:mypll                                                                                           ; pll             ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_control|pll:mypll|altpll:altpll_component                                                                   ; altpll          ; work         ;
;          |pll_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_control|pll:mypll|altpll:altpll_component|pll_altpll:auto_generated                                         ; pll_altpll      ; work         ;
;    |uart_rx:reciever|                     ; 52 (52)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_control|uart_rx:reciever                                                                                    ; uart_rx         ; work         ;
;    |uart_tx:transmitter|                  ; 34 (34)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart_control|uart_tx:transmitter                                                                                 ; uart_tx         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+
; dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; None ;
+-----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |uart_control|pll:mypll ; pll.v           ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |uart_control|STATE                   ;
+---------------+----------+---------------+------------+
; Name          ; STATE.00 ; STATE.TX_MODE ; STATE.IDLE ;
+---------------+----------+---------------+------------+
; STATE.00      ; 0        ; 0             ; 0          ;
; STATE.IDLE    ; 1        ; 0             ; 1          ;
; STATE.TX_MODE ; 1        ; 1             ; 0          ;
+---------------+----------+---------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |uart_control|uart_tx:transmitter|r_SM_Main                                                                                    ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; Name                     ; r_SM_Main.s_TX_STOP_BIT ; r_SM_Main.s_TX_DATA_BITS ; r_SM_Main.s_TX_START_BIT ; r_SM_Main.000 ; r_SM_Main.s_CLEANUP ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; r_SM_Main.000            ; 0                       ; 0                        ; 0                        ; 0             ; 0                   ;
; r_SM_Main.s_TX_START_BIT ; 0                       ; 0                        ; 1                        ; 1             ; 0                   ;
; r_SM_Main.s_TX_DATA_BITS ; 0                       ; 1                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_TX_STOP_BIT  ; 1                       ; 0                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_CLEANUP      ; 0                       ; 0                        ; 0                        ; 1             ; 1                   ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |uart_control|uart_rx:reciever|r_SM_Main                                                                                       ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; Name                     ; r_SM_Main.s_RX_STOP_BIT ; r_SM_Main.s_RX_DATA_BITS ; r_SM_Main.s_RX_START_BIT ; r_SM_Main.000 ; r_SM_Main.s_CLEANUP ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; r_SM_Main.000            ; 0                       ; 0                        ; 0                        ; 0             ; 0                   ;
; r_SM_Main.s_RX_START_BIT ; 0                       ; 0                        ; 1                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_DATA_BITS ; 0                       ; 1                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_STOP_BIT  ; 1                       ; 0                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_CLEANUP      ; 0                       ; 0                        ; 0                        ; 1             ; 1                   ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------+
; State Machine - |uart_control|Data_Writer:writer|STATE ;
+---------------+----------+------------+----------------+
; Name          ; STATE.00 ; STATE.DONE ; STATE.STORING  ;
+---------------+----------+------------+----------------+
; STATE.00      ; 0        ; 0          ; 0              ;
; STATE.STORING ; 1        ; 0          ; 1              ;
; STATE.DONE    ; 1        ; 1          ; 0              ;
+---------------+----------+------------+----------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal           ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Data_retrieve:retriever|Wen                         ; GND                           ; yes                    ;
; Data_retrieve:retriever|Addr[1]                     ; Data_retrieve:retriever|STATE ; yes                    ;
; Data_retrieve:retriever|Addr[2]                     ; Data_retrieve:retriever|STATE ; yes                    ;
; Data_retrieve:retriever|Addr[3]                     ; Data_retrieve:retriever|STATE ; yes                    ;
; Data_retrieve:retriever|Addr[4]                     ; Data_retrieve:retriever|STATE ; yes                    ;
; Data_retrieve:retriever|Addr[5]                     ; Data_retrieve:retriever|STATE ; yes                    ;
; Data_retrieve:retriever|Addr[6]                     ; Data_retrieve:retriever|STATE ; yes                    ;
; Data_retrieve:retriever|Addr[7]                     ; Data_retrieve:retriever|STATE ; yes                    ;
; Data_retrieve:retriever|Addr[8]                     ; Data_retrieve:retriever|STATE ; yes                    ;
; Data_retrieve:retriever|Addr[9]                     ; Data_retrieve:retriever|STATE ; yes                    ;
; Data_retrieve:retriever|Addr[10]                    ; Data_retrieve:retriever|STATE ; yes                    ;
; Data_retrieve:retriever|Addr[11]                    ; Data_retrieve:retriever|STATE ; yes                    ;
; Data_retrieve:retriever|Addr[12]                    ; Data_retrieve:retriever|STATE ; yes                    ;
; Data_retrieve:retriever|Addr[13]                    ; Data_retrieve:retriever|STATE ; yes                    ;
; Data_retrieve:retriever|STATE                       ; GND                           ; yes                    ;
; Data_retrieve:retriever|Addr[14]                    ; Data_retrieve:retriever|STATE ; yes                    ;
; Data_retrieve:retriever|Addr[15]                    ; Data_retrieve:retriever|STATE ; yes                    ;
; Data_retrieve:retriever|Addr[0]                     ; Data_retrieve:retriever|STATE ; yes                    ;
; Number of user-specified and inferred latches = 18  ;                               ;                        ;
+-----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; uart_tx:transmitter|r_SM_Main~2       ; Lost fanout        ;
; uart_tx:transmitter|r_SM_Main~3       ; Lost fanout        ;
; uart_rx:reciever|r_SM_Main~2          ; Lost fanout        ;
; uart_rx:reciever|r_SM_Main~3          ; Lost fanout        ;
; Data_Writer:writer|STATE.DONE         ; Lost fanout        ;
; Total Number of Removed Registers = 5 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 106   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 34    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart_rx:reciever|r_Rx_Data             ; 12      ;
; uart_rx:reciever|r_Rx_Data_R           ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |uart_control|mux_out[4]                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |uart_control|Data_Writer:writer|Dout[6]           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |uart_control|uart_tx:transmitter|r_Clock_Count[7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |uart_control|uart_rx:reciever|r_Clock_Count[7]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |uart_control|Data_Writer:writer|Addr              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |uart_control|uart_tx:transmitter|r_Bit_Index      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |uart_control|uart_rx:reciever|r_Bit_Index         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |uart_control|Selector18                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |uart_control|Data_Writer:writer|Selector10        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |uart_control ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; RX_MODE        ; 00    ; Unsigned Binary                                     ;
; IDLE           ; 01    ; Unsigned Binary                                     ;
; TX_MODE        ; 10    ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Writer:writer ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                        ;
; STORING        ; 01    ; Unsigned Binary                        ;
; DONE           ; 10    ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:reciever ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; c_CLKS_PER_BIT ; 87    ; Signed Integer                       ;
; s_IDLE         ; 000   ; Unsigned Binary                      ;
; s_RX_START_BIT ; 001   ; Unsigned Binary                      ;
; s_RX_DATA_BITS ; 010   ; Unsigned Binary                      ;
; s_RX_STOP_BIT  ; 011   ; Unsigned Binary                      ;
; s_CLEANUP      ; 100   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dram:data_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_djf1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_retrieve:retriever ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; IDLE           ; 0     ; Signed Integer                              ;
; TRANSMITTING   ; 1     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:transmitter ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; s_IDLE         ; 000   ; Unsigned Binary                         ;
; s_TX_START_BIT ; 001   ; Unsigned Binary                         ;
; s_TX_DATA_BITS ; 010   ; Unsigned Binary                         ;
; s_TX_STOP_BIT  ; 011   ; Unsigned Binary                         ;
; s_CLEANUP      ; 100   ; Unsigned Binary                         ;
; CLKS_PER_BIT   ; 87    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:mypll|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; dram:data_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                   ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 65536                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                        ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:mypll"                                                                                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_tx:transmitter"                                                                                            ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_Tx_Active ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 31                          ;
<<<<<<< HEAD
; cycloneiii_ff         ; 107                         ;
=======
; cycloneiii_ff         ; 106                         ;
>>>>>>> parent of 60e62a1... added support for xilinx boards
;     ENA               ; 18                          ;
;     ENA SCLR          ; 16                          ;
;     SLD               ; 16                          ;
;     plain             ; 56                          ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 270                         ;
;     arith             ; 43                          ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 2                           ;
;     normal            ; 227                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 71                          ;
;         4 data inputs ; 121                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.58                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
<<<<<<< HEAD
    Info: Processing started: Thu Mar 22 18:09:50 2018
=======
    Info: Processing started: Thu Mar 22 03:27:13 2018
>>>>>>> parent of 60e62a1... added support for xilinx boards
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file data_retrieve.v
    Info (12023): Found entity 1: Data_retrieve File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_writer.v
    Info (12023): Found entity 1: Data_Writer File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_Writer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dram.v
    Info (12023): Found entity 1: dram File: E:/Semm_5/cwwork/csd/verilog test/uart_test/dram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file uart_control.v
    Info (12023): Found entity 1: uart_control File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_rx.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: E:/Semm_5/cwwork/csd/verilog test/uart_test/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_tx.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at uart_control.v(26): created implicit net for "clk" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 26
Info (12127): Elaborating entity "uart_control" for the top level hierarchy
Info (12128): Elaborating entity "Data_Writer" for hierarchy "Data_Writer:writer" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 26
Warning (10230): Verilog HDL assignment warning at Data_Writer.v(42): truncated value with size 32 to match size of target (16) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_Writer.v Line: 42
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:reciever" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 29
Warning (10230): Verilog HDL assignment warning at uart_rx.v(72): truncated value with size 32 to match size of target (8) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_rx.v Line: 72
Warning (10230): Verilog HDL assignment warning at uart_rx.v(83): truncated value with size 32 to match size of target (8) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_rx.v Line: 83
Warning (10230): Verilog HDL assignment warning at uart_rx.v(94): truncated value with size 32 to match size of target (3) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_rx.v Line: 94
Warning (10230): Verilog HDL assignment warning at uart_rx.v(112): truncated value with size 32 to match size of target (8) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_rx.v Line: 112
Info (12128): Elaborating entity "dram" for hierarchy "dram:data_ram" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 33
Info (12128): Elaborating entity "altsyncram" for hierarchy "dram:data_ram|altsyncram:altsyncram_component" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/dram.v Line: 85
Info (12130): Elaborated megafunction instantiation "dram:data_ram|altsyncram:altsyncram_component" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/dram.v Line: 85
Info (12133): Instantiated megafunction "dram:data_ram|altsyncram:altsyncram_component" with the following parameter: File: E:/Semm_5/cwwork/csd/verilog test/uart_test/dram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_djf1.tdf
    Info (12023): Found entity 1: altsyncram_djf1 File: E:/Semm_5/cwwork/csd/verilog test/uart_test/db/altsyncram_djf1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_djf1" for hierarchy "dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: E:/Semm_5/cwwork/csd/verilog test/uart_test/db/decode_rsa.tdf Line: 22
Info (12128): Elaborating entity "decode_rsa" for hierarchy "dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/db/altsyncram_djf1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: E:/Semm_5/cwwork/csd/verilog test/uart_test/db/decode_k8a.tdf Line: 22
Info (12128): Elaborating entity "decode_k8a" for hierarchy "dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_k8a:rden_decode" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/db/altsyncram_djf1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb File: E:/Semm_5/cwwork/csd/verilog test/uart_test/db/mux_bnb.tdf Line: 22
Info (12128): Elaborating entity "mux_bnb" for hierarchy "dram:data_ram|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|mux_bnb:mux2" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/db/altsyncram_djf1.tdf Line: 46
Info (12128): Elaborating entity "Data_retrieve" for hierarchy "Data_retrieve:retriever" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 36
Warning (10230): Verilog HDL assignment warning at Data_retrieve.v(37): truncated value with size 32 to match size of target (1) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 37
Warning (10230): Verilog HDL assignment warning at Data_retrieve.v(41): truncated value with size 32 to match size of target (16) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 41
Warning (10230): Verilog HDL assignment warning at Data_retrieve.v(46): truncated value with size 32 to match size of target (1) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 46
Warning (10240): Verilog HDL Always Construct warning at Data_retrieve.v(31): inferring latch(es) for variable "Addr", which holds its previous value in one or more paths through the always construct File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Warning (10240): Verilog HDL Always Construct warning at Data_retrieve.v(31): inferring latch(es) for variable "Wen", which holds its previous value in one or more paths through the always construct File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Warning (10240): Verilog HDL Always Construct warning at Data_retrieve.v(31): inferring latch(es) for variable "fin", which holds its previous value in one or more paths through the always construct File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Warning (10240): Verilog HDL Always Construct warning at Data_retrieve.v(31): inferring latch(es) for variable "STATE", which holds its previous value in one or more paths through the always construct File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "STATE" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "fin" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "Wen" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "Addr[0]" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "Addr[1]" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "Addr[2]" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "Addr[3]" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "Addr[4]" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "Addr[5]" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "Addr[6]" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "Addr[7]" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "Addr[8]" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "Addr[9]" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "Addr[10]" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "Addr[11]" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "Addr[12]" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "Addr[13]" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "Addr[14]" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (10041): Inferred latch for "Addr[15]" at Data_retrieve.v(31) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/Data_retrieve.v Line: 31
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:transmitter" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 39
Warning (10230): Verilog HDL assignment warning at uart_tx.v(55): truncated value with size 32 to match size of target (8) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_tx.v Line: 55
Warning (10230): Verilog HDL assignment warning at uart_tx.v(73): truncated value with size 32 to match size of target (8) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_tx.v Line: 73
Warning (10230): Verilog HDL assignment warning at uart_tx.v(83): truncated value with size 32 to match size of target (3) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_tx.v Line: 83
Warning (10230): Verilog HDL assignment warning at uart_tx.v(103): truncated value with size 32 to match size of target (8) File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_tx.v Line: 103
Info (12128): Elaborating entity "pll" for hierarchy "pll:mypll" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 41
Info (12128): Elaborating entity "altpll" for hierarchy "pll:mypll|altpll:altpll_component" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/pll.v Line: 99
Info (12130): Elaborated megafunction instantiation "pll:mypll|altpll:altpll_component" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/pll.v Line: 99
Info (12133): Instantiated megafunction "pll:mypll|altpll:altpll_component" with the following parameter: File: E:/Semm_5/cwwork/csd/verilog test/uart_test/pll.v Line: 99
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: E:/Semm_5/cwwork/csd/verilog test/uart_test/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:mypll|altpll:altpll_component|pll_altpll:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "dram_data[0]" and its non-tri-state driver. File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Warning (13035): Inserted always-enabled tri-state buffer between "dram_data[1]" and its non-tri-state driver. File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Warning (13035): Inserted always-enabled tri-state buffer between "dram_data[2]" and its non-tri-state driver. File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Warning (13035): Inserted always-enabled tri-state buffer between "dram_data[3]" and its non-tri-state driver. File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Warning (13035): Inserted always-enabled tri-state buffer between "dram_data[4]" and its non-tri-state driver. File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Warning (13035): Inserted always-enabled tri-state buffer between "dram_data[5]" and its non-tri-state driver. File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Warning (13035): Inserted always-enabled tri-state buffer between "dram_data[6]" and its non-tri-state driver. File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Warning (13035): Inserted always-enabled tri-state buffer between "dram_data[7]" and its non-tri-state driver. File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "dram_data[0]" is moved to its source File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "dram_data[1]" is moved to its source File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "dram_data[2]" is moved to its source File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "dram_data[3]" is moved to its source File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "dram_data[4]" is moved to its source File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "dram_data[5]" is moved to its source File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "dram_data[6]" is moved to its source File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "dram_data[7]" is moved to its source File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "dram_data[0]~synth" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Warning (13010): Node "dram_data[1]~synth" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Warning (13010): Node "dram_data[2]~synth" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Warning (13010): Node "dram_data[3]~synth" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Warning (13010): Node "dram_data[4]~synth" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Warning (13010): Node "dram_data[5]~synth" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Warning (13010): Node "dram_data[6]~synth" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
    Warning (13010): Node "dram_data[7]~synth" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 9
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "retrieve_done" is stuck at VCC File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
<<<<<<< HEAD
Info (21057): Implemented 390 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 294 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 669 megabytes
    Info: Processing ended: Thu Mar 22 18:10:09 2018
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:32
=======
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ram_mode" File: E:/Semm_5/cwwork/csd/verilog test/uart_test/uart_control.v Line: 6
Info (21057): Implemented 389 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 293 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 670 megabytes
    Info: Processing ended: Thu Mar 22 03:27:31 2018
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:39
>>>>>>> parent of 60e62a1... added support for xilinx boards


