\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\cline{2-12}
\multicolumn{1}{c|}{} & \multicolumn{11}{c|}{\textbf{Vectorization factor}} \\
\cline{2-12}
\multicolumn{1}{c|}{} & \multicolumn{2}{c|}{\textbf{None (1)}} & \multicolumn{2}{c|}{\textbf{2}} & \multicolumn{2}{c|}{\textbf{4}} & \multicolumn{2}{c|}{\textbf{8}} & \multicolumn{2}{c|}{\textbf{16}} & \multicolumn{1}{c|}{\textbf{32}} \\
\hline
\multicolumn{1}{|c|}{\textbf{AXI data bus size (bits)}} & 32 & 1024 & 64 & 1024 & 128 & 1024 & 256 & 1024 & 512 & 1024 & 1024 \\
\hline
\multicolumn{1}{|l|}{CLB LUTs}                        & 39.29 & 50.55 & 39.61 & 50.75 & 39.09 & 51.65 & 42.65 & 53.50 & 47.58 & 55.52 & 58.21 \\
\grayline
\multicolumn{1}{|l|}{\hspace{25pt}LUT as Logic}       & 35.65 & 46.88 & 35.97 & 47.09 & 35.51 & 47.98 & 39.01 & 49.84 & 43.91 & 51.85 & 54.55 \\
\grayline
\multicolumn{1}{|l|}{\hspace{25pt}LUT as Memory}      &  8.92 &  8.98 &  8.92 &  8.98 &  8.76 &  8.98 &  8.93 &  8.98 &  8.98 &  8.98 &  8.98 \\
\hline
\multicolumn{1}{|l|}{CLB Registers}                   & 28.81 & 39.36 & 29.43 & 39.41 & 30.00 & 39.50 & 32.09 & 39.69 & 35.00 & 40.05 & 40.78 \\
\grayline
\multicolumn{1}{|l|}{\hspace{25pt}Register as FF}     & 28.79 & 39.34 & 29.41 & 39.39 & 29.98 & 39.47 & 32.07 & 39.66 & 34.97 & 40.02 & 40.75 \\
\grayline
\multicolumn{1}{|l|}{\hspace{25pt}Register as Latch}  &  0.02 &  0.02 &  0.02 &  0.03 &  0.02 &  0.03 &  0.03 &  0.03 &  0.03 & 0.03 &  0.03 \\
\hline
\end{tabular}
