Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat Apr 15 17:37:56 2017
| Host         : asbestos running 64-bit Ubuntu 16.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: fsmclkmon/output_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.705        0.000                      0                   50        0.172        0.000                      0                   50        3.000        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clkmon0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkmon0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  
sys_clk_pin                 4.705        0.000                      0                   50        0.172        0.000                      0                   50        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkmon0/inst/clk_in1
  To Clock:  clkmon0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkmon0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkmon0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    clkmon0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkmon0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.828ns (19.945%)  route 3.323ns (80.055%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.833ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          4.358     5.833    fsmclkmon/sysclk
    SLICE_X0Y130         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     6.289 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.681     6.970    fsmclkmon/count[12]
    SLICE_X1Y130         LUT4 (Prop_lut4_I3_O)        0.124     7.094 f  fsmclkmon/count[24]_i_5/O
                         net (fo=1, routed)           0.877     7.970    fsmclkmon/count[24]_i_5_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I2_O)        0.124     8.094 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.819     8.913    fsmclkmon/count[24]_i_2_n_0
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     9.037 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.947     9.984    fsmclkmon/output_reg
    SLICE_X0Y133         FDRE                                         r  fsmclkmon/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          3.597    15.001    fsmclkmon/sysclk
    SLICE_X0Y133         FDRE                                         r  fsmclkmon/count_reg[21]/C
                         clock pessimism              0.152    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X0Y133         FDRE (Setup_fdre_C_R)       -0.429    14.689    fsmclkmon/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.828ns (19.945%)  route 3.323ns (80.055%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.833ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          4.358     5.833    fsmclkmon/sysclk
    SLICE_X0Y130         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     6.289 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.681     6.970    fsmclkmon/count[12]
    SLICE_X1Y130         LUT4 (Prop_lut4_I3_O)        0.124     7.094 f  fsmclkmon/count[24]_i_5/O
                         net (fo=1, routed)           0.877     7.970    fsmclkmon/count[24]_i_5_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I2_O)        0.124     8.094 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.819     8.913    fsmclkmon/count[24]_i_2_n_0
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     9.037 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.947     9.984    fsmclkmon/output_reg
    SLICE_X0Y133         FDRE                                         r  fsmclkmon/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          3.597    15.001    fsmclkmon/sysclk
    SLICE_X0Y133         FDRE                                         r  fsmclkmon/count_reg[22]/C
                         clock pessimism              0.152    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X0Y133         FDRE (Setup_fdre_C_R)       -0.429    14.689    fsmclkmon/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.828ns (19.945%)  route 3.323ns (80.055%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.833ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          4.358     5.833    fsmclkmon/sysclk
    SLICE_X0Y130         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     6.289 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.681     6.970    fsmclkmon/count[12]
    SLICE_X1Y130         LUT4 (Prop_lut4_I3_O)        0.124     7.094 f  fsmclkmon/count[24]_i_5/O
                         net (fo=1, routed)           0.877     7.970    fsmclkmon/count[24]_i_5_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I2_O)        0.124     8.094 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.819     8.913    fsmclkmon/count[24]_i_2_n_0
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     9.037 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.947     9.984    fsmclkmon/output_reg
    SLICE_X0Y133         FDRE                                         r  fsmclkmon/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          3.597    15.001    fsmclkmon/sysclk
    SLICE_X0Y133         FDRE                                         r  fsmclkmon/count_reg[23]/C
                         clock pessimism              0.152    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X0Y133         FDRE (Setup_fdre_C_R)       -0.429    14.689    fsmclkmon/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.828ns (19.945%)  route 3.323ns (80.055%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.833ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          4.358     5.833    fsmclkmon/sysclk
    SLICE_X0Y130         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     6.289 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.681     6.970    fsmclkmon/count[12]
    SLICE_X1Y130         LUT4 (Prop_lut4_I3_O)        0.124     7.094 f  fsmclkmon/count[24]_i_5/O
                         net (fo=1, routed)           0.877     7.970    fsmclkmon/count[24]_i_5_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I2_O)        0.124     8.094 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.819     8.913    fsmclkmon/count[24]_i_2_n_0
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     9.037 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.947     9.984    fsmclkmon/output_reg
    SLICE_X0Y133         FDRE                                         r  fsmclkmon/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          3.597    15.001    fsmclkmon/sysclk
    SLICE_X0Y133         FDRE                                         r  fsmclkmon/count_reg[24]/C
                         clock pessimism              0.152    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X0Y133         FDRE (Setup_fdre_C_R)       -0.429    14.689    fsmclkmon/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.828ns (19.591%)  route 3.398ns (80.409%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 15.162 - 10.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          4.336     5.811    fsmclkmon/sysclk
    SLICE_X0Y131         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     6.267 f  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.679     6.946    fsmclkmon/count[16]
    SLICE_X1Y131         LUT4 (Prop_lut4_I2_O)        0.124     7.070 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.797     7.867    fsmclkmon/count[24]_i_6_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I3_O)        0.124     7.991 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.819     8.810    fsmclkmon/count[24]_i_2_n_0
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     8.934 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.104    10.038    fsmclkmon/output_reg
    SLICE_X0Y128         FDRE                                         r  fsmclkmon/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          3.758    15.162    fsmclkmon/sysclk
    SLICE_X0Y128         FDRE                                         r  fsmclkmon/count_reg[1]/C
                         clock pessimism              0.152    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.429    14.850    fsmclkmon/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.828ns (19.591%)  route 3.398ns (80.409%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 15.162 - 10.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          4.336     5.811    fsmclkmon/sysclk
    SLICE_X0Y131         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     6.267 f  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.679     6.946    fsmclkmon/count[16]
    SLICE_X1Y131         LUT4 (Prop_lut4_I2_O)        0.124     7.070 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.797     7.867    fsmclkmon/count[24]_i_6_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I3_O)        0.124     7.991 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.819     8.810    fsmclkmon/count[24]_i_2_n_0
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     8.934 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.104    10.038    fsmclkmon/output_reg
    SLICE_X0Y128         FDRE                                         r  fsmclkmon/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          3.758    15.162    fsmclkmon/sysclk
    SLICE_X0Y128         FDRE                                         r  fsmclkmon/count_reg[2]/C
                         clock pessimism              0.152    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.429    14.850    fsmclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.828ns (19.591%)  route 3.398ns (80.409%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 15.162 - 10.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          4.336     5.811    fsmclkmon/sysclk
    SLICE_X0Y131         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     6.267 f  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.679     6.946    fsmclkmon/count[16]
    SLICE_X1Y131         LUT4 (Prop_lut4_I2_O)        0.124     7.070 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.797     7.867    fsmclkmon/count[24]_i_6_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I3_O)        0.124     7.991 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.819     8.810    fsmclkmon/count[24]_i_2_n_0
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     8.934 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.104    10.038    fsmclkmon/output_reg
    SLICE_X0Y128         FDRE                                         r  fsmclkmon/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          3.758    15.162    fsmclkmon/sysclk
    SLICE_X0Y128         FDRE                                         r  fsmclkmon/count_reg[3]/C
                         clock pessimism              0.152    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.429    14.850    fsmclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.828ns (19.591%)  route 3.398ns (80.409%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 15.162 - 10.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          4.336     5.811    fsmclkmon/sysclk
    SLICE_X0Y131         FDRE                                         r  fsmclkmon/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     6.267 f  fsmclkmon/count_reg[16]/Q
                         net (fo=2, routed)           0.679     6.946    fsmclkmon/count[16]
    SLICE_X1Y131         LUT4 (Prop_lut4_I2_O)        0.124     7.070 f  fsmclkmon/count[24]_i_6/O
                         net (fo=1, routed)           0.797     7.867    fsmclkmon/count[24]_i_6_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I3_O)        0.124     7.991 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.819     8.810    fsmclkmon/count[24]_i_2_n_0
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     8.934 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          1.104    10.038    fsmclkmon/output_reg
    SLICE_X0Y128         FDRE                                         r  fsmclkmon/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          3.758    15.162    fsmclkmon/sysclk
    SLICE_X0Y128         FDRE                                         r  fsmclkmon/count_reg[4]/C
                         clock pessimism              0.152    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.429    14.850    fsmclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.828ns (20.633%)  route 3.185ns (79.367%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.833ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          4.358     5.833    fsmclkmon/sysclk
    SLICE_X0Y130         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     6.289 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.681     6.970    fsmclkmon/count[12]
    SLICE_X1Y130         LUT4 (Prop_lut4_I3_O)        0.124     7.094 f  fsmclkmon/count[24]_i_5/O
                         net (fo=1, routed)           0.877     7.970    fsmclkmon/count[24]_i_5_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I2_O)        0.124     8.094 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.819     8.913    fsmclkmon/count[24]_i_2_n_0
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     9.037 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.809     9.846    fsmclkmon/output_reg
    SLICE_X0Y132         FDRE                                         r  fsmclkmon/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          3.724    15.128    fsmclkmon/sysclk
    SLICE_X0Y132         FDRE                                         r  fsmclkmon/count_reg[17]/C
                         clock pessimism              0.152    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y132         FDRE (Setup_fdre_C_R)       -0.429    14.815    fsmclkmon/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.828ns (20.633%)  route 3.185ns (79.367%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.833ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          4.358     5.833    fsmclkmon/sysclk
    SLICE_X0Y130         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     6.289 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.681     6.970    fsmclkmon/count[12]
    SLICE_X1Y130         LUT4 (Prop_lut4_I3_O)        0.124     7.094 f  fsmclkmon/count[24]_i_5/O
                         net (fo=1, routed)           0.877     7.970    fsmclkmon/count[24]_i_5_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I2_O)        0.124     8.094 f  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.819     8.913    fsmclkmon/count[24]_i_2_n_0
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     9.037 r  fsmclkmon/count[24]_i_1/O
                         net (fo=24, routed)          0.809     9.846    fsmclkmon/output_reg
    SLICE_X0Y132         FDRE                                         r  fsmclkmon/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          3.724    15.128    fsmclkmon/sysclk
    SLICE_X0Y132         FDRE                                         r  fsmclkmon/count_reg[18]/C
                         clock pessimism              0.152    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y132         FDRE (Setup_fdre_C_R)       -0.429    14.815    fsmclkmon/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  4.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.355ns (64.668%)  route 0.194ns (35.332%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          1.911     2.154    fsmclkmon/sysclk
    SLICE_X0Y129         FDRE                                         r  fsmclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     2.295 r  fsmclkmon/count_reg[8]/Q
                         net (fo=2, routed)           0.194     2.489    fsmclkmon/count[8]
    SLICE_X0Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.649 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.649    fsmclkmon/count0_carry__0_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.703 r  fsmclkmon/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.703    fsmclkmon/data0[9]
    SLICE_X0Y130         FDRE                                         r  fsmclkmon/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          2.215     2.646    fsmclkmon/sysclk
    SLICE_X0Y130         FDRE                                         r  fsmclkmon/count_reg[9]/C
                         clock pessimism             -0.219     2.427    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.105     2.532    fsmclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.366ns (65.362%)  route 0.194ns (34.638%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          1.911     2.154    fsmclkmon/sysclk
    SLICE_X0Y129         FDRE                                         r  fsmclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     2.295 r  fsmclkmon/count_reg[8]/Q
                         net (fo=2, routed)           0.194     2.489    fsmclkmon/count[8]
    SLICE_X0Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.649 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.649    fsmclkmon/count0_carry__0_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.714 r  fsmclkmon/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.714    fsmclkmon/data0[11]
    SLICE_X0Y130         FDRE                                         r  fsmclkmon/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          2.215     2.646    fsmclkmon/sysclk
    SLICE_X0Y130         FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism             -0.219     2.427    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.105     2.532    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.391ns (66.842%)  route 0.194ns (33.158%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          1.911     2.154    fsmclkmon/sysclk
    SLICE_X0Y129         FDRE                                         r  fsmclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     2.295 r  fsmclkmon/count_reg[8]/Q
                         net (fo=2, routed)           0.194     2.489    fsmclkmon/count[8]
    SLICE_X0Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.649 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.649    fsmclkmon/count0_carry__0_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.739 r  fsmclkmon/count0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.739    fsmclkmon/data0[10]
    SLICE_X0Y130         FDRE                                         r  fsmclkmon/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          2.215     2.646    fsmclkmon/sysclk
    SLICE_X0Y130         FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism             -0.219     2.427    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.105     2.532    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.391ns (66.842%)  route 0.194ns (33.158%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          1.911     2.154    fsmclkmon/sysclk
    SLICE_X0Y129         FDRE                                         r  fsmclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     2.295 r  fsmclkmon/count_reg[8]/Q
                         net (fo=2, routed)           0.194     2.489    fsmclkmon/count[8]
    SLICE_X0Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.649 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.649    fsmclkmon/count0_carry__0_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.739 r  fsmclkmon/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.739    fsmclkmon/data0[12]
    SLICE_X0Y130         FDRE                                         r  fsmclkmon/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          2.215     2.646    fsmclkmon/sysclk
    SLICE_X0Y130         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism             -0.219     2.427    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.105     2.532    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.355ns (64.668%)  route 0.194ns (35.332%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          1.937     2.180    fsmclkmon/sysclk
    SLICE_X0Y130         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     2.321 r  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.194     2.515    fsmclkmon/count[12]
    SLICE_X0Y130         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.675 r  fsmclkmon/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.675    fsmclkmon/count0_carry__1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.729 r  fsmclkmon/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.729    fsmclkmon/data0[13]
    SLICE_X0Y131         FDRE                                         r  fsmclkmon/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          2.195     2.626    fsmclkmon/sysclk
    SLICE_X0Y131         FDRE                                         r  fsmclkmon/count_reg[13]/C
                         clock pessimism             -0.232     2.394    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.105     2.499    fsmclkmon/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.366ns (65.362%)  route 0.194ns (34.638%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          1.937     2.180    fsmclkmon/sysclk
    SLICE_X0Y130         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     2.321 r  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.194     2.515    fsmclkmon/count[12]
    SLICE_X0Y130         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.675 r  fsmclkmon/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.675    fsmclkmon/count0_carry__1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.740 r  fsmclkmon/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.740    fsmclkmon/data0[15]
    SLICE_X0Y131         FDRE                                         r  fsmclkmon/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          2.195     2.626    fsmclkmon/sysclk
    SLICE_X0Y131         FDRE                                         r  fsmclkmon/count_reg[15]/C
                         clock pessimism             -0.232     2.394    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.105     2.499    fsmclkmon/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.368ns (66.526%)  route 0.185ns (33.474%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          1.956     2.199    fsmclkmon/sysclk
    SLICE_X1Y128         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141     2.340 r  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.185     2.525    fsmclkmon/count[0]
    SLICE_X0Y128         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.698 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.698    fsmclkmon/count0_carry_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.752 r  fsmclkmon/count0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.752    fsmclkmon/data0[5]
    SLICE_X0Y129         FDRE                                         r  fsmclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          2.187     2.618    fsmclkmon/sysclk
    SLICE_X0Y129         FDRE                                         r  fsmclkmon/count_reg[5]/C
                         clock pessimism             -0.219     2.399    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.105     2.504    fsmclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.394ns (67.011%)  route 0.194ns (32.989%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          1.937     2.180    fsmclkmon/sysclk
    SLICE_X0Y130         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     2.321 r  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.194     2.515    fsmclkmon/count[12]
    SLICE_X0Y130         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.675 r  fsmclkmon/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.675    fsmclkmon/count0_carry__1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.714 r  fsmclkmon/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.714    fsmclkmon/count0_carry__2_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.768 r  fsmclkmon/count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.768    fsmclkmon/data0[17]
    SLICE_X0Y132         FDRE                                         r  fsmclkmon/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          2.209     2.639    fsmclkmon/sysclk
    SLICE_X0Y132         FDRE                                         r  fsmclkmon/count_reg[17]/C
                         clock pessimism             -0.232     2.408    
    SLICE_X0Y132         FDRE (Hold_fdre_C_D)         0.105     2.513    fsmclkmon/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.379ns (67.178%)  route 0.185ns (32.822%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          1.956     2.199    fsmclkmon/sysclk
    SLICE_X1Y128         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141     2.340 r  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.185     2.525    fsmclkmon/count[0]
    SLICE_X0Y128         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.698 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.698    fsmclkmon/count0_carry_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.763 r  fsmclkmon/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.763    fsmclkmon/data0[7]
    SLICE_X0Y129         FDRE                                         r  fsmclkmon/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          2.187     2.618    fsmclkmon/sysclk
    SLICE_X0Y129         FDRE                                         r  fsmclkmon/count_reg[7]/C
                         clock pessimism             -0.219     2.399    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.105     2.504    fsmclkmon/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.279ns (42.438%)  route 0.378ns (57.562%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          1.911     2.154    fsmclkmon/sysclk
    SLICE_X0Y129         FDRE                                         r  fsmclkmon/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     2.295 r  fsmclkmon/count_reg[7]/Q
                         net (fo=2, routed)           0.067     2.363    fsmclkmon/count[7]
    SLICE_X1Y129         LUT4 (Prop_lut4_I3_O)        0.045     2.408 r  fsmclkmon/count[24]_i_7/O
                         net (fo=1, routed)           0.160     2.568    fsmclkmon/count[24]_i_7_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I4_O)        0.045     2.613 r  fsmclkmon/count[24]_i_2/O
                         net (fo=3, routed)           0.151     2.764    fsmclkmon/count[24]_i_2_n_0
    SLICE_X1Y128         LUT3 (Prop_lut3_I0_O)        0.048     2.812 r  fsmclkmon/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.812    fsmclkmon/output_reg_i_1__0_n_0
    SLICE_X1Y128         FDRE                                         r  fsmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=27, routed)          2.234     2.665    fsmclkmon/sysclk
    SLICE_X1Y128         FDRE                                         r  fsmclkmon/output_reg_reg/C
                         clock pessimism             -0.219     2.446    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.107     2.553    fsmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y128  fsmclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y130  fsmclkmon/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y130  fsmclkmon/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y130  fsmclkmon/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y131  fsmclkmon/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y131  fsmclkmon/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y131  fsmclkmon/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y131  fsmclkmon/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y132  fsmclkmon/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y132  fsmclkmon/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y129  fsmclkmon/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y129  fsmclkmon/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y129  fsmclkmon/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y129  fsmclkmon/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130  fsmclkmon/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130  fsmclkmon/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130  fsmclkmon/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130  fsmclkmon/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130  fsmclkmon/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130  fsmclkmon/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y128  fsmclkmon/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y128  fsmclkmon/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131  fsmclkmon/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131  fsmclkmon/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131  fsmclkmon/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131  fsmclkmon/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131  fsmclkmon/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131  fsmclkmon/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131  fsmclkmon/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131  fsmclkmon/count_reg[16]/C



