
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)

1. Executing Liberty frontend: /home/user/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib
Imported 84 cell types from liberty file.
[INFO] Using SDC file '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-25-14/06-yosys-synthesis/synthesis.abc.sdc' for ABCâ€¦wtaf

2. Executing Verilog-2005 frontend: /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/heichips25_template.sv
Parsing SystemVerilog input from `/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/heichips25_template.sv' to AST representation.
Storing AST representation for module `$abstract\adder'.
Storing AST representation for module `$abstract\clock'.
Storing AST representation for module `$abstract\controller'.
Storing AST representation for module `$abstract\ir'.
Storing AST representation for module `$abstract\memory'.
Storing AST representation for module `$abstract\pc'.
Storing AST representation for module `$abstract\reg_a'.
Storing AST representation for module `$abstract\reg_b'.
Storing AST representation for module `$abstract\top'.
Storing AST representation for module `$abstract\heichips25_template'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\heichips25_template'.
Generating RTLIL representation for module `\heichips25_template'.

4.1. Analyzing design hierarchy..
Top module:  \heichips25_template

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

4.3. Analyzing design hierarchy..
Top module:  \heichips25_template
Used module:     \top

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\controller'.
Generating RTLIL representation for module `\controller'.

4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ir'.
Generating RTLIL representation for module `\ir'.

4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\adder'.
Generating RTLIL representation for module `\adder'.

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\reg_b'.
Generating RTLIL representation for module `\reg_b'.

4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\reg_a'.
Generating RTLIL representation for module `\reg_a'.

4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\memory'.
Generating RTLIL representation for module `\memory'.

4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\pc'.
Generating RTLIL representation for module `\pc'.

4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\clock'.
Generating RTLIL representation for module `\clock'.

4.12. Analyzing design hierarchy..
Top module:  \heichips25_template
Used module:     \top
Used module:         \controller
Used module:         \ir
Used module:         \adder
Used module:         \reg_b
Used module:         \reg_a
Used module:         \memory
Used module:         \pc
Used module:         \clock

4.13. Analyzing design hierarchy..
Top module:  \heichips25_template
Used module:     \top
Used module:         \controller
Used module:         \ir
Used module:         \adder
Used module:         \reg_b
Used module:         \reg_a
Used module:         \memory
Used module:         \pc
Used module:         \clock
Removing unused module `$abstract\heichips25_template'.
Removing unused module `$abstract\top'.
Removing unused module `$abstract\reg_b'.
Removing unused module `$abstract\reg_a'.
Removing unused module `$abstract\pc'.
Removing unused module `$abstract\memory'.
Removing unused module `$abstract\ir'.
Removing unused module `$abstract\controller'.
Removing unused module `$abstract\clock'.
Removing unused module `$abstract\adder'.
Removed 10 unused modules.
Renaming module heichips25_template to heichips25_template.

5. Generating Graphviz representation of design.
Writing dot description to `/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-25-14/06-yosys-synthesis/hierarchy.dot'.
Dumping module heichips25_template to page 1.

6. Executing ATTRMAP pass (move or copy attributes).

7. Executing TRIBUF pass.

8. Executing HIERARCHY pass (managing design hierarchy).

8.1. Analyzing design hierarchy..
Top module:  \heichips25_template
Used module:     \top
Used module:         \controller
Used module:         \ir
Used module:         \adder
Used module:         \reg_b
Used module:         \reg_a
Used module:         \memory
Used module:         \pc
Used module:         \clock

8.2. Analyzing design hierarchy..
Top module:  \heichips25_template
Used module:     \top
Used module:         \controller
Used module:         \ir
Used module:         \adder
Used module:         \reg_b
Used module:         \reg_a
Used module:         \memory
Used module:         \pc
Used module:         \clock
Removed 0 unused modules.

9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/pc.v:10$15 in module pc.
Marked 1 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/memory.v:18$13 in module memory.
Marked 1 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/reg_a.v:11$12 in module reg_a.
Marked 1 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/reg_b.v:11$11 in module reg_b.
Marked 1 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/ir.v:11$7 in module ir.
Marked 4 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:41$6 in module controller.
Marked 2 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:29$3 in module controller.
Marked 5 switch rules as full_case in process $proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/top.v:34$2 in module top.
Removed a total of 0 dead cases.

11. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 4 assignments to connections.

12. Executing PROC_INIT pass (extract init attributes).

13. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\pc.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/pc.v:10$15'.
Found async reset \rst in `\memory.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/memory.v:18$13'.
Found async reset \rst in `\reg_a.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/reg_a.v:11$12'.
Found async reset \rst in `\reg_b.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/reg_b.v:11$11'.
Found async reset \rst in `\ir.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/ir.v:11$7'.
Found async reset \rst in `\controller.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:29$3'.

14. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~15 debug messages>

15. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\pc.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/pc.v:10$15'.
     1/1: $0\pc[3:0]
Creating decoders for process `\memory.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/memory.v:18$13'.
     1/1: $0\mar[3:0]
Creating decoders for process `\reg_a.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/reg_a.v:11$12'.
     1/1: $0\reg_a[7:0]
Creating decoders for process `\reg_b.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/reg_b.v:11$11'.
     1/1: $0\reg_b[7:0]
Creating decoders for process `\ir.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/ir.v:11$7'.
     1/1: $0\ir[7:0]
Creating decoders for process `\controller.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:41$6'.
     1/19: $2\ctrl_word[11:4] [7]
     2/19: $10\ctrl_word[4:4]
     3/19: $9\ctrl_word[1:0] [0]
     4/19: $2\ctrl_word[11:4] [6]
     5/19: $8\ctrl_word[7:7]
     6/19: $6\ctrl_word[2:2]
     7/19: $2\ctrl_word[11:4] [5]
     8/19: $9\ctrl_word[1:0] [1]
     9/19: $3\ctrl_word[5:5]
    10/19: $5\ctrl_word[11:11]
    11/19: $2\ctrl_word[11:4] [3]
    12/19: $1\ctrl_word[2:0] [2]
    13/19: $1\ctrl_word[2:0] [1:0]
    14/19: $7\ctrl_word[4:4]
    15/19: $2\ctrl_word[11:4] [1]
    16/19: $2\ctrl_word[11:4] [2]
    17/19: $2\ctrl_word[11:4] [4]
    18/19: $2\ctrl_word[11:4] [0]
    19/19: $4\ctrl_word[8:8]
Creating decoders for process `\controller.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:29$3'.
     1/1: $0\stage[2:0]
Creating decoders for process `\top.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/top.v:34$2'.
     1/5: $5\bus[7:0]
     2/5: $4\bus[7:0]
     3/5: $3\bus[7:0]
     4/5: $2\bus[7:0]
     5/5: $1\bus[7:0]

16. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\controller.\ctrl_word' from process `\controller.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:41$6'.
No latch inferred for signal `\top.\bus' from process `\top.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/top.v:34$2'.

17. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pc.\pc' using process `\pc.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/pc.v:10$15'.
  created $adff cell `$procdff$207' with positive edge clock and positive level reset.
Creating register for signal `\memory.\mar' using process `\memory.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/memory.v:18$13'.
  created $adff cell `$procdff$210' with positive edge clock and positive level reset.
Creating register for signal `\reg_a.\reg_a' using process `\reg_a.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/reg_a.v:11$12'.
  created $adff cell `$procdff$213' with positive edge clock and positive level reset.
Creating register for signal `\reg_b.\reg_b' using process `\reg_b.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/reg_b.v:11$11'.
  created $adff cell `$procdff$216' with positive edge clock and positive level reset.
Creating register for signal `\ir.\ir' using process `\ir.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/ir.v:11$7'.
  created $adff cell `$procdff$219' with positive edge clock and positive level reset.
Creating register for signal `\controller.\stage' using process `\controller.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:29$3'.
  created $adff cell `$procdff$222' with negative edge clock and positive level reset.

18. Executing PROC_MEMWR pass (convert process memory writes to cells).

19. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\pc.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/pc.v:10$15'.
Removing empty process `pc.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/pc.v:10$15'.
Found and cleaned up 1 empty switch in `\memory.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/memory.v:18$13'.
Removing empty process `memory.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/memory.v:18$13'.
Found and cleaned up 1 empty switch in `\reg_a.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/reg_a.v:11$12'.
Removing empty process `reg_a.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/reg_a.v:11$12'.
Found and cleaned up 1 empty switch in `\reg_b.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/reg_b.v:11$11'.
Removing empty process `reg_b.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/reg_b.v:11$11'.
Found and cleaned up 1 empty switch in `\ir.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/ir.v:11$7'.
Removing empty process `ir.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/ir.v:11$7'.
Found and cleaned up 4 empty switches in `\controller.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:41$6'.
Removing empty process `controller.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:41$6'.
Found and cleaned up 1 empty switch in `\controller.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:29$3'.
Removing empty process `controller.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:29$3'.
Found and cleaned up 5 empty switches in `\top.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/top.v:34$2'.
Removing empty process `top.$proc$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/top.v:34$2'.
Cleaned up 15 empty switches.

20. Executing CHECK pass (checking for obvious problems).
Checking module heichips25_template...
Checking module pc...
Checking module memory...
Checking module reg_a...
Checking module reg_b...
Checking module adder...
Checking module ir...
Checking module controller...
Checking module top...
Warning: Wire top.\rst is used but has no driver.
Checking module clock...
Found and reported 1 problems.

21. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.
Optimizing module pc.
<suppressed ~1 debug messages>
Optimizing module memory.
<suppressed ~1 debug messages>
Optimizing module reg_a.
<suppressed ~1 debug messages>
Optimizing module reg_b.
<suppressed ~1 debug messages>
Optimizing module adder.
Optimizing module ir.
<suppressed ~1 debug messages>
Optimizing module controller.
<suppressed ~7 debug messages>
Optimizing module top.
Optimizing module clock.

22. Executing FLATTEN pass (flatten design).
Deleting now unused module pc.
Deleting now unused module memory.
Deleting now unused module reg_a.
Deleting now unused module reg_b.
Deleting now unused module adder.
Deleting now unused module ir.
Deleting now unused module controller.
Deleting now unused module top.
Deleting now unused module clock.
<suppressed ~9 debug messages>

23. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.
<suppressed ~4 debug messages>

24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..
Removed 0 unused cells and 69 unused wires.
<suppressed ~1 debug messages>

25. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.

26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\heichips25_template'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \heichips25_template..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\sap1_inst.\controller.$procmux$123.
    dead port 1/2 on $mux $flatten\sap1_inst.$procmux$170.
    dead port 1/2 on $mux $flatten\sap1_inst.$procmux$173.
    dead port 1/2 on $mux $flatten\sap1_inst.$procmux$182.
    dead port 1/2 on $mux $flatten\sap1_inst.$procmux$185.
    dead port 1/2 on $mux $flatten\sap1_inst.$procmux$191.
    dead port 1/2 on $mux $flatten\sap1_inst.$procmux$194.
    dead port 2/2 on $mux $flatten\sap1_inst.\controller.$procmux$155.
    dead port 1/2 on $mux $flatten\sap1_inst.$procmux$200.
    dead port 2/2 on $mux $flatten\sap1_inst.\controller.$procmux$38.
    dead port 2/2 on $mux $flatten\sap1_inst.\controller.$procmux$45.
    dead port 2/2 on $mux $flatten\sap1_inst.\controller.$procmux$61.
    dead port 2/2 on $mux $flatten\sap1_inst.\controller.$procmux$102.
    dead port 2/2 on $mux $flatten\sap1_inst.\controller.$procmux$69.
    dead port 2/2 on $mux $flatten\sap1_inst.\controller.$procmux$83.
    dead port 1/2 on $mux $flatten\sap1_inst.$procmux$164.
    dead port 2/2 on $mux $flatten\sap1_inst.\controller.$procmux$94.
Removed 17 multiplexer ports.
<suppressed ~18 debug messages>

28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \heichips25_template.
    New ctrl vector for $pmux cell $flatten\sap1_inst.\controller.$procmux$35: $auto$opt_reduce.cc:137:opt_pmux$233
    New ctrl vector for $pmux cell $flatten\sap1_inst.\controller.$procmux$42: $auto$opt_reduce.cc:137:opt_pmux$235
    New ctrl vector for $pmux cell $flatten\sap1_inst.\controller.$procmux$57: $auto$opt_reduce.cc:137:opt_pmux$237
    New ctrl vector for $pmux cell $flatten\sap1_inst.\controller.$procmux$66: $auto$opt_reduce.cc:137:opt_pmux$239
    New ctrl vector for $pmux cell $flatten\sap1_inst.\controller.$procmux$151: $auto$opt_reduce.cc:137:opt_pmux$241
    New ctrl vector for $pmux cell $flatten\sap1_inst.\controller.$procmux$90: $auto$opt_reduce.cc:137:opt_pmux$243
  Optimizing cells in module \heichips25_template.
Performed a total of 6 changes.

29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\heichips25_template'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

30. Executing OPT_DFF pass (perform DFF optimizations).

31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

32. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.

33. Rerunning OPT passes. (Maybe there is more to doâ€¦)

34. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \heichips25_template..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

35. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \heichips25_template.
Performed a total of 0 changes.

36. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\heichips25_template'.
Removed a total of 0 cells.

37. Executing OPT_DFF pass (perform DFF optimizations).

38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..

39. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.

40. Executing FSM pass (extract and optimize FSM).

40.1. Executing FSM_DETECT pass (finding FSMs in design).

40.2. Executing FSM_EXTRACT pass (extracting FSM from design).

40.3. Executing FSM_OPT pass (simple optimizations of FSMs).

40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..

40.5. Executing FSM_OPT pass (simple optimizations of FSMs).

40.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

40.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

40.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

41. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.

42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\heichips25_template'.
Removed a total of 0 cells.

43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \heichips25_template..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \heichips25_template.
Performed a total of 0 changes.

45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\heichips25_template'.
Removed a total of 0 cells.

46. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\sap1_inst.\reg_b.$procdff$216 ($adff) from module heichips25_template (D = \sap1_inst.ir.bus, Q = \sap1_inst.reg_b.reg_b).
Adding EN signal on $flatten\sap1_inst.\reg_a.$procdff$213 ($adff) from module heichips25_template (D = \sap1_inst.ir.bus, Q = \sap1_inst.reg_a.reg_a).
Adding EN signal on $flatten\sap1_inst.\pc.$procdff$207 ($adff) from module heichips25_template (D = $flatten\sap1_inst.\pc.$add$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/pc.v:14$16_Y [3:0], Q = \sap1_inst.pc.pc).
Adding EN signal on $flatten\sap1_inst.\mem.$procdff$210 ($adff) from module heichips25_template (D = \sap1_inst.ir.bus [3:0], Q = \sap1_inst.mem.mar).
Adding EN signal on $flatten\sap1_inst.\ir.$procdff$219 ($adff) from module heichips25_template (D = \sap1_inst.ir.bus, Q = \sap1_inst.ir.ir).

47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

48. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.

49. Rerunning OPT passes. (Maybe there is more to doâ€¦)

50. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \heichips25_template..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

51. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \heichips25_template.
Performed a total of 0 changes.

52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\heichips25_template'.
Removed a total of 0 cells.

53. Executing OPT_DFF pass (perform DFF optimizations).

54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..

55. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.

56. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell heichips25_template.$flatten\sap1_inst.\controller.$add$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:36$5 ($add).
Removed top 29 bits (of 32) from port Y of cell heichips25_template.$flatten\sap1_inst.\controller.$add$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:36$5 ($add).
Removed top 2 bits (of 3) from port B of cell heichips25_template.$flatten\sap1_inst.\controller.$procmux$53_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell heichips25_template.$flatten\sap1_inst.\controller.$procmux$103_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell heichips25_template.$flatten\sap1_inst.\controller.$procmux$108_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell heichips25_template.$flatten\sap1_inst.\controller.$procmux$152_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell heichips25_template.$flatten\sap1_inst.\controller.$procmux$153_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell heichips25_template.$flatten\sap1_inst.$procmux$161 ($mux).
Removed top 31 bits (of 32) from port B of cell heichips25_template.$flatten\sap1_inst.\pc.$add$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/pc.v:14$16 ($add).
Removed top 28 bits (of 32) from port Y of cell heichips25_template.$flatten\sap1_inst.\pc.$add$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/pc.v:14$16 ($add).
Removed top 4 bits (of 8) from wire heichips25_template.$flatten\sap1_inst.$5\bus[7:0].
Removed top 29 bits (of 32) from wire heichips25_template.$flatten\sap1_inst.\controller.$add$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:36$5_Y.
Removed top 28 bits (of 32) from wire heichips25_template.$flatten\sap1_inst.\pc.$add$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/pc.v:14$16_Y.

57. Executing PEEPOPT pass (run peephole optimizers).

58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

59. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module heichips25_template:
  creating $macc model for $flatten\sap1_inst.\adder.$add$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/adder.v:8$9 ($add).
  creating $macc model for $flatten\sap1_inst.\adder.$sub$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/adder.v:8$8 ($sub).
  creating $macc model for $flatten\sap1_inst.\controller.$add$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:36$5 ($add).
  creating $macc model for $flatten\sap1_inst.\pc.$add$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/pc.v:14$16 ($add).
  creating $alu model for $macc $flatten\sap1_inst.\pc.$add$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/pc.v:14$16.
  creating $alu model for $macc $flatten\sap1_inst.\controller.$add$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:36$5.
  creating $alu model for $macc $flatten\sap1_inst.\adder.$sub$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/adder.v:8$8.
  creating $alu model for $macc $flatten\sap1_inst.\adder.$add$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/adder.v:8$9.
  creating $alu cell for $flatten\sap1_inst.\adder.$add$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/adder.v:8$9: $auto$alumacc.cc:495:replace_alu$252
  creating $alu cell for $flatten\sap1_inst.\adder.$sub$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/adder.v:8$8: $auto$alumacc.cc:495:replace_alu$255
  creating $alu cell for $flatten\sap1_inst.\controller.$add$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:36$5: $auto$alumacc.cc:495:replace_alu$258
  creating $alu cell for $flatten\sap1_inst.\pc.$add$/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/pc.v:14$16: $auto$alumacc.cc:495:replace_alu$261
  created 4 $alu and 0 $macc cells.

60. Executing SHARE pass (SAT-based resource sharing).

61. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.

62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\heichips25_template'.
Removed a total of 0 cells.

63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \heichips25_template..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \heichips25_template.
Performed a total of 0 changes.

65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\heichips25_template'.
Removed a total of 0 cells.

66. Executing OPT_DFF pass (perform DFF optimizations).

67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..

68. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.

69. Executing MEMORY pass.

69.1. Executing OPT_MEM pass (optimize memories).
heichips25_template.sap1_inst.mem.ram: removing const-x lane 0
heichips25_template.sap1_inst.mem.ram: removing const-x lane 1
heichips25_template.sap1_inst.mem.ram: removing const-x lane 2
heichips25_template.sap1_inst.mem.ram: removing const-x lane 3
heichips25_template.sap1_inst.mem.ram: removing const-x lane 4
heichips25_template.sap1_inst.mem.ram: removing const-x lane 5
heichips25_template.sap1_inst.mem.ram: removing const-x lane 6
heichips25_template.sap1_inst.mem.ram: removing const-x lane 7
Performed a total of 1 transformations.

69.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

69.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

69.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

69.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

69.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..
Removed 2 unused cells and 1 unused wires.
<suppressed ~3 debug messages>

69.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

69.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

69.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..

69.10. Executing MEMORY_COLLECT pass (generating $mem cells).

70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..

71. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.
<suppressed ~14 debug messages>

72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\heichips25_template'.
Removed a total of 0 cells.

73. Executing OPT_DFF pass (perform DFF optimizations).
Handling always-active ARST on $auto$ff.cc:266:slice$245 ($adffe) from module heichips25_template (changing to const driver).
Handling always-active ARST on $auto$ff.cc:266:slice$244 ($adffe) from module heichips25_template (changing to const driver).
Handling always-active ARST on $auto$ff.cc:266:slice$248 ($adffe) from module heichips25_template (changing to const driver).
Handling always-active ARST on $auto$ff.cc:266:slice$246 ($adffe) from module heichips25_template (changing to const driver).
Handling always-active ARST on $flatten\sap1_inst.\controller.$procdff$222 ($adff) from module heichips25_template (changing to const driver).

74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..
Removed 28 unused cells and 57 unused wires.
<suppressed ~53 debug messages>

75. Rerunning OPT passes (Removed registers in this run.)

76. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.
<suppressed ~7 debug messages>

77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\heichips25_template'.
Removed a total of 0 cells.

78. Executing OPT_DFF pass (perform DFF optimizations).

79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..

80. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

81. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.

82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\heichips25_template'.
Removed a total of 0 cells.

83. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \heichips25_template..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

84. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \heichips25_template.
Performed a total of 0 changes.

85. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\heichips25_template'.
Removed a total of 0 cells.

86. Executing OPT_SHARE pass.

87. Executing OPT_DFF pass (perform DFF optimizations).

88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..

89. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.

90. Executing TECHMAP pass (map to technology primitives).

90.1. Executing Verilog-2005 frontend: /nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~75 debug messages>

91. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.

92. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\heichips25_template'.
Removed a total of 0 cells.

93. Executing OPT_DFF pass (perform DFF optimizations).

94. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..

95. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.

96. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\heichips25_template'.
Removed a total of 0 cells.

97. Executing OPT_DFF pass (perform DFF optimizations).

98. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..

99. Executing ABC pass (technology mapping using ABC).

99.1. Extracting gate netlist of module `\heichips25_template' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

100. Executing OPT pass (performing simple optimizations).

100.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.

100.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\heichips25_template'.
Removed a total of 0 cells.

100.3. Executing OPT_DFF pass (perform DFF optimizations).

100.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..

100.5. Finished fast OPT passes.

101. Executing HIERARCHY pass (managing design hierarchy).

101.1. Analyzing design hierarchy..
Top module:  \heichips25_template

101.2. Analyzing design hierarchy..
Top module:  \heichips25_template
Removed 0 unused modules.

102. Executing CHECK pass (checking for obvious problems).
Checking module heichips25_template...
Found and reported 0 problems.

103. Printing statistics.

=== heichips25_template ===

   Number of wires:                 50
   Number of wire bits:            234
   Number of public wires:          50
   Number of public wire bits:     234
   Number of ports:                  8
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $scopeinfo                      9

104. Generating Graphviz representation of design.
Writing dot description to `/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-25-14/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module heichips25_template to page 1.

105. Executing OPT pass (performing simple optimizations).

105.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.

105.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\heichips25_template'.
Removed a total of 0 cells.

105.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \heichips25_template..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

105.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \heichips25_template.
Performed a total of 0 changes.

105.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\heichips25_template'.
Removed a total of 0 cells.

105.6. Executing OPT_DFF pass (perform DFF optimizations).

105.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..

105.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module heichips25_template.

105.9. Finished OPT passes. (There is nothing left to do.)

106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..
Removed 9 unused cells and 42 unused wires.
<suppressed ~51 debug messages>
{
   "creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-25-14/tmp/67be54ef162a42a9b329b2d98a4d170c.lib ",
   "modules": {
      "\\heichips25_template": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         0,
         "num_cells_by_type": {

         }
      }
   },
      "design": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         0,
         "num_cells_by_type": {

         }
      }
}

107. Printing statistics.

=== heichips25_template ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of ports:                  8
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

[INFO] Applying tri-state buffer mapping from '/home/user/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/tribuff_map.v'â€¦

108. Executing TECHMAP pass (map to technology primitives).

108.1. Executing Verilog-2005 frontend: /home/user/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/tribuff_map.v
Parsing Verilog input from `/home/user/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

108.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

109. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/user/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/latch_map.v'â€¦

110. Executing TECHMAP pass (map to technology primitives).

110.1. Executing Verilog-2005 frontend: /home/user/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/latch_map.v
Parsing Verilog input from `/home/user/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Successfully finished Verilog frontend.

110.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

111. Executing SIMPLEMAP pass (map simple cells to gate primitives).

112. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sg13g2_dfrbpq_1 (noninv, pins=4, area=48.99) is a direct match for cell type $_DFF_PN0_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    unmapped dff cell: $_DFF_P_
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sg13g2_dfrbpq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    unmapped dff cell: $_DFF_PN1_
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

112.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
<suppressed ~4 debug messages>
Mapping DFF cells in module `\heichips25_template':
{
   "creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-25-14/tmp/67be54ef162a42a9b329b2d98a4d170c.lib ",
   "modules": {
      "\\heichips25_template": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         0,
         "num_cells_by_type": {

         }
      }
   },
      "design": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         0,
         "num_cells_by_type": {

         }
      }
}

113. Printing statistics.

=== heichips25_template ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of ports:                  8
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

[INFO] Using generated ABC script '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-25-14/06-yosys-synthesis/AREA_0.abc'â€¦

114. Executing ABC pass (technology mapping using ABC).

114.1. Extracting gate netlist of module `\heichips25_template' to `/tmp/yosys-abc-YAubs5/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

115. Executing SETUNDEF pass (replace undef values with defined constants).

116. Executing HILOMAP pass (mapping to constant drivers).

117. Executing SPLITNETS pass (splitting up multi-bit signals).

118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \heichips25_template..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

119. Executing INSBUF pass (insert buffer cells for connected wires).

120. Executing CHECK pass (checking for obvious problems).
Checking module heichips25_template...
Found and reported 0 problems.
{
   "creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-25-14/tmp/67be54ef162a42a9b329b2d98a4d170c.lib ",
   "modules": {
      "\\heichips25_template": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         24,
         "area":              174.182400,
         "num_cells_by_type": {
            "sg13g2_tiehi": 8,
            "sg13g2_tielo": 16
         }
      }
   },
      "design": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         24,
         "area":              174.182400,
         "num_cells_by_type": {
            "sg13g2_tiehi": 8,
            "sg13g2_tielo": 16
         }
      }
}

121. Printing statistics.

=== heichips25_template ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           8
   Number of public wire bits:      43
   Number of ports:                  8
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     sg13g2_tiehi                    8
     sg13g2_tielo                   16

   Chip area for module '\heichips25_template': 174.182400
     of which used for sequential elements: 0.000000 (0.00%)

122. Executing Verilog backend.
Dumping module `\heichips25_template'.

123. Executing JSON backend.
