{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648084648570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648084648571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 21:17:28 2022 " "Processing started: Wed Mar 23 21:17:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648084648571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084648571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EECS3216Final -c EECS3216Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off EECS3216Final -c EECS3216Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084648571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648084648887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648084648887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomnum.sv 1 1 " "Found 1 design units, including 1 entities, in source file randomnum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomNum " "Found entity 1: randomNum" {  } { { "randomNum.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/randomNum.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648084654305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeclockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeclockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeClockDivider " "Found entity 1: pipeClockDivider" {  } { { "pipeClockDivider.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/pipeClockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648084654306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gravityclockdivder.sv 1 1 " "Found 1 design units, including 1 entities, in source file gravityclockdivder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gravityClockDivder " "Found entity 1: gravityClockDivder" {  } { { "gravityClockDivder.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/gravityClockDivder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648084654307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/Clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648084654308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2d.sv 1 1 " "Found 1 design units, including 1 entities, in source file b2d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 B2D " "Found entity 1: B2D" {  } { { "B2D.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/B2D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648084654310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eecs3216final.sv 1 1 " "Found 1 design units, including 1 entities, in source file eecs3216final.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EECS3216Final " "Found entity 1: EECS3216Final" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648084654312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoveranimationclockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameoveranimationclockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameOverAnimationClockDivider " "Found entity 1: gameOverAnimationClockDivider" {  } { { "gameOverAnimationClockDivider.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/gameOverAnimationClockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648084654313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "areset_sig EECS3216Final.sv(53) " "Verilog HDL Implicit Net warning at EECS3216Final.sv(53): created implicit net for \"areset_sig\"" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648084654313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_sig EECS3216Final.sv(57) " "Verilog HDL Implicit Net warning at EECS3216Final.sv(57): created implicit net for \"locked_sig\"" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648084654313 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EECS3216Final.sv(80) " "Verilog HDL Instantiation warning at EECS3216Final.sv(80): instance has no name" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 80 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1648084654314 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EECS3216Final.sv(612) " "Verilog HDL Instantiation warning at EECS3216Final.sv(612): instance has no name" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 612 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1648084654319 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EECS3216Final.sv(613) " "Verilog HDL Instantiation warning at EECS3216Final.sv(613): instance has no name" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 613 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1648084654319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EECS3216Final " "Elaborating entity \"EECS3216Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648084654366 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipeY EECS3216Final.sv(20) " "Verilog HDL or VHDL warning at EECS3216Final.sv(20): object \"pipeY\" assigned a value but never read" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648084654367 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow EECS3216Final.sv(43) " "Verilog HDL or VHDL warning at EECS3216Final.sv(43): object \"overflow\" assigned a value but never read" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648084654367 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(457) " "Verilog HDL assignment warning at EECS3216Final.sv(457): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648084654371 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(459) " "Verilog HDL assignment warning at EECS3216Final.sv(459): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648084654372 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp EECS3216Final.sv(154) " "Verilog HDL Always Construct warning at EECS3216Final.sv(154): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648084654372 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(480) " "Verilog HDL assignment warning at EECS3216Final.sv(480): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648084654372 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_playerX EECS3216Final.sv(467) " "Verilog HDL Always Construct warning at EECS3216Final.sv(467): inferring latch(es) for variable \"tmp_playerX\", which holds its previous value in one or more paths through the always construct" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 467 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648084654372 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_playerY EECS3216Final.sv(467) " "Verilog HDL Always Construct warning at EECS3216Final.sv(467): inferring latch(es) for variable \"tmp_playerY\", which holds its previous value in one or more paths through the always construct" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 467 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648084654373 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(504) " "Verilog HDL assignment warning at EECS3216Final.sv(504): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648084654373 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(522) " "Verilog HDL assignment warning at EECS3216Final.sv(522): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648084654373 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(533) " "Verilog HDL assignment warning at EECS3216Final.sv(533): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648084654373 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(535) " "Verilog HDL assignment warning at EECS3216Final.sv(535): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648084654373 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EECS3216Final.sv(539) " "Verilog HDL assignment warning at EECS3216Final.sv(539): truncated value with size 32 to match size of target (1)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648084654373 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 EECS3216Final.sv(544) " "Verilog HDL assignment warning at EECS3216Final.sv(544): truncated value with size 32 to match size of target (8)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648084654373 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 EECS3216Final.sv(549) " "Verilog HDL assignment warning at EECS3216Final.sv(549): truncated value with size 32 to match size of target (4)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648084654374 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 EECS3216Final.sv(554) " "Verilog HDL assignment warning at EECS3216Final.sv(554): truncated value with size 32 to match size of target (4)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648084654374 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 EECS3216Final.sv(559) " "Verilog HDL assignment warning at EECS3216Final.sv(559): truncated value with size 32 to match size of target (4)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648084654374 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(596) " "Verilog HDL assignment warning at EECS3216Final.sv(596): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648084654374 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(598) " "Verilog HDL assignment warning at EECS3216Final.sv(598): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648084654374 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 EECS3216Final.sv(609) " "Verilog HDL assignment warning at EECS3216Final.sv(609): truncated value with size 32 to match size of target (4)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648084654375 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 EECS3216Final.sv(610) " "Verilog HDL assignment warning at EECS3216Final.sv(610): truncated value with size 32 to match size of target (4)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648084654375 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerY\[0\] EECS3216Final.sv(467) " "Inferred latch for \"tmp_playerY\[0\]\" at EECS3216Final.sv(467)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 467 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654379 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerY\[1\] EECS3216Final.sv(467) " "Inferred latch for \"tmp_playerY\[1\]\" at EECS3216Final.sv(467)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 467 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654379 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerY\[2\] EECS3216Final.sv(467) " "Inferred latch for \"tmp_playerY\[2\]\" at EECS3216Final.sv(467)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 467 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654379 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[0\] EECS3216Final.sv(467) " "Inferred latch for \"tmp_playerX\[0\]\" at EECS3216Final.sv(467)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 467 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654379 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[1\] EECS3216Final.sv(467) " "Inferred latch for \"tmp_playerX\[1\]\" at EECS3216Final.sv(467)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 467 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654379 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[2\] EECS3216Final.sv(467) " "Inferred latch for \"tmp_playerX\[2\]\" at EECS3216Final.sv(467)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 467 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654379 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[3\] EECS3216Final.sv(467) " "Inferred latch for \"tmp_playerX\[3\]\" at EECS3216Final.sv(467)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 467 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654379 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[4\] EECS3216Final.sv(467) " "Inferred latch for \"tmp_playerX\[4\]\" at EECS3216Final.sv(467)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 467 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654379 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[5\] EECS3216Final.sv(467) " "Inferred latch for \"tmp_playerX\[5\]\" at EECS3216Final.sv(467)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 467 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654379 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[6\] EECS3216Final.sv(467) " "Inferred latch for \"tmp_playerX\[6\]\" at EECS3216Final.sv(467)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 467 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654379 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[7\] EECS3216Final.sv(467) " "Inferred latch for \"tmp_playerX\[7\]\" at EECS3216Final.sv(467)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 467 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654379 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[8\] EECS3216Final.sv(467) " "Inferred latch for \"tmp_playerX\[8\]\" at EECS3216Final.sv(467)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 467 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654379 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[9\] EECS3216Final.sv(467) " "Inferred latch for \"tmp_playerX\[9\]\" at EECS3216Final.sv(467)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 467 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654379 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp EECS3216Final.sv(154) " "Inferred latch for \"tmp\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[0\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[0\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[1\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[1\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[2\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[2\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[3\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[3\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[4\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[4\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[5\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[5\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[6\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[6\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[7\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[7\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[8\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[8\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[0\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[0\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[1\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[1\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[2\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[2\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[3\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[3\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[4\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[4\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[5\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[5\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[6\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[6\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[7\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[7\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[8\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[8\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654380 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[0\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[0\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[1\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[1\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[2\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[2\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[3\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[3\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[4\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[4\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[5\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[5\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[6\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[6\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[7\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[7\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[8\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[8\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[0\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[0\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[1\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[1\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[2\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[2\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[3\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[3\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[4\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[4\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[5\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[5\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[6\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[6\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[7\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[7\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[8\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[8\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[0\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[0\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[1\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[1\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654381 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[2\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[2\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[3\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[3\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[4\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[4\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[5\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[5\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[6\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[6\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[7\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[7\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[8\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[8\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[0\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[0\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[1\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[1\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[2\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[2\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[3\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[3\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[4\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[4\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[5\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[5\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[6\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[6\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[7\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[7\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[8\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[8\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[0\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[0\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[1\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[1\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[2\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[2\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[3\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[3\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[4\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[4\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[5\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[5\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654382 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[6\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[6\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654383 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[7\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[7\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654383 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[8\] EECS3216Final.sv(154) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[8\]\" at EECS3216Final.sv(154)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654383 "|EECS3216Final"}
{ "Warning" "WSGN_SEARCH_FILE" "pll.v 1 1 " "Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648084654414 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1648084654414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "EECS3216Final.sv" "pll_inst" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648084654415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648084654442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648084654443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654444 ""}  } { { "pll.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648084654444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648084654488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084654488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648084654489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gravityClockDivder gravityClockDivder:gravityDivider " "Elaborating entity \"gravityClockDivder\" for hierarchy \"gravityClockDivder:gravityDivider\"" {  } { { "EECS3216Final.sv" "gravityDivider" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648084654491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameOverAnimationClockDivider gameOverAnimationClockDivider:gameOverclkdiv " "Elaborating entity \"gameOverAnimationClockDivider\" for hierarchy \"gameOverAnimationClockDivider:gameOverclkdiv\"" {  } { { "EECS3216Final.sv" "gameOverclkdiv" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648084654492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeClockDivider pipeClockDivider:pipeDivider " "Elaborating entity \"pipeClockDivider\" for hierarchy \"pipeClockDivider:pipeDivider\"" {  } { { "EECS3216Final.sv" "pipeDivider" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648084654493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:comb_24 " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:comb_24\"" {  } { { "EECS3216Final.sv" "comb_24" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648084654493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomNum randomNum:rng " "Elaborating entity \"randomNum\" for hierarchy \"randomNum:rng\"" {  } { { "EECS3216Final.sv" "rng" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648084654494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B2D B2D:comb_1301 " "Elaborating entity \"B2D\" for hierarchy \"B2D:comb_1301\"" {  } { { "EECS3216Final.sv" "comb_1301" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648084654495 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "EECS3216Final.sv" "Mod0" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 609 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648084654935 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "EECS3216Final.sv" "Div0" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 610 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648084654935 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "EECS3216Final.sv" "Mod1" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 610 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648084654935 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1648084654935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 609 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648084654964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084654964 ""}  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 609 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648084654964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/lpm_divide_ckl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648084655000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084655000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648084655009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084655009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/alt_u_div_0fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648084655021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084655021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648084655059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084655059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648084655096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084655096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 610 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648084655102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084655102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084655102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084655102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648084655102 ""}  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 610 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648084655102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/lpm_divide_9sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648084655138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084655138 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 476 -1 0 } } { "randomNum.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/randomNum.sv" 17 -1 0 } } { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 39 -1 0 } } { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 530 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1648084655310 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1648084655310 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b\[0\] GND " "Pin \"b\[0\]\" is stuck at GND" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648084655614 "|EECS3216Final|b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tmp GND " "Pin \"tmp\" is stuck at GND" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648084655614 "|EECS3216Final|tmp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648084655614 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648084655679 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tryThis High " "Register tryThis will power up to High" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 39 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1648084655775 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1648084655775 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_7_result_int\[0\]~0" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/alt_u_div_0fe.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648084656309 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/alt_u_div_0fe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648084656309 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1648084656309 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648084656420 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648084656420 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/pll.v" 108 0 0 } } { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 58 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1648084656445 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "854 " "Implemented 854 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648084656481 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648084656481 ""} { "Info" "ICUT_CUT_TM_LCELLS" "821 " "Implemented 821 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648084656481 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1648084656481 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648084656481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648084656499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 21:17:36 2022 " "Processing ended: Wed Mar 23 21:17:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648084656499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648084656499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648084656499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648084656499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1648084657583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648084657583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 21:17:37 2022 " "Processing started: Wed Mar 23 21:17:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648084657583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1648084657583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EECS3216Final -c EECS3216Final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EECS3216Final -c EECS3216Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1648084657583 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1648084657668 ""}
{ "Info" "0" "" "Project  = EECS3216Final" {  } {  } 0 0 "Project  = EECS3216Final" 0 0 "Fitter" 0 0 1648084657669 ""}
{ "Info" "0" "" "Revision = EECS3216Final" {  } {  } 0 0 "Revision = EECS3216Final" 0 0 "Fitter" 0 0 1648084657669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1648084657743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1648084657743 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EECS3216Final 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"EECS3216Final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1648084657752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648084657780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648084657780 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1648084657829 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1648084657829 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1648084659978 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1648084659983 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648084660093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648084660093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648084660093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648084660093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648084660093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648084660093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648084660093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648084660093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648084660093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648084660093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648084660093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648084660093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648084660093 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1648084660093 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 1779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648084660095 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 1781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648084660095 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 1783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648084660095 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 1785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648084660095 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 1787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648084660095 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 1789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648084660095 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 1791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648084660095 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 1793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648084660095 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1648084660095 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1648084660096 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1648084660096 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1648084660096 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1648084660096 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1648084660097 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EECS3216Final.sdc " "Synopsys Design Constraints File file not found: 'EECS3216Final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1648084660768 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1648084660768 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1648084660769 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1648084660775 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1648084660776 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1648084660777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clkin~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648084660836 ""}  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 1772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648084660836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648084660836 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648084660836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipeClockDivider:pipeDivider\|clock_out  " "Automatically promoted node pipeClockDivider:pipeDivider\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648084660836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeClockDivider:pipeDivider\|clock_out~0 " "Destination node pipeClockDivider:pipeDivider\|clock_out~0" {  } { { "pipeClockDivider.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/pipeClockDivider.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 1417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648084660836 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648084660836 ""}  } { { "pipeClockDivider.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/pipeClockDivider.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648084660836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gravityClockDivder:gravityDivider\|clock_out  " "Automatically promoted node gravityClockDivder:gravityDivider\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648084660837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gravityClockDivder:gravityDivider\|clock_out~0 " "Destination node gravityClockDivder:gravityDivider\|clock_out~0" {  } { { "gravityclockdivder.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/gravityclockdivder.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 1428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648084660837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648084660837 ""}  } { { "gravityclockdivder.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/gravityclockdivder.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648084660837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gameOverAnimationClockDivider:gameOverclkdiv\|clock_out  " "Automatically promoted node gameOverAnimationClockDivider:gameOverclkdiv\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648084660837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gameOverAnimationClockDivider:gameOverclkdiv\|clock_out~0 " "Destination node gameOverAnimationClockDivider:gameOverclkdiv\|clock_out~0" {  } { { "gameOverAnimationClockDivider.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/gameOverAnimationClockDivider.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 1440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648084660837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648084660837 ""}  } { { "gameOverAnimationClockDivider.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/gameOverAnimationClockDivider.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648084660837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tryThis  " "Automatically promoted node tryThis " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648084660837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tryThis~0 " "Destination node tryThis~0" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 1441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648084660837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648084660837 ""}  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648084660837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1648084661179 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648084661180 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648084661180 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648084661181 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648084661183 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1648084661184 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1648084661184 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1648084661184 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1648084661223 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1648084661223 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1648084661223 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648084661333 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1648084661341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1648084662266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648084662415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1648084662437 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1648084666814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648084666814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1648084667297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1648084668727 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1648084668727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1648084669603 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1648084669603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648084669606 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.87 " "Total time spent on timing analysis during the Fitter is 0.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1648084669766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648084669775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648084670091 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648084670092 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648084670554 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648084671394 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 MAX 10 " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3 V Schmitt Trigger B8 " "Pin rst uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1648084671693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkin 3.3-V LVTTL P11 " "Pin clkin uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clkin } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin" } } } } { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1648084671693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_up 3.3 V Schmitt Trigger A7 " "Pin btn_up uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { btn_up } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn_up" } } } } { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1648084671693 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1648084671693 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/output_files/EECS3216Final.fit.smsg " "Generated suppressed messages file C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/output_files/EECS3216Final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1648084671752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6240 " "Peak virtual memory: 6240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648084672170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 21:17:52 2022 " "Processing ended: Wed Mar 23 21:17:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648084672170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648084672170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648084672170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1648084672170 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1648084673087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648084673088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 21:17:53 2022 " "Processing started: Wed Mar 23 21:17:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648084673088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1648084673088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EECS3216Final -c EECS3216Final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EECS3216Final -c EECS3216Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1648084673088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1648084673335 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1648084674747 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1648084674864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648084675611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 21:17:55 2022 " "Processing ended: Wed Mar 23 21:17:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648084675611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648084675611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648084675611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1648084675611 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1648084676213 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1648084676670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648084676670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 21:17:56 2022 " "Processing started: Wed Mar 23 21:17:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648084676670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1648084676670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EECS3216Final -c EECS3216Final " "Command: quartus_sta EECS3216Final -c EECS3216Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1648084676670 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1648084676762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1648084676922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1648084676922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648084676952 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648084676952 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EECS3216Final.sdc " "Synopsys Design Constraints File file not found: 'EECS3216Final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1648084677182 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1648084677182 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkin clkin " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkin clkin" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1648084677184 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1648084677184 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648084677184 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1648084677184 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipeClockDivider:pipeDivider\|clock_out pipeClockDivider:pipeDivider\|clock_out " "create_clock -period 1.000 -name pipeClockDivider:pipeDivider\|clock_out pipeClockDivider:pipeDivider\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648084677184 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gravityClockDivder:gravityDivider\|clock_out gravityClockDivder:gravityDivider\|clock_out " "create_clock -period 1.000 -name gravityClockDivder:gravityDivider\|clock_out gravityClockDivder:gravityDivider\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648084677184 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name btn_up btn_up " "create_clock -period 1.000 -name btn_up btn_up" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648084677184 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tryThis tryThis " "create_clock -period 1.000 -name tryThis tryThis" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648084677184 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gameOverAnimationClockDivider:gameOverclkdiv\|clock_out gameOverAnimationClockDivider:gameOverclkdiv\|clock_out " "create_clock -period 1.000 -name gameOverAnimationClockDivider:gameOverclkdiv\|clock_out gameOverAnimationClockDivider:gameOverclkdiv\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648084677184 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_divider:comb_24\|clock_out Clock_divider:comb_24\|clock_out " "create_clock -period 1.000 -name Clock_divider:comb_24\|clock_out Clock_divider:comb_24\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648084677184 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648084677184 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1648084677188 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648084677190 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1648084677191 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1648084677199 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1648084677206 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648084677210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.810 " "Worst-case setup slack is -9.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.810            -105.952 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.810            -105.952 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.240             -68.245 gravityClockDivder:gravityDivider\|clock_out  " "   -6.240             -68.245 gravityClockDivder:gravityDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.006            -168.721 clkin  " "   -6.006            -168.721 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.750            -123.131 pipeClockDivider:pipeDivider\|clock_out  " "   -5.750            -123.131 pipeClockDivider:pipeDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.806             -29.384 btn_up  " "   -3.806             -29.384 btn_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.650             -35.351 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out  " "   -3.650             -35.351 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.548              -2.548 Clock_divider:comb_24\|clock_out  " "   -2.548              -2.548 Clock_divider:comb_24\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.485              -0.667 tryThis  " "   -0.485              -0.667 tryThis " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648084677212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 gravityClockDivder:gravityDivider\|clock_out  " "    0.347               0.000 gravityClockDivder:gravityDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out  " "    0.348               0.000 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 pipeClockDivider:pipeDivider\|clock_out  " "    0.348               0.000 pipeClockDivider:pipeDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 Clock_divider:comb_24\|clock_out  " "    0.393               0.000 Clock_divider:comb_24\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.424               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 btn_up  " "    0.457               0.000 btn_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.519               0.000 clkin  " "    0.519               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 tryThis  " "    0.639               0.000 tryThis " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648084677218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648084677220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648084677222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.224 btn_up  " "   -3.000             -14.224 btn_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -36.478 pipeClockDivider:pipeDivider\|clock_out  " "   -1.403             -36.478 pipeClockDivider:pipeDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 gravityClockDivder:gravityDivider\|clock_out  " "   -1.403             -15.433 gravityClockDivder:gravityDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out  " "   -1.403             -14.030 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 tryThis  " "   -1.403              -4.209 tryThis " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 Clock_divider:comb_24\|clock_out  " "   -1.403              -1.403 Clock_divider:comb_24\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.624               0.000 clkin  " "    9.624               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.741               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.741               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648084677223 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1648084677236 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1648084677255 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1648084677750 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648084677826 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648084677837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.715 " "Worst-case setup slack is -8.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.715             -93.542 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.715             -93.542 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.820             -63.586 gravityClockDivder:gravityDivider\|clock_out  " "   -5.820             -63.586 gravityClockDivder:gravityDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.435            -150.986 clkin  " "   -5.435            -150.986 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.306            -115.065 pipeClockDivider:pipeDivider\|clock_out  " "   -5.306            -115.065 pipeClockDivider:pipeDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.711             -35.931 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out  " "   -3.711             -35.931 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.410             -26.188 btn_up  " "   -3.410             -26.188 btn_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.617              -2.617 Clock_divider:comb_24\|clock_out  " "   -2.617              -2.617 Clock_divider:comb_24\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.358              -0.379 tryThis  " "   -0.358              -0.379 tryThis " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648084677839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out  " "    0.312               0.000 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 gravityClockDivder:gravityDivider\|clock_out  " "    0.312               0.000 gravityClockDivder:gravityDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 pipeClockDivider:pipeDivider\|clock_out  " "    0.312               0.000 pipeClockDivider:pipeDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.343               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 Clock_divider:comb_24\|clock_out  " "    0.355               0.000 Clock_divider:comb_24\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 btn_up  " "    0.420               0.000 btn_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 clkin  " "    0.474               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 tryThis  " "    0.601               0.000 tryThis " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648084677845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648084677847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648084677850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.224 btn_up  " "   -3.000             -14.224 btn_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -36.478 pipeClockDivider:pipeDivider\|clock_out  " "   -1.403             -36.478 pipeClockDivider:pipeDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 gravityClockDivder:gravityDivider\|clock_out  " "   -1.403             -15.433 gravityClockDivder:gravityDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out  " "   -1.403             -14.030 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 tryThis  " "   -1.403              -4.209 tryThis " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 Clock_divider:comb_24\|clock_out  " "   -1.403              -1.403 Clock_divider:comb_24\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 clkin  " "    9.646               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.709               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.709               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084677852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648084677852 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1648084677864 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648084678009 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648084678013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.142 " "Worst-case setup slack is -4.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.142             -44.809 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.142             -44.809 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.563             -28.116 gravityClockDivder:gravityDivider\|clock_out  " "   -2.563             -28.116 gravityClockDivder:gravityDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.197             -50.693 pipeClockDivider:pipeDivider\|clock_out  " "   -2.197             -50.693 pipeClockDivider:pipeDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.974             -51.553 clkin  " "   -1.974             -51.553 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213             -11.569 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out  " "   -1.213             -11.569 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.085              -8.232 btn_up  " "   -1.085              -8.232 btn_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.729              -0.729 Clock_divider:comb_24\|clock_out  " "   -0.729              -0.729 Clock_divider:comb_24\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 tryThis  " "    0.368               0.000 tryThis " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648084678015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 gravityClockDivder:gravityDivider\|clock_out  " "    0.152               0.000 gravityClockDivder:gravityDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 pipeClockDivider:pipeDivider\|clock_out  " "    0.152               0.000 pipeClockDivider:pipeDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out  " "    0.153               0.000 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 Clock_divider:comb_24\|clock_out  " "    0.170               0.000 Clock_divider:comb_24\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 btn_up  " "    0.183               0.000 btn_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clkin  " "    0.183               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.211               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 tryThis  " "    0.251               0.000 tryThis " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648084678021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648084678023 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648084678025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.200 btn_up  " "   -3.000             -13.200 btn_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -26.000 pipeClockDivider:pipeDivider\|clock_out  " "   -1.000             -26.000 pipeClockDivider:pipeDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 gravityClockDivder:gravityDivider\|clock_out  " "   -1.000             -11.000 gravityClockDivder:gravityDivider\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out  " "   -1.000             -10.000 gameOverAnimationClockDivider:gameOverclkdiv\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 tryThis  " "   -1.000              -3.000 tryThis " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Clock_divider:comb_24\|clock_out  " "   -1.000              -1.000 Clock_divider:comb_24\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.305               0.000 clkin  " "    9.305               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.770               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.770               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648084678027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648084678027 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1648084678680 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1648084678681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4933 " "Peak virtual memory: 4933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648084678718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 21:17:58 2022 " "Processing ended: Wed Mar 23 21:17:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648084678718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648084678718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648084678718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1648084678718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1648084679616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648084679616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 21:17:59 2022 " "Processing started: Wed Mar 23 21:17:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648084679616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1648084679616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off EECS3216Final -c EECS3216Final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off EECS3216Final -c EECS3216Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1648084679617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1648084679976 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EECS3216Final.vo C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/simulation/modelsim/ simulation " "Generated file EECS3216Final.vo in folder \"C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648084680089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648084680110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 21:18:00 2022 " "Processing ended: Wed Mar 23 21:18:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648084680110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648084680110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648084680110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1648084680110 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus Prime Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1648084680705 ""}
