<!DOCTYPE html>
<html>
  <meta name="viewport" content="width=device-width, initial-scale=1" charset="UTF-8">
<head>
  <title>Digital System Design VerilogHDL</title>
  <link rel="stylesheet" type="text/css" href="styles.css">
</head>

<body>
  <script> var course_result_repo = "DigitalSystemDesignHDLScore"</script>
  <script src="handle.js"> </script>

  <header>
    <img src="Figures/logo_hcmut.png" alt="Logo" width="90">
    <h2>Digital System Design VerilogHDL</h2>
  </header>

  <!-- The form -->
  <div>
    <h4 id="instruction"></h4>
    <form class="example" action="javascript:search()">
      <select id="semester" name="options">
        <option value="2023_HK222/">Năm 2023 Học kỳ 2</option>
        <option value="2023_HK221/">Năm 2023 Học kỳ 1</option>
      </select>
      <input type="text" id="searchField" placeholder="Student ID..." name="search" required>
      <button type="submit">Search</button>
    </form>
  </div>


  <div>
    <h6></h6>
    <b>Overall score results(included all BONUS):</b>
    <table id="all_results_table" class="styled-table">
      <!-- Table data will be inserted here -->
    </table>
  </div>

  <div>
    <h6></h6>
    <b>Finalexam ([TGDIEM] =correct answers, [SCORE] =converted score):</b>
    <table id="finalexam_results_table" class="styled-table">
      <!-- Table data will be inserted here -->
    </table>
  </div>

  <div>
    <h6></h6>
    <b>Midterm ([TGDIEM] =correct answers, [SCORE] =converted score):</b>
    <table id="midterm_results_table" class="styled-table">
      <!-- Table data will be inserted here -->
    </table>
  </div>

  <div>
    <h6></h6>
    <b>Quizes, exercises, assignment:</b>
    <table id="QEA_results_table" class="styled-table">
      <!-- Table data will be inserted here -->
    </table>
  </div>

  <section>
    <aside>
      <h4>Lectures:</h4>
      <ul>
        <li><a href="lectures_DigitalSystemDesignHDL/Chapter_0_Introduction.pdf" target="_blank">Chapter_0_Introduction.pdf</a></li>
        <li><a href="lectures_DigitalSystemDesignHDL/Chapter_1_Digital_Design_Review.pdf" target="_blank">Chapter_1_Digital_Design_Review.pdf</a></li>
        <li><a href="lectures_DigitalSystemDesignHDL/Chapter_2_Introduction_to_Verilog.pdf" target="_blank">Chapter_2_Introduction_to_Verilog.pdf</a></li>
        <li><a href="lectures_DigitalSystemDesignHDL/Chapter_3_Hierarchy_Simulation.pdf" target="_blank">Chapter_3_Hierarchy_Simulation.pdf</a></li>
        <li><a href="lectures_DigitalSystemDesignHDL/Chapter_4_RTL_Model.pdf" target="_blank">Chapter_4_RTL_Model.pdf</a></li>
        <li><a href="lectures_DigitalSystemDesignHDL/Chapter_5_Behavioral_Model_part1.pdf" target="_blank">Chapter_5_Behavioral_Model_part1.pdf</a></li>
        <li><a href="lectures_DigitalSystemDesignHDL/Chapter_5_Behavioral_Model_part2.pdf" target="_blank">Chapter_5_Behavioral_Model_part2.pdf</a></li>
        <li><a href="lectures_DigitalSystemDesignHDL/Chapter_6_Finite_State_Machine.pdf" target="_blank">Chapter_6_Finite_State_Machine.pdf</a></li>
        <li><a href="lectures_DigitalSystemDesignHDL/Chapter_6_FSM_with_Verilog.pdf" target="_blank">Chapter_6_FSM_with_Verilog.pdf</a></li>
        <li><a href="lectures_DigitalSystemDesignHDL/Chapter_7_Parameters_Task_and_Function_in_Verilog.pdf" target="_blank">Chapter_7_Parameters_Task_and_Function_in_Verilog.pdf</a></li>
        <li><a href="lectures_DigitalSystemDesignHDL/Chapter_8_Datapath_Controller.pdf" target="_blank">Chapter_8_Datapath_Controller.pdf</a></li>
      </ul>
    </aside>
    <aside>
      <h4>Recorded videos:</h4>
      <ul>
        <li><a href="https://www.youtube.com/playlist?list=PLn3hwTWCHGlEPCSStCPXZPZzqsWJU1wGq">records videos list</a>
        </li>
      </ul>
    </aside>
  </section>

  <footer>
    <p>&copy2023 Thanh-Binh Tran. All rights reserved.</p>
  </footer>
</body>

</html>