Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Aug 12 09:10:12 2019
| Host         : DESKTOP-FR63RD9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file blinkspeed_timing_summary_routed.rpt -pb blinkspeed_timing_summary_routed.pb -rpx blinkspeed_timing_summary_routed.rpx -warn_on_violation
| Design       : blinkspeed
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.993        0.000                      0                  121        0.226        0.000                      0                  121       41.166        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.993        0.000                      0                  121        0.226        0.000                      0                  121       41.166        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.993ns  (required time - arrival time)
  Source:                 d1/cnt22_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            d1/cnt22_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.828ns (21.515%)  route 3.021ns (78.485%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 88.179 - 83.333 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.619     5.145    d1/CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  d1/cnt22_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  d1/cnt22_reg[11]/Q
                         net (fo=2, routed)           0.812     6.413    d1/cnt22_reg[11]
    SLICE_X1Y64          LUT6 (Prop_lut6_I3_O)        0.124     6.537 r  d1/ff1_i_2__0/O
                         net (fo=2, routed)           1.087     7.624    d1/ff1_i_2__0_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.124     7.748 r  d1/ff1_i_1__0/O
                         net (fo=3, routed)           0.172     7.920    d1/en40hz
    SLICE_X1Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.044 r  d1/cnt22[0]_i_1__0/O
                         net (fo=22, routed)          0.950     8.993    d1/cnt22[0]_i_1__0_n_0
    SLICE_X0Y66          FDRE                                         r  d1/cnt22_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.499    88.179    d1/CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  d1/cnt22_reg[20]/C
                         clock pessimism              0.272    88.451    
                         clock uncertainty           -0.035    88.416    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429    87.987    d1/cnt22_reg[20]
  -------------------------------------------------------------------
                         required time                         87.987    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                 78.993    

Slack (MET) :             78.993ns  (required time - arrival time)
  Source:                 d1/cnt22_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            d1/cnt22_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.828ns (21.515%)  route 3.021ns (78.485%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 88.179 - 83.333 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.619     5.145    d1/CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  d1/cnt22_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  d1/cnt22_reg[11]/Q
                         net (fo=2, routed)           0.812     6.413    d1/cnt22_reg[11]
    SLICE_X1Y64          LUT6 (Prop_lut6_I3_O)        0.124     6.537 r  d1/ff1_i_2__0/O
                         net (fo=2, routed)           1.087     7.624    d1/ff1_i_2__0_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.124     7.748 r  d1/ff1_i_1__0/O
                         net (fo=3, routed)           0.172     7.920    d1/en40hz
    SLICE_X1Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.044 r  d1/cnt22[0]_i_1__0/O
                         net (fo=22, routed)          0.950     8.993    d1/cnt22[0]_i_1__0_n_0
    SLICE_X0Y66          FDRE                                         r  d1/cnt22_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.499    88.179    d1/CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  d1/cnt22_reg[21]/C
                         clock pessimism              0.272    88.451    
                         clock uncertainty           -0.035    88.416    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429    87.987    d1/cnt22_reg[21]
  -------------------------------------------------------------------
                         required time                         87.987    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                 78.993    

Slack (MET) :             79.030ns  (required time - arrival time)
  Source:                 d0/cnt22_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            d0/cnt22_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.828ns (21.735%)  route 2.982ns (78.265%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 88.178 - 83.333 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.619     5.145    d0/CLK_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  d0/cnt22_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  d0/cnt22_reg[3]/Q
                         net (fo=3, routed)           0.809     6.410    d0/cnt22_reg[3]
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.124     6.534 r  d0/ff1_i_3/O
                         net (fo=1, routed)           0.777     7.311    d0/ff1_i_3_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I1_O)        0.124     7.435 r  d0/ff1_i_1/O
                         net (fo=3, routed)           0.598     8.033    d0/en40hz
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.157 r  d0/cnt22[0]_i_1/O
                         net (fo=22, routed)          0.797     8.954    d0/cnt22[0]_i_1_n_0
    SLICE_X5Y65          FDRE                                         r  d0/cnt22_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.498    88.178    d0/CLK_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  d0/cnt22_reg[20]/C
                         clock pessimism              0.271    88.449    
                         clock uncertainty           -0.035    88.414    
    SLICE_X5Y65          FDRE (Setup_fdre_C_R)       -0.429    87.985    d0/cnt22_reg[20]
  -------------------------------------------------------------------
                         required time                         87.985    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 79.030    

Slack (MET) :             79.030ns  (required time - arrival time)
  Source:                 d0/cnt22_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            d0/cnt22_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.828ns (21.735%)  route 2.982ns (78.265%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 88.178 - 83.333 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.619     5.145    d0/CLK_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  d0/cnt22_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  d0/cnt22_reg[3]/Q
                         net (fo=3, routed)           0.809     6.410    d0/cnt22_reg[3]
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.124     6.534 r  d0/ff1_i_3/O
                         net (fo=1, routed)           0.777     7.311    d0/ff1_i_3_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I1_O)        0.124     7.435 r  d0/ff1_i_1/O
                         net (fo=3, routed)           0.598     8.033    d0/en40hz
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.157 r  d0/cnt22[0]_i_1/O
                         net (fo=22, routed)          0.797     8.954    d0/cnt22[0]_i_1_n_0
    SLICE_X5Y65          FDRE                                         r  d0/cnt22_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.498    88.178    d0/CLK_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  d0/cnt22_reg[21]/C
                         clock pessimism              0.271    88.449    
                         clock uncertainty           -0.035    88.414    
    SLICE_X5Y65          FDRE (Setup_fdre_C_R)       -0.429    87.985    d0/cnt22_reg[21]
  -------------------------------------------------------------------
                         required time                         87.985    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 79.030    

Slack (MET) :             79.133ns  (required time - arrival time)
  Source:                 d1/cnt22_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            d1/cnt22_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.828ns (22.317%)  route 2.882ns (77.683%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.619     5.145    d1/CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  d1/cnt22_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  d1/cnt22_reg[11]/Q
                         net (fo=2, routed)           0.812     6.413    d1/cnt22_reg[11]
    SLICE_X1Y64          LUT6 (Prop_lut6_I3_O)        0.124     6.537 r  d1/ff1_i_2__0/O
                         net (fo=2, routed)           1.087     7.624    d1/ff1_i_2__0_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.124     7.748 r  d1/ff1_i_1__0/O
                         net (fo=3, routed)           0.172     7.920    d1/en40hz
    SLICE_X1Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.044 r  d1/cnt22[0]_i_1__0/O
                         net (fo=22, routed)          0.811     8.855    d1/cnt22[0]_i_1__0_n_0
    SLICE_X0Y65          FDRE                                         r  d1/cnt22_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.500    88.180    d1/CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  d1/cnt22_reg[16]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429    87.988    d1/cnt22_reg[16]
  -------------------------------------------------------------------
                         required time                         87.988    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                 79.133    

Slack (MET) :             79.133ns  (required time - arrival time)
  Source:                 d1/cnt22_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            d1/cnt22_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.828ns (22.317%)  route 2.882ns (77.683%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.619     5.145    d1/CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  d1/cnt22_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  d1/cnt22_reg[11]/Q
                         net (fo=2, routed)           0.812     6.413    d1/cnt22_reg[11]
    SLICE_X1Y64          LUT6 (Prop_lut6_I3_O)        0.124     6.537 r  d1/ff1_i_2__0/O
                         net (fo=2, routed)           1.087     7.624    d1/ff1_i_2__0_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.124     7.748 r  d1/ff1_i_1__0/O
                         net (fo=3, routed)           0.172     7.920    d1/en40hz
    SLICE_X1Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.044 r  d1/cnt22[0]_i_1__0/O
                         net (fo=22, routed)          0.811     8.855    d1/cnt22[0]_i_1__0_n_0
    SLICE_X0Y65          FDRE                                         r  d1/cnt22_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.500    88.180    d1/CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  d1/cnt22_reg[17]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429    87.988    d1/cnt22_reg[17]
  -------------------------------------------------------------------
                         required time                         87.988    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                 79.133    

Slack (MET) :             79.133ns  (required time - arrival time)
  Source:                 d1/cnt22_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            d1/cnt22_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.828ns (22.317%)  route 2.882ns (77.683%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.619     5.145    d1/CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  d1/cnt22_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  d1/cnt22_reg[11]/Q
                         net (fo=2, routed)           0.812     6.413    d1/cnt22_reg[11]
    SLICE_X1Y64          LUT6 (Prop_lut6_I3_O)        0.124     6.537 r  d1/ff1_i_2__0/O
                         net (fo=2, routed)           1.087     7.624    d1/ff1_i_2__0_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.124     7.748 r  d1/ff1_i_1__0/O
                         net (fo=3, routed)           0.172     7.920    d1/en40hz
    SLICE_X1Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.044 r  d1/cnt22[0]_i_1__0/O
                         net (fo=22, routed)          0.811     8.855    d1/cnt22[0]_i_1__0_n_0
    SLICE_X0Y65          FDRE                                         r  d1/cnt22_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.500    88.180    d1/CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  d1/cnt22_reg[18]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429    87.988    d1/cnt22_reg[18]
  -------------------------------------------------------------------
                         required time                         87.988    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                 79.133    

Slack (MET) :             79.133ns  (required time - arrival time)
  Source:                 d1/cnt22_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            d1/cnt22_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.828ns (22.317%)  route 2.882ns (77.683%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.619     5.145    d1/CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  d1/cnt22_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  d1/cnt22_reg[11]/Q
                         net (fo=2, routed)           0.812     6.413    d1/cnt22_reg[11]
    SLICE_X1Y64          LUT6 (Prop_lut6_I3_O)        0.124     6.537 r  d1/ff1_i_2__0/O
                         net (fo=2, routed)           1.087     7.624    d1/ff1_i_2__0_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.124     7.748 r  d1/ff1_i_1__0/O
                         net (fo=3, routed)           0.172     7.920    d1/en40hz
    SLICE_X1Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.044 r  d1/cnt22[0]_i_1__0/O
                         net (fo=22, routed)          0.811     8.855    d1/cnt22[0]_i_1__0_n_0
    SLICE_X0Y65          FDRE                                         r  d1/cnt22_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.500    88.180    d1/CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  d1/cnt22_reg[19]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429    87.988    d1/cnt22_reg[19]
  -------------------------------------------------------------------
                         required time                         87.988    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                 79.133    

Slack (MET) :             79.170ns  (required time - arrival time)
  Source:                 d0/cnt22_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            d0/cnt22_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.828ns (22.554%)  route 2.843ns (77.446%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 88.179 - 83.333 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.619     5.145    d0/CLK_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  d0/cnt22_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  d0/cnt22_reg[3]/Q
                         net (fo=3, routed)           0.809     6.410    d0/cnt22_reg[3]
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.124     6.534 r  d0/ff1_i_3/O
                         net (fo=1, routed)           0.777     7.311    d0/ff1_i_3_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I1_O)        0.124     7.435 r  d0/ff1_i_1/O
                         net (fo=3, routed)           0.598     8.033    d0/en40hz
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.157 r  d0/cnt22[0]_i_1/O
                         net (fo=22, routed)          0.659     8.816    d0/cnt22[0]_i_1_n_0
    SLICE_X5Y64          FDRE                                         r  d0/cnt22_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.499    88.179    d0/CLK_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  d0/cnt22_reg[16]/C
                         clock pessimism              0.271    88.450    
                         clock uncertainty           -0.035    88.415    
    SLICE_X5Y64          FDRE (Setup_fdre_C_R)       -0.429    87.986    d0/cnt22_reg[16]
  -------------------------------------------------------------------
                         required time                         87.986    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                 79.170    

Slack (MET) :             79.170ns  (required time - arrival time)
  Source:                 d0/cnt22_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            d0/cnt22_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.828ns (22.554%)  route 2.843ns (77.446%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 88.179 - 83.333 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.619     5.145    d0/CLK_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  d0/cnt22_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  d0/cnt22_reg[3]/Q
                         net (fo=3, routed)           0.809     6.410    d0/cnt22_reg[3]
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.124     6.534 r  d0/ff1_i_3/O
                         net (fo=1, routed)           0.777     7.311    d0/ff1_i_3_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I1_O)        0.124     7.435 r  d0/ff1_i_1/O
                         net (fo=3, routed)           0.598     8.033    d0/en40hz
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.157 r  d0/cnt22[0]_i_1/O
                         net (fo=22, routed)          0.659     8.816    d0/cnt22[0]_i_1_n_0
    SLICE_X5Y64          FDRE                                         r  d0/cnt22_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.499    88.179    d0/CLK_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  d0/cnt22_reg[17]/C
                         clock pessimism              0.271    88.450    
                         clock uncertainty           -0.035    88.415    
    SLICE_X5Y64          FDRE (Setup_fdre_C_R)       -0.429    87.986    d0/cnt22_reg[17]
  -------------------------------------------------------------------
                         required time                         87.986    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                 79.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 d1/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            d1/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.589     1.475    d1/CLK_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  d1/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  d1/ff1_reg/Q
                         net (fo=2, routed)           0.147     1.764    d1/ff1
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  d1/ff2_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    d1/ff2_i_1__0_n_0
    SLICE_X1Y60          FDRE                                         r  d1/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.860     1.991    d1/CLK_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  d1/ff2_reg/C
                         clock pessimism             -0.500     1.491    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.091     1.582    d1/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 speed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            speed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.514%)  route 0.168ns (47.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.589     1.475    CLK_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  speed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  speed_reg[0]/Q
                         net (fo=4, routed)           0.168     1.784    d1/speed[0]
    SLICE_X3Y61          LUT4 (Prop_lut4_I0_O)        0.045     1.829 r  d1/speed[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    d1_n_1
    SLICE_X3Y61          FDRE                                         r  speed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.860     1.991    CLK_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  speed_reg[1]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.091     1.582    speed_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.090%)  route 0.182ns (49.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.587     1.473    CLK_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cnt3_reg[0]/Q
                         net (fo=7, routed)           0.182     1.797    cnt3[0]
    SLICE_X1Y65          LUT4 (Prop_lut4_I1_O)        0.042     1.839 r  cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    cnt3[2]_i_1_n_0
    SLICE_X1Y65          FDRE                                         r  cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.855     1.987    CLK_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  cnt3_reg[2]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.107     1.580    cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 d0/cnt22_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            d0/cnt22_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.587     1.473    d0/CLK_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  d0/cnt22_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  d0/cnt22_reg[7]/Q
                         net (fo=2, routed)           0.117     1.732    d0/cnt22_reg[7]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  d0/cnt22_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    d0/cnt22_reg[4]_i_1_n_4
    SLICE_X5Y61          FDRE                                         r  d0/cnt22_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.858     1.989    d0/CLK_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  d0/cnt22_reg[7]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.105     1.578    d0/cnt22_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 d0/cnt22_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            d0/cnt22_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.585     1.471    d0/CLK_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  d0/cnt22_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  d0/cnt22_reg[15]/Q
                         net (fo=2, routed)           0.117     1.730    d0/cnt22_reg[15]
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  d0/cnt22_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    d0/cnt22_reg[12]_i_1_n_4
    SLICE_X5Y63          FDRE                                         r  d0/cnt22_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.855     1.986    d0/CLK_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  d0/cnt22_reg[15]/C
                         clock pessimism             -0.515     1.471    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.105     1.576    d0/cnt22_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 d0/cnt22_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            d0/cnt22_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.585     1.471    d0/CLK_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  d0/cnt22_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  d0/cnt22_reg[19]/Q
                         net (fo=2, routed)           0.117     1.730    d0/cnt22_reg[19]
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  d0/cnt22_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    d0/cnt22_reg[16]_i_1_n_4
    SLICE_X5Y64          FDRE                                         r  d0/cnt22_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.855     1.986    d0/CLK_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  d0/cnt22_reg[19]/C
                         clock pessimism             -0.515     1.471    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.105     1.576    d0/cnt22_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 speed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            speed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.589     1.475    CLK_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  speed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  speed_reg[0]/Q
                         net (fo=4, routed)           0.168     1.785    d0/speed[0]
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.045     1.830 r  d0/speed[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    d0_n_1
    SLICE_X3Y60          FDRE                                         r  speed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.860     1.991    CLK_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  speed_reg[0]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.091     1.566    speed_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d0/cnt22_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            d0/cnt22_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.586     1.472    d0/CLK_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  d0/cnt22_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  d0/cnt22_reg[11]/Q
                         net (fo=2, routed)           0.120     1.734    d0/cnt22_reg[11]
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  d0/cnt22_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    d0/cnt22_reg[8]_i_1_n_4
    SLICE_X5Y62          FDRE                                         r  d0/cnt22_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.856     1.987    d0/CLK_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  d0/cnt22_reg[11]/C
                         clock pessimism             -0.515     1.472    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.105     1.577    d0/cnt22_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cnt25_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt25_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.589     1.475    CLK_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  cnt25_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  cnt25_reg[14]/Q
                         net (fo=2, routed)           0.125     1.765    cnt25_reg[14]
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  cnt25_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    cnt25_reg[12]_i_1_n_5
    SLICE_X2Y61          FDRE                                         r  cnt25_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.860     1.991    CLK_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  cnt25_reg[14]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.134     1.609    cnt25_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cnt25_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt25_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.590     1.476    CLK_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  cnt25_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  cnt25_reg[2]/Q
                         net (fo=2, routed)           0.125     1.766    cnt25_reg[2]
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  cnt25_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    cnt25_reg[0]_i_1_n_5
    SLICE_X2Y58          FDRE                                         r  cnt25_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.860     1.992    CLK_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  cnt25_reg[2]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.134     1.610    cnt25_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y58     cnt25_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y60     cnt25_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y60     cnt25_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y61     cnt25_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y61     cnt25_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y61     cnt25_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y61     cnt25_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y62     cnt25_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y62     cnt25_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X2Y61     cnt25_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X2Y61     cnt25_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X2Y61     cnt25_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X2Y61     cnt25_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X5Y63     d0/cnt22_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X5Y63     d0/cnt22_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X5Y63     d0/cnt22_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X5Y63     d0/cnt22_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X5Y64     d0/cnt22_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X5Y64     d0/cnt22_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y58     cnt25_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y60     cnt25_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y60     cnt25_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y60     cnt25_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y60     cnt25_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y61     cnt25_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y61     cnt25_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y61     cnt25_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y61     cnt25_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y62     cnt25_reg[16]/C



