Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9d0ae954dbe94210ac048cf8a83e0d5c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot circuit4_behav xil_defaultlib.circuit4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit4.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit4.v:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit4.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit4.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit4.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit4.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit4.v:43]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit4.v:44]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit4.v:45]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit4.v:46]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit4.v:47]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit4.v:48]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit4.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit4.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit4.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SADD(DATAWIDTH=32)
Compiling module xil_defaultlib.SREG(DATAWIDTH=32)
Compiling module xil_defaultlib.circuit4
Compiling module xil_defaultlib.glbl
Built simulation snapshot circuit4_behav
