

================================================================
== Vivado HLS Report for 'read_req_table'
================================================================
* Date:           Mon Mar  1 13:03:42 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.075|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.07>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i40P(i40* @tx_readReqTable_upd_s_0, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:49]   --->   Operation 3 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:49]   --->   Operation 4 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%tmp36 = call i40 @_ssdm_op_Read.ap_fifo.volatile.i40P(i40* @tx_readReqTable_upd_s_0) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:51]   --->   Operation 5 'read' 'tmp36' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i40 %tmp36 to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.hpp:34->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:51]   --->   Operation 6 'trunc' 'trunc_ln321' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_max_fwd_readreq_s = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %tmp36, i32 16, i32 39) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.hpp:34->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:51]   --->   Operation 7 'partselect' 'tmp_max_fwd_readreq_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i16 %trunc_ln321 to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:52]   --->   Operation 8 'zext' 'zext_ln544' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%req_table_max_fwd_re_1 = getelementptr [500 x i24]* @req_table_max_fwd_re, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:52]   --->   Operation 9 'getelementptr' 'req_table_max_fwd_re_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.23ns)   --->   "store i24 %tmp_max_fwd_readreq_s, i24* %req_table_max_fwd_re_1, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:52]   --->   Operation 10 'store' <Predicate = (tmp)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i41* @rx_readReqTable_upd_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* @tx_readReqTable_upd_s_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str96) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:40]   --->   Operation 13 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([500 x i24]* @req_table_oldest_out, [500 x i24]* @req_table_max_fwd_re, [1 x i8]* @p_str96, [12 x i8]* @p_str197, [1 x i8]* @p_str96, i32 -1, [1 x i8]* @p_str96, [1 x i8]* @p_str96, [1 x i8]* @p_str96, [1 x i8]* @p_str96, [1 x i8]* @p_str96) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:44]   --->   Operation 14 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i41P(i41* @rx_readReqTable_upd_1, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:54]   --->   Operation 15 'nbreadreq' 'tmp_34' <Predicate = (!tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp_34, label %2, label %._crit_edge1.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:54]   --->   Operation 16 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.83ns)   --->   "%tmp_1 = call i41 @_ssdm_op_Read.ap_fifo.volatile.i41P(i41* @rx_readReqTable_upd_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:56]   --->   Operation 17 'read' 'tmp_1' <Predicate = (!tmp & tmp_34)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln321_3 = trunc i41 %tmp_1 to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.hpp:43->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:56]   --->   Operation 18 'trunc' 'trunc_ln321_3' <Predicate = (!tmp & tmp_34)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_oldest_outstandi = call i24 @_ssdm_op_PartSelect.i24.i41.i32.i32(i41 %tmp_1, i32 16, i32 39) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.hpp:43->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:56]   --->   Operation 19 'partselect' 'tmp_oldest_outstandi' <Predicate = (!tmp & tmp_34)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %tmp_1, i32 40)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.hpp:43->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:56]   --->   Operation 20 'bitselect' 'tmp_35' <Predicate = (!tmp & tmp_34)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_35, label %3, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:57]   --->   Operation 21 'br' <Predicate = (!tmp & tmp_34)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i16 %trunc_ln321_3 to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:59]   --->   Operation 22 'zext' 'zext_ln544_3' <Predicate = (!tmp & tmp_34 & tmp_35)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%req_table_oldest_out_1 = getelementptr [500 x i24]* @req_table_oldest_out, i64 0, i64 %zext_ln544_3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:59]   --->   Operation 23 'getelementptr' 'req_table_oldest_out_1' <Predicate = (!tmp & tmp_34 & tmp_35)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.23ns)   --->   "store i24 %tmp_oldest_outstandi, i24* %req_table_oldest_out_1, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:59]   --->   Operation 24 'store' <Predicate = (!tmp & tmp_34 & tmp_35)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:60]   --->   Operation 25 'br' <Predicate = (!tmp & tmp_34 & tmp_35)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:68]   --->   Operation 26 'br' <Predicate = (!tmp & tmp_34)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br label %read_req_table.exit"   --->   Operation 27 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %read_req_table.exit" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:53]   --->   Operation 28 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 29 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tx_readReqTable_upd_s_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ req_table_max_fwd_re]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ rx_readReqTable_upd_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ req_table_oldest_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                    (nbreadreq    ) [ 011]
br_ln49                (br           ) [ 000]
tmp36                  (read         ) [ 000]
trunc_ln321            (trunc        ) [ 000]
tmp_max_fwd_readreq_s  (partselect   ) [ 000]
zext_ln544             (zext         ) [ 000]
req_table_max_fwd_re_1 (getelementptr) [ 000]
store_ln52             (store        ) [ 000]
specinterface_ln0      (specinterface) [ 000]
specinterface_ln0      (specinterface) [ 000]
specpipeline_ln40      (specpipeline ) [ 000]
specmemcore_ln44       (specmemcore  ) [ 000]
tmp_34                 (nbreadreq    ) [ 011]
br_ln54                (br           ) [ 000]
tmp_1                  (read         ) [ 000]
trunc_ln321_3          (trunc        ) [ 000]
tmp_oldest_outstandi   (partselect   ) [ 000]
tmp_35                 (bitselect    ) [ 011]
br_ln57                (br           ) [ 000]
zext_ln544_3           (zext         ) [ 000]
req_table_oldest_out_1 (getelementptr) [ 000]
store_ln59             (store        ) [ 000]
br_ln60                (br           ) [ 000]
br_ln68                (br           ) [ 000]
br_ln0                 (br           ) [ 000]
br_ln53                (br           ) [ 000]
ret_ln0                (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tx_readReqTable_upd_s_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_readReqTable_upd_s_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="req_table_max_fwd_re">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="req_table_max_fwd_re"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rx_readReqTable_upd_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_readReqTable_upd_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="req_table_oldest_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="req_table_oldest_out"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i40P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i40P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str197"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i41P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i41P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i41.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_nbreadreq_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="40" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp36_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="40" slack="0"/>
<pin id="62" dir="0" index="1" bw="40" slack="0"/>
<pin id="63" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp36/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_34_nbreadreq_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="41" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="41" slack="0"/>
<pin id="76" dir="0" index="1" bw="41" slack="0"/>
<pin id="77" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="req_table_max_fwd_re_1_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="24" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="16" slack="0"/>
<pin id="84" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="req_table_max_fwd_re_1/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln52_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="89" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="9" slack="0"/>
<pin id="93" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="95" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="req_table_oldest_out_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="24" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="16" slack="0"/>
<pin id="101" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="req_table_oldest_out_1/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln59_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="106" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="9" slack="0"/>
<pin id="110" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="112" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln321_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="40" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_max_fwd_readreq_s_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="24" slack="0"/>
<pin id="120" dir="0" index="1" bw="40" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="0" index="3" bw="7" slack="0"/>
<pin id="123" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_max_fwd_readreq_s/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln544_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln321_3_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="41" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321_3/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_oldest_outstandi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="24" slack="0"/>
<pin id="140" dir="0" index="1" bw="41" slack="0"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="0" index="3" bw="7" slack="0"/>
<pin id="143" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_oldest_outstandi/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_35_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="41" slack="0"/>
<pin id="152" dir="0" index="2" bw="7" slack="0"/>
<pin id="153" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln544_3_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_3/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="tmp_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="42" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="96"><net_src comp="80" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="113"><net_src comp="97" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="60" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="60" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="128"><net_src comp="118" pin="4"/><net_sink comp="87" pin=4"/></net>

<net id="132"><net_src comp="114" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="137"><net_src comp="74" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="74" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="148"><net_src comp="138" pin="4"/><net_sink comp="104" pin=4"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="74" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="134" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="165"><net_src comp="52" pin="3"/><net_sink comp="162" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: req_table_max_fwd_re | {1 }
	Port: req_table_oldest_out | {2 }
 - Input state : 
	Port: read_req_table : tx_readReqTable_upd_s_0 | {1 }
	Port: read_req_table : rx_readReqTable_upd_1 | {2 }
  - Chain level:
	State 1
		zext_ln544 : 1
		req_table_max_fwd_re_1 : 2
		store_ln52 : 3
	State 2
		br_ln57 : 1
		zext_ln544_3 : 1
		req_table_oldest_out_1 : 2
		store_ln59 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|
| Operation|        Functional Unit       |
|----------|------------------------------|
| nbreadreq|      tmp_nbreadreq_fu_52     |
|          |    tmp_34_nbreadreq_fu_66    |
|----------|------------------------------|
|   read   |       tmp36_read_fu_60       |
|          |       tmp_1_read_fu_74       |
|----------|------------------------------|
|   trunc  |      trunc_ln321_fu_114      |
|          |     trunc_ln321_3_fu_134     |
|----------|------------------------------|
|partselect| tmp_max_fwd_readreq_s_fu_118 |
|          |  tmp_oldest_outstandi_fu_138 |
|----------|------------------------------|
|   zext   |       zext_ln544_fu_129      |
|          |      zext_ln544_3_fu_157     |
|----------|------------------------------|
| bitselect|         tmp_35_fu_149        |
|----------|------------------------------|
|   Total  |                              |
|----------|------------------------------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|tmp_reg_162|    1   |
+-----------+--------+
|   Total   |    1   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |    1   |
+-----------+--------+
|   Total   |    1   |
+-----------+--------+
