# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../basys_serial.gen/sources_1/ip/clk_wiz_0" \
"../../../../basys_serial.srcs/sources_1/new/top.v" \
"../../../../basys_serial.ip_user_files/bd/block_design/ip/block_design_uart_rx_0_0/sim/block_design_uart_rx_0_0.v" \
"../../../../basys_serial.ip_user_files/bd/block_design/sim/block_design.v" \
"../../../../basys_serial.srcs/sim_1/new/sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
