<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMLoadStoreOptimizer.cpp source code [llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMLoadStoreOptimizer.cpp.html'>ARMLoadStoreOptimizer.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- ARMLoadStoreOptimizer.cpp - ARM load / store opt. pass -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file This file contains a pass that performs load / store related peephole</i></td></tr>
<tr><th id="10">10</th><td><i>/// optimizations. This pass should be run after register allocation.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ARM.h.html">"ARM.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="ARMBaseInstrInfo.h.html">"ARMBaseInstrInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="ARMBaseRegisterInfo.h.html">"ARMBaseRegisterInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="ARMISelLowering.h.html">"ARMISelLowering.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="ARMMachineFunctionInfo.h.html">"ARMMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="MCTargetDesc/ARMAddressingModes.h.html">"MCTargetDesc/ARMAddressingModes.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="MCTargetDesc/ARMBaseInfo.h.html">"MCTargetDesc/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="Utils/ARMBaseInfo.h.html">"Utils/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/ADT/DenseSet.h.html">"llvm/ADT/DenseSet.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/IR/DerivedTypes.h.html">"llvm/IR/DerivedTypes.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../include/llvm/Support/Allocator.h.html">"llvm/Support/Allocator.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../../../../include/c++/7/cstddef.html">&lt;cstddef&gt;</a></u></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="../../../../../include/c++/7/cstdlib.html">&lt;cstdlib&gt;</a></u></td></tr>
<tr><th id="64">64</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="65">65</th><td><u>#include <a href="../../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="66">66</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "arm-ldst-opt"</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLDMGened = {&quot;arm-ldst-opt&quot;, &quot;NumLDMGened&quot;, &quot;Number of ldm instructions generated&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLDMGened" title='NumLDMGened' data-ref="NumLDMGened">NumLDMGened</dfn> , <q>"Number of ldm instructions generated"</q>);</td></tr>
<tr><th id="73">73</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumSTMGened = {&quot;arm-ldst-opt&quot;, &quot;NumSTMGened&quot;, &quot;Number of stm instructions generated&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSTMGened" title='NumSTMGened' data-ref="NumSTMGened">NumSTMGened</dfn> , <q>"Number of stm instructions generated"</q>);</td></tr>
<tr><th id="74">74</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumVLDMGened = {&quot;arm-ldst-opt&quot;, &quot;NumVLDMGened&quot;, &quot;Number of vldm instructions generated&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumVLDMGened" title='NumVLDMGened' data-ref="NumVLDMGened">NumVLDMGened</dfn>, <q>"Number of vldm instructions generated"</q>);</td></tr>
<tr><th id="75">75</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumVSTMGened = {&quot;arm-ldst-opt&quot;, &quot;NumVSTMGened&quot;, &quot;Number of vstm instructions generated&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumVSTMGened" title='NumVSTMGened' data-ref="NumVSTMGened">NumVSTMGened</dfn>, <q>"Number of vstm instructions generated"</q>);</td></tr>
<tr><th id="76">76</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLdStMoved = {&quot;arm-ldst-opt&quot;, &quot;NumLdStMoved&quot;, &quot;Number of load / store instructions moved&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLdStMoved" title='NumLdStMoved' data-ref="NumLdStMoved">NumLdStMoved</dfn>, <q>"Number of load / store instructions moved"</q>);</td></tr>
<tr><th id="77">77</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLDRDFormed = {&quot;arm-ldst-opt&quot;, &quot;NumLDRDFormed&quot;, &quot;Number of ldrd created before allocation&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLDRDFormed" title='NumLDRDFormed' data-ref="NumLDRDFormed">NumLDRDFormed</dfn>,<q>"Number of ldrd created before allocation"</q>);</td></tr>
<tr><th id="78">78</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumSTRDFormed = {&quot;arm-ldst-opt&quot;, &quot;NumSTRDFormed&quot;, &quot;Number of strd created before allocation&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSTRDFormed" title='NumSTRDFormed' data-ref="NumSTRDFormed">NumSTRDFormed</dfn>,<q>"Number of strd created before allocation"</q>);</td></tr>
<tr><th id="79">79</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLDRD2LDM = {&quot;arm-ldst-opt&quot;, &quot;NumLDRD2LDM&quot;, &quot;Number of ldrd instructions turned back into ldm&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLDRD2LDM" title='NumLDRD2LDM' data-ref="NumLDRD2LDM">NumLDRD2LDM</dfn>,  <q>"Number of ldrd instructions turned back into ldm"</q>);</td></tr>
<tr><th id="80">80</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumSTRD2STM = {&quot;arm-ldst-opt&quot;, &quot;NumSTRD2STM&quot;, &quot;Number of strd instructions turned back into stm&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSTRD2STM" title='NumSTRD2STM' data-ref="NumSTRD2STM">NumSTRD2STM</dfn>,  <q>"Number of strd instructions turned back into stm"</q>);</td></tr>
<tr><th id="81">81</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLDRD2LDR = {&quot;arm-ldst-opt&quot;, &quot;NumLDRD2LDR&quot;, &quot;Number of ldrd instructions turned back into ldr&apos;s&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLDRD2LDR" title='NumLDRD2LDR' data-ref="NumLDRD2LDR">NumLDRD2LDR</dfn>,  <q>"Number of ldrd instructions turned back into ldr's"</q>);</td></tr>
<tr><th id="82">82</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumSTRD2STR = {&quot;arm-ldst-opt&quot;, &quot;NumSTRD2STR&quot;, &quot;Number of strd instructions turned back into str&apos;s&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSTRD2STR" title='NumSTRD2STR' data-ref="NumSTRD2STR">NumSTRD2STR</dfn>,  <q>"Number of strd instructions turned back into str's"</q>);</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i class="doc" data-doc="AssumeMisalignedLoadStores">/// This switch disables formation of double/multi instructions that could</i></td></tr>
<tr><th id="85">85</th><td><i class="doc" data-doc="AssumeMisalignedLoadStores">/// potentially lead to (new) alignment traps even with CCR.UNALIGN_TRP</i></td></tr>
<tr><th id="86">86</th><td><i class="doc" data-doc="AssumeMisalignedLoadStores">/// disabled. This can be used to create libraries that are robust even when</i></td></tr>
<tr><th id="87">87</th><td><i class="doc" data-doc="AssumeMisalignedLoadStores">/// users provoke undefined behaviour by supplying misaligned pointers.</i></td></tr>
<tr><th id="88">88</th><td><i class="doc" data-doc="AssumeMisalignedLoadStores">/// <span class="command">\see</span> mayCombineMisaligned()</i></td></tr>
<tr><th id="89">89</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="90">90</th><td><dfn class="tu decl def" id="AssumeMisalignedLoadStores" title='AssumeMisalignedLoadStores' data-type='cl::opt&lt;bool&gt;' data-ref="AssumeMisalignedLoadStores">AssumeMisalignedLoadStores</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"arm-assume-misaligned-load-store"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="91">91</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Be more conservative in ARM load/store opt"</q>));</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/ARM_LOAD_STORE_OPT_NAME" data-ref="_M/ARM_LOAD_STORE_OPT_NAME">ARM_LOAD_STORE_OPT_NAME</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"ARM load / store optimization pass"</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><b>namespace</b> {</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ARMLoadStoreOpt">/// Post- register allocation pass the combine load / store instructions to</i></td></tr>
<tr><th id="98">98</th><td><i class="doc" data-doc="(anonymousnamespace)::ARMLoadStoreOpt">  /// form ldm / stm instructions.</i></td></tr>
<tr><th id="99">99</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="100">100</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::ID" title='(anonymous namespace)::ARMLoadStoreOpt::ID' data-type='char' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::ID">ID</dfn>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::MF" title='(anonymous namespace)::ARMLoadStoreOpt::MF' data-type='const llvm::MachineFunction *' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MF">MF</dfn>;</td></tr>
<tr><th id="103">103</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::TII" title='(anonymous namespace)::ARMLoadStoreOpt::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TII">TII</dfn>;</td></tr>
<tr><th id="104">104</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::TRI" title='(anonymous namespace)::ARMLoadStoreOpt::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TRI">TRI</dfn>;</td></tr>
<tr><th id="105">105</th><td>    <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::STI" title='(anonymous namespace)::ARMLoadStoreOpt::STI' data-type='const llvm::ARMSubtarget *' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::STI">STI</dfn>;</td></tr>
<tr><th id="106">106</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::TL" title='(anonymous namespace)::ARMLoadStoreOpt::TL' data-type='const llvm::TargetLowering *' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TL">TL</dfn>;</td></tr>
<tr><th id="107">107</th><td>    <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::AFI" title='(anonymous namespace)::ARMLoadStoreOpt::AFI' data-type='llvm::ARMFunctionInfo *' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::AFI">AFI</dfn>;</td></tr>
<tr><th id="108">108</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegs" title='(anonymous namespace)::ARMLoadStoreOpt::LiveRegs' data-type='llvm::LivePhysRegs' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="109">109</th><td>    <a class="type" href="../../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::RegClassInfo" title='(anonymous namespace)::ARMLoadStoreOpt::RegClassInfo' data-type='llvm::RegisterClassInfo' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::RegClassInfo">RegClassInfo</dfn>;</td></tr>
<tr><th id="110">110</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegPos" title='(anonymous namespace)::ARMLoadStoreOpt::LiveRegPos' data-type='MachineBasicBlock::const_iterator' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegPos">LiveRegPos</dfn>;</td></tr>
<tr><th id="111">111</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegsValid" title='(anonymous namespace)::ARMLoadStoreOpt::LiveRegsValid' data-type='bool' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegsValid">LiveRegsValid</dfn>;</td></tr>
<tr><th id="112">112</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::RegClassInfoValid" title='(anonymous namespace)::ARMLoadStoreOpt::RegClassInfoValid' data-type='bool' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::RegClassInfoValid">RegClassInfoValid</dfn>;</td></tr>
<tr><th id="113">113</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::isThumb1" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb1' data-type='bool' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb1">isThumb1</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::isThumb2" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb2' data-type='bool' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb2">isThumb2</dfn>;</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMLoadStoreOptC1Ev" title='(anonymous namespace)::ARMLoadStoreOpt::ARMLoadStoreOpt' data-type='void (anonymous namespace)::ARMLoadStoreOpt::ARMLoadStoreOpt()' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOptC1Ev">ARMLoadStoreOpt</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::ID" title='(anonymous namespace)::ARMLoadStoreOpt::ID' data-use='a' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::ID">ID</a>) {}</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::ARMLoadStoreOpt::runOnMachineFunction' data-type='bool (anonymous namespace)::ARMLoadStoreOpt::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="1Fn">Fn</dfn>) override;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115ARMLoadStoreOpt21getRequiredPropertiesEv" title='(anonymous namespace)::ARMLoadStoreOpt::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::ARMLoadStoreOpt::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_115ARMLoadStoreOpt21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="120">120</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="121">121</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="122">122</th><td>    }</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115ARMLoadStoreOpt11getPassNameEv" title='(anonymous namespace)::ARMLoadStoreOpt::getPassName' data-type='llvm::StringRef (anonymous namespace)::ARMLoadStoreOpt::getPassName() const' data-ref="_ZNK12_GLOBAL__N_115ARMLoadStoreOpt11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="macro" href="#93" title="&quot;ARM load / store optimization pass&quot;" data-ref="_M/ARM_LOAD_STORE_OPT_NAME">ARM_LOAD_STORE_OPT_NAME</a>; }</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <b>private</b>:</td></tr>
<tr><th id="127">127</th><td>    <i class="doc" data-doc="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry">/// A set of load/store MachineInstrs with same base register sorted by</i></td></tr>
<tr><th id="128">128</th><td><i class="doc" data-doc="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry">    /// offset.</i></td></tr>
<tr><th id="129">129</th><td>    <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry">MemOpQueueEntry</dfn> {</td></tr>
<tr><th id="130">130</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI">MI</dfn>;</td></tr>
<tr><th id="131">131</th><td>      <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset' data-type='int' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset">Offset</dfn>;        <i class="doc" data-doc="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset">///&lt; Load/Store offset.</i></td></tr>
<tr><th id="132">132</th><td>      <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position">Position</dfn>; <i class="doc" data-doc="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position">///&lt; Position as counted from end of basic block.</i></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>      <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMLoadStoreOpt15MemOpQueueEntryC1ERN4llvm12MachineInstrEij" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::MemOpQueueEntry' data-type='void (anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::MemOpQueueEntry(llvm::MachineInstr &amp; MI, int Offset, unsigned int Position)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt15MemOpQueueEntryC1ERN4llvm12MachineInstrEij">MemOpQueueEntry</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="2MI">MI</dfn>, <em>int</em> <dfn class="local col3 decl" id="3Offset" title='Offset' data-type='int' data-ref="3Offset">Offset</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="4Position" title='Position' data-type='unsigned int' data-ref="4Position">Position</dfn>)</td></tr>
<tr><th id="135">135</th><td>          : <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI">MI</a>(&amp;<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI">MI</a>), <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset">Offset</a>(<a class="local col3 ref" href="#3Offset" title='Offset' data-ref="3Offset">Offset</a>), <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position">Position</a>(<a class="local col4 ref" href="#4Position" title='Position' data-ref="4Position">Position</a>) {}</td></tr>
<tr><th id="136">136</th><td>    };</td></tr>
<tr><th id="137">137</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueue" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueue' data-type='SmallVector&lt;(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry, 8&gt;' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueue">MemOpQueue</dfn> = <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry">MemOpQueueEntry</a>, <var>8</var>&gt;;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>    <i class="doc" data-doc="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate">/// A set of MachineInstrs that fulfill (nearly all) conditions to get</i></td></tr>
<tr><th id="140">140</th><td><i class="doc" data-doc="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate">    /// merged into a LDM/STM.</i></td></tr>
<tr><th id="141">141</th><td>    <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate">MergeCandidate</dfn> {</td></tr>
<tr><th id="142">142</th><td>      <i class="doc" data-doc="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs">/// List of instructions ordered by load/store offset.</i></td></tr>
<tr><th id="143">143</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::Instrs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs">Instrs</dfn>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>      <i class="doc" data-doc="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::LatestMIIdx">/// Index in Instrs of the instruction being latest in the schedule.</i></td></tr>
<tr><th id="146">146</th><td>      <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::LatestMIIdx" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::LatestMIIdx' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::LatestMIIdx">LatestMIIdx</dfn>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>      <i class="doc" data-doc="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::EarliestMIIdx">/// Index in Instrs of the instruction being earliest in the schedule.</i></td></tr>
<tr><th id="149">149</th><td>      <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::EarliestMIIdx" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::EarliestMIIdx' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::EarliestMIIdx">EarliestMIIdx</dfn>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>      <i class="doc" data-doc="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::InsertPos">/// Index into the basic block where the merged instruction will be</i></td></tr>
<tr><th id="152">152</th><td><i class="doc" data-doc="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::InsertPos">      /// inserted. (See MemOpQueueEntry.Position)</i></td></tr>
<tr><th id="153">153</th><td>      <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::InsertPos" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::InsertPos' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::InsertPos">InsertPos</dfn>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>      <i class="doc" data-doc="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSMulti">/// Whether the instructions can be merged into a ldm/stm instruction.</i></td></tr>
<tr><th id="156">156</th><td>      <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSMulti" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSMulti' data-type='bool' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSMulti">CanMergeToLSMulti</dfn>;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>      <i class="doc" data-doc="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSDouble">/// Whether the instructions can be merged into a ldrd/strd instruction.</i></td></tr>
<tr><th id="159">159</th><td>      <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSDouble" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSDouble' data-type='bool' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSDouble">CanMergeToLSDouble</dfn>;</td></tr>
<tr><th id="160">160</th><td>    };</td></tr>
<tr><th id="161">161</th><td>    <a class="type" href="../../../include/llvm/Support/Allocator.h.html#llvm::SpecificBumpPtrAllocator" title='llvm::SpecificBumpPtrAllocator' data-ref="llvm::SpecificBumpPtrAllocator">SpecificBumpPtrAllocator</a>&lt;<a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate">MergeCandidate</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::Allocator" title='(anonymous namespace)::ARMLoadStoreOpt::Allocator' data-type='SpecificBumpPtrAllocator&lt;(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate&gt;' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::Allocator">Allocator</dfn>;</td></tr>
<tr><th id="162">162</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate">MergeCandidate</a>*,<var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::Candidates" title='(anonymous namespace)::ARMLoadStoreOpt::Candidates' data-type='SmallVector&lt;const (anonymous namespace)::ARMLoadStoreOpt::MergeCandidate *, 4&gt;' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::Candidates">Candidates</dfn>;</td></tr>
<tr><th id="163">163</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*,<var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::ARMLoadStoreOpt::MergeBaseCandidates" title='(anonymous namespace)::ARMLoadStoreOpt::MergeBaseCandidates' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeBaseCandidates">MergeBaseCandidates</dfn>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt18moveLiveRegsBeforeERKN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMLoadStoreOpt::moveLiveRegsBefore' data-type='void (anonymous namespace)::ARMLoadStoreOpt::moveLiveRegsBefore(const llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::const_iterator Before)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18moveLiveRegsBeforeERKN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEE">moveLiveRegsBefore</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="5MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="5MBB">MBB</dfn>,</td></tr>
<tr><th id="166">166</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col6 decl" id="6Before" title='Before' data-type='MachineBasicBlock::const_iterator' data-ref="6Before">Before</dfn>);</td></tr>
<tr><th id="167">167</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt11findFreeRegERKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::ARMLoadStoreOpt::findFreeReg' data-type='unsigned int (anonymous namespace)::ARMLoadStoreOpt::findFreeReg(const llvm::TargetRegisterClass &amp; RegClass)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt11findFreeRegERKN4llvm19TargetRegisterClassE">findFreeReg</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col7 decl" id="7RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass &amp;' data-ref="7RegClass">RegClass</dfn>);</td></tr>
<tr><th id="168">168</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt17UpdateBaseRegUsesERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8Debu6282416" title='(anonymous namespace)::ARMLoadStoreOpt::UpdateBaseRegUses' data-type='void (anonymous namespace)::ARMLoadStoreOpt::UpdateBaseRegUses(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, const llvm::DebugLoc &amp; DL, unsigned int Base, unsigned int WordOffset, ARMCC::CondCodes Pred, unsigned int PredReg)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt17UpdateBaseRegUsesERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8Debu6282416">UpdateBaseRegUses</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="8MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="8MBB">MBB</dfn>,</td></tr>
<tr><th id="169">169</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="9MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="9MBBI">MBBI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="10DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="10DL">DL</dfn>,</td></tr>
<tr><th id="170">170</th><td>                           <em>unsigned</em> <dfn class="local col1 decl" id="11Base" title='Base' data-type='unsigned int' data-ref="11Base">Base</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12WordOffset" title='WordOffset' data-type='unsigned int' data-ref="12WordOffset">WordOffset</dfn>,</td></tr>
<tr><th id="171">171</th><td>                           <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col3 decl" id="13Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="13Pred">Pred</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="14PredReg" title='PredReg' data-type='unsigned int' data-ref="14PredReg">PredReg</dfn>);</td></tr>
<tr><th id="172">172</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt20CreateLoadStoreMultiERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEijbjNS1_3290807" title='(anonymous namespace)::ARMLoadStoreOpt::CreateLoadStoreMulti' data-type='llvm::MachineInstr * (anonymous namespace)::ARMLoadStoreOpt::CreateLoadStoreMulti(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, int Offset, unsigned int Base, bool BaseKill, unsigned int Opcode, ARMCC::CondCodes Pred, unsigned int PredReg, const llvm::DebugLoc &amp; DL, ArrayRef&lt;std::pair&lt;unsigned int, bool&gt; &gt; Regs, ArrayRef&lt;llvm::MachineInstr *&gt; Instrs)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt20CreateLoadStoreMultiERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEijbjNS1_3290807">CreateLoadStoreMulti</a>(</td></tr>
<tr><th id="173">173</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="15MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="15MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="16InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="16InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="174">174</th><td>        <em>int</em> <dfn class="local col7 decl" id="17Offset" title='Offset' data-type='int' data-ref="17Offset">Offset</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="18Base" title='Base' data-type='unsigned int' data-ref="18Base">Base</dfn>, <em>bool</em> <dfn class="local col9 decl" id="19BaseKill" title='BaseKill' data-type='bool' data-ref="19BaseKill">BaseKill</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20Opcode" title='Opcode' data-type='unsigned int' data-ref="20Opcode">Opcode</dfn>,</td></tr>
<tr><th id="175">175</th><td>        <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col1 decl" id="21Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="21Pred">Pred</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="22PredReg" title='PredReg' data-type='unsigned int' data-ref="22PredReg">PredReg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="23DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="23DL">DL</dfn>,</td></tr>
<tr><th id="176">176</th><td>        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>bool</em>&gt;&gt; <dfn class="local col4 decl" id="24Regs" title='Regs' data-type='ArrayRef&lt;std::pair&lt;unsigned int, bool&gt; &gt;' data-ref="24Regs">Regs</dfn>,</td></tr>
<tr><th id="177">177</th><td>        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <dfn class="local col5 decl" id="25Instrs" title='Instrs' data-type='ArrayRef&lt;llvm::MachineInstr *&gt;' data-ref="25Instrs">Instrs</dfn>);</td></tr>
<tr><th id="178">178</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZNK12_GLOBAL__N_115ARMLoadStoreOpt21CreateLoadStoreDoubleERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEijbjNS10146541" title='(anonymous namespace)::ARMLoadStoreOpt::CreateLoadStoreDouble' data-type='llvm::MachineInstr * (anonymous namespace)::ARMLoadStoreOpt::CreateLoadStoreDouble(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, int Offset, unsigned int Base, bool BaseKill, unsigned int Opcode, ARMCC::CondCodes Pred, unsigned int PredReg, const llvm::DebugLoc &amp; DL, ArrayRef&lt;std::pair&lt;unsigned int, bool&gt; &gt; Regs, ArrayRef&lt;llvm::MachineInstr *&gt; Instrs) const' data-ref="_ZNK12_GLOBAL__N_115ARMLoadStoreOpt21CreateLoadStoreDoubleERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEijbjNS10146541">CreateLoadStoreDouble</a>(</td></tr>
<tr><th id="179">179</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="26MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="26MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="27InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="27InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="180">180</th><td>        <em>int</em> <dfn class="local col8 decl" id="28Offset" title='Offset' data-type='int' data-ref="28Offset">Offset</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="29Base" title='Base' data-type='unsigned int' data-ref="29Base">Base</dfn>, <em>bool</em> <dfn class="local col0 decl" id="30BaseKill" title='BaseKill' data-type='bool' data-ref="30BaseKill">BaseKill</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="31Opcode" title='Opcode' data-type='unsigned int' data-ref="31Opcode">Opcode</dfn>,</td></tr>
<tr><th id="181">181</th><td>        <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col2 decl" id="32Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="32Pred">Pred</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="33PredReg" title='PredReg' data-type='unsigned int' data-ref="33PredReg">PredReg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="34DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="34DL">DL</dfn>,</td></tr>
<tr><th id="182">182</th><td>        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>bool</em>&gt;&gt; <dfn class="local col5 decl" id="35Regs" title='Regs' data-type='ArrayRef&lt;std::pair&lt;unsigned int, bool&gt; &gt;' data-ref="35Regs">Regs</dfn>,</td></tr>
<tr><th id="183">183</th><td>        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <dfn class="local col6 decl" id="36Instrs" title='Instrs' data-type='ArrayRef&lt;llvm::MachineInstr *&gt;' data-ref="36Instrs">Instrs</dfn>) <em>const</em>;</td></tr>
<tr><th id="184">184</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt14FormCandidatesERKN4llvm11SmallVectorINS0_15MemOpQueueEntryELj8EEE" title='(anonymous namespace)::ARMLoadStoreOpt::FormCandidates' data-type='void (anonymous namespace)::ARMLoadStoreOpt::FormCandidates(const MemOpQueue &amp; MemOps)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt14FormCandidatesERKN4llvm11SmallVectorINS0_15MemOpQueueEntryELj8EEE">FormCandidates</a>(<em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueue" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueue' data-type='SmallVector&lt;(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry, 8&gt;' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueue">MemOpQueue</a> &amp;<dfn class="local col7 decl" id="37MemOps" title='MemOps' data-type='const MemOpQueue &amp;' data-ref="37MemOps">MemOps</dfn>);</td></tr>
<tr><th id="185">185</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt14MergeOpsUpdateERKNS0_14MergeCandidateE" title='(anonymous namespace)::ARMLoadStoreOpt::MergeOpsUpdate' data-type='llvm::MachineInstr * (anonymous namespace)::ARMLoadStoreOpt::MergeOpsUpdate(const (anonymous namespace)::ARMLoadStoreOpt::MergeCandidate &amp; Cand)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt14MergeOpsUpdateERKNS0_14MergeCandidateE">MergeOpsUpdate</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate">MergeCandidate</a> &amp;<dfn class="local col8 decl" id="38Cand" title='Cand' data-type='const (anonymous namespace)::ARMLoadStoreOpt::MergeCandidate &amp;' data-ref="38Cand">Cand</dfn>);</td></tr>
<tr><th id="186">186</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt19FixInvalidRegPairOpERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMLoadStoreOpt::FixInvalidRegPairOp' data-type='bool (anonymous namespace)::ARMLoadStoreOpt::FixInvalidRegPairOp(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt19FixInvalidRegPairOpERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">FixInvalidRegPairOp</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="39MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="39MBB">MBB</dfn>,</td></tr>
<tr><th id="187">187</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="40MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="40MBBI">MBBI</dfn>);</td></tr>
<tr><th id="188">188</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt24MergeBaseUpdateLoadStoreEPN4llvm12MachineInstrE" title='(anonymous namespace)::ARMLoadStoreOpt::MergeBaseUpdateLoadStore' data-type='bool (anonymous namespace)::ARMLoadStoreOpt::MergeBaseUpdateLoadStore(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt24MergeBaseUpdateLoadStoreEPN4llvm12MachineInstrE">MergeBaseUpdateLoadStore</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="41MI" title='MI' data-type='llvm::MachineInstr *' data-ref="41MI">MI</dfn>);</td></tr>
<tr><th id="189">189</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE" title='(anonymous namespace)::ARMLoadStoreOpt::MergeBaseUpdateLSMultiple' data-type='bool (anonymous namespace)::ARMLoadStoreOpt::MergeBaseUpdateLSMultiple(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE">MergeBaseUpdateLSMultiple</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="42MI" title='MI' data-type='llvm::MachineInstr *' data-ref="42MI">MI</dfn>);</td></tr>
<tr><th id="190">190</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115ARMLoadStoreOpt23MergeBaseUpdateLSDoubleERN4llvm12MachineInstrE" title='(anonymous namespace)::ARMLoadStoreOpt::MergeBaseUpdateLSDouble' data-type='bool (anonymous namespace)::ARMLoadStoreOpt::MergeBaseUpdateLSDouble(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_115ARMLoadStoreOpt23MergeBaseUpdateLSDoubleERN4llvm12MachineInstrE">MergeBaseUpdateLSDouble</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="43MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="43MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="191">191</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt21LoadStoreMultipleOptiERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMLoadStoreOpt::LoadStoreMultipleOpti' data-type='bool (anonymous namespace)::ARMLoadStoreOpt::LoadStoreMultipleOpti(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt21LoadStoreMultipleOptiERN4llvm17MachineBasicBlockE">LoadStoreMultipleOpti</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="44MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="44MBB">MBB</dfn>);</td></tr>
<tr><th id="192">192</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMLoadStoreOpt::MergeReturnIntoLDM' data-type='bool (anonymous namespace)::ARMLoadStoreOpt::MergeReturnIntoLDM(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE">MergeReturnIntoLDM</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="45MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="45MBB">MBB</dfn>);</td></tr>
<tr><th id="193">193</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt12CombineMovBxERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMLoadStoreOpt::CombineMovBx' data-type='bool (anonymous namespace)::ARMLoadStoreOpt::CombineMovBx(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt12CombineMovBxERN4llvm17MachineBasicBlockE">CombineMovBx</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="46MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="46MBB">MBB</dfn>);</td></tr>
<tr><th id="194">194</th><td>  };</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a>::<dfn class="tu decl def" id="(anonymousnamespace)::ARMLoadStoreOpt::ID" title='(anonymous namespace)::ARMLoadStoreOpt::ID' data-type='char' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeARMLoadStoreOptPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;ARM load / store optimization pass&quot;, &quot;arm-ldst-opt&quot;, &amp;ARMLoadStoreOpt::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;ARMLoadStoreOpt&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeARMLoadStoreOptPassFlag; void llvm::initializeARMLoadStoreOptPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeARMLoadStoreOptPassFlag, initializeARMLoadStoreOptPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"arm-ldst-opt"</q>, <a class="macro" href="#93" title="&quot;ARM load / store optimization pass&quot;" data-ref="_M/ARM_LOAD_STORE_OPT_NAME">ARM_LOAD_STORE_OPT_NAME</a>, <b>false</b>,</td></tr>
<tr><th id="201">201</th><td>                <b>false</b>)</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11definesCPSRRKN4llvm12MachineInstrE" title='definesCPSR' data-type='bool definesCPSR(const llvm::MachineInstr &amp; MI)' data-ref="_ZL11definesCPSRRKN4llvm12MachineInstrE">definesCPSR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="47MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="47MI">MI</dfn>) {</td></tr>
<tr><th id="204">204</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="48MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="48MO">MO</dfn> : <a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="205">205</th><td>    <b>if</b> (!<a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="206">206</th><td>      <b>continue</b>;</td></tr>
<tr><th id="207">207</th><td>    <b>if</b> (MO.isDef() &amp;&amp; MO.getReg() == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span> &amp;&amp; !MO.isDead())</td></tr>
<tr><th id="208">208</th><td>      <i>// If the instruction has live CPSR def, then it's not safe to fold it</i></td></tr>
<tr><th id="209">209</th><td><i>      // into load / store.</i></td></tr>
<tr><th id="210">210</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="211">211</th><td>  }</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="214">214</th><td>}</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE" title='getMemoryOpOffset' data-type='int getMemoryOpOffset(const llvm::MachineInstr &amp; MI)' data-ref="_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE">getMemoryOpOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="49MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="49MI">MI</dfn>) {</td></tr>
<tr><th id="217">217</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="50Opcode" title='Opcode' data-type='unsigned int' data-ref="50Opcode">Opcode</dfn> = <a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="218">218</th><td>  <em>bool</em> <dfn class="local col1 decl" id="51isAM3" title='isAM3' data-type='bool' data-ref="51isAM3">isAM3</dfn> = Opcode == ARM::<span class='error' title="no member named &apos;LDRD&apos; in namespace &apos;llvm::ARM&apos;">LDRD</span> || Opcode == ARM::<span class='error' title="no member named &apos;STRD&apos; in namespace &apos;llvm::ARM&apos;">STRD</span>;</td></tr>
<tr><th id="219">219</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="52NumOperands" title='NumOperands' data-type='unsigned int' data-ref="52NumOperands">NumOperands</dfn> = <a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="220">220</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53OffField" title='OffField' data-type='unsigned int' data-ref="53OffField">OffField</dfn> = <a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#52NumOperands" title='NumOperands' data-ref="52NumOperands">NumOperands</a> - <var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span> || Opcode == ARM::<span class='error' title="no member named &apos;t2LDRi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi8</span> ||</td></tr>
<tr><th id="223">223</th><td>      Opcode == ARM::<span class='error' title="no member named &apos;t2STRi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRi12</span> || Opcode == ARM::<span class='error' title="no member named &apos;t2STRi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRi8</span> ||</td></tr>
<tr><th id="224">224</th><td>      Opcode == ARM::<span class='error' title="no member named &apos;t2LDRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRDi8</span> || Opcode == ARM::<span class='error' title="no member named &apos;t2STRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRDi8</span> ||</td></tr>
<tr><th id="225">225</th><td>      Opcode == ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>   || Opcode == ARM::<span class='error' title="no member named &apos;STRi12&apos; in namespace &apos;llvm::ARM&apos;">STRi12</span>)</td></tr>
<tr><th id="226">226</th><td>    <b>return</b> <a class="local col3 ref" href="#53OffField" title='OffField' data-ref="53OffField">OffField</a>;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <i>// Thumb1 immediate offsets are scaled by 4</i></td></tr>
<tr><th id="229">229</th><td>  <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;tLDRi&apos; in namespace &apos;llvm::ARM&apos;">tLDRi</span> || Opcode == ARM::<span class='error' title="no member named &apos;tSTRi&apos; in namespace &apos;llvm::ARM&apos;">tSTRi</span> ||</td></tr>
<tr><th id="230">230</th><td>      Opcode == ARM::<span class='error' title="no member named &apos;tLDRspi&apos; in namespace &apos;llvm::ARM&apos;">tLDRspi</span> || Opcode == ARM::<span class='error' title="no member named &apos;tSTRspi&apos; in namespace &apos;llvm::ARM&apos;">tSTRspi</span>)</td></tr>
<tr><th id="231">231</th><td>    <b>return</b> <a class="local col3 ref" href="#53OffField" title='OffField' data-ref="53OffField">OffField</a> * <var>4</var>;</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <em>int</em> <dfn class="local col4 decl" id="54Offset" title='Offset' data-type='int' data-ref="54Offset">Offset</dfn> = isAM3 ? ARM_AM::getAM3Offset(OffField)</td></tr>
<tr><th id="234">234</th><td>    : ARM_AM::getAM5Offset(OffField) * <var>4</var>;</td></tr>
<tr><th id="235">235</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col5 decl" id="55Op" title='Op' data-type='ARM_AM::AddrOpc' data-ref="55Op">Op</dfn> = isAM3 ? ARM_AM::getAM3Op(OffField)</td></tr>
<tr><th id="236">236</th><td>    : ARM_AM::getAM5Op(OffField);</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <b>if</b> (<a class="local col5 ref" href="#55Op" title='Op' data-ref="55Op">Op</a> == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>)</td></tr>
<tr><th id="239">239</th><td>    <b>return</b> -<a class="local col4 ref" href="#54Offset" title='Offset' data-ref="54Offset">Offset</a>;</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <b>return</b> <a class="local col4 ref" href="#54Offset" title='Offset' data-ref="54Offset">Offset</a>;</td></tr>
<tr><th id="242">242</th><td>}</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="tu decl def" id="_ZL18getLoadStoreBaseOpRKN4llvm12MachineInstrE" title='getLoadStoreBaseOp' data-type='const llvm::MachineOperand &amp; getLoadStoreBaseOp(const llvm::MachineInstr &amp; MI)' data-ref="_ZL18getLoadStoreBaseOpRKN4llvm12MachineInstrE">getLoadStoreBaseOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="56MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="56MI">MI</dfn>) {</td></tr>
<tr><th id="245">245</th><td>  <b>return</b> <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="246">246</th><td>}</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="tu decl def" id="_ZL17getLoadStoreRegOpRKN4llvm12MachineInstrE" title='getLoadStoreRegOp' data-type='const llvm::MachineOperand &amp; getLoadStoreRegOp(const llvm::MachineInstr &amp; MI)' data-ref="_ZL17getLoadStoreRegOpRKN4llvm12MachineInstrE">getLoadStoreRegOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="57MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="57MI">MI</dfn>) {</td></tr>
<tr><th id="249">249</th><td>  <b>return</b> <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="250">250</th><td>}</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL26getLoadStoreMultipleOpcodejN4llvm6ARM_AM9AMSubModeE" title='getLoadStoreMultipleOpcode' data-type='int getLoadStoreMultipleOpcode(unsigned int Opcode, ARM_AM::AMSubMode Mode)' data-ref="_ZL26getLoadStoreMultipleOpcodejN4llvm6ARM_AM9AMSubModeE">getLoadStoreMultipleOpcode</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="58Opcode" title='Opcode' data-type='unsigned int' data-ref="58Opcode">Opcode</dfn>, <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode" title='llvm::ARM_AM::AMSubMode' data-ref="llvm::ARM_AM::AMSubMode">AMSubMode</a> <dfn class="local col9 decl" id="59Mode" title='Mode' data-type='ARM_AM::AMSubMode' data-ref="59Mode">Mode</dfn>) {</td></tr>
<tr><th id="253">253</th><td>  <b>switch</b> (<a class="local col8 ref" href="#58Opcode" title='Opcode' data-ref="58Opcode">Opcode</a>) {</td></tr>
<tr><th id="254">254</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled opcode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 254)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled opcode!"</q>);</td></tr>
<tr><th id="255">255</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>:</td></tr>
<tr><th id="256">256</th><td>    ++NumLDMGened;</td></tr>
<tr><th id="257">257</th><td>    <b>switch</b> (<a class="local col9 ref" href="#59Mode" title='Mode' data-ref="59Mode">Mode</a>) {</td></tr>
<tr><th id="258">258</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 258)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="259">259</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ia" title='llvm::ARM_AM::AMSubMode::ia' data-ref="llvm::ARM_AM::AMSubMode::ia">ia</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;LDMIA&apos; in namespace &apos;llvm::ARM&apos;">LDMIA</span>;</td></tr>
<tr><th id="260">260</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::da" title='llvm::ARM_AM::AMSubMode::da' data-ref="llvm::ARM_AM::AMSubMode::da">da</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;LDMDA&apos; in namespace &apos;llvm::ARM&apos;">LDMDA</span>;</td></tr>
<tr><th id="261">261</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::db" title='llvm::ARM_AM::AMSubMode::db' data-ref="llvm::ARM_AM::AMSubMode::db">db</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;LDMDB&apos; in namespace &apos;llvm::ARM&apos;">LDMDB</span>;</td></tr>
<tr><th id="262">262</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ib" title='llvm::ARM_AM::AMSubMode::ib' data-ref="llvm::ARM_AM::AMSubMode::ib">ib</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;LDMIB&apos; in namespace &apos;llvm::ARM&apos;">LDMIB</span>;</td></tr>
<tr><th id="263">263</th><td>    }</td></tr>
<tr><th id="264">264</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRi12&apos; in namespace &apos;llvm::ARM&apos;">STRi12</span>:</td></tr>
<tr><th id="265">265</th><td>    ++NumSTMGened;</td></tr>
<tr><th id="266">266</th><td>    <b>switch</b> (<a class="local col9 ref" href="#59Mode" title='Mode' data-ref="59Mode">Mode</a>) {</td></tr>
<tr><th id="267">267</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 267)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="268">268</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ia" title='llvm::ARM_AM::AMSubMode::ia' data-ref="llvm::ARM_AM::AMSubMode::ia">ia</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;STMIA&apos; in namespace &apos;llvm::ARM&apos;">STMIA</span>;</td></tr>
<tr><th id="269">269</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::da" title='llvm::ARM_AM::AMSubMode::da' data-ref="llvm::ARM_AM::AMSubMode::da">da</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;STMDA&apos; in namespace &apos;llvm::ARM&apos;">STMDA</span>;</td></tr>
<tr><th id="270">270</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::db" title='llvm::ARM_AM::AMSubMode::db' data-ref="llvm::ARM_AM::AMSubMode::db">db</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;STMDB&apos; in namespace &apos;llvm::ARM&apos;">STMDB</span>;</td></tr>
<tr><th id="271">271</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ib" title='llvm::ARM_AM::AMSubMode::ib' data-ref="llvm::ARM_AM::AMSubMode::ib">ib</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;STMIB&apos; in namespace &apos;llvm::ARM&apos;">STMIB</span>;</td></tr>
<tr><th id="272">272</th><td>    }</td></tr>
<tr><th id="273">273</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRi&apos; in namespace &apos;llvm::ARM&apos;">tLDRi</span>:</td></tr>
<tr><th id="274">274</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRspi&apos; in namespace &apos;llvm::ARM&apos;">tLDRspi</span>:</td></tr>
<tr><th id="275">275</th><td>    <i>// tLDMIA is writeback-only - unless the base register is in the input</i></td></tr>
<tr><th id="276">276</th><td><i>    // reglist.</i></td></tr>
<tr><th id="277">277</th><td>    ++NumLDMGened;</td></tr>
<tr><th id="278">278</th><td>    <b>switch</b> (<a class="local col9 ref" href="#59Mode" title='Mode' data-ref="59Mode">Mode</a>) {</td></tr>
<tr><th id="279">279</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 279)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="280">280</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ia" title='llvm::ARM_AM::AMSubMode::ia' data-ref="llvm::ARM_AM::AMSubMode::ia">ia</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;tLDMIA&apos; in namespace &apos;llvm::ARM&apos;">tLDMIA</span>;</td></tr>
<tr><th id="281">281</th><td>    }</td></tr>
<tr><th id="282">282</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTRi&apos; in namespace &apos;llvm::ARM&apos;">tSTRi</span>:</td></tr>
<tr><th id="283">283</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTRspi&apos; in namespace &apos;llvm::ARM&apos;">tSTRspi</span>:</td></tr>
<tr><th id="284">284</th><td>    <i>// There is no non-writeback tSTMIA either.</i></td></tr>
<tr><th id="285">285</th><td>    ++NumSTMGened;</td></tr>
<tr><th id="286">286</th><td>    <b>switch</b> (<a class="local col9 ref" href="#59Mode" title='Mode' data-ref="59Mode">Mode</a>) {</td></tr>
<tr><th id="287">287</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 287)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="288">288</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ia" title='llvm::ARM_AM::AMSubMode::ia' data-ref="llvm::ARM_AM::AMSubMode::ia">ia</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;tSTMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tSTMIA_UPD</span>;</td></tr>
<tr><th id="289">289</th><td>    }</td></tr>
<tr><th id="290">290</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi8</span>:</td></tr>
<tr><th id="291">291</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span>:</td></tr>
<tr><th id="292">292</th><td>    ++NumLDMGened;</td></tr>
<tr><th id="293">293</th><td>    <b>switch</b> (<a class="local col9 ref" href="#59Mode" title='Mode' data-ref="59Mode">Mode</a>) {</td></tr>
<tr><th id="294">294</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 294)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="295">295</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ia" title='llvm::ARM_AM::AMSubMode::ia' data-ref="llvm::ARM_AM::AMSubMode::ia">ia</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;t2LDMIA&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA</span>;</td></tr>
<tr><th id="296">296</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::db" title='llvm::ARM_AM::AMSubMode::db' data-ref="llvm::ARM_AM::AMSubMode::db">db</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;t2LDMDB&apos; in namespace &apos;llvm::ARM&apos;">t2LDMDB</span>;</td></tr>
<tr><th id="297">297</th><td>    }</td></tr>
<tr><th id="298">298</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRi8</span>:</td></tr>
<tr><th id="299">299</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRi12</span>:</td></tr>
<tr><th id="300">300</th><td>    ++NumSTMGened;</td></tr>
<tr><th id="301">301</th><td>    <b>switch</b> (<a class="local col9 ref" href="#59Mode" title='Mode' data-ref="59Mode">Mode</a>) {</td></tr>
<tr><th id="302">302</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 302)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="303">303</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ia" title='llvm::ARM_AM::AMSubMode::ia' data-ref="llvm::ARM_AM::AMSubMode::ia">ia</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;t2STMIA&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA</span>;</td></tr>
<tr><th id="304">304</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::db" title='llvm::ARM_AM::AMSubMode::db' data-ref="llvm::ARM_AM::AMSubMode::db">db</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;t2STMDB&apos; in namespace &apos;llvm::ARM&apos;">t2STMDB</span>;</td></tr>
<tr><th id="305">305</th><td>    }</td></tr>
<tr><th id="306">306</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRS&apos; in namespace &apos;llvm::ARM&apos;">VLDRS</span>:</td></tr>
<tr><th id="307">307</th><td>    ++NumVLDMGened;</td></tr>
<tr><th id="308">308</th><td>    <b>switch</b> (<a class="local col9 ref" href="#59Mode" title='Mode' data-ref="59Mode">Mode</a>) {</td></tr>
<tr><th id="309">309</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 309)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="310">310</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ia" title='llvm::ARM_AM::AMSubMode::ia' data-ref="llvm::ARM_AM::AMSubMode::ia">ia</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLDMSIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMSIA</span>;</td></tr>
<tr><th id="311">311</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::db" title='llvm::ARM_AM::AMSubMode::db' data-ref="llvm::ARM_AM::AMSubMode::db">db</a>: <b>return</b> <var>0</var>; <i>// Only VLDMSDB_UPD exists.</i></td></tr>
<tr><th id="312">312</th><td>    }</td></tr>
<tr><th id="313">313</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTRS&apos; in namespace &apos;llvm::ARM&apos;">VSTRS</span>:</td></tr>
<tr><th id="314">314</th><td>    ++NumVSTMGened;</td></tr>
<tr><th id="315">315</th><td>    <b>switch</b> (<a class="local col9 ref" href="#59Mode" title='Mode' data-ref="59Mode">Mode</a>) {</td></tr>
<tr><th id="316">316</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 316)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="317">317</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ia" title='llvm::ARM_AM::AMSubMode::ia' data-ref="llvm::ARM_AM::AMSubMode::ia">ia</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;VSTMSIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMSIA</span>;</td></tr>
<tr><th id="318">318</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::db" title='llvm::ARM_AM::AMSubMode::db' data-ref="llvm::ARM_AM::AMSubMode::db">db</a>: <b>return</b> <var>0</var>; <i>// Only VSTMSDB_UPD exists.</i></td></tr>
<tr><th id="319">319</th><td>    }</td></tr>
<tr><th id="320">320</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span>:</td></tr>
<tr><th id="321">321</th><td>    ++NumVLDMGened;</td></tr>
<tr><th id="322">322</th><td>    <b>switch</b> (<a class="local col9 ref" href="#59Mode" title='Mode' data-ref="59Mode">Mode</a>) {</td></tr>
<tr><th id="323">323</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 323)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="324">324</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ia" title='llvm::ARM_AM::AMSubMode::ia' data-ref="llvm::ARM_AM::AMSubMode::ia">ia</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLDMDIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA</span>;</td></tr>
<tr><th id="325">325</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::db" title='llvm::ARM_AM::AMSubMode::db' data-ref="llvm::ARM_AM::AMSubMode::db">db</a>: <b>return</b> <var>0</var>; <i>// Only VLDMDDB_UPD exists.</i></td></tr>
<tr><th id="326">326</th><td>    }</td></tr>
<tr><th id="327">327</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTRD&apos; in namespace &apos;llvm::ARM&apos;">VSTRD</span>:</td></tr>
<tr><th id="328">328</th><td>    ++NumVSTMGened;</td></tr>
<tr><th id="329">329</th><td>    <b>switch</b> (<a class="local col9 ref" href="#59Mode" title='Mode' data-ref="59Mode">Mode</a>) {</td></tr>
<tr><th id="330">330</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 330)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="331">331</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ia" title='llvm::ARM_AM::AMSubMode::ia' data-ref="llvm::ARM_AM::AMSubMode::ia">ia</a>: <b>return</b> ARM::<span class='error' title="no member named &apos;VSTMDIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMDIA</span>;</td></tr>
<tr><th id="332">332</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::db" title='llvm::ARM_AM::AMSubMode::db' data-ref="llvm::ARM_AM::AMSubMode::db">db</a>: <b>return</b> <var>0</var>; <i>// Only VSTMDDB_UPD exists.</i></td></tr>
<tr><th id="333">333</th><td>    }</td></tr>
<tr><th id="334">334</th><td>  }</td></tr>
<tr><th id="335">335</th><td>}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><em>static</em> <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode" title='llvm::ARM_AM::AMSubMode' data-ref="llvm::ARM_AM::AMSubMode">AMSubMode</a> <dfn class="tu decl def" id="_ZL27getLoadStoreMultipleSubModej" title='getLoadStoreMultipleSubMode' data-type='ARM_AM::AMSubMode getLoadStoreMultipleSubMode(unsigned int Opcode)' data-ref="_ZL27getLoadStoreMultipleSubModej">getLoadStoreMultipleSubMode</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="60Opcode" title='Opcode' data-type='unsigned int' data-ref="60Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="338">338</th><td>  <b>switch</b> (<a class="local col0 ref" href="#60Opcode" title='Opcode' data-ref="60Opcode">Opcode</a>) {</td></tr>
<tr><th id="339">339</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled opcode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 339)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled opcode!"</q>);</td></tr>
<tr><th id="340">340</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIA_RET&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_RET</span>:</td></tr>
<tr><th id="341">341</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIA&apos; in namespace &apos;llvm::ARM&apos;">LDMIA</span>:</td></tr>
<tr><th id="342">342</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_UPD</span>:</td></tr>
<tr><th id="343">343</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIA&apos; in namespace &apos;llvm::ARM&apos;">STMIA</span>:</td></tr>
<tr><th id="344">344</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMIA_UPD</span>:</td></tr>
<tr><th id="345">345</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDMIA&apos; in namespace &apos;llvm::ARM&apos;">tLDMIA</span>:</td></tr>
<tr><th id="346">346</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tLDMIA_UPD</span>:</td></tr>
<tr><th id="347">347</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tSTMIA_UPD</span>:</td></tr>
<tr><th id="348">348</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMIA_RET&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_RET</span>:</td></tr>
<tr><th id="349">349</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMIA&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA</span>:</td></tr>
<tr><th id="350">350</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_UPD</span>:</td></tr>
<tr><th id="351">351</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMIA&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA</span>:</td></tr>
<tr><th id="352">352</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA_UPD</span>:</td></tr>
<tr><th id="353">353</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMSIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMSIA</span>:</td></tr>
<tr><th id="354">354</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMSIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMSIA_UPD</span>:</td></tr>
<tr><th id="355">355</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMSIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMSIA</span>:</td></tr>
<tr><th id="356">356</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMSIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMSIA_UPD</span>:</td></tr>
<tr><th id="357">357</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMDIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA</span>:</td></tr>
<tr><th id="358">358</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMDIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA_UPD</span>:</td></tr>
<tr><th id="359">359</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMDIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMDIA</span>:</td></tr>
<tr><th id="360">360</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMDIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDIA_UPD</span>:</td></tr>
<tr><th id="361">361</th><td>    <b>return</b> ARM_AM::ia;</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDA&apos; in namespace &apos;llvm::ARM&apos;">LDMDA</span>:</td></tr>
<tr><th id="364">364</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMDA_UPD</span>:</td></tr>
<tr><th id="365">365</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDA&apos; in namespace &apos;llvm::ARM&apos;">STMDA</span>:</td></tr>
<tr><th id="366">366</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDA_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMDA_UPD</span>:</td></tr>
<tr><th id="367">367</th><td>    <b>return</b> ARM_AM::da;</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDB&apos; in namespace &apos;llvm::ARM&apos;">LDMDB</span>:</td></tr>
<tr><th id="370">370</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMDB_UPD</span>:</td></tr>
<tr><th id="371">371</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDB&apos; in namespace &apos;llvm::ARM&apos;">STMDB</span>:</td></tr>
<tr><th id="372">372</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMDB_UPD</span>:</td></tr>
<tr><th id="373">373</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMDB&apos; in namespace &apos;llvm::ARM&apos;">t2LDMDB</span>:</td></tr>
<tr><th id="374">374</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMDB_UPD</span>:</td></tr>
<tr><th id="375">375</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMDB&apos; in namespace &apos;llvm::ARM&apos;">t2STMDB</span>:</td></tr>
<tr><th id="376">376</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMDB_UPD</span>:</td></tr>
<tr><th id="377">377</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMSDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMSDB_UPD</span>:</td></tr>
<tr><th id="378">378</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMSDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMSDB_UPD</span>:</td></tr>
<tr><th id="379">379</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMDDB_UPD</span>:</td></tr>
<tr><th id="380">380</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDDB_UPD</span>:</td></tr>
<tr><th id="381">381</th><td>    <b>return</b> ARM_AM::db;</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIB&apos; in namespace &apos;llvm::ARM&apos;">LDMIB</span>:</td></tr>
<tr><th id="384">384</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIB_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIB_UPD</span>:</td></tr>
<tr><th id="385">385</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIB&apos; in namespace &apos;llvm::ARM&apos;">STMIB</span>:</td></tr>
<tr><th id="386">386</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIB_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMIB_UPD</span>:</td></tr>
<tr><th id="387">387</th><td>    <b>return</b> ARM_AM::ib;</td></tr>
<tr><th id="388">388</th><td>  }</td></tr>
<tr><th id="389">389</th><td>}</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isT1i32Loadj" title='isT1i32Load' data-type='bool isT1i32Load(unsigned int Opc)' data-ref="_ZL11isT1i32Loadj">isT1i32Load</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="61Opc" title='Opc' data-type='unsigned int' data-ref="61Opc">Opc</dfn>) {</td></tr>
<tr><th id="392">392</th><td>  <b>return</b> Opc == ARM::<span class='error' title="no member named &apos;tLDRi&apos; in namespace &apos;llvm::ARM&apos;">tLDRi</span> || Opc == ARM::<span class='error' title="no member named &apos;tLDRspi&apos; in namespace &apos;llvm::ARM&apos;">tLDRspi</span>;</td></tr>
<tr><th id="393">393</th><td>}</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isT2i32Loadj" title='isT2i32Load' data-type='bool isT2i32Load(unsigned int Opc)' data-ref="_ZL11isT2i32Loadj">isT2i32Load</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="62Opc" title='Opc' data-type='unsigned int' data-ref="62Opc">Opc</dfn>) {</td></tr>
<tr><th id="396">396</th><td>  <b>return</b> Opc == ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span> || Opc == ARM::<span class='error' title="no member named &apos;t2LDRi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi8</span>;</td></tr>
<tr><th id="397">397</th><td>}</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL9isi32Loadj" title='isi32Load' data-type='bool isi32Load(unsigned int Opc)' data-ref="_ZL9isi32Loadj">isi32Load</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="63Opc" title='Opc' data-type='unsigned int' data-ref="63Opc">Opc</dfn>) {</td></tr>
<tr><th id="400">400</th><td>  <b>return</b> Opc == ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span> || isT1i32Load(Opc) || isT2i32Load(Opc) ;</td></tr>
<tr><th id="401">401</th><td>}</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12isT1i32Storej" title='isT1i32Store' data-type='bool isT1i32Store(unsigned int Opc)' data-ref="_ZL12isT1i32Storej">isT1i32Store</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="64Opc" title='Opc' data-type='unsigned int' data-ref="64Opc">Opc</dfn>) {</td></tr>
<tr><th id="404">404</th><td>  <b>return</b> Opc == ARM::<span class='error' title="no member named &apos;tSTRi&apos; in namespace &apos;llvm::ARM&apos;">tSTRi</span> || Opc == ARM::<span class='error' title="no member named &apos;tSTRspi&apos; in namespace &apos;llvm::ARM&apos;">tSTRspi</span>;</td></tr>
<tr><th id="405">405</th><td>}</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12isT2i32Storej" title='isT2i32Store' data-type='bool isT2i32Store(unsigned int Opc)' data-ref="_ZL12isT2i32Storej">isT2i32Store</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="65Opc" title='Opc' data-type='unsigned int' data-ref="65Opc">Opc</dfn>) {</td></tr>
<tr><th id="408">408</th><td>  <b>return</b> Opc == ARM::<span class='error' title="no member named &apos;t2STRi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRi12</span> || Opc == ARM::<span class='error' title="no member named &apos;t2STRi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRi8</span>;</td></tr>
<tr><th id="409">409</th><td>}</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10isi32Storej" title='isi32Store' data-type='bool isi32Store(unsigned int Opc)' data-ref="_ZL10isi32Storej">isi32Store</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="66Opc" title='Opc' data-type='unsigned int' data-ref="66Opc">Opc</dfn>) {</td></tr>
<tr><th id="412">412</th><td>  <b>return</b> Opc == ARM::<span class='error' title="no member named &apos;STRi12&apos; in namespace &apos;llvm::ARM&apos;">STRi12</span> || isT1i32Store(Opc) || isT2i32Store(Opc);</td></tr>
<tr><th id="413">413</th><td>}</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12isLoadSinglej" title='isLoadSingle' data-type='bool isLoadSingle(unsigned int Opc)' data-ref="_ZL12isLoadSinglej">isLoadSingle</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="67Opc" title='Opc' data-type='unsigned int' data-ref="67Opc">Opc</dfn>) {</td></tr>
<tr><th id="416">416</th><td>  <b>return</b> isi32Load(Opc) || Opc == ARM::<span class='error' title="no member named &apos;VLDRS&apos; in namespace &apos;llvm::ARM&apos;">VLDRS</span> || Opc == ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span>;</td></tr>
<tr><th id="417">417</th><td>}</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL11getImmScalej" title='getImmScale' data-type='unsigned int getImmScale(unsigned int Opc)' data-ref="_ZL11getImmScalej">getImmScale</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="68Opc" title='Opc' data-type='unsigned int' data-ref="68Opc">Opc</dfn>) {</td></tr>
<tr><th id="420">420</th><td>  <b>switch</b> (<a class="local col8 ref" href="#68Opc" title='Opc' data-ref="68Opc">Opc</a>) {</td></tr>
<tr><th id="421">421</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled opcode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 421)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled opcode!"</q>);</td></tr>
<tr><th id="422">422</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRi&apos; in namespace &apos;llvm::ARM&apos;">tLDRi</span>:</td></tr>
<tr><th id="423">423</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTRi&apos; in namespace &apos;llvm::ARM&apos;">tSTRi</span>:</td></tr>
<tr><th id="424">424</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRspi&apos; in namespace &apos;llvm::ARM&apos;">tLDRspi</span>:</td></tr>
<tr><th id="425">425</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTRspi&apos; in namespace &apos;llvm::ARM&apos;">tSTRspi</span>:</td></tr>
<tr><th id="426">426</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="427">427</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRHi&apos; in namespace &apos;llvm::ARM&apos;">tLDRHi</span>:</td></tr>
<tr><th id="428">428</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTRHi&apos; in namespace &apos;llvm::ARM&apos;">tSTRHi</span>:</td></tr>
<tr><th id="429">429</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="430">430</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRBi&apos; in namespace &apos;llvm::ARM&apos;">tLDRBi</span>:</td></tr>
<tr><th id="431">431</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTRBi&apos; in namespace &apos;llvm::ARM&apos;">tSTRBi</span>:</td></tr>
<tr><th id="432">432</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="433">433</th><td>  }</td></tr>
<tr><th id="434">434</th><td>}</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL25getLSMultipleTransferSizePKN4llvm12MachineInstrE" title='getLSMultipleTransferSize' data-type='unsigned int getLSMultipleTransferSize(const llvm::MachineInstr * MI)' data-ref="_ZL25getLSMultipleTransferSizePKN4llvm12MachineInstrE">getLSMultipleTransferSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="69MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="69MI">MI</dfn>) {</td></tr>
<tr><th id="437">437</th><td>  <b>switch</b> (<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="438">438</th><td>  <b>default</b>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="439">439</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>:</td></tr>
<tr><th id="440">440</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRi12&apos; in namespace &apos;llvm::ARM&apos;">STRi12</span>:</td></tr>
<tr><th id="441">441</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRi&apos; in namespace &apos;llvm::ARM&apos;">tLDRi</span>:</td></tr>
<tr><th id="442">442</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTRi&apos; in namespace &apos;llvm::ARM&apos;">tSTRi</span>:</td></tr>
<tr><th id="443">443</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRspi&apos; in namespace &apos;llvm::ARM&apos;">tLDRspi</span>:</td></tr>
<tr><th id="444">444</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTRspi&apos; in namespace &apos;llvm::ARM&apos;">tSTRspi</span>:</td></tr>
<tr><th id="445">445</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi8</span>:</td></tr>
<tr><th id="446">446</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span>:</td></tr>
<tr><th id="447">447</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRi8</span>:</td></tr>
<tr><th id="448">448</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRi12</span>:</td></tr>
<tr><th id="449">449</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRS&apos; in namespace &apos;llvm::ARM&apos;">VLDRS</span>:</td></tr>
<tr><th id="450">450</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTRS&apos; in namespace &apos;llvm::ARM&apos;">VSTRS</span>:</td></tr>
<tr><th id="451">451</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="452">452</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span>:</td></tr>
<tr><th id="453">453</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTRD&apos; in namespace &apos;llvm::ARM&apos;">VSTRD</span>:</td></tr>
<tr><th id="454">454</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="455">455</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIA&apos; in namespace &apos;llvm::ARM&apos;">LDMIA</span>:</td></tr>
<tr><th id="456">456</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDA&apos; in namespace &apos;llvm::ARM&apos;">LDMDA</span>:</td></tr>
<tr><th id="457">457</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDB&apos; in namespace &apos;llvm::ARM&apos;">LDMDB</span>:</td></tr>
<tr><th id="458">458</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIB&apos; in namespace &apos;llvm::ARM&apos;">LDMIB</span>:</td></tr>
<tr><th id="459">459</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIA&apos; in namespace &apos;llvm::ARM&apos;">STMIA</span>:</td></tr>
<tr><th id="460">460</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDA&apos; in namespace &apos;llvm::ARM&apos;">STMDA</span>:</td></tr>
<tr><th id="461">461</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDB&apos; in namespace &apos;llvm::ARM&apos;">STMDB</span>:</td></tr>
<tr><th id="462">462</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIB&apos; in namespace &apos;llvm::ARM&apos;">STMIB</span>:</td></tr>
<tr><th id="463">463</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDMIA&apos; in namespace &apos;llvm::ARM&apos;">tLDMIA</span>:</td></tr>
<tr><th id="464">464</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tLDMIA_UPD</span>:</td></tr>
<tr><th id="465">465</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tSTMIA_UPD</span>:</td></tr>
<tr><th id="466">466</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMIA&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA</span>:</td></tr>
<tr><th id="467">467</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMDB&apos; in namespace &apos;llvm::ARM&apos;">t2LDMDB</span>:</td></tr>
<tr><th id="468">468</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMIA&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA</span>:</td></tr>
<tr><th id="469">469</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMDB&apos; in namespace &apos;llvm::ARM&apos;">t2STMDB</span>:</td></tr>
<tr><th id="470">470</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMSIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMSIA</span>:</td></tr>
<tr><th id="471">471</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMSIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMSIA</span>:</td></tr>
<tr><th id="472">472</th><td>    <b>return</b> (MI-&gt;getNumOperands() - MI-&gt;getDesc().getNumOperands() + <var>1</var>) * <var>4</var>;</td></tr>
<tr><th id="473">473</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMDIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA</span>:</td></tr>
<tr><th id="474">474</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMDIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMDIA</span>:</td></tr>
<tr><th id="475">475</th><td>    <b>return</b> (MI-&gt;getNumOperands() - MI-&gt;getDesc().getNumOperands() + <var>1</var>) * <var>8</var>;</td></tr>
<tr><th id="476">476</th><td>  }</td></tr>
<tr><th id="477">477</th><td>}</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt17UpdateBaseRegUsesERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8Debu6282416">/// Update future uses of the base register with the offset introduced</i></td></tr>
<tr><th id="480">480</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt17UpdateBaseRegUsesERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8Debu6282416">/// due to writeback. This function only works on Thumb1.</i></td></tr>
<tr><th id="481">481</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMLoadStoreOpt17UpdateBaseRegUsesERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8Debu6282416" title='(anonymous namespace)::ARMLoadStoreOpt::UpdateBaseRegUses' data-type='void (anonymous namespace)::ARMLoadStoreOpt::UpdateBaseRegUses(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, const llvm::DebugLoc &amp; DL, unsigned int Base, unsigned int WordOffset, ARMCC::CondCodes Pred, unsigned int PredReg)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt17UpdateBaseRegUsesERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8Debu6282416">UpdateBaseRegUses</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="70MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="70MBB">MBB</dfn>,</td></tr>
<tr><th id="482">482</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="71MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="71MBBI">MBBI</dfn>,</td></tr>
<tr><th id="483">483</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="72DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="72DL">DL</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="73Base" title='Base' data-type='unsigned int' data-ref="73Base">Base</dfn>,</td></tr>
<tr><th id="484">484</th><td>                                        <em>unsigned</em> <dfn class="local col4 decl" id="74WordOffset" title='WordOffset' data-type='unsigned int' data-ref="74WordOffset">WordOffset</dfn>,</td></tr>
<tr><th id="485">485</th><td>                                        <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col5 decl" id="75Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="75Pred">Pred</dfn>,</td></tr>
<tr><th id="486">486</th><td>                                        <em>unsigned</em> <dfn class="local col6 decl" id="76PredReg" title='PredReg' data-type='unsigned int' data-ref="76PredReg">PredReg</dfn>) {</td></tr>
<tr><th id="487">487</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isThumb1 &amp;&amp; &quot;Can only update base register uses for Thumb1!&quot;) ? void (0) : __assert_fail (&quot;isThumb1 &amp;&amp; \&quot;Can only update base register uses for Thumb1!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 487, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::isThumb1" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb1' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb1">isThumb1</a> &amp;&amp; <q>"Can only update base register uses for Thumb1!"</q>);</td></tr>
<tr><th id="488">488</th><td>  <i>// Start updating any instructions with immediate offsets. Insert a SUB before</i></td></tr>
<tr><th id="489">489</th><td><i>  // the first non-updateable instruction (if any).</i></td></tr>
<tr><th id="490">490</th><td>  <b>for</b> (; <a class="local col1 ref" href="#71MBBI" title='MBBI' data-ref="71MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#71MBBI" title='MBBI' data-ref="71MBBI">MBBI</a>) {</td></tr>
<tr><th id="491">491</th><td>    <em>bool</em> <dfn class="local col7 decl" id="77InsertSub" title='InsertSub' data-type='bool' data-ref="77InsertSub">InsertSub</dfn> = <b>false</b>;</td></tr>
<tr><th id="492">492</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="78Opc" title='Opc' data-type='unsigned int' data-ref="78Opc">Opc</dfn> = <a class="local col1 ref" href="#71MBBI" title='MBBI' data-ref="71MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>    <b>if</b> (<a class="local col1 ref" href="#71MBBI" title='MBBI' data-ref="71MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col3 ref" href="#73Base" title='Base' data-ref="73Base">Base</a>)) {</td></tr>
<tr><th id="495">495</th><td>      <em>int</em> <dfn class="local col9 decl" id="79Offset" title='Offset' data-type='int' data-ref="79Offset">Offset</dfn>;</td></tr>
<tr><th id="496">496</th><td>      <em>bool</em> <dfn class="local col0 decl" id="80IsLoad" title='IsLoad' data-type='bool' data-ref="80IsLoad">IsLoad</dfn> =</td></tr>
<tr><th id="497">497</th><td>        Opc == ARM::<span class='error' title="no member named &apos;tLDRi&apos; in namespace &apos;llvm::ARM&apos;">tLDRi</span> || Opc == ARM::<span class='error' title="no member named &apos;tLDRHi&apos; in namespace &apos;llvm::ARM&apos;">tLDRHi</span> || Opc == ARM::<span class='error' title="no member named &apos;tLDRBi&apos; in namespace &apos;llvm::ARM&apos;">tLDRBi</span>;</td></tr>
<tr><th id="498">498</th><td>      <em>bool</em> <dfn class="local col1 decl" id="81IsStore" title='IsStore' data-type='bool' data-ref="81IsStore">IsStore</dfn> =</td></tr>
<tr><th id="499">499</th><td>        Opc == ARM::<span class='error' title="no member named &apos;tSTRi&apos; in namespace &apos;llvm::ARM&apos;">tSTRi</span> || Opc == ARM::<span class='error' title="no member named &apos;tSTRHi&apos; in namespace &apos;llvm::ARM&apos;">tSTRHi</span> || Opc == ARM::<span class='error' title="no member named &apos;tSTRBi&apos; in namespace &apos;llvm::ARM&apos;">tSTRBi</span>;</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>      <b>if</b> (<a class="local col0 ref" href="#80IsLoad" title='IsLoad' data-ref="80IsLoad">IsLoad</a> || <a class="local col1 ref" href="#81IsStore" title='IsStore' data-ref="81IsStore">IsStore</a>) {</td></tr>
<tr><th id="502">502</th><td>        <i>// Loads and stores with immediate offsets can be updated, but only if</i></td></tr>
<tr><th id="503">503</th><td><i>        // the new offset isn't negative.</i></td></tr>
<tr><th id="504">504</th><td><i>        // The MachineOperand containing the offset immediate is the last one</i></td></tr>
<tr><th id="505">505</th><td><i>        // before predicates.</i></td></tr>
<tr><th id="506">506</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="82MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="82MO">MO</dfn> =</td></tr>
<tr><th id="507">507</th><td>          <a class="local col1 ref" href="#71MBBI" title='MBBI' data-ref="71MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#71MBBI" title='MBBI' data-ref="71MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() - <var>3</var>);</td></tr>
<tr><th id="508">508</th><td>        <i>// The offsets are scaled by 1, 2 or 4 depending on the Opcode.</i></td></tr>
<tr><th id="509">509</th><td>        <a class="local col9 ref" href="#79Offset" title='Offset' data-ref="79Offset">Offset</a> = <a class="local col2 ref" href="#82MO" title='MO' data-ref="82MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() - <a class="local col4 ref" href="#74WordOffset" title='WordOffset' data-ref="74WordOffset">WordOffset</a> * <a class="tu ref" href="#_ZL11getImmScalej" title='getImmScale' data-use='c' data-ref="_ZL11getImmScalej">getImmScale</a>(<a class="local col8 ref" href="#78Opc" title='Opc' data-ref="78Opc">Opc</a>);</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>        <i>// If storing the base register, it needs to be reset first.</i></td></tr>
<tr><th id="512">512</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="83InstrSrcReg" title='InstrSrcReg' data-type='unsigned int' data-ref="83InstrSrcReg">InstrSrcReg</dfn> = <a class="tu ref" href="#_ZL17getLoadStoreRegOpRKN4llvm12MachineInstrE" title='getLoadStoreRegOp' data-use='c' data-ref="_ZL17getLoadStoreRegOpRKN4llvm12MachineInstrE">getLoadStoreRegOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#71MBBI" title='MBBI' data-ref="71MBBI">MBBI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>        <b>if</b> (<a class="local col9 ref" href="#79Offset" title='Offset' data-ref="79Offset">Offset</a> &gt;= <var>0</var> &amp;&amp; !(<a class="local col1 ref" href="#81IsStore" title='IsStore' data-ref="81IsStore">IsStore</a> &amp;&amp; <a class="local col3 ref" href="#83InstrSrcReg" title='InstrSrcReg' data-ref="83InstrSrcReg">InstrSrcReg</a> == <a class="local col3 ref" href="#73Base" title='Base' data-ref="73Base">Base</a>))</td></tr>
<tr><th id="515">515</th><td>          <a class="local col2 ref" href="#82MO" title='MO' data-ref="82MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col9 ref" href="#79Offset" title='Offset' data-ref="79Offset">Offset</a>);</td></tr>
<tr><th id="516">516</th><td>        <b>else</b></td></tr>
<tr><th id="517">517</th><td>          <a class="local col7 ref" href="#77InsertSub" title='InsertSub' data-ref="77InsertSub">InsertSub</a> = <b>true</b>;</td></tr>
<tr><th id="518">518</th><td>      } <b>else</b> <b>if</b> ((Opc == ARM::<span class='error' title="no member named &apos;tSUBi8&apos; in namespace &apos;llvm::ARM&apos;">tSUBi8</span> || Opc == ARM::<span class='error' title="no member named &apos;tADDi8&apos; in namespace &apos;llvm::ARM&apos;">tADDi8</span>) &amp;&amp;</td></tr>
<tr><th id="519">519</th><td>                 !definesCPSR(*MBBI)) {</td></tr>
<tr><th id="520">520</th><td>        <i>// SUBS/ADDS using this register, with a dead def of the CPSR.</i></td></tr>
<tr><th id="521">521</th><td><i>        // Merge it with the update; if the merged offset is too large,</i></td></tr>
<tr><th id="522">522</th><td><i>        // insert a new sub instead.</i></td></tr>
<tr><th id="523">523</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="84MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="84MO">MO</dfn> =</td></tr>
<tr><th id="524">524</th><td>          <a class="local col1 ref" href="#71MBBI" title='MBBI' data-ref="71MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#71MBBI" title='MBBI' data-ref="71MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() - <var>3</var>);</td></tr>
<tr><th id="525">525</th><td>        Offset = (Opc == ARM::<span class='error' title="no member named &apos;tSUBi8&apos; in namespace &apos;llvm::ARM&apos;">tSUBi8</span>) ?</td></tr>
<tr><th id="526">526</th><td>          MO.getImm() + WordOffset * <var>4</var> :</td></tr>
<tr><th id="527">527</th><td>          MO.getImm() - WordOffset * <var>4</var> ;</td></tr>
<tr><th id="528">528</th><td>        <b>if</b> (<a class="local col9 ref" href="#79Offset" title='Offset' data-ref="79Offset">Offset</a> &gt;= <var>0</var> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TL" title='(anonymous namespace)::ARMLoadStoreOpt::TL' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TL">TL</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase19isLegalAddImmediateEl" title='llvm::TargetLoweringBase::isLegalAddImmediate' data-ref="_ZNK4llvm18TargetLoweringBase19isLegalAddImmediateEl">isLegalAddImmediate</a>(<a class="local col9 ref" href="#79Offset" title='Offset' data-ref="79Offset">Offset</a>)) {</td></tr>
<tr><th id="529">529</th><td>          <i>// FIXME: Swap ADDS&lt;-&gt;SUBS if Offset &lt; 0, erase instruction if</i></td></tr>
<tr><th id="530">530</th><td><i>          // Offset == 0.</i></td></tr>
<tr><th id="531">531</th><td>          <a class="local col4 ref" href="#84MO" title='MO' data-ref="84MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col9 ref" href="#79Offset" title='Offset' data-ref="79Offset">Offset</a>);</td></tr>
<tr><th id="532">532</th><td>          <i>// The base register has now been reset, so exit early.</i></td></tr>
<tr><th id="533">533</th><td>          <b>return</b>;</td></tr>
<tr><th id="534">534</th><td>        } <b>else</b> {</td></tr>
<tr><th id="535">535</th><td>          <a class="local col7 ref" href="#77InsertSub" title='InsertSub' data-ref="77InsertSub">InsertSub</a> = <b>true</b>;</td></tr>
<tr><th id="536">536</th><td>        }</td></tr>
<tr><th id="537">537</th><td>      } <b>else</b> {</td></tr>
<tr><th id="538">538</th><td>        <i>// Can't update the instruction.</i></td></tr>
<tr><th id="539">539</th><td>        <a class="local col7 ref" href="#77InsertSub" title='InsertSub' data-ref="77InsertSub">InsertSub</a> = <b>true</b>;</td></tr>
<tr><th id="540">540</th><td>      }</td></tr>
<tr><th id="541">541</th><td>    } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL11definesCPSRRKN4llvm12MachineInstrE" title='definesCPSR' data-use='c' data-ref="_ZL11definesCPSRRKN4llvm12MachineInstrE">definesCPSR</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#71MBBI" title='MBBI' data-ref="71MBBI">MBBI</a>) || <a class="local col1 ref" href="#71MBBI" title='MBBI' data-ref="71MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col1 ref" href="#71MBBI" title='MBBI' data-ref="71MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>()) {</td></tr>
<tr><th id="542">542</th><td>      <i>// Since SUBS sets the condition flags, we can't place the base reset</i></td></tr>
<tr><th id="543">543</th><td><i>      // after an instruction that has a live CPSR def.</i></td></tr>
<tr><th id="544">544</th><td><i>      // The base register might also contain an argument for a function call.</i></td></tr>
<tr><th id="545">545</th><td>      <a class="local col7 ref" href="#77InsertSub" title='InsertSub' data-ref="77InsertSub">InsertSub</a> = <b>true</b>;</td></tr>
<tr><th id="546">546</th><td>    }</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>    <b>if</b> (<a class="local col7 ref" href="#77InsertSub" title='InsertSub' data-ref="77InsertSub">InsertSub</a>) {</td></tr>
<tr><th id="549">549</th><td>      <i>// An instruction above couldn't be updated, so insert a sub.</i></td></tr>
<tr><th id="550">550</th><td>      BuildMI(MBB, MBBI, DL, TII-&gt;get(ARM::<span class='error' title="no member named &apos;tSUBi8&apos; in namespace &apos;llvm::ARM&apos;">tSUBi8</span>), Base)</td></tr>
<tr><th id="551">551</th><td>          .add(t1CondCodeOp(<b>true</b>))</td></tr>
<tr><th id="552">552</th><td>          .addReg(Base)</td></tr>
<tr><th id="553">553</th><td>          .addImm(WordOffset * <var>4</var>)</td></tr>
<tr><th id="554">554</th><td>          .addImm(Pred)</td></tr>
<tr><th id="555">555</th><td>          .addReg(PredReg);</td></tr>
<tr><th id="556">556</th><td>      <b>return</b>;</td></tr>
<tr><th id="557">557</th><td>    }</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>    <b>if</b> (<a class="local col1 ref" href="#71MBBI" title='MBBI' data-ref="71MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="local col3 ref" href="#73Base" title='Base' data-ref="73Base">Base</a>) || <a class="local col1 ref" href="#71MBBI" title='MBBI' data-ref="71MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="local col3 ref" href="#73Base" title='Base' data-ref="73Base">Base</a>))</td></tr>
<tr><th id="560">560</th><td>      <i>// Register got killed. Stop updating.</i></td></tr>
<tr><th id="561">561</th><td>      <b>return</b>;</td></tr>
<tr><th id="562">562</th><td>  }</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>  <i>// End of block was reached.</i></td></tr>
<tr><th id="565">565</th><td>  <b>if</b> (<a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() &gt; <var>0</var>) {</td></tr>
<tr><th id="566">566</th><td>    <i>// FIXME: Because of a bug, live registers are sometimes missing from</i></td></tr>
<tr><th id="567">567</th><td><i>    // the successor blocks' live-in sets. This means we can't trust that</i></td></tr>
<tr><th id="568">568</th><td><i>    // information and *always* have to reset at the end of a block.</i></td></tr>
<tr><th id="569">569</th><td><i>    // See PR21029.</i></td></tr>
<tr><th id="570">570</th><td>    <b>if</b> (<a class="local col1 ref" href="#71MBBI" title='MBBI' data-ref="71MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col1 ref" href="#71MBBI" title='MBBI' data-ref="71MBBI">MBBI</a>;</td></tr>
<tr><th id="571">571</th><td>    BuildMI(MBB, MBBI, DL, TII-&gt;get(ARM::<span class='error' title="no member named &apos;tSUBi8&apos; in namespace &apos;llvm::ARM&apos;">tSUBi8</span>), Base)</td></tr>
<tr><th id="572">572</th><td>        .add(t1CondCodeOp(<b>true</b>))</td></tr>
<tr><th id="573">573</th><td>        .addReg(Base)</td></tr>
<tr><th id="574">574</th><td>        .addImm(WordOffset * <var>4</var>)</td></tr>
<tr><th id="575">575</th><td>        .addImm(Pred)</td></tr>
<tr><th id="576">576</th><td>        .addReg(PredReg);</td></tr>
<tr><th id="577">577</th><td>  }</td></tr>
<tr><th id="578">578</th><td>}</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt11findFreeRegERKN4llvm19TargetRegisterClassE">/// Return the first register of class<span class="command"> \p</span> <span class="arg">RegClass</span> that is not in<span class="command"> \p</span> <span class="arg">Regs.</span></i></td></tr>
<tr><th id="581">581</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMLoadStoreOpt11findFreeRegERKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::ARMLoadStoreOpt::findFreeReg' data-type='unsigned int (anonymous namespace)::ARMLoadStoreOpt::findFreeReg(const llvm::TargetRegisterClass &amp; RegClass)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt11findFreeRegERKN4llvm19TargetRegisterClassE">findFreeReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col5 decl" id="85RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass &amp;' data-ref="85RegClass">RegClass</dfn>) {</td></tr>
<tr><th id="582">582</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::RegClassInfoValid" title='(anonymous namespace)::ARMLoadStoreOpt::RegClassInfoValid' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::RegClassInfoValid">RegClassInfoValid</a>) {</td></tr>
<tr><th id="583">583</th><td>    <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::RegClassInfo" title='(anonymous namespace)::ARMLoadStoreOpt::RegClassInfo' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE" title='llvm::RegisterClassInfo::runOnMachineFunction' data-ref="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE">runOnMachineFunction</a>(*<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::MF" title='(anonymous namespace)::ARMLoadStoreOpt::MF' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MF">MF</a>);</td></tr>
<tr><th id="584">584</th><td>    <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::RegClassInfoValid" title='(anonymous namespace)::ARMLoadStoreOpt::RegClassInfoValid' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::RegClassInfoValid">RegClassInfoValid</a> = <b>true</b>;</td></tr>
<tr><th id="585">585</th><td>  }</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="86Reg" title='Reg' data-type='unsigned int' data-ref="86Reg">Reg</dfn> : <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::RegClassInfo" title='(anonymous namespace)::ARMLoadStoreOpt::RegClassInfo' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getOrder' data-ref="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE">getOrder</a>(&amp;<a class="local col5 ref" href="#85RegClass" title='RegClass' data-ref="85RegClass">RegClass</a>))</td></tr>
<tr><th id="588">588</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::LiveRegs" title='(anonymous namespace)::ARMLoadStoreOpt::LiveRegs' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs8containsEt" title='llvm::LivePhysRegs::contains' data-ref="_ZNK4llvm12LivePhysRegs8containsEt">contains</a>(<a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>))</td></tr>
<tr><th id="589">589</th><td>      <b>return</b> <a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>;</td></tr>
<tr><th id="590">590</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="591">591</th><td>}</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18moveLiveRegsBeforeERKN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEE">/// Compute live registers just before instruction<span class="command"> \p</span> <span class="arg">Before</span> (in normal schedule</i></td></tr>
<tr><th id="594">594</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18moveLiveRegsBeforeERKN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEE">/// direction). Computes backwards so multiple queries in the same block must</i></td></tr>
<tr><th id="595">595</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18moveLiveRegsBeforeERKN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEE">/// come in reverse order.</i></td></tr>
<tr><th id="596">596</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18moveLiveRegsBeforeERKN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMLoadStoreOpt::moveLiveRegsBefore' data-type='void (anonymous namespace)::ARMLoadStoreOpt::moveLiveRegsBefore(const llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::const_iterator Before)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18moveLiveRegsBeforeERKN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEE">moveLiveRegsBefore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="87MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="87MBB">MBB</dfn>,</td></tr>
<tr><th id="597">597</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col8 decl" id="88Before" title='Before' data-type='MachineBasicBlock::const_iterator' data-ref="88Before">Before</dfn>) {</td></tr>
<tr><th id="598">598</th><td>  <i>// Initialize if we never queried in this block.</i></td></tr>
<tr><th id="599">599</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::LiveRegsValid" title='(anonymous namespace)::ARMLoadStoreOpt::LiveRegsValid' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegsValid">LiveRegsValid</a>) {</td></tr>
<tr><th id="600">600</th><td>    <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::LiveRegs" title='(anonymous namespace)::ARMLoadStoreOpt::LiveRegs' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" title='llvm::LivePhysRegs::init' data-ref="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TRI" title='(anonymous namespace)::ARMLoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TRI">TRI</a>);</td></tr>
<tr><th id="601">601</th><td>    <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::LiveRegs" title='(anonymous namespace)::ARMLoadStoreOpt::LiveRegs' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveOuts' data-ref="_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE">addLiveOuts</a>(<a class="local col7 ref" href="#87MBB" title='MBB' data-ref="87MBB">MBB</a>);</td></tr>
<tr><th id="602">602</th><td>    <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::LiveRegPos" title='(anonymous namespace)::ARMLoadStoreOpt::LiveRegPos' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegPos">LiveRegPos</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="local col7 ref" href="#87MBB" title='MBB' data-ref="87MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="603">603</th><td>    <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::LiveRegsValid" title='(anonymous namespace)::ARMLoadStoreOpt::LiveRegsValid' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegsValid">LiveRegsValid</a> = <b>true</b>;</td></tr>
<tr><th id="604">604</th><td>  }</td></tr>
<tr><th id="605">605</th><td>  <i>// Move backward just before the "Before" position.</i></td></tr>
<tr><th id="606">606</th><td>  <b>while</b> (<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::LiveRegPos" title='(anonymous namespace)::ARMLoadStoreOpt::LiveRegPos' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegPos">LiveRegPos</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#88Before" title='Before' data-ref="88Before">Before</a>) {</td></tr>
<tr><th id="607">607</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::LiveRegPos" title='(anonymous namespace)::ARMLoadStoreOpt::LiveRegPos' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegPos">LiveRegPos</a>;</td></tr>
<tr><th id="608">608</th><td>    <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::LiveRegs" title='(anonymous namespace)::ARMLoadStoreOpt::LiveRegs' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE" title='llvm::LivePhysRegs::stepBackward' data-ref="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE">stepBackward</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::LiveRegPos" title='(anonymous namespace)::ARMLoadStoreOpt::LiveRegPos' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegPos">LiveRegPos</a>);</td></tr>
<tr><th id="609">609</th><td>  }</td></tr>
<tr><th id="610">610</th><td>}</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11ContainsRegRKN4llvm8ArrayRefISt4pairIjbEEEj" title='ContainsReg' data-type='bool ContainsReg(const ArrayRef&lt;std::pair&lt;unsigned int, bool&gt; &gt; &amp; Regs, unsigned int Reg)' data-ref="_ZL11ContainsRegRKN4llvm8ArrayRefISt4pairIjbEEEj">ContainsReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>bool</em>&gt;&gt; &amp;<dfn class="local col9 decl" id="89Regs" title='Regs' data-type='const ArrayRef&lt;std::pair&lt;unsigned int, bool&gt; &gt; &amp;' data-ref="89Regs">Regs</dfn>,</td></tr>
<tr><th id="613">613</th><td>                        <em>unsigned</em> <dfn class="local col0 decl" id="90Reg" title='Reg' data-type='unsigned int' data-ref="90Reg">Reg</dfn>) {</td></tr>
<tr><th id="614">614</th><td>  <b>for</b> (<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>bool</em>&gt; &amp;<dfn class="local col1 decl" id="91R" title='R' data-type='const std::pair&lt;unsigned int, bool&gt; &amp;' data-ref="91R">R</dfn> : <a class="local col9 ref" href="#89Regs" title='Regs' data-ref="89Regs">Regs</a>)</td></tr>
<tr><th id="615">615</th><td>    <b>if</b> (<a class="local col1 ref" href="#91R" title='R' data-ref="91R">R</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, bool&gt;::first' data-ref="std::pair::first">first</a> == <a class="local col0 ref" href="#90Reg" title='Reg' data-ref="90Reg">Reg</a>)</td></tr>
<tr><th id="616">616</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="617">617</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="618">618</th><td>}</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt20CreateLoadStoreMultiERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEijbjNS1_3290807">/// Create and insert a LDM or STM with Base as base register and registers in</i></td></tr>
<tr><th id="621">621</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt20CreateLoadStoreMultiERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEijbjNS1_3290807">/// Regs as the register operands that would be loaded / stored.  It returns</i></td></tr>
<tr><th id="622">622</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt20CreateLoadStoreMultiERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEijbjNS1_3290807">/// true if the transformation is done.</i></td></tr>
<tr><th id="623">623</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMLoadStoreOpt20CreateLoadStoreMultiERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEijbjNS1_3290807" title='(anonymous namespace)::ARMLoadStoreOpt::CreateLoadStoreMulti' data-type='llvm::MachineInstr * (anonymous namespace)::ARMLoadStoreOpt::CreateLoadStoreMulti(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, int Offset, unsigned int Base, bool BaseKill, unsigned int Opcode, ARMCC::CondCodes Pred, unsigned int PredReg, const llvm::DebugLoc &amp; DL, ArrayRef&lt;std::pair&lt;unsigned int, bool&gt; &gt; Regs, ArrayRef&lt;llvm::MachineInstr *&gt; Instrs)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt20CreateLoadStoreMultiERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEijbjNS1_3290807">CreateLoadStoreMulti</dfn>(</td></tr>
<tr><th id="624">624</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="92MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="92MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="93InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="93InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="625">625</th><td>    <em>int</em> <dfn class="local col4 decl" id="94Offset" title='Offset' data-type='int' data-ref="94Offset">Offset</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="95Base" title='Base' data-type='unsigned int' data-ref="95Base">Base</dfn>, <em>bool</em> <dfn class="local col6 decl" id="96BaseKill" title='BaseKill' data-type='bool' data-ref="96BaseKill">BaseKill</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="97Opcode" title='Opcode' data-type='unsigned int' data-ref="97Opcode">Opcode</dfn>,</td></tr>
<tr><th id="626">626</th><td>    <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col8 decl" id="98Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="98Pred">Pred</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="99PredReg" title='PredReg' data-type='unsigned int' data-ref="99PredReg">PredReg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="100DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="100DL">DL</dfn>,</td></tr>
<tr><th id="627">627</th><td>    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>bool</em>&gt;&gt; <dfn class="local col1 decl" id="101Regs" title='Regs' data-type='ArrayRef&lt;std::pair&lt;unsigned int, bool&gt; &gt;' data-ref="101Regs">Regs</dfn>,</td></tr>
<tr><th id="628">628</th><td>    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <dfn class="local col2 decl" id="102Instrs" title='Instrs' data-type='ArrayRef&lt;llvm::MachineInstr *&gt;' data-ref="102Instrs">Instrs</dfn>) {</td></tr>
<tr><th id="629">629</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="103NumRegs" title='NumRegs' data-type='unsigned int' data-ref="103NumRegs">NumRegs</dfn> = <a class="local col1 ref" href="#101Regs" title='Regs' data-ref="101Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="630">630</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumRegs &gt; 1) ? void (0) : __assert_fail (&quot;NumRegs &gt; 1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 630, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#103NumRegs" title='NumRegs' data-ref="103NumRegs">NumRegs</a> &gt; <var>1</var>);</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>  <i>// For Thumb1 targets, it might be necessary to clobber the CPSR to merge.</i></td></tr>
<tr><th id="633">633</th><td><i>  // Compute liveness information for that register to make the decision.</i></td></tr>
<tr><th id="634">634</th><td>  <em>bool</em> <dfn class="local col4 decl" id="104SafeToClobberCPSR" title='SafeToClobberCPSR' data-type='bool' data-ref="104SafeToClobberCPSR">SafeToClobberCPSR</dfn> = !isThumb1 ||</td></tr>
<tr><th id="635">635</th><td>    (MBB.computeRegisterLiveness(TRI, ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, InsertBefore, <var>20</var>) ==</td></tr>
<tr><th id="636">636</th><td>     MachineBasicBlock::LQR_Dead);</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>  <em>bool</em> <dfn class="local col5 decl" id="105Writeback" title='Writeback' data-type='bool' data-ref="105Writeback">Writeback</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::isThumb1" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb1' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb1">isThumb1</a>; <i>// Thumb1 LDM/STM have base reg writeback.</i></td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>  <i>// Exception: If the base register is in the input reglist, Thumb1 LDM is</i></td></tr>
<tr><th id="641">641</th><td><i>  // non-writeback.</i></td></tr>
<tr><th id="642">642</th><td><i>  // It's also not possible to merge an STR of the base register in Thumb1.</i></td></tr>
<tr><th id="643">643</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::isThumb1" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb1' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb1">isThumb1</a> &amp;&amp; <a class="tu ref" href="#_ZL11ContainsRegRKN4llvm8ArrayRefISt4pairIjbEEEj" title='ContainsReg' data-use='c' data-ref="_ZL11ContainsRegRKN4llvm8ArrayRefISt4pairIjbEEEj">ContainsReg</a>(<a class="local col1 ref" href="#101Regs" title='Regs' data-ref="101Regs">Regs</a>, <a class="local col5 ref" href="#95Base" title='Base' data-ref="95Base">Base</a>)) {</td></tr>
<tr><th id="644">644</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Base != ARM::SP &amp;&amp; &quot;Thumb1 does not allow SP in register list&quot;) ? void (0) : __assert_fail (&quot;Base != ARM::SP &amp;&amp; \&quot;Thumb1 does not allow SP in register list\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 644, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Base != ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span> &amp;&amp; <q>"Thumb1 does not allow SP in register list"</q>);</td></tr>
<tr><th id="645">645</th><td>    <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;tLDRi&apos; in namespace &apos;llvm::ARM&apos;">tLDRi</span>)</td></tr>
<tr><th id="646">646</th><td>      <a class="local col5 ref" href="#105Writeback" title='Writeback' data-ref="105Writeback">Writeback</a> = <b>false</b>;</td></tr>
<tr><th id="647">647</th><td>    <b>else</b> <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;tSTRi&apos; in namespace &apos;llvm::ARM&apos;">tSTRi</span>)</td></tr>
<tr><th id="648">648</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="649">649</th><td>  }</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode" title='llvm::ARM_AM::AMSubMode' data-ref="llvm::ARM_AM::AMSubMode">AMSubMode</a> <dfn class="local col6 decl" id="106Mode" title='Mode' data-type='ARM_AM::AMSubMode' data-ref="106Mode">Mode</dfn> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ia" title='llvm::ARM_AM::AMSubMode::ia' data-ref="llvm::ARM_AM::AMSubMode::ia">ia</a>;</td></tr>
<tr><th id="652">652</th><td>  <i>// VFP and Thumb2 do not support IB or DA modes. Thumb1 only supports IA.</i></td></tr>
<tr><th id="653">653</th><td>  <em>bool</em> <dfn class="local col7 decl" id="107isNotVFP" title='isNotVFP' data-type='bool' data-ref="107isNotVFP">isNotVFP</dfn> = <a class="tu ref" href="#_ZL9isi32Loadj" title='isi32Load' data-use='c' data-ref="_ZL9isi32Loadj">isi32Load</a>(<a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode">Opcode</a>) || <a class="tu ref" href="#_ZL10isi32Storej" title='isi32Store' data-use='c' data-ref="_ZL10isi32Storej">isi32Store</a>(<a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode">Opcode</a>);</td></tr>
<tr><th id="654">654</th><td>  <em>bool</em> <dfn class="local col8 decl" id="108haveIBAndDA" title='haveIBAndDA' data-type='bool' data-ref="108haveIBAndDA">haveIBAndDA</dfn> = <a class="local col7 ref" href="#107isNotVFP" title='isNotVFP' data-ref="107isNotVFP">isNotVFP</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::isThumb2" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb2">isThumb2</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::isThumb1" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb1' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb1">isThumb1</a>;</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>  <b>if</b> (<a class="local col4 ref" href="#94Offset" title='Offset' data-ref="94Offset">Offset</a> == <var>4</var> &amp;&amp; <a class="local col8 ref" href="#108haveIBAndDA" title='haveIBAndDA' data-ref="108haveIBAndDA">haveIBAndDA</a>) {</td></tr>
<tr><th id="657">657</th><td>    <a class="local col6 ref" href="#106Mode" title='Mode' data-ref="106Mode">Mode</a> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ib" title='llvm::ARM_AM::AMSubMode::ib' data-ref="llvm::ARM_AM::AMSubMode::ib">ib</a>;</td></tr>
<tr><th id="658">658</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#94Offset" title='Offset' data-ref="94Offset">Offset</a> == -<var>4</var> * (<em>int</em>)<a class="local col3 ref" href="#103NumRegs" title='NumRegs' data-ref="103NumRegs">NumRegs</a> + <var>4</var> &amp;&amp; <a class="local col8 ref" href="#108haveIBAndDA" title='haveIBAndDA' data-ref="108haveIBAndDA">haveIBAndDA</a>) {</td></tr>
<tr><th id="659">659</th><td>    <a class="local col6 ref" href="#106Mode" title='Mode' data-ref="106Mode">Mode</a> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::da" title='llvm::ARM_AM::AMSubMode::da' data-ref="llvm::ARM_AM::AMSubMode::da">da</a>;</td></tr>
<tr><th id="660">660</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#94Offset" title='Offset' data-ref="94Offset">Offset</a> == -<var>4</var> * (<em>int</em>)<a class="local col3 ref" href="#103NumRegs" title='NumRegs' data-ref="103NumRegs">NumRegs</a> &amp;&amp; <a class="local col7 ref" href="#107isNotVFP" title='isNotVFP' data-ref="107isNotVFP">isNotVFP</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::isThumb1" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb1' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb1">isThumb1</a>) {</td></tr>
<tr><th id="661">661</th><td>    <i>// VLDM/VSTM do not support DB mode without also updating the base reg.</i></td></tr>
<tr><th id="662">662</th><td>    <a class="local col6 ref" href="#106Mode" title='Mode' data-ref="106Mode">Mode</a> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::db" title='llvm::ARM_AM::AMSubMode::db' data-ref="llvm::ARM_AM::AMSubMode::db">db</a>;</td></tr>
<tr><th id="663">663</th><td>  } <b>else</b> <b>if</b> (Offset != <var>0</var> || Opcode == ARM::<span class='error' title="no member named &apos;tLDRspi&apos; in namespace &apos;llvm::ARM&apos;">tLDRspi</span> || Opcode == ARM::<span class='error' title="no member named &apos;tSTRspi&apos; in namespace &apos;llvm::ARM&apos;">tSTRspi</span>) {</td></tr>
<tr><th id="664">664</th><td>    <i>// Check if this is a supported opcode before inserting instructions to</i></td></tr>
<tr><th id="665">665</th><td><i>    // calculate a new base register.</i></td></tr>
<tr><th id="666">666</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL26getLoadStoreMultipleOpcodejN4llvm6ARM_AM9AMSubModeE" title='getLoadStoreMultipleOpcode' data-use='c' data-ref="_ZL26getLoadStoreMultipleOpcodejN4llvm6ARM_AM9AMSubModeE">getLoadStoreMultipleOpcode</a>(<a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode">Opcode</a>, <a class="local col6 ref" href="#106Mode" title='Mode' data-ref="106Mode">Mode</a>)) <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>    <i>// If starting offset isn't zero, insert a MI to materialize a new base.</i></td></tr>
<tr><th id="669">669</th><td><i>    // But only do so if it is cost effective, i.e. merging more than two</i></td></tr>
<tr><th id="670">670</th><td><i>    // loads / stores.</i></td></tr>
<tr><th id="671">671</th><td>    <b>if</b> (<a class="local col3 ref" href="#103NumRegs" title='NumRegs' data-ref="103NumRegs">NumRegs</a> &lt;= <var>2</var>)</td></tr>
<tr><th id="672">672</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>    <i>// On Thumb1, it's not worth materializing a new base register without</i></td></tr>
<tr><th id="675">675</th><td><i>    // clobbering the CPSR (i.e. not using ADDS/SUBS).</i></td></tr>
<tr><th id="676">676</th><td>    <b>if</b> (!<a class="local col4 ref" href="#104SafeToClobberCPSR" title='SafeToClobberCPSR' data-ref="104SafeToClobberCPSR">SafeToClobberCPSR</a>)</td></tr>
<tr><th id="677">677</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="109NewBase" title='NewBase' data-type='unsigned int' data-ref="109NewBase">NewBase</dfn>;</td></tr>
<tr><th id="680">680</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL9isi32Loadj" title='isi32Load' data-use='c' data-ref="_ZL9isi32Loadj">isi32Load</a>(<a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode">Opcode</a>)) {</td></tr>
<tr><th id="681">681</th><td>      <i>// If it is a load, then just use one of the destination registers</i></td></tr>
<tr><th id="682">682</th><td><i>      // as the new base. Will no longer be writeback in Thumb1.</i></td></tr>
<tr><th id="683">683</th><td>      <a class="local col9 ref" href="#109NewBase" title='NewBase' data-ref="109NewBase">NewBase</a> = <a class="local col1 ref" href="#101Regs" title='Regs' data-ref="101Regs">Regs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col3 ref" href="#103NumRegs" title='NumRegs' data-ref="103NumRegs">NumRegs</a>-<var>1</var>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, bool&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="684">684</th><td>      <a class="local col5 ref" href="#105Writeback" title='Writeback' data-ref="105Writeback">Writeback</a> = <b>false</b>;</td></tr>
<tr><th id="685">685</th><td>    } <b>else</b> {</td></tr>
<tr><th id="686">686</th><td>      <i>// Find a free register that we can use as scratch register.</i></td></tr>
<tr><th id="687">687</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt18moveLiveRegsBeforeERKN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMLoadStoreOpt::moveLiveRegsBefore' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18moveLiveRegsBeforeERKN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEE">moveLiveRegsBefore</a>(<a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="local col3 ref" href="#93InsertBefore" title='InsertBefore' data-ref="93InsertBefore">InsertBefore</a>);</td></tr>
<tr><th id="688">688</th><td>      <i>// The merged instruction does not exist yet but will use several Regs if</i></td></tr>
<tr><th id="689">689</th><td><i>      // it is a Store.</i></td></tr>
<tr><th id="690">690</th><td>      <b>if</b> (!<a class="tu ref" href="#_ZL12isLoadSinglej" title='isLoadSingle' data-use='c' data-ref="_ZL12isLoadSinglej">isLoadSingle</a>(<a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode">Opcode</a>))</td></tr>
<tr><th id="691">691</th><td>        <b>for</b> (<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>bool</em>&gt; &amp;<dfn class="local col0 decl" id="110R" title='R' data-type='const std::pair&lt;unsigned int, bool&gt; &amp;' data-ref="110R">R</dfn> : <a class="local col1 ref" href="#101Regs" title='Regs' data-ref="101Regs">Regs</a>)</td></tr>
<tr><th id="692">692</th><td>          <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::LiveRegs" title='(anonymous namespace)::ARMLoadStoreOpt::LiveRegs' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegs">LiveRegs</a>.<a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt">addReg</a>(<a class="local col0 ref" href="#110R" title='R' data-ref="110R">R</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, bool&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>      NewBase = findFreeReg(isThumb1 ? ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span> : ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>);</td></tr>
<tr><th id="695">695</th><td>      <b>if</b> (<a class="local col9 ref" href="#109NewBase" title='NewBase' data-ref="109NewBase">NewBase</a> == <var>0</var>)</td></tr>
<tr><th id="696">696</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="697">697</th><td>    }</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>    <em>int</em> <dfn class="local col1 decl" id="111BaseOpc" title='BaseOpc' data-type='int' data-ref="111BaseOpc">BaseOpc</dfn> =</td></tr>
<tr><th id="700">700</th><td>      isThumb2 ? ARM::<span class='error' title="no member named &apos;t2ADDri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDri</span> :</td></tr>
<tr><th id="701">701</th><td>      (isThumb1 &amp;&amp; Base == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>) ? ARM::<span class='error' title="no member named &apos;tADDrSPi&apos; in namespace &apos;llvm::ARM&apos;">tADDrSPi</span> :</td></tr>
<tr><th id="702">702</th><td>      (isThumb1 &amp;&amp; Offset &lt; <var>8</var>) ? ARM::<span class='error' title="no member named &apos;tADDi3&apos; in namespace &apos;llvm::ARM&apos;">tADDi3</span> :</td></tr>
<tr><th id="703">703</th><td>      isThumb1 ? ARM::<span class='error' title="no member named &apos;tADDi8&apos; in namespace &apos;llvm::ARM&apos;">tADDi8</span>  : ARM::<span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;">ADDri</span>;</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td>    <b>if</b> (<a class="local col4 ref" href="#94Offset" title='Offset' data-ref="94Offset">Offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="706">706</th><td>      <a class="local col4 ref" href="#94Offset" title='Offset' data-ref="94Offset">Offset</a> = - <a class="local col4 ref" href="#94Offset" title='Offset' data-ref="94Offset">Offset</a>;</td></tr>
<tr><th id="707">707</th><td>      BaseOpc =</td></tr>
<tr><th id="708">708</th><td>        isThumb2 ? ARM::<span class='error' title="no member named &apos;t2SUBri&apos; in namespace &apos;llvm::ARM&apos;">t2SUBri</span> :</td></tr>
<tr><th id="709">709</th><td>        (isThumb1 &amp;&amp; Offset &lt; <var>8</var> &amp;&amp; Base != ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>) ? ARM::<span class='error' title="no member named &apos;tSUBi3&apos; in namespace &apos;llvm::ARM&apos;">tSUBi3</span> :</td></tr>
<tr><th id="710">710</th><td>        isThumb1 ? ARM::<span class='error' title="no member named &apos;tSUBi8&apos; in namespace &apos;llvm::ARM&apos;">tSUBi8</span>  : ARM::<span class='error' title="no member named &apos;SUBri&apos; in namespace &apos;llvm::ARM&apos;">SUBri</span>;</td></tr>
<tr><th id="711">711</th><td>    }</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TL" title='(anonymous namespace)::ARMLoadStoreOpt::TL' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TL">TL</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase19isLegalAddImmediateEl" title='llvm::TargetLoweringBase::isLegalAddImmediate' data-ref="_ZNK4llvm18TargetLoweringBase19isLegalAddImmediateEl">isLegalAddImmediate</a>(<a class="local col4 ref" href="#94Offset" title='Offset' data-ref="94Offset">Offset</a>))</td></tr>
<tr><th id="714">714</th><td>      <i>// FIXME: Try add with register operand?</i></td></tr>
<tr><th id="715">715</th><td>      <b>return</b> <b>nullptr</b>; <i>// Probably not worth it then.</i></td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td>    <i>// We can only append a kill flag to the add/sub input if the value is not</i></td></tr>
<tr><th id="718">718</th><td><i>    // used in the register list of the stm as well.</i></td></tr>
<tr><th id="719">719</th><td>    <em>bool</em> <dfn class="local col2 decl" id="112KillOldBase" title='KillOldBase' data-type='bool' data-ref="112KillOldBase">KillOldBase</dfn> = <a class="local col6 ref" href="#96BaseKill" title='BaseKill' data-ref="96BaseKill">BaseKill</a> &amp;&amp;</td></tr>
<tr><th id="720">720</th><td>      (!<a class="tu ref" href="#_ZL10isi32Storej" title='isi32Store' data-use='c' data-ref="_ZL10isi32Storej">isi32Store</a>(<a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode">Opcode</a>) || !<a class="tu ref" href="#_ZL11ContainsRegRKN4llvm8ArrayRefISt4pairIjbEEEj" title='ContainsReg' data-use='c' data-ref="_ZL11ContainsRegRKN4llvm8ArrayRefISt4pairIjbEEEj">ContainsReg</a>(<a class="local col1 ref" href="#101Regs" title='Regs' data-ref="101Regs">Regs</a>, <a class="local col5 ref" href="#95Base" title='Base' data-ref="95Base">Base</a>));</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::isThumb1" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb1' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb1">isThumb1</a>) {</td></tr>
<tr><th id="723">723</th><td>      <i>// Thumb1: depending on immediate size, use either</i></td></tr>
<tr><th id="724">724</th><td><i>      //   ADDS NewBase, Base, #imm3</i></td></tr>
<tr><th id="725">725</th><td><i>      // or</i></td></tr>
<tr><th id="726">726</th><td><i>      //   MOV  NewBase, Base</i></td></tr>
<tr><th id="727">727</th><td><i>      //   ADDS NewBase, #imm8.</i></td></tr>
<tr><th id="728">728</th><td>      <b>if</b> (Base != NewBase &amp;&amp;</td></tr>
<tr><th id="729">729</th><td>          (BaseOpc == ARM::<span class='error' title="no member named &apos;tADDi8&apos; in namespace &apos;llvm::ARM&apos;">tADDi8</span> || BaseOpc == ARM::<span class='error' title="no member named &apos;tSUBi8&apos; in namespace &apos;llvm::ARM&apos;">tSUBi8</span>)) {</td></tr>
<tr><th id="730">730</th><td>        <i>// Need to insert a MOV to the new base first.</i></td></tr>
<tr><th id="731">731</th><td>        <b>if</b> (<a class="ref" href="MCTargetDesc/ARMBaseInfo.h.html#_ZN4llvmL16isARMLowRegisterEj" title='llvm::isARMLowRegister' data-ref="_ZN4llvmL16isARMLowRegisterEj">isARMLowRegister</a>(<a class="local col9 ref" href="#109NewBase" title='NewBase' data-ref="109NewBase">NewBase</a>) &amp;&amp; <a class="ref" href="MCTargetDesc/ARMBaseInfo.h.html#_ZN4llvmL16isARMLowRegisterEj" title='llvm::isARMLowRegister' data-ref="_ZN4llvmL16isARMLowRegisterEj">isARMLowRegister</a>(<a class="local col5 ref" href="#95Base" title='Base' data-ref="95Base">Base</a>) &amp;&amp;</td></tr>
<tr><th id="732">732</th><td>            !<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::STI" title='(anonymous namespace)::ARMLoadStoreOpt::STI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8hasV6OpsEv" title='llvm::ARMSubtarget::hasV6Ops' data-ref="_ZNK4llvm12ARMSubtarget8hasV6OpsEv">hasV6Ops</a>()) {</td></tr>
<tr><th id="733">733</th><td>          <i>// thumbv4t doesn't have lo-&gt;lo copies, and we can't predicate tMOVSr</i></td></tr>
<tr><th id="734">734</th><td>          <b>if</b> (<a class="local col8 ref" href="#98Pred" title='Pred' data-ref="98Pred">Pred</a> != <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>)</td></tr>
<tr><th id="735">735</th><td>            <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="736">736</th><td>          BuildMI(MBB, InsertBefore, DL, TII-&gt;get(ARM::<span class='error' title="no member named &apos;tMOVSr&apos; in namespace &apos;llvm::ARM&apos;">tMOVSr</span>), NewBase)</td></tr>
<tr><th id="737">737</th><td>            .addReg(Base, getKillRegState(KillOldBase));</td></tr>
<tr><th id="738">738</th><td>        } <b>else</b></td></tr>
<tr><th id="739">739</th><td>          BuildMI(MBB, InsertBefore, DL, TII-&gt;get(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>), NewBase)</td></tr>
<tr><th id="740">740</th><td>              .addReg(Base, getKillRegState(KillOldBase))</td></tr>
<tr><th id="741">741</th><td>              .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred, PredReg));</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>        <i>// The following ADDS/SUBS becomes an update.</i></td></tr>
<tr><th id="744">744</th><td>        <a class="local col5 ref" href="#95Base" title='Base' data-ref="95Base">Base</a> = <a class="local col9 ref" href="#109NewBase" title='NewBase' data-ref="109NewBase">NewBase</a>;</td></tr>
<tr><th id="745">745</th><td>        <a class="local col2 ref" href="#112KillOldBase" title='KillOldBase' data-ref="112KillOldBase">KillOldBase</a> = <b>true</b>;</td></tr>
<tr><th id="746">746</th><td>      }</td></tr>
<tr><th id="747">747</th><td>      <b>if</b> (BaseOpc == ARM::<span class='error' title="no member named &apos;tADDrSPi&apos; in namespace &apos;llvm::ARM&apos;">tADDrSPi</span>) {</td></tr>
<tr><th id="748">748</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Offset % 4 == 0 &amp;&amp; &quot;tADDrSPi offset is scaled by 4&quot;) ? void (0) : __assert_fail (&quot;Offset % 4 == 0 &amp;&amp; \&quot;tADDrSPi offset is scaled by 4\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 748, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#94Offset" title='Offset' data-ref="94Offset">Offset</a> % <var>4</var> == <var>0</var> &amp;&amp; <q>"tADDrSPi offset is scaled by 4"</q>);</td></tr>
<tr><th id="749">749</th><td>        BuildMI(MBB, InsertBefore, DL, TII-&gt;get(BaseOpc), NewBase)</td></tr>
<tr><th id="750">750</th><td>            .addReg(Base, getKillRegState(KillOldBase))</td></tr>
<tr><th id="751">751</th><td>            .addImm(Offset / <var>4</var>)</td></tr>
<tr><th id="752">752</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred, PredReg));</td></tr>
<tr><th id="753">753</th><td>      } <b>else</b></td></tr>
<tr><th id="754">754</th><td>        BuildMI(MBB, InsertBefore, DL, TII-&gt;get(BaseOpc), NewBase)</td></tr>
<tr><th id="755">755</th><td>            .add(t1CondCodeOp(<b>true</b>))</td></tr>
<tr><th id="756">756</th><td>            .addReg(Base, getKillRegState(KillOldBase))</td></tr>
<tr><th id="757">757</th><td>            .addImm(Offset)</td></tr>
<tr><th id="758">758</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred, PredReg));</td></tr>
<tr><th id="759">759</th><td>    } <b>else</b> {</td></tr>
<tr><th id="760">760</th><td>      BuildMI(MBB, InsertBefore, DL, TII-&gt;get(BaseOpc), NewBase)</td></tr>
<tr><th id="761">761</th><td>          .addReg(Base, getKillRegState(KillOldBase))</td></tr>
<tr><th id="762">762</th><td>          .addImm(Offset)</td></tr>
<tr><th id="763">763</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred, PredReg))</td></tr>
<tr><th id="764">764</th><td>          .add(condCodeOp());</td></tr>
<tr><th id="765">765</th><td>    }</td></tr>
<tr><th id="766">766</th><td>    <a class="local col5 ref" href="#95Base" title='Base' data-ref="95Base">Base</a> = <a class="local col9 ref" href="#109NewBase" title='NewBase' data-ref="109NewBase">NewBase</a>;</td></tr>
<tr><th id="767">767</th><td>    <a class="local col6 ref" href="#96BaseKill" title='BaseKill' data-ref="96BaseKill">BaseKill</a> = <b>true</b>; <i>// New base is always killed straight away.</i></td></tr>
<tr><th id="768">768</th><td>  }</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>  <em>bool</em> <dfn class="local col3 decl" id="113isDef" title='isDef' data-type='bool' data-ref="113isDef">isDef</dfn> = <a class="tu ref" href="#_ZL12isLoadSinglej" title='isLoadSingle' data-use='c' data-ref="_ZL12isLoadSinglej">isLoadSingle</a>(<a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode">Opcode</a>);</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  <i>// Get LS multiple opcode. Note that for Thumb1 this might be an opcode with</i></td></tr>
<tr><th id="773">773</th><td><i>  // base register writeback.</i></td></tr>
<tr><th id="774">774</th><td>  <a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode">Opcode</a> = <a class="tu ref" href="#_ZL26getLoadStoreMultipleOpcodejN4llvm6ARM_AM9AMSubModeE" title='getLoadStoreMultipleOpcode' data-use='c' data-ref="_ZL26getLoadStoreMultipleOpcodejN4llvm6ARM_AM9AMSubModeE">getLoadStoreMultipleOpcode</a>(<a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode">Opcode</a>, <a class="local col6 ref" href="#106Mode" title='Mode' data-ref="106Mode">Mode</a>);</td></tr>
<tr><th id="775">775</th><td>  <b>if</b> (!<a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode">Opcode</a>)</td></tr>
<tr><th id="776">776</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>  <i>// Check if a Thumb1 LDM/STM merge is safe. This is the case if:</i></td></tr>
<tr><th id="779">779</th><td><i>  // - There is no writeback (LDM of base register),</i></td></tr>
<tr><th id="780">780</th><td><i>  // - the base register is killed by the merged instruction,</i></td></tr>
<tr><th id="781">781</th><td><i>  // - or it's safe to overwrite the condition flags, i.e. to insert a SUBS</i></td></tr>
<tr><th id="782">782</th><td><i>  //   to reset the base register.</i></td></tr>
<tr><th id="783">783</th><td><i>  // Otherwise, don't merge.</i></td></tr>
<tr><th id="784">784</th><td><i>  // It's safe to return here since the code to materialize a new base register</i></td></tr>
<tr><th id="785">785</th><td><i>  // above is also conditional on SafeToClobberCPSR.</i></td></tr>
<tr><th id="786">786</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::isThumb1" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb1' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb1">isThumb1</a> &amp;&amp; !<a class="local col4 ref" href="#104SafeToClobberCPSR" title='SafeToClobberCPSR' data-ref="104SafeToClobberCPSR">SafeToClobberCPSR</a> &amp;&amp; <a class="local col5 ref" href="#105Writeback" title='Writeback' data-ref="105Writeback">Writeback</a> &amp;&amp; !<a class="local col6 ref" href="#96BaseKill" title='BaseKill' data-ref="96BaseKill">BaseKill</a>)</td></tr>
<tr><th id="787">787</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col4 decl" id="114MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="114MIB">MIB</dfn>;</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>  <b>if</b> (<a class="local col5 ref" href="#105Writeback" title='Writeback' data-ref="105Writeback">Writeback</a>) {</td></tr>
<tr><th id="792">792</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isThumb1 &amp;&amp; &quot;expected Writeback only inThumb1&quot;) ? void (0) : __assert_fail (&quot;isThumb1 &amp;&amp; \&quot;expected Writeback only inThumb1\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 792, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::isThumb1" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb1' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb1">isThumb1</a> &amp;&amp; <q>"expected Writeback only inThumb1"</q>);</td></tr>
<tr><th id="793">793</th><td>    <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;tLDMIA&apos; in namespace &apos;llvm::ARM&apos;">tLDMIA</span>) {</td></tr>
<tr><th id="794">794</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(ContainsReg(Regs, Base)) &amp;&amp; &quot;Thumb1 can&apos;t LDM ! with Base in Regs&quot;) ? void (0) : __assert_fail (&quot;!(ContainsReg(Regs, Base)) &amp;&amp; \&quot;Thumb1 can&apos;t LDM ! with Base in Regs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 794, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="tu ref" href="#_ZL11ContainsRegRKN4llvm8ArrayRefISt4pairIjbEEEj" title='ContainsReg' data-use='c' data-ref="_ZL11ContainsRegRKN4llvm8ArrayRefISt4pairIjbEEEj">ContainsReg</a>(<a class="local col1 ref" href="#101Regs" title='Regs' data-ref="101Regs">Regs</a>, <a class="local col5 ref" href="#95Base" title='Base' data-ref="95Base">Base</a>)) &amp;&amp; <q>"Thumb1 can't LDM ! with Base in Regs"</q>);</td></tr>
<tr><th id="795">795</th><td>      <i>// Update tLDMIA with writeback if necessary.</i></td></tr>
<tr><th id="796">796</th><td>      Opcode = ARM::<span class='error' title="no member named &apos;tLDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tLDMIA_UPD</span>;</td></tr>
<tr><th id="797">797</th><td>    }</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>    <a class="local col4 ref" href="#114MIB" title='MIB' data-ref="114MIB">MIB</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#93InsertBefore" title='InsertBefore' data-ref="93InsertBefore">InsertBefore</a>, <a class="local col0 ref" href="#100DL" title='DL' data-ref="100DL">DL</a>, <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TII" title='(anonymous namespace)::ARMLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode">Opcode</a>));</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td>    <i>// Thumb1: we might need to set base writeback when building the MI.</i></td></tr>
<tr><th id="802">802</th><td>    <a class="local col4 ref" href="#114MIB" title='MIB' data-ref="114MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#95Base" title='Base' data-ref="95Base">Base</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(<b>true</b>))</td></tr>
<tr><th id="803">803</th><td>       .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#95Base" title='Base' data-ref="95Base">Base</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#96BaseKill" title='BaseKill' data-ref="96BaseKill">BaseKill</a>));</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td>    <i>// The base isn't dead after a merged instruction with writeback.</i></td></tr>
<tr><th id="806">806</th><td><i>    // Insert a sub instruction after the newly formed instruction to reset.</i></td></tr>
<tr><th id="807">807</th><td>    <b>if</b> (!<a class="local col6 ref" href="#96BaseKill" title='BaseKill' data-ref="96BaseKill">BaseKill</a>)</td></tr>
<tr><th id="808">808</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt17UpdateBaseRegUsesERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8Debu6282416" title='(anonymous namespace)::ARMLoadStoreOpt::UpdateBaseRegUses' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt17UpdateBaseRegUsesERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8Debu6282416">UpdateBaseRegUses</a>(<span class='refarg'><a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#93InsertBefore" title='InsertBefore' data-ref="93InsertBefore">InsertBefore</a>, <a class="local col0 ref" href="#100DL" title='DL' data-ref="100DL">DL</a>, <a class="local col5 ref" href="#95Base" title='Base' data-ref="95Base">Base</a>, <a class="local col3 ref" href="#103NumRegs" title='NumRegs' data-ref="103NumRegs">NumRegs</a>, <a class="local col8 ref" href="#98Pred" title='Pred' data-ref="98Pred">Pred</a>, <a class="local col9 ref" href="#99PredReg" title='PredReg' data-ref="99PredReg">PredReg</a>);</td></tr>
<tr><th id="809">809</th><td>  } <b>else</b> {</td></tr>
<tr><th id="810">810</th><td>    <i>// No writeback, simply build the MachineInstr.</i></td></tr>
<tr><th id="811">811</th><td>    <a class="local col4 ref" href="#114MIB" title='MIB' data-ref="114MIB">MIB</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#93InsertBefore" title='InsertBefore' data-ref="93InsertBefore">InsertBefore</a>, <a class="local col0 ref" href="#100DL" title='DL' data-ref="100DL">DL</a>, <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TII" title='(anonymous namespace)::ARMLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode">Opcode</a>));</td></tr>
<tr><th id="812">812</th><td>    <a class="local col4 ref" href="#114MIB" title='MIB' data-ref="114MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#95Base" title='Base' data-ref="95Base">Base</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#96BaseKill" title='BaseKill' data-ref="96BaseKill">BaseKill</a>));</td></tr>
<tr><th id="813">813</th><td>  }</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <a class="local col4 ref" href="#114MIB" title='MIB' data-ref="114MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#98Pred" title='Pred' data-ref="98Pred">Pred</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#99PredReg" title='PredReg' data-ref="99PredReg">PredReg</a>);</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <b>for</b> (<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>bool</em>&gt; &amp;<dfn class="local col5 decl" id="115R" title='R' data-type='const std::pair&lt;unsigned int, bool&gt; &amp;' data-ref="115R">R</dfn> : <a class="local col1 ref" href="#101Regs" title='Regs' data-ref="101Regs">Regs</a>)</td></tr>
<tr><th id="818">818</th><td>    <a class="local col4 ref" href="#114MIB" title='MIB' data-ref="114MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#115R" title='R' data-ref="115R">R</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, bool&gt;::first' data-ref="std::pair::first">first</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(<a class="local col3 ref" href="#113isDef" title='isDef' data-ref="113isDef">isDef</a>) | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#115R" title='R' data-ref="115R">R</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, bool&gt;::second' data-ref="std::pair::second">second</a>));</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>  <a class="local col4 ref" href="#114MIB" title='MIB' data-ref="114MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE" title='llvm::MachineInstrBuilder::cloneMergedMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE">cloneMergedMemRefs</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_8ArrayRefIPT_EEPNSt9enable_ifIXsr3std14is_convertibleIPKS3_PKT_EE5valueEvE4typeE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_8ArrayRefIPT_EEPNSt9enable_ifIXsr3std14is_convertibleIPKS3_PKT_EE5valueEvE4typeE"></a><a class="local col2 ref" href="#102Instrs" title='Instrs' data-ref="102Instrs">Instrs</a>);</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>  <b>return</b> <a class="local col4 ref" href="#114MIB" title='MIB' data-ref="114MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="823">823</th><td>}</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115ARMLoadStoreOpt21CreateLoadStoreDoubleERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEijbjNS10146541" title='(anonymous namespace)::ARMLoadStoreOpt::CreateLoadStoreDouble' data-type='llvm::MachineInstr * (anonymous namespace)::ARMLoadStoreOpt::CreateLoadStoreDouble(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, int Offset, unsigned int Base, bool BaseKill, unsigned int Opcode, ARMCC::CondCodes Pred, unsigned int PredReg, const llvm::DebugLoc &amp; DL, ArrayRef&lt;std::pair&lt;unsigned int, bool&gt; &gt; Regs, ArrayRef&lt;llvm::MachineInstr *&gt; Instrs) const' data-ref="_ZNK12_GLOBAL__N_115ARMLoadStoreOpt21CreateLoadStoreDoubleERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEijbjNS10146541">CreateLoadStoreDouble</dfn>(</td></tr>
<tr><th id="826">826</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="116MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="116MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="117InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="117InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="827">827</th><td>    <em>int</em> <dfn class="local col8 decl" id="118Offset" title='Offset' data-type='int' data-ref="118Offset">Offset</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="119Base" title='Base' data-type='unsigned int' data-ref="119Base">Base</dfn>, <em>bool</em> <dfn class="local col0 decl" id="120BaseKill" title='BaseKill' data-type='bool' data-ref="120BaseKill">BaseKill</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="121Opcode" title='Opcode' data-type='unsigned int' data-ref="121Opcode">Opcode</dfn>,</td></tr>
<tr><th id="828">828</th><td>    <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col2 decl" id="122Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="122Pred">Pred</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="123PredReg" title='PredReg' data-type='unsigned int' data-ref="123PredReg">PredReg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="124DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="124DL">DL</dfn>,</td></tr>
<tr><th id="829">829</th><td>    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>bool</em>&gt;&gt; <dfn class="local col5 decl" id="125Regs" title='Regs' data-type='ArrayRef&lt;std::pair&lt;unsigned int, bool&gt; &gt;' data-ref="125Regs">Regs</dfn>,</td></tr>
<tr><th id="830">830</th><td>    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <dfn class="local col6 decl" id="126Instrs" title='Instrs' data-type='ArrayRef&lt;llvm::MachineInstr *&gt;' data-ref="126Instrs">Instrs</dfn>) <em>const</em> {</td></tr>
<tr><th id="831">831</th><td>  <em>bool</em> <dfn class="local col7 decl" id="127IsLoad" title='IsLoad' data-type='bool' data-ref="127IsLoad">IsLoad</dfn> = <a class="tu ref" href="#_ZL9isi32Loadj" title='isi32Load' data-use='c' data-ref="_ZL9isi32Loadj">isi32Load</a>(<a class="local col1 ref" href="#121Opcode" title='Opcode' data-ref="121Opcode">Opcode</a>);</td></tr>
<tr><th id="832">832</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((IsLoad || isi32Store(Opcode)) &amp;&amp; &quot;Must have integer load or store&quot;) ? void (0) : __assert_fail (&quot;(IsLoad || isi32Store(Opcode)) &amp;&amp; \&quot;Must have integer load or store\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 832, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#127IsLoad" title='IsLoad' data-ref="127IsLoad">IsLoad</a> || <a class="tu ref" href="#_ZL10isi32Storej" title='isi32Store' data-use='c' data-ref="_ZL10isi32Storej">isi32Store</a>(<a class="local col1 ref" href="#121Opcode" title='Opcode' data-ref="121Opcode">Opcode</a>)) &amp;&amp; <q>"Must have integer load or store"</q>);</td></tr>
<tr><th id="833">833</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="128LoadStoreOpcode" title='LoadStoreOpcode' data-type='unsigned int' data-ref="128LoadStoreOpcode">LoadStoreOpcode</dfn> = IsLoad ? ARM::<span class='error' title="no member named &apos;t2LDRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRDi8</span> : ARM::<span class='error' title="no member named &apos;t2STRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRDi8</span>;</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Regs.size() == 2) ? void (0) : __assert_fail (&quot;Regs.size() == 2&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 835, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#125Regs" title='Regs' data-ref="125Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var>);</td></tr>
<tr><th id="836">836</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="129MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="129MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#116MBB" title='MBB' data-ref="116MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#117InsertBefore" title='InsertBefore' data-ref="117InsertBefore">InsertBefore</a>, <a class="local col4 ref" href="#124DL" title='DL' data-ref="124DL">DL</a>,</td></tr>
<tr><th id="837">837</th><td>                                    <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TII" title='(anonymous namespace)::ARMLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#128LoadStoreOpcode" title='LoadStoreOpcode' data-ref="128LoadStoreOpcode">LoadStoreOpcode</a>));</td></tr>
<tr><th id="838">838</th><td>  <b>if</b> (<a class="local col7 ref" href="#127IsLoad" title='IsLoad' data-ref="127IsLoad">IsLoad</a>) {</td></tr>
<tr><th id="839">839</th><td>    <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#125Regs" title='Regs' data-ref="125Regs">Regs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, bool&gt;::first' data-ref="std::pair::first">first</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>)</td></tr>
<tr><th id="840">840</th><td>       .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#125Regs" title='Regs' data-ref="125Regs">Regs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, bool&gt;::first' data-ref="std::pair::first">first</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>);</td></tr>
<tr><th id="841">841</th><td>  } <b>else</b> {</td></tr>
<tr><th id="842">842</th><td>    <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#125Regs" title='Regs' data-ref="125Regs">Regs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, bool&gt;::first' data-ref="std::pair::first">first</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#125Regs" title='Regs' data-ref="125Regs">Regs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, bool&gt;::second' data-ref="std::pair::second">second</a>))</td></tr>
<tr><th id="843">843</th><td>       .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#125Regs" title='Regs' data-ref="125Regs">Regs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, bool&gt;::first' data-ref="std::pair::first">first</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#125Regs" title='Regs' data-ref="125Regs">Regs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, bool&gt;::second' data-ref="std::pair::second">second</a>));</td></tr>
<tr><th id="844">844</th><td>  }</td></tr>
<tr><th id="845">845</th><td>  <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#119Base" title='Base' data-ref="119Base">Base</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#118Offset" title='Offset' data-ref="118Offset">Offset</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#122Pred" title='Pred' data-ref="122Pred">Pred</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#123PredReg" title='PredReg' data-ref="123PredReg">PredReg</a>);</td></tr>
<tr><th id="846">846</th><td>  <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE" title='llvm::MachineInstrBuilder::cloneMergedMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE">cloneMergedMemRefs</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_8ArrayRefIPT_EEPNSt9enable_ifIXsr3std14is_convertibleIPKS3_PKT_EE5valueEvE4typeE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_8ArrayRefIPT_EEPNSt9enable_ifIXsr3std14is_convertibleIPKS3_PKT_EE5valueEvE4typeE"></a><a class="local col6 ref" href="#126Instrs" title='Instrs' data-ref="126Instrs">Instrs</a>);</td></tr>
<tr><th id="847">847</th><td>  <b>return</b> <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="848">848</th><td>}</td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt14MergeOpsUpdateERKNS0_14MergeCandidateE">/// Call MergeOps and update MemOps and merges accordingly on success.</i></td></tr>
<tr><th id="851">851</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMLoadStoreOpt14MergeOpsUpdateERKNS0_14MergeCandidateE" title='(anonymous namespace)::ARMLoadStoreOpt::MergeOpsUpdate' data-type='llvm::MachineInstr * (anonymous namespace)::ARMLoadStoreOpt::MergeOpsUpdate(const (anonymous namespace)::ARMLoadStoreOpt::MergeCandidate &amp; Cand)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt14MergeOpsUpdateERKNS0_14MergeCandidateE">MergeOpsUpdate</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate">MergeCandidate</a> &amp;<dfn class="local col0 decl" id="130Cand" title='Cand' data-type='const (anonymous namespace)::ARMLoadStoreOpt::MergeCandidate &amp;' data-ref="130Cand">Cand</dfn>) {</td></tr>
<tr><th id="852">852</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="131First" title='First' data-type='const llvm::MachineInstr *' data-ref="131First">First</dfn> = <a class="local col0 ref" href="#130Cand" title='Cand' data-ref="130Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::Instrs' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs">Instrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5frontEv">front</a>();</td></tr>
<tr><th id="853">853</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="132Opcode" title='Opcode' data-type='unsigned int' data-ref="132Opcode">Opcode</dfn> = <a class="local col1 ref" href="#131First" title='First' data-ref="131First">First</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="854">854</th><td>  <em>bool</em> <dfn class="local col3 decl" id="133IsLoad" title='IsLoad' data-type='bool' data-ref="133IsLoad">IsLoad</dfn> = <a class="tu ref" href="#_ZL12isLoadSinglej" title='isLoadSingle' data-use='c' data-ref="_ZL12isLoadSinglej">isLoadSingle</a>(<a class="local col2 ref" href="#132Opcode" title='Opcode' data-ref="132Opcode">Opcode</a>);</td></tr>
<tr><th id="855">855</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>bool</em>&gt;, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="134Regs" title='Regs' data-type='SmallVector&lt;std::pair&lt;unsigned int, bool&gt;, 8&gt;' data-ref="134Regs">Regs</dfn>;</td></tr>
<tr><th id="856">856</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="135ImpDefs" title='ImpDefs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="135ImpDefs">ImpDefs</dfn>;</td></tr>
<tr><th id="857">857</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseSet.h.html#249" title='llvm::DenseSet&lt;unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIjNS_12DenseMapInfoIjEEEC1Ev"></a><dfn class="local col6 decl" id="136KilledRegs" title='KilledRegs' data-type='DenseSet&lt;unsigned int&gt;' data-ref="136KilledRegs">KilledRegs</dfn>;</td></tr>
<tr><th id="858">858</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseSet.h.html#249" title='llvm::DenseSet&lt;unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIjNS_12DenseMapInfoIjEEEC1Ev"></a><dfn class="local col7 decl" id="137UsedRegs" title='UsedRegs' data-type='DenseSet&lt;unsigned int&gt;' data-ref="137UsedRegs">UsedRegs</dfn>;</td></tr>
<tr><th id="859">859</th><td>  <i>// Determine list of registers and list of implicit super-register defs.</i></td></tr>
<tr><th id="860">860</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="138MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="138MI">MI</dfn> : <a class="local col0 ref" href="#130Cand" title='Cand' data-ref="130Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::Instrs' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs">Instrs</a>) {</td></tr>
<tr><th id="861">861</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="139MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="139MO">MO</dfn> = <a class="tu ref" href="#_ZL17getLoadStoreRegOpRKN4llvm12MachineInstrE" title='getLoadStoreRegOp' data-use='c' data-ref="_ZL17getLoadStoreRegOpRKN4llvm12MachineInstrE">getLoadStoreRegOp</a>(*<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>);</td></tr>
<tr><th id="862">862</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="140Reg" title='Reg' data-type='unsigned int' data-ref="140Reg">Reg</dfn> = <a class="local col9 ref" href="#139MO" title='MO' data-ref="139MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="863">863</th><td>    <em>bool</em> <dfn class="local col1 decl" id="141IsKill" title='IsKill' data-type='bool' data-ref="141IsKill">IsKill</dfn> = <a class="local col9 ref" href="#139MO" title='MO' data-ref="139MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="864">864</th><td>    <b>if</b> (<a class="local col1 ref" href="#141IsKill" title='IsKill' data-ref="141IsKill">IsKill</a>)</td></tr>
<tr><th id="865">865</th><td>      <a class="local col6 ref" href="#136KilledRegs" title='KilledRegs' data-ref="136KilledRegs">KilledRegs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col0 ref" href="#140Reg" title='Reg' data-ref="140Reg">Reg</a>);</td></tr>
<tr><th id="866">866</th><td>    <a class="local col4 ref" href="#134Regs" title='Regs' data-ref="134Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col0 ref" href="#140Reg" title='Reg' data-ref="140Reg">Reg</a></span>, <span class='refarg'><a class="local col1 ref" href="#141IsKill" title='IsKill' data-ref="141IsKill">IsKill</a></span>));</td></tr>
<tr><th id="867">867</th><td>    <a class="local col7 ref" href="#137UsedRegs" title='UsedRegs' data-ref="137UsedRegs">UsedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col0 ref" href="#140Reg" title='Reg' data-ref="140Reg">Reg</a>);</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>    <b>if</b> (<a class="local col3 ref" href="#133IsLoad" title='IsLoad' data-ref="133IsLoad">IsLoad</a>) {</td></tr>
<tr><th id="870">870</th><td>      <i>// Collect any implicit defs of super-registers, after merging we can't</i></td></tr>
<tr><th id="871">871</th><td><i>      // be sure anymore that we properly preserved these live ranges and must</i></td></tr>
<tr><th id="872">872</th><td><i>      // removed these implicit operands.</i></td></tr>
<tr><th id="873">873</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="142MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="142MO">MO</dfn> : <a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZNK4llvm12MachineInstr17implicit_operandsEv">implicit_operands</a>()) {</td></tr>
<tr><th id="874">874</th><td>        <b>if</b> (!<a class="local col2 ref" href="#142MO" title='MO' data-ref="142MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#142MO" title='MO' data-ref="142MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || <a class="local col2 ref" href="#142MO" title='MO' data-ref="142MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="875">875</th><td>          <b>continue</b>;</td></tr>
<tr><th id="876">876</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImplicit()) ? void (0) : __assert_fail (&quot;MO.isImplicit()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 876, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#142MO" title='MO' data-ref="142MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>());</td></tr>
<tr><th id="877">877</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="143DefReg" title='DefReg' data-type='unsigned int' data-ref="143DefReg">DefReg</dfn> = <a class="local col2 ref" href="#142MO" title='MO' data-ref="142MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td>        <b>if</b> (<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<span class='refarg'><a class="local col5 ref" href="#135ImpDefs" title='ImpDefs' data-ref="135ImpDefs">ImpDefs</a></span>, <a class="local col3 ref" href="#143DefReg" title='DefReg' data-ref="143DefReg">DefReg</a>))</td></tr>
<tr><th id="880">880</th><td>          <b>continue</b>;</td></tr>
<tr><th id="881">881</th><td>        <i>// We can ignore cases where the super-reg is read and written.</i></td></tr>
<tr><th id="882">882</th><td>        <b>if</b> (<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col3 ref" href="#143DefReg" title='DefReg' data-ref="143DefReg">DefReg</a>))</td></tr>
<tr><th id="883">883</th><td>          <b>continue</b>;</td></tr>
<tr><th id="884">884</th><td>        <a class="local col5 ref" href="#135ImpDefs" title='ImpDefs' data-ref="135ImpDefs">ImpDefs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#143DefReg" title='DefReg' data-ref="143DefReg">DefReg</a>);</td></tr>
<tr><th id="885">885</th><td>      }</td></tr>
<tr><th id="886">886</th><td>    }</td></tr>
<tr><th id="887">887</th><td>  }</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td>  <i>// Attempt the merge.</i></td></tr>
<tr><th id="890">890</th><td>  <b>using</b> <dfn class="local col4 typedef" id="144iterator" title='iterator' data-type='MachineBasicBlock::iterator' data-ref="144iterator">iterator</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a>;</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="145LatestMI" title='LatestMI' data-type='llvm::MachineInstr *' data-ref="145LatestMI">LatestMI</dfn> = <a class="local col0 ref" href="#130Cand" title='Cand' data-ref="130Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::Instrs' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs">Instrs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#130Cand" title='Cand' data-ref="130Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::LatestMIIdx" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::LatestMIIdx' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::LatestMIIdx">LatestMIIdx</a>]</a>;</td></tr>
<tr><th id="893">893</th><td>  <a class="local col4 typedef" href="#144iterator" title='iterator' data-type='MachineBasicBlock::iterator' data-ref="144iterator">iterator</a> <dfn class="local col6 decl" id="146InsertBefore" title='InsertBefore' data-type='iterator' data-ref="146InsertBefore">InsertBefore</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col4 typedef" href="#144iterator" title='iterator' data-type='MachineBasicBlock::iterator' data-ref="144iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col5 ref" href="#145LatestMI" title='LatestMI' data-ref="145LatestMI">LatestMI</a>));</td></tr>
<tr><th id="894">894</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="147MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="147MBB">MBB</dfn> = *<a class="local col5 ref" href="#145LatestMI" title='LatestMI' data-ref="145LatestMI">LatestMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="895">895</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="148Offset" title='Offset' data-type='unsigned int' data-ref="148Offset">Offset</dfn> = <a class="tu ref" href="#_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE" title='getMemoryOpOffset' data-use='c' data-ref="_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE">getMemoryOpOffset</a>(*<a class="local col1 ref" href="#131First" title='First' data-ref="131First">First</a>);</td></tr>
<tr><th id="896">896</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="149Base" title='Base' data-type='unsigned int' data-ref="149Base">Base</dfn> = <a class="tu ref" href="#_ZL18getLoadStoreBaseOpRKN4llvm12MachineInstrE" title='getLoadStoreBaseOp' data-use='c' data-ref="_ZL18getLoadStoreBaseOpRKN4llvm12MachineInstrE">getLoadStoreBaseOp</a>(*<a class="local col1 ref" href="#131First" title='First' data-ref="131First">First</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="897">897</th><td>  <em>bool</em> <dfn class="local col0 decl" id="150BaseKill" title='BaseKill' data-type='bool' data-ref="150BaseKill">BaseKill</dfn> = <a class="local col5 ref" href="#145LatestMI" title='LatestMI' data-ref="145LatestMI">LatestMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="local col9 ref" href="#149Base" title='Base' data-ref="149Base">Base</a>);</td></tr>
<tr><th id="898">898</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="151PredReg" title='PredReg' data-type='unsigned int' data-ref="151PredReg">PredReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="899">899</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col2 decl" id="152Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="152Pred">Pred</dfn> = <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj">getInstrPredicate</a>(*<a class="local col1 ref" href="#131First" title='First' data-ref="131First">First</a>, <span class='refarg'><a class="local col1 ref" href="#151PredReg" title='PredReg' data-ref="151PredReg">PredReg</a></span>);</td></tr>
<tr><th id="900">900</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="153DL" title='DL' data-type='llvm::DebugLoc' data-ref="153DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#131First" title='First' data-ref="131First">First</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="901">901</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="154Merged" title='Merged' data-type='llvm::MachineInstr *' data-ref="154Merged">Merged</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="902">902</th><td>  <b>if</b> (<a class="local col0 ref" href="#130Cand" title='Cand' data-ref="130Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSDouble" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSDouble' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSDouble">CanMergeToLSDouble</a>)</td></tr>
<tr><th id="903">903</th><td>    <a class="local col4 ref" href="#154Merged" title='Merged' data-ref="154Merged">Merged</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115ARMLoadStoreOpt21CreateLoadStoreDoubleERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEijbjNS10146541" title='(anonymous namespace)::ARMLoadStoreOpt::CreateLoadStoreDouble' data-use='c' data-ref="_ZNK12_GLOBAL__N_115ARMLoadStoreOpt21CreateLoadStoreDoubleERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEijbjNS10146541">CreateLoadStoreDouble</a>(<span class='refarg'><a class="local col7 ref" href="#147MBB" title='MBB' data-ref="147MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#146InsertBefore" title='InsertBefore' data-ref="146InsertBefore">InsertBefore</a>, <a class="local col8 ref" href="#148Offset" title='Offset' data-ref="148Offset">Offset</a>, <a class="local col9 ref" href="#149Base" title='Base' data-ref="149Base">Base</a>, <a class="local col0 ref" href="#150BaseKill" title='BaseKill' data-ref="150BaseKill">BaseKill</a>,</td></tr>
<tr><th id="904">904</th><td>                                   <a class="local col2 ref" href="#132Opcode" title='Opcode' data-ref="132Opcode">Opcode</a>, <a class="local col2 ref" href="#152Pred" title='Pred' data-ref="152Pred">Pred</a>, <a class="local col1 ref" href="#151PredReg" title='PredReg' data-ref="151PredReg">PredReg</a>, <a class="local col3 ref" href="#153DL" title='DL' data-ref="153DL">DL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col4 ref" href="#134Regs" title='Regs' data-ref="134Regs">Regs</a>,</td></tr>
<tr><th id="905">905</th><td>                                   <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col0 ref" href="#130Cand" title='Cand' data-ref="130Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::Instrs' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs">Instrs</a>);</td></tr>
<tr><th id="906">906</th><td>  <b>if</b> (!<a class="local col4 ref" href="#154Merged" title='Merged' data-ref="154Merged">Merged</a> &amp;&amp; <a class="local col0 ref" href="#130Cand" title='Cand' data-ref="130Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSMulti" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSMulti' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSMulti">CanMergeToLSMulti</a>)</td></tr>
<tr><th id="907">907</th><td>    <a class="local col4 ref" href="#154Merged" title='Merged' data-ref="154Merged">Merged</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt20CreateLoadStoreMultiERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEijbjNS1_3290807" title='(anonymous namespace)::ARMLoadStoreOpt::CreateLoadStoreMulti' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt20CreateLoadStoreMultiERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEijbjNS1_3290807">CreateLoadStoreMulti</a>(<span class='refarg'><a class="local col7 ref" href="#147MBB" title='MBB' data-ref="147MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#146InsertBefore" title='InsertBefore' data-ref="146InsertBefore">InsertBefore</a>, <a class="local col8 ref" href="#148Offset" title='Offset' data-ref="148Offset">Offset</a>, <a class="local col9 ref" href="#149Base" title='Base' data-ref="149Base">Base</a>, <a class="local col0 ref" href="#150BaseKill" title='BaseKill' data-ref="150BaseKill">BaseKill</a>,</td></tr>
<tr><th id="908">908</th><td>                                  <a class="local col2 ref" href="#132Opcode" title='Opcode' data-ref="132Opcode">Opcode</a>, <a class="local col2 ref" href="#152Pred" title='Pred' data-ref="152Pred">Pred</a>, <a class="local col1 ref" href="#151PredReg" title='PredReg' data-ref="151PredReg">PredReg</a>, <a class="local col3 ref" href="#153DL" title='DL' data-ref="153DL">DL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col4 ref" href="#134Regs" title='Regs' data-ref="134Regs">Regs</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col0 ref" href="#130Cand" title='Cand' data-ref="130Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::Instrs' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs">Instrs</a>);</td></tr>
<tr><th id="909">909</th><td>  <b>if</b> (!<a class="local col4 ref" href="#154Merged" title='Merged' data-ref="154Merged">Merged</a>)</td></tr>
<tr><th id="910">910</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td>  <i>// Determine earliest instruction that will get removed. We then keep an</i></td></tr>
<tr><th id="913">913</th><td><i>  // iterator just above it so the following erases don't invalidated it.</i></td></tr>
<tr><th id="914">914</th><td>  <a class="local col4 typedef" href="#144iterator" title='iterator' data-type='MachineBasicBlock::iterator' data-ref="144iterator">iterator</a> <dfn class="local col5 decl" id="155EarliestI" title='EarliestI' data-type='iterator' data-ref="155EarliestI">EarliestI</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col0 ref" href="#130Cand" title='Cand' data-ref="130Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::Instrs' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs">Instrs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#130Cand" title='Cand' data-ref="130Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::EarliestMIIdx" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::EarliestMIIdx' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::EarliestMIIdx">EarliestMIIdx</a>]</a>);</td></tr>
<tr><th id="915">915</th><td>  <em>bool</em> <dfn class="local col6 decl" id="156EarliestAtBegin" title='EarliestAtBegin' data-type='bool' data-ref="156EarliestAtBegin">EarliestAtBegin</dfn> = <b>false</b>;</td></tr>
<tr><th id="916">916</th><td>  <b>if</b> (<a class="local col5 ref" href="#155EarliestI" title='EarliestI' data-ref="155EarliestI">EarliestI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col7 ref" href="#147MBB" title='MBB' data-ref="147MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="917">917</th><td>    <a class="local col6 ref" href="#156EarliestAtBegin" title='EarliestAtBegin' data-ref="156EarliestAtBegin">EarliestAtBegin</a> = <b>true</b>;</td></tr>
<tr><th id="918">918</th><td>  } <b>else</b> {</td></tr>
<tr><th id="919">919</th><td>    <a class="local col5 ref" href="#155EarliestI" title='EarliestI' data-ref="155EarliestI">EarliestI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#155EarliestI" title='EarliestI' data-ref="155EarliestI">EarliestI</a>);</td></tr>
<tr><th id="920">920</th><td>  }</td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td>  <i>// Remove instructions which have been merged.</i></td></tr>
<tr><th id="923">923</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="157MI" title='MI' data-type='llvm::MachineInstr *' data-ref="157MI">MI</dfn> : <a class="local col0 ref" href="#130Cand" title='Cand' data-ref="130Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::Instrs' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs">Instrs</a>)</td></tr>
<tr><th id="924">924</th><td>    <a class="local col7 ref" href="#147MBB" title='MBB' data-ref="147MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE">erase</a>(<a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI">MI</a>);</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td>  <i>// Determine range between the earliest removed instruction and the new one.</i></td></tr>
<tr><th id="927">927</th><td>  <b>if</b> (<a class="local col6 ref" href="#156EarliestAtBegin" title='EarliestAtBegin' data-ref="156EarliestAtBegin">EarliestAtBegin</a>)</td></tr>
<tr><th id="928">928</th><td>    <a class="local col5 ref" href="#155EarliestI" title='EarliestI' data-ref="155EarliestI">EarliestI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col7 ref" href="#147MBB" title='MBB' data-ref="147MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="929">929</th><td>  <b>else</b></td></tr>
<tr><th id="930">930</th><td>    <a class="local col5 ref" href="#155EarliestI" title='EarliestI' data-ref="155EarliestI">EarliestI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#155EarliestI" title='EarliestI' data-ref="155EarliestI">EarliestI</a>);</td></tr>
<tr><th id="931">931</th><td>  <em>auto</em> <dfn class="local col8 decl" id="158FixupRange" title='FixupRange' data-type='llvm::iterator_range&lt;llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt; &gt;' data-ref="158FixupRange">FixupRange</dfn> = <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#155EarliestI" title='EarliestI' data-ref="155EarliestI">EarliestI</a>, <a class="local col4 typedef" href="#144iterator" title='iterator' data-type='MachineBasicBlock::iterator' data-ref="144iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col4 ref" href="#154Merged" title='Merged' data-ref="154Merged">Merged</a>));</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL12isLoadSinglej" title='isLoadSingle' data-use='c' data-ref="_ZL12isLoadSinglej">isLoadSingle</a>(<a class="local col2 ref" href="#132Opcode" title='Opcode' data-ref="132Opcode">Opcode</a>)) {</td></tr>
<tr><th id="934">934</th><td>    <i>// If the previous loads defined a super-reg, then we have to mark earlier</i></td></tr>
<tr><th id="935">935</th><td><i>    // operands undef; Replicate the super-reg def on the merged instruction.</i></td></tr>
<tr><th id="936">936</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="159MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="159MI">MI</dfn> : <a class="local col8 ref" href="#158FixupRange" title='FixupRange' data-ref="158FixupRange">FixupRange</a>) {</td></tr>
<tr><th id="937">937</th><td>      <b>for</b> (<em>unsigned</em> &amp;<dfn class="local col0 decl" id="160ImpDefReg" title='ImpDefReg' data-type='unsigned int &amp;' data-ref="160ImpDefReg">ImpDefReg</dfn> : <a class="local col5 ref" href="#135ImpDefs" title='ImpDefs' data-ref="135ImpDefs">ImpDefs</a>) {</td></tr>
<tr><th id="938">938</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="161MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="161MO">MO</dfn> : <a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZN4llvm12MachineInstr17implicit_operandsEv">implicit_operands</a>()) {</td></tr>
<tr><th id="939">939</th><td>          <b>if</b> (!<a class="local col1 ref" href="#161MO" title='MO' data-ref="161MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col1 ref" href="#161MO" title='MO' data-ref="161MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col0 ref" href="#160ImpDefReg" title='ImpDefReg' data-ref="160ImpDefReg">ImpDefReg</a>)</td></tr>
<tr><th id="940">940</th><td>            <b>continue</b>;</td></tr>
<tr><th id="941">941</th><td>          <b>if</b> (<a class="local col1 ref" href="#161MO" title='MO' data-ref="161MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="942">942</th><td>            <a class="local col1 ref" href="#161MO" title='MO' data-ref="161MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>();</td></tr>
<tr><th id="943">943</th><td>          <b>else</b> <b>if</b> (<a class="local col1 ref" href="#161MO" title='MO' data-ref="161MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="944">944</th><td>            <a class="local col0 ref" href="#160ImpDefReg" title='ImpDefReg' data-ref="160ImpDefReg">ImpDefReg</a> = <var>0</var>;</td></tr>
<tr><th id="945">945</th><td>        }</td></tr>
<tr><th id="946">946</th><td>      }</td></tr>
<tr><th id="947">947</th><td>    }</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="162MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="162MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE">(</a>*<a class="local col4 ref" href="#154Merged" title='Merged' data-ref="154Merged">Merged</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="local col4 ref" href="#154Merged" title='Merged' data-ref="154Merged">Merged</a>);</td></tr>
<tr><th id="950">950</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="163ImpDef" title='ImpDef' data-type='unsigned int' data-ref="163ImpDef">ImpDef</dfn> : <a class="local col5 ref" href="#135ImpDefs" title='ImpDefs' data-ref="135ImpDefs">ImpDefs</a>)</td></tr>
<tr><th id="951">951</th><td>      <a class="local col2 ref" href="#162MIB" title='MIB' data-ref="162MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#163ImpDef" title='ImpDef' data-ref="163ImpDef">ImpDef</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="952">952</th><td>  } <b>else</b> {</td></tr>
<tr><th id="953">953</th><td>    <i>// Remove kill flags: We are possibly storing the values later now.</i></td></tr>
<tr><th id="954">954</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isi32Store(Opcode) || Opcode == ARM::VSTRS || Opcode == ARM::VSTRD) ? void (0) : __assert_fail (&quot;isi32Store(Opcode) || Opcode == ARM::VSTRS || Opcode == ARM::VSTRD&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 954, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(isi32Store(Opcode) || Opcode == ARM::<span class='error' title="no member named &apos;VSTRS&apos; in namespace &apos;llvm::ARM&apos;">VSTRS</span> || Opcode == ARM::<span class='error' title="no member named &apos;VSTRD&apos; in namespace &apos;llvm::ARM&apos;">VSTRD</span>);</td></tr>
<tr><th id="955">955</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="164MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="164MI">MI</dfn> : <a class="local col8 ref" href="#158FixupRange" title='FixupRange' data-ref="158FixupRange">FixupRange</a>) {</td></tr>
<tr><th id="956">956</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="165MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="165MO">MO</dfn> : <a class="local col4 ref" href="#164MI" title='MI' data-ref="164MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="957">957</th><td>        <b>if</b> (!<a class="local col5 ref" href="#165MO" title='MO' data-ref="165MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#165MO" title='MO' data-ref="165MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="958">958</th><td>          <b>continue</b>;</td></tr>
<tr><th id="959">959</th><td>        <b>if</b> (<a class="local col7 ref" href="#137UsedRegs" title='UsedRegs' data-ref="137UsedRegs">UsedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col5 ref" href="#165MO" title='MO' data-ref="165MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="960">960</th><td>          <a class="local col5 ref" href="#165MO" title='MO' data-ref="165MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="961">961</th><td>      }</td></tr>
<tr><th id="962">962</th><td>    }</td></tr>
<tr><th id="963">963</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ImpDefs.empty()) ? void (0) : __assert_fail (&quot;ImpDefs.empty()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 963, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#135ImpDefs" title='ImpDefs' data-ref="135ImpDefs">ImpDefs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>());</td></tr>
<tr><th id="964">964</th><td>  }</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>  <b>return</b> <a class="local col4 ref" href="#154Merged" title='Merged' data-ref="154Merged">Merged</a>;</td></tr>
<tr><th id="967">967</th><td>}</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21isValidLSDoubleOffseti" title='isValidLSDoubleOffset' data-type='bool isValidLSDoubleOffset(int Offset)' data-ref="_ZL21isValidLSDoubleOffseti">isValidLSDoubleOffset</dfn>(<em>int</em> <dfn class="local col6 decl" id="166Offset" title='Offset' data-type='int' data-ref="166Offset">Offset</dfn>) {</td></tr>
<tr><th id="970">970</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="167Value" title='Value' data-type='unsigned int' data-ref="167Value">Value</dfn> = <a class="ref" href="../../../../../include/stdlib.h.html#abs" title='abs' data-ref="abs">abs</a>(<a class="local col6 ref" href="#166Offset" title='Offset' data-ref="166Offset">Offset</a>);</td></tr>
<tr><th id="971">971</th><td>  <i>// t2LDRDi8/t2STRDi8 supports an 8 bit immediate which is internally</i></td></tr>
<tr><th id="972">972</th><td><i>  // multiplied by 4.</i></td></tr>
<tr><th id="973">973</th><td>  <b>return</b> (<a class="local col7 ref" href="#167Value" title='Value' data-ref="167Value">Value</a> % <var>4</var>) == <var>0</var> &amp;&amp; <a class="local col7 ref" href="#167Value" title='Value' data-ref="167Value">Value</a> &lt; <var>1024</var>;</td></tr>
<tr><th id="974">974</th><td>}</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td><i class="doc" data-doc="_ZL20mayCombineMisalignedRKN4llvm19TargetSubtargetInfoERKNS_12MachineInstrE">/// Return true for loads/stores that can be combined to a double/multi</i></td></tr>
<tr><th id="977">977</th><td><i class="doc" data-doc="_ZL20mayCombineMisalignedRKN4llvm19TargetSubtargetInfoERKNS_12MachineInstrE">/// operation without increasing the requirements for alignment.</i></td></tr>
<tr><th id="978">978</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20mayCombineMisalignedRKN4llvm19TargetSubtargetInfoERKNS_12MachineInstrE" title='mayCombineMisaligned' data-type='bool mayCombineMisaligned(const llvm::TargetSubtargetInfo &amp; STI, const llvm::MachineInstr &amp; MI)' data-ref="_ZL20mayCombineMisalignedRKN4llvm19TargetSubtargetInfoERKNS_12MachineInstrE">mayCombineMisaligned</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="168STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="168STI">STI</dfn>,</td></tr>
<tr><th id="979">979</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="169MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="169MI">MI</dfn>) {</td></tr>
<tr><th id="980">980</th><td>  <i>// vldr/vstr trap on misaligned pointers anyway, forming vldm makes no</i></td></tr>
<tr><th id="981">981</th><td><i>  // difference.</i></td></tr>
<tr><th id="982">982</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="170Opcode" title='Opcode' data-type='unsigned int' data-ref="170Opcode">Opcode</dfn> = <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="983">983</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL9isi32Loadj" title='isi32Load' data-use='c' data-ref="_ZL9isi32Loadj">isi32Load</a>(<a class="local col0 ref" href="#170Opcode" title='Opcode' data-ref="170Opcode">Opcode</a>) &amp;&amp; !<a class="tu ref" href="#_ZL10isi32Storej" title='isi32Store' data-use='c' data-ref="_ZL10isi32Storej">isi32Store</a>(<a class="local col0 ref" href="#170Opcode" title='Opcode' data-ref="170Opcode">Opcode</a>))</td></tr>
<tr><th id="984">984</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>  <i>// Stack pointer alignment is out of the programmers control so we can trust</i></td></tr>
<tr><th id="987">987</th><td><i>  // SP-relative loads/stores.</i></td></tr>
<tr><th id="988">988</th><td>  <b>if</b> (getLoadStoreBaseOp(MI).getReg() == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span> &amp;&amp;</td></tr>
<tr><th id="989">989</th><td>      STI.getFrameLowering()-&gt;getTransientStackAlignment() &gt;= <var>4</var>)</td></tr>
<tr><th id="990">990</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="991">991</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="992">992</th><td>}</td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt14FormCandidatesERKN4llvm11SmallVectorINS0_15MemOpQueueEntryELj8EEE">/// Find candidates for load/store multiple merge in list of MemOpQueueEntries.</i></td></tr>
<tr><th id="995">995</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMLoadStoreOpt14FormCandidatesERKN4llvm11SmallVectorINS0_15MemOpQueueEntryELj8EEE" title='(anonymous namespace)::ARMLoadStoreOpt::FormCandidates' data-type='void (anonymous namespace)::ARMLoadStoreOpt::FormCandidates(const MemOpQueue &amp; MemOps)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt14FormCandidatesERKN4llvm11SmallVectorINS0_15MemOpQueueEntryELj8EEE">FormCandidates</dfn>(<em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueue" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueue' data-type='SmallVector&lt;(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry, 8&gt;' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueue">MemOpQueue</a> &amp;<dfn class="local col1 decl" id="171MemOps" title='MemOps' data-type='const MemOpQueue &amp;' data-ref="171MemOps">MemOps</dfn>) {</td></tr>
<tr><th id="996">996</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="172FirstMI" title='FirstMI' data-type='const llvm::MachineInstr *' data-ref="172FirstMI">FirstMI</dfn> = <a class="local col1 ref" href="#171MemOps" title='MemOps' data-ref="171MemOps">MemOps</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI">MI</a>;</td></tr>
<tr><th id="997">997</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="173Opcode" title='Opcode' data-type='unsigned int' data-ref="173Opcode">Opcode</dfn> = <a class="local col2 ref" href="#172FirstMI" title='FirstMI' data-ref="172FirstMI">FirstMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="998">998</th><td>  <em>bool</em> <dfn class="local col4 decl" id="174isNotVFP" title='isNotVFP' data-type='bool' data-ref="174isNotVFP">isNotVFP</dfn> = <a class="tu ref" href="#_ZL9isi32Loadj" title='isi32Load' data-use='c' data-ref="_ZL9isi32Loadj">isi32Load</a>(<a class="local col3 ref" href="#173Opcode" title='Opcode' data-ref="173Opcode">Opcode</a>) || <a class="tu ref" href="#_ZL10isi32Storej" title='isi32Store' data-use='c' data-ref="_ZL10isi32Storej">isi32Store</a>(<a class="local col3 ref" href="#173Opcode" title='Opcode' data-ref="173Opcode">Opcode</a>);</td></tr>
<tr><th id="999">999</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="175Size" title='Size' data-type='unsigned int' data-ref="175Size">Size</dfn> = <a class="tu ref" href="#_ZL25getLSMultipleTransferSizePKN4llvm12MachineInstrE" title='getLSMultipleTransferSize' data-use='c' data-ref="_ZL25getLSMultipleTransferSizePKN4llvm12MachineInstrE">getLSMultipleTransferSize</a>(<a class="local col2 ref" href="#172FirstMI" title='FirstMI' data-ref="172FirstMI">FirstMI</a>);</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="176SIndex" title='SIndex' data-type='unsigned int' data-ref="176SIndex">SIndex</dfn> = <var>0</var>;</td></tr>
<tr><th id="1002">1002</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="177EIndex" title='EIndex' data-type='unsigned int' data-ref="177EIndex">EIndex</dfn> = <a class="local col1 ref" href="#171MemOps" title='MemOps' data-ref="171MemOps">MemOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="1003">1003</th><td>  <b>do</b> {</td></tr>
<tr><th id="1004">1004</th><td>    <i>// Look at the first instruction.</i></td></tr>
<tr><th id="1005">1005</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="178MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="178MI">MI</dfn> = <a class="local col1 ref" href="#171MemOps" title='MemOps' data-ref="171MemOps">MemOps</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#176SIndex" title='SIndex' data-ref="176SIndex">SIndex</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI">MI</a>;</td></tr>
<tr><th id="1006">1006</th><td>    <em>int</em> <dfn class="local col9 decl" id="179Offset" title='Offset' data-type='int' data-ref="179Offset">Offset</dfn> = <a class="local col1 ref" href="#171MemOps" title='MemOps' data-ref="171MemOps">MemOps</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#176SIndex" title='SIndex' data-ref="176SIndex">SIndex</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset">Offset</a>;</td></tr>
<tr><th id="1007">1007</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="180PMO" title='PMO' data-type='const llvm::MachineOperand &amp;' data-ref="180PMO">PMO</dfn> = <a class="tu ref" href="#_ZL17getLoadStoreRegOpRKN4llvm12MachineInstrE" title='getLoadStoreRegOp' data-use='c' data-ref="_ZL17getLoadStoreRegOpRKN4llvm12MachineInstrE">getLoadStoreRegOp</a>(*<a class="local col8 ref" href="#178MI" title='MI' data-ref="178MI">MI</a>);</td></tr>
<tr><th id="1008">1008</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="181PReg" title='PReg' data-type='unsigned int' data-ref="181PReg">PReg</dfn> = <a class="local col0 ref" href="#180PMO" title='PMO' data-ref="180PMO">PMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1009">1009</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="182PRegNum" title='PRegNum' data-type='unsigned int' data-ref="182PRegNum">PRegNum</dfn> = <a class="local col0 ref" href="#180PMO" title='PMO' data-ref="180PMO">PMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() ? <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>()</td></tr>
<tr><th id="1010">1010</th><td>                                     : <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TRI" title='(anonymous namespace)::ARMLoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col1 ref" href="#181PReg" title='PReg' data-ref="181PReg">PReg</a>);</td></tr>
<tr><th id="1011">1011</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="183Latest" title='Latest' data-type='unsigned int' data-ref="183Latest">Latest</dfn> = <a class="local col6 ref" href="#176SIndex" title='SIndex' data-ref="176SIndex">SIndex</a>;</td></tr>
<tr><th id="1012">1012</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="184Earliest" title='Earliest' data-type='unsigned int' data-ref="184Earliest">Earliest</dfn> = <a class="local col6 ref" href="#176SIndex" title='SIndex' data-ref="176SIndex">SIndex</a>;</td></tr>
<tr><th id="1013">1013</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="185Count" title='Count' data-type='unsigned int' data-ref="185Count">Count</dfn> = <var>1</var>;</td></tr>
<tr><th id="1014">1014</th><td>    <em>bool</em> <dfn class="local col6 decl" id="186CanMergeToLSDouble" title='CanMergeToLSDouble' data-type='bool' data-ref="186CanMergeToLSDouble">CanMergeToLSDouble</dfn> =</td></tr>
<tr><th id="1015">1015</th><td>      <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::STI" title='(anonymous namespace)::ARMLoadStoreOpt::STI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>() &amp;&amp; <a class="local col4 ref" href="#174isNotVFP" title='isNotVFP' data-ref="174isNotVFP">isNotVFP</a> &amp;&amp; <a class="tu ref" href="#_ZL21isValidLSDoubleOffseti" title='isValidLSDoubleOffset' data-use='c' data-ref="_ZL21isValidLSDoubleOffseti">isValidLSDoubleOffset</a>(<a class="local col9 ref" href="#179Offset" title='Offset' data-ref="179Offset">Offset</a>);</td></tr>
<tr><th id="1016">1016</th><td>    <i>// ARM errata 602117: LDRD with base in list may result in incorrect base</i></td></tr>
<tr><th id="1017">1017</th><td><i>    // register when interrupted or faulted.</i></td></tr>
<tr><th id="1018">1018</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::STI" title='(anonymous namespace)::ARMLoadStoreOpt::STI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10isCortexM3Ev" title='llvm::ARMSubtarget::isCortexM3' data-ref="_ZNK4llvm12ARMSubtarget10isCortexM3Ev">isCortexM3</a>() &amp;&amp; <a class="tu ref" href="#_ZL9isi32Loadj" title='isi32Load' data-use='c' data-ref="_ZL9isi32Loadj">isi32Load</a>(<a class="local col3 ref" href="#173Opcode" title='Opcode' data-ref="173Opcode">Opcode</a>) &amp;&amp;</td></tr>
<tr><th id="1019">1019</th><td>        <a class="local col1 ref" href="#181PReg" title='PReg' data-ref="181PReg">PReg</a> == <a class="tu ref" href="#_ZL18getLoadStoreBaseOpRKN4llvm12MachineInstrE" title='getLoadStoreBaseOp' data-use='c' data-ref="_ZL18getLoadStoreBaseOpRKN4llvm12MachineInstrE">getLoadStoreBaseOp</a>(*<a class="local col8 ref" href="#178MI" title='MI' data-ref="178MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="1020">1020</th><td>      <a class="local col6 ref" href="#186CanMergeToLSDouble" title='CanMergeToLSDouble' data-ref="186CanMergeToLSDouble">CanMergeToLSDouble</a> = <b>false</b>;</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td>    <em>bool</em> <dfn class="local col7 decl" id="187CanMergeToLSMulti" title='CanMergeToLSMulti' data-type='bool' data-ref="187CanMergeToLSMulti">CanMergeToLSMulti</dfn> = <b>true</b>;</td></tr>
<tr><th id="1023">1023</th><td>    <i>// On swift vldm/vstm starting with an odd register number as that needs</i></td></tr>
<tr><th id="1024">1024</th><td><i>    // more uops than single vldrs.</i></td></tr>
<tr><th id="1025">1025</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::STI" title='(anonymous namespace)::ARMLoadStoreOpt::STI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget18hasSlowOddRegisterEv" title='llvm::ARMSubtarget::hasSlowOddRegister' data-ref="_ZNK4llvm12ARMSubtarget18hasSlowOddRegisterEv">hasSlowOddRegister</a>() &amp;&amp; !<a class="local col4 ref" href="#174isNotVFP" title='isNotVFP' data-ref="174isNotVFP">isNotVFP</a> &amp;&amp; (<a class="local col2 ref" href="#182PRegNum" title='PRegNum' data-ref="182PRegNum">PRegNum</a> % <var>2</var>) == <var>1</var>)</td></tr>
<tr><th id="1026">1026</th><td>      <a class="local col7 ref" href="#187CanMergeToLSMulti" title='CanMergeToLSMulti' data-ref="187CanMergeToLSMulti">CanMergeToLSMulti</a> = <b>false</b>;</td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td>    <i>// LDRD/STRD do not allow SP/PC. LDM/STM do not support it or have it</i></td></tr>
<tr><th id="1029">1029</th><td><i>    // deprecated; LDM to PC is fine but cannot happen here.</i></td></tr>
<tr><th id="1030">1030</th><td>    <b>if</b> (PReg == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span> || PReg == ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>)</td></tr>
<tr><th id="1031">1031</th><td>      <a class="local col7 ref" href="#187CanMergeToLSMulti" title='CanMergeToLSMulti' data-ref="187CanMergeToLSMulti">CanMergeToLSMulti</a> = <a class="local col6 ref" href="#186CanMergeToLSDouble" title='CanMergeToLSDouble' data-ref="186CanMergeToLSDouble">CanMergeToLSDouble</a> = <b>false</b>;</td></tr>
<tr><th id="1032">1032</th><td></td></tr>
<tr><th id="1033">1033</th><td>    <i>// Should we be conservative?</i></td></tr>
<tr><th id="1034">1034</th><td>    <b>if</b> (AssumeMisalignedLoadStores &amp;&amp; !<span class='error' title="no matching function for call to &apos;mayCombineMisaligned&apos;">mayCombineMisaligned</span>(*STI, *MI))</td></tr>
<tr><th id="1035">1035</th><td>      <a class="local col7 ref" href="#187CanMergeToLSMulti" title='CanMergeToLSMulti' data-ref="187CanMergeToLSMulti">CanMergeToLSMulti</a> = <a class="local col6 ref" href="#186CanMergeToLSDouble" title='CanMergeToLSDouble' data-ref="186CanMergeToLSDouble">CanMergeToLSDouble</a> = <b>false</b>;</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>    <i>// vldm / vstm limit are 32 for S variants, 16 for D variants.</i></td></tr>
<tr><th id="1038">1038</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="188Limit" title='Limit' data-type='unsigned int' data-ref="188Limit">Limit</dfn>;</td></tr>
<tr><th id="1039">1039</th><td>    <b>switch</b> (<a class="local col3 ref" href="#173Opcode" title='Opcode' data-ref="173Opcode">Opcode</a>) {</td></tr>
<tr><th id="1040">1040</th><td>    <b>default</b>:</td></tr>
<tr><th id="1041">1041</th><td>      <a class="local col8 ref" href="#188Limit" title='Limit' data-ref="188Limit">Limit</a> = <span class="macro" title="(2147483647 *2U +1U)" data-ref="_M/UINT_MAX">UINT_MAX</span>;</td></tr>
<tr><th id="1042">1042</th><td>      <b>break</b>;</td></tr>
<tr><th id="1043">1043</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span>:</td></tr>
<tr><th id="1044">1044</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VSTRD&apos; in namespace &apos;llvm::ARM&apos;">VSTRD</span>:</td></tr>
<tr><th id="1045">1045</th><td>      Limit = <var>16</var>;</td></tr>
<tr><th id="1046">1046</th><td>      <b>break</b>;</td></tr>
<tr><th id="1047">1047</th><td>    }</td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td>    <i>// Merge following instructions where possible.</i></td></tr>
<tr><th id="1050">1050</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="189I" title='I' data-type='unsigned int' data-ref="189I">I</dfn> = <a class="local col6 ref" href="#176SIndex" title='SIndex' data-ref="176SIndex">SIndex</a>+<var>1</var>; <a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a> &lt; <a class="local col7 ref" href="#177EIndex" title='EIndex' data-ref="177EIndex">EIndex</a>; ++<a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a>, ++<a class="local col5 ref" href="#185Count" title='Count' data-ref="185Count">Count</a>) {</td></tr>
<tr><th id="1051">1051</th><td>      <em>int</em> <dfn class="local col0 decl" id="190NewOffset" title='NewOffset' data-type='int' data-ref="190NewOffset">NewOffset</dfn> = <a class="local col1 ref" href="#171MemOps" title='MemOps' data-ref="171MemOps">MemOps</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset">Offset</a>;</td></tr>
<tr><th id="1052">1052</th><td>      <b>if</b> (<a class="local col0 ref" href="#190NewOffset" title='NewOffset' data-ref="190NewOffset">NewOffset</a> != <a class="local col9 ref" href="#179Offset" title='Offset' data-ref="179Offset">Offset</a> + (<em>int</em>)<a class="local col5 ref" href="#175Size" title='Size' data-ref="175Size">Size</a>)</td></tr>
<tr><th id="1053">1053</th><td>        <b>break</b>;</td></tr>
<tr><th id="1054">1054</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="191MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="191MO">MO</dfn> = <a class="tu ref" href="#_ZL17getLoadStoreRegOpRKN4llvm12MachineInstrE" title='getLoadStoreRegOp' data-use='c' data-ref="_ZL17getLoadStoreRegOpRKN4llvm12MachineInstrE">getLoadStoreRegOp</a>(*<a class="local col1 ref" href="#171MemOps" title='MemOps' data-ref="171MemOps">MemOps</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI">MI</a>);</td></tr>
<tr><th id="1055">1055</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="192Reg" title='Reg' data-type='unsigned int' data-ref="192Reg">Reg</dfn> = <a class="local col1 ref" href="#191MO" title='MO' data-ref="191MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1056">1056</th><td>      <b>if</b> (Reg == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span> || Reg == ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>)</td></tr>
<tr><th id="1057">1057</th><td>        <b>break</b>;</td></tr>
<tr><th id="1058">1058</th><td>      <b>if</b> (<a class="local col5 ref" href="#185Count" title='Count' data-ref="185Count">Count</a> == <a class="local col8 ref" href="#188Limit" title='Limit' data-ref="188Limit">Limit</a>)</td></tr>
<tr><th id="1059">1059</th><td>        <b>break</b>;</td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td>      <i>// See if the current load/store may be part of a multi load/store.</i></td></tr>
<tr><th id="1062">1062</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="193RegNum" title='RegNum' data-type='unsigned int' data-ref="193RegNum">RegNum</dfn> = <a class="local col1 ref" href="#191MO" title='MO' data-ref="191MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() ? <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>()</td></tr>
<tr><th id="1063">1063</th><td>                                     : <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TRI" title='(anonymous namespace)::ARMLoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col2 ref" href="#192Reg" title='Reg' data-ref="192Reg">Reg</a>);</td></tr>
<tr><th id="1064">1064</th><td>      <em>bool</em> <dfn class="local col4 decl" id="194PartOfLSMulti" title='PartOfLSMulti' data-type='bool' data-ref="194PartOfLSMulti">PartOfLSMulti</dfn> = <a class="local col7 ref" href="#187CanMergeToLSMulti" title='CanMergeToLSMulti' data-ref="187CanMergeToLSMulti">CanMergeToLSMulti</a>;</td></tr>
<tr><th id="1065">1065</th><td>      <b>if</b> (<a class="local col4 ref" href="#194PartOfLSMulti" title='PartOfLSMulti' data-ref="194PartOfLSMulti">PartOfLSMulti</a>) {</td></tr>
<tr><th id="1066">1066</th><td>        <i>// Register numbers must be in ascending order.</i></td></tr>
<tr><th id="1067">1067</th><td>        <b>if</b> (<a class="local col3 ref" href="#193RegNum" title='RegNum' data-ref="193RegNum">RegNum</a> &lt;= <a class="local col2 ref" href="#182PRegNum" title='PRegNum' data-ref="182PRegNum">PRegNum</a>)</td></tr>
<tr><th id="1068">1068</th><td>          <a class="local col4 ref" href="#194PartOfLSMulti" title='PartOfLSMulti' data-ref="194PartOfLSMulti">PartOfLSMulti</a> = <b>false</b>;</td></tr>
<tr><th id="1069">1069</th><td>        <i>// For VFP / NEON load/store multiples, the registers must be</i></td></tr>
<tr><th id="1070">1070</th><td><i>        // consecutive and within the limit on the number of registers per</i></td></tr>
<tr><th id="1071">1071</th><td><i>        // instruction.</i></td></tr>
<tr><th id="1072">1072</th><td>        <b>else</b> <b>if</b> (!<a class="local col4 ref" href="#174isNotVFP" title='isNotVFP' data-ref="174isNotVFP">isNotVFP</a> &amp;&amp; <a class="local col3 ref" href="#193RegNum" title='RegNum' data-ref="193RegNum">RegNum</a> != <a class="local col2 ref" href="#182PRegNum" title='PRegNum' data-ref="182PRegNum">PRegNum</a>+<var>1</var>)</td></tr>
<tr><th id="1073">1073</th><td>          <a class="local col4 ref" href="#194PartOfLSMulti" title='PartOfLSMulti' data-ref="194PartOfLSMulti">PartOfLSMulti</a> = <b>false</b>;</td></tr>
<tr><th id="1074">1074</th><td>      }</td></tr>
<tr><th id="1075">1075</th><td>      <i>// See if the current load/store may be part of a double load/store.</i></td></tr>
<tr><th id="1076">1076</th><td>      <em>bool</em> <dfn class="local col5 decl" id="195PartOfLSDouble" title='PartOfLSDouble' data-type='bool' data-ref="195PartOfLSDouble">PartOfLSDouble</dfn> = <a class="local col6 ref" href="#186CanMergeToLSDouble" title='CanMergeToLSDouble' data-ref="186CanMergeToLSDouble">CanMergeToLSDouble</a> &amp;&amp; <a class="local col5 ref" href="#185Count" title='Count' data-ref="185Count">Count</a> &lt;= <var>1</var>;</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td>      <b>if</b> (!<a class="local col4 ref" href="#194PartOfLSMulti" title='PartOfLSMulti' data-ref="194PartOfLSMulti">PartOfLSMulti</a> &amp;&amp; !<a class="local col5 ref" href="#195PartOfLSDouble" title='PartOfLSDouble' data-ref="195PartOfLSDouble">PartOfLSDouble</a>)</td></tr>
<tr><th id="1079">1079</th><td>        <b>break</b>;</td></tr>
<tr><th id="1080">1080</th><td>      <a class="local col7 ref" href="#187CanMergeToLSMulti" title='CanMergeToLSMulti' data-ref="187CanMergeToLSMulti">CanMergeToLSMulti</a> &amp;= <a class="local col4 ref" href="#194PartOfLSMulti" title='PartOfLSMulti' data-ref="194PartOfLSMulti">PartOfLSMulti</a>;</td></tr>
<tr><th id="1081">1081</th><td>      <a class="local col6 ref" href="#186CanMergeToLSDouble" title='CanMergeToLSDouble' data-ref="186CanMergeToLSDouble">CanMergeToLSDouble</a> &amp;= <a class="local col5 ref" href="#195PartOfLSDouble" title='PartOfLSDouble' data-ref="195PartOfLSDouble">PartOfLSDouble</a>;</td></tr>
<tr><th id="1082">1082</th><td>      <i>// Track MemOp with latest and earliest position (Positions are</i></td></tr>
<tr><th id="1083">1083</th><td><i>      // counted in reverse).</i></td></tr>
<tr><th id="1084">1084</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="196Position" title='Position' data-type='unsigned int' data-ref="196Position">Position</dfn> = <a class="local col1 ref" href="#171MemOps" title='MemOps' data-ref="171MemOps">MemOps</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position">Position</a>;</td></tr>
<tr><th id="1085">1085</th><td>      <b>if</b> (<a class="local col6 ref" href="#196Position" title='Position' data-ref="196Position">Position</a> &lt; <a class="local col1 ref" href="#171MemOps" title='MemOps' data-ref="171MemOps">MemOps</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#183Latest" title='Latest' data-ref="183Latest">Latest</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position">Position</a>)</td></tr>
<tr><th id="1086">1086</th><td>        <a class="local col3 ref" href="#183Latest" title='Latest' data-ref="183Latest">Latest</a> = <a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a>;</td></tr>
<tr><th id="1087">1087</th><td>      <b>else</b> <b>if</b> (<a class="local col6 ref" href="#196Position" title='Position' data-ref="196Position">Position</a> &gt; <a class="local col1 ref" href="#171MemOps" title='MemOps' data-ref="171MemOps">MemOps</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#184Earliest" title='Earliest' data-ref="184Earliest">Earliest</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position">Position</a>)</td></tr>
<tr><th id="1088">1088</th><td>        <a class="local col4 ref" href="#184Earliest" title='Earliest' data-ref="184Earliest">Earliest</a> = <a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a>;</td></tr>
<tr><th id="1089">1089</th><td>      <i>// Prepare for next MemOp.</i></td></tr>
<tr><th id="1090">1090</th><td>      <a class="local col9 ref" href="#179Offset" title='Offset' data-ref="179Offset">Offset</a> += <a class="local col5 ref" href="#175Size" title='Size' data-ref="175Size">Size</a>;</td></tr>
<tr><th id="1091">1091</th><td>      <a class="local col2 ref" href="#182PRegNum" title='PRegNum' data-ref="182PRegNum">PRegNum</a> = <a class="local col3 ref" href="#193RegNum" title='RegNum' data-ref="193RegNum">RegNum</a>;</td></tr>
<tr><th id="1092">1092</th><td>    }</td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td>    <i>// Form a candidate from the Ops collected so far.</i></td></tr>
<tr><th id="1095">1095</th><td>    <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate">MergeCandidate</a> *<dfn class="local col7 decl" id="197Candidate" title='Candidate' data-type='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate *' data-ref="197Candidate">Candidate</dfn> = <b>new</b>(<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::Allocator" title='(anonymous namespace)::ARMLoadStoreOpt::Allocator' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::Allocator">Allocator</a>.<a class="tu ref" href="../../../include/llvm/Support/Allocator.h.html#_ZN4llvm24SpecificBumpPtrAllocator8AllocateEm" title='llvm::SpecificBumpPtrAllocator::Allocate' data-use='c' data-ref="_ZN4llvm24SpecificBumpPtrAllocator8AllocateEm">Allocate</a>()) <a class="tu ref fake" href="#141" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::MergeCandidate' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt14MergeCandidateC1Ev"></a><a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate">MergeCandidate</a>;</td></tr>
<tr><th id="1096">1096</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="198C" title='C' data-type='unsigned int' data-ref="198C">C</dfn> = <a class="local col6 ref" href="#176SIndex" title='SIndex' data-ref="176SIndex">SIndex</a>, <dfn class="local col9 decl" id="199CE" title='CE' data-type='unsigned int' data-ref="199CE">CE</dfn> = <a class="local col6 ref" href="#176SIndex" title='SIndex' data-ref="176SIndex">SIndex</a> + <a class="local col5 ref" href="#185Count" title='Count' data-ref="185Count">Count</a>; <a class="local col8 ref" href="#198C" title='C' data-ref="198C">C</a> &lt; <a class="local col9 ref" href="#199CE" title='CE' data-ref="199CE">CE</a>; ++<a class="local col8 ref" href="#198C" title='C' data-ref="198C">C</a>)</td></tr>
<tr><th id="1097">1097</th><td>      <a class="local col7 ref" href="#197Candidate" title='Candidate' data-ref="197Candidate">Candidate</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::Instrs' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs">Instrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#171MemOps" title='MemOps' data-ref="171MemOps">MemOps</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#198C" title='C' data-ref="198C">C</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI">MI</a>);</td></tr>
<tr><th id="1098">1098</th><td>    <a class="local col7 ref" href="#197Candidate" title='Candidate' data-ref="197Candidate">Candidate</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::LatestMIIdx" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::LatestMIIdx' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::LatestMIIdx">LatestMIIdx</a> = <a class="local col3 ref" href="#183Latest" title='Latest' data-ref="183Latest">Latest</a> - <a class="local col6 ref" href="#176SIndex" title='SIndex' data-ref="176SIndex">SIndex</a>;</td></tr>
<tr><th id="1099">1099</th><td>    <a class="local col7 ref" href="#197Candidate" title='Candidate' data-ref="197Candidate">Candidate</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::EarliestMIIdx" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::EarliestMIIdx' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::EarliestMIIdx">EarliestMIIdx</a> = <a class="local col4 ref" href="#184Earliest" title='Earliest' data-ref="184Earliest">Earliest</a> - <a class="local col6 ref" href="#176SIndex" title='SIndex' data-ref="176SIndex">SIndex</a>;</td></tr>
<tr><th id="1100">1100</th><td>    <a class="local col7 ref" href="#197Candidate" title='Candidate' data-ref="197Candidate">Candidate</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::InsertPos" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::InsertPos' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::InsertPos">InsertPos</a> = <a class="local col1 ref" href="#171MemOps" title='MemOps' data-ref="171MemOps">MemOps</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#183Latest" title='Latest' data-ref="183Latest">Latest</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Position">Position</a>;</td></tr>
<tr><th id="1101">1101</th><td>    <b>if</b> (<a class="local col5 ref" href="#185Count" title='Count' data-ref="185Count">Count</a> == <var>1</var>)</td></tr>
<tr><th id="1102">1102</th><td>      <a class="local col7 ref" href="#187CanMergeToLSMulti" title='CanMergeToLSMulti' data-ref="187CanMergeToLSMulti">CanMergeToLSMulti</a> = <a class="local col6 ref" href="#186CanMergeToLSDouble" title='CanMergeToLSDouble' data-ref="186CanMergeToLSDouble">CanMergeToLSDouble</a> = <b>false</b>;</td></tr>
<tr><th id="1103">1103</th><td>    <a class="local col7 ref" href="#197Candidate" title='Candidate' data-ref="197Candidate">Candidate</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSMulti" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSMulti' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSMulti">CanMergeToLSMulti</a> = <a class="local col7 ref" href="#187CanMergeToLSMulti" title='CanMergeToLSMulti' data-ref="187CanMergeToLSMulti">CanMergeToLSMulti</a>;</td></tr>
<tr><th id="1104">1104</th><td>    <a class="local col7 ref" href="#197Candidate" title='Candidate' data-ref="197Candidate">Candidate</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSDouble" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSDouble' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSDouble">CanMergeToLSDouble</a> = <a class="local col6 ref" href="#186CanMergeToLSDouble" title='CanMergeToLSDouble' data-ref="186CanMergeToLSDouble">CanMergeToLSDouble</a>;</td></tr>
<tr><th id="1105">1105</th><td>    <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::Candidates" title='(anonymous namespace)::ARMLoadStoreOpt::Candidates' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::Candidates">Candidates</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#197Candidate" title='Candidate' data-ref="197Candidate">Candidate</a>);</td></tr>
<tr><th id="1106">1106</th><td>    <i>// Continue after the chain.</i></td></tr>
<tr><th id="1107">1107</th><td>    <a class="local col6 ref" href="#176SIndex" title='SIndex' data-ref="176SIndex">SIndex</a> += <a class="local col5 ref" href="#185Count" title='Count' data-ref="185Count">Count</a>;</td></tr>
<tr><th id="1108">1108</th><td>  } <b>while</b> (<a class="local col6 ref" href="#176SIndex" title='SIndex' data-ref="176SIndex">SIndex</a> &lt; <a class="local col7 ref" href="#177EIndex" title='EIndex' data-ref="177EIndex">EIndex</a>);</td></tr>
<tr><th id="1109">1109</th><td>}</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL27getUpdatingLSMultipleOpcodejN4llvm6ARM_AM9AMSubModeE" title='getUpdatingLSMultipleOpcode' data-type='unsigned int getUpdatingLSMultipleOpcode(unsigned int Opc, ARM_AM::AMSubMode Mode)' data-ref="_ZL27getUpdatingLSMultipleOpcodejN4llvm6ARM_AM9AMSubModeE">getUpdatingLSMultipleOpcode</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="200Opc" title='Opc' data-type='unsigned int' data-ref="200Opc">Opc</dfn>,</td></tr>
<tr><th id="1112">1112</th><td>                                            <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode" title='llvm::ARM_AM::AMSubMode' data-ref="llvm::ARM_AM::AMSubMode">AMSubMode</a> <dfn class="local col1 decl" id="201Mode" title='Mode' data-type='ARM_AM::AMSubMode' data-ref="201Mode">Mode</dfn>) {</td></tr>
<tr><th id="1113">1113</th><td>  <b>switch</b> (<a class="local col0 ref" href="#200Opc" title='Opc' data-ref="200Opc">Opc</a>) {</td></tr>
<tr><th id="1114">1114</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled opcode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1114)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled opcode!"</q>);</td></tr>
<tr><th id="1115">1115</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIA&apos; in namespace &apos;llvm::ARM&apos;">LDMIA</span>:</td></tr>
<tr><th id="1116">1116</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDA&apos; in namespace &apos;llvm::ARM&apos;">LDMDA</span>:</td></tr>
<tr><th id="1117">1117</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMDB&apos; in namespace &apos;llvm::ARM&apos;">LDMDB</span>:</td></tr>
<tr><th id="1118">1118</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDMIB&apos; in namespace &apos;llvm::ARM&apos;">LDMIB</span>:</td></tr>
<tr><th id="1119">1119</th><td>    <b>switch</b> (Mode) {</td></tr>
<tr><th id="1120">1120</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1120)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="1121">1121</th><td>    <b>case</b> ARM_AM::ia: <b>return</b> ARM::<span class='error' title="no member named &apos;LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_UPD</span>;</td></tr>
<tr><th id="1122">1122</th><td>    <b>case</b> ARM_AM::ib: <b>return</b> ARM::<span class='error' title="no member named &apos;LDMIB_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIB_UPD</span>;</td></tr>
<tr><th id="1123">1123</th><td>    <b>case</b> ARM_AM::da: <b>return</b> ARM::<span class='error' title="no member named &apos;LDMDA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMDA_UPD</span>;</td></tr>
<tr><th id="1124">1124</th><td>    <b>case</b> ARM_AM::db: <b>return</b> ARM::<span class='error' title="no member named &apos;LDMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMDB_UPD</span>;</td></tr>
<tr><th id="1125">1125</th><td>    }</td></tr>
<tr><th id="1126">1126</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIA&apos; in namespace &apos;llvm::ARM&apos;">STMIA</span>:</td></tr>
<tr><th id="1127">1127</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDA&apos; in namespace &apos;llvm::ARM&apos;">STMDA</span>:</td></tr>
<tr><th id="1128">1128</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMDB&apos; in namespace &apos;llvm::ARM&apos;">STMDB</span>:</td></tr>
<tr><th id="1129">1129</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STMIB&apos; in namespace &apos;llvm::ARM&apos;">STMIB</span>:</td></tr>
<tr><th id="1130">1130</th><td>    <b>switch</b> (Mode) {</td></tr>
<tr><th id="1131">1131</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1131)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="1132">1132</th><td>    <b>case</b> ARM_AM::ia: <b>return</b> ARM::<span class='error' title="no member named &apos;STMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMIA_UPD</span>;</td></tr>
<tr><th id="1133">1133</th><td>    <b>case</b> ARM_AM::ib: <b>return</b> ARM::<span class='error' title="no member named &apos;STMIB_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMIB_UPD</span>;</td></tr>
<tr><th id="1134">1134</th><td>    <b>case</b> ARM_AM::da: <b>return</b> ARM::<span class='error' title="no member named &apos;STMDA_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMDA_UPD</span>;</td></tr>
<tr><th id="1135">1135</th><td>    <b>case</b> ARM_AM::db: <b>return</b> ARM::<span class='error' title="no member named &apos;STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">STMDB_UPD</span>;</td></tr>
<tr><th id="1136">1136</th><td>    }</td></tr>
<tr><th id="1137">1137</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMIA&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA</span>:</td></tr>
<tr><th id="1138">1138</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMDB&apos; in namespace &apos;llvm::ARM&apos;">t2LDMDB</span>:</td></tr>
<tr><th id="1139">1139</th><td>    <b>switch</b> (Mode) {</td></tr>
<tr><th id="1140">1140</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1140)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="1141">1141</th><td>    <b>case</b> ARM_AM::ia: <b>return</b> ARM::<span class='error' title="no member named &apos;t2LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_UPD</span>;</td></tr>
<tr><th id="1142">1142</th><td>    <b>case</b> ARM_AM::db: <b>return</b> ARM::<span class='error' title="no member named &apos;t2LDMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMDB_UPD</span>;</td></tr>
<tr><th id="1143">1143</th><td>    }</td></tr>
<tr><th id="1144">1144</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMIA&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA</span>:</td></tr>
<tr><th id="1145">1145</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMDB&apos; in namespace &apos;llvm::ARM&apos;">t2STMDB</span>:</td></tr>
<tr><th id="1146">1146</th><td>    <b>switch</b> (Mode) {</td></tr>
<tr><th id="1147">1147</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1147)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="1148">1148</th><td>    <b>case</b> ARM_AM::ia: <b>return</b> ARM::<span class='error' title="no member named &apos;t2STMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA_UPD</span>;</td></tr>
<tr><th id="1149">1149</th><td>    <b>case</b> ARM_AM::db: <b>return</b> ARM::<span class='error' title="no member named &apos;t2STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMDB_UPD</span>;</td></tr>
<tr><th id="1150">1150</th><td>    }</td></tr>
<tr><th id="1151">1151</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMSIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMSIA</span>:</td></tr>
<tr><th id="1152">1152</th><td>    <b>switch</b> (Mode) {</td></tr>
<tr><th id="1153">1153</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1153)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="1154">1154</th><td>    <b>case</b> ARM_AM::ia: <b>return</b> ARM::<span class='error' title="no member named &apos;VLDMSIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMSIA_UPD</span>;</td></tr>
<tr><th id="1155">1155</th><td>    <b>case</b> ARM_AM::db: <b>return</b> ARM::<span class='error' title="no member named &apos;VLDMSDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMSDB_UPD</span>;</td></tr>
<tr><th id="1156">1156</th><td>    }</td></tr>
<tr><th id="1157">1157</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMDIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA</span>:</td></tr>
<tr><th id="1158">1158</th><td>    <b>switch</b> (Mode) {</td></tr>
<tr><th id="1159">1159</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1159)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="1160">1160</th><td>    <b>case</b> ARM_AM::ia: <b>return</b> ARM::<span class='error' title="no member named &apos;VLDMDIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA_UPD</span>;</td></tr>
<tr><th id="1161">1161</th><td>    <b>case</b> ARM_AM::db: <b>return</b> ARM::<span class='error' title="no member named &apos;VLDMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMDDB_UPD</span>;</td></tr>
<tr><th id="1162">1162</th><td>    }</td></tr>
<tr><th id="1163">1163</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMSIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMSIA</span>:</td></tr>
<tr><th id="1164">1164</th><td>    <b>switch</b> (Mode) {</td></tr>
<tr><th id="1165">1165</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1165)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="1166">1166</th><td>    <b>case</b> ARM_AM::ia: <b>return</b> ARM::<span class='error' title="no member named &apos;VSTMSIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMSIA_UPD</span>;</td></tr>
<tr><th id="1167">1167</th><td>    <b>case</b> ARM_AM::db: <b>return</b> ARM::<span class='error' title="no member named &apos;VSTMSDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMSDB_UPD</span>;</td></tr>
<tr><th id="1168">1168</th><td>    }</td></tr>
<tr><th id="1169">1169</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMDIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMDIA</span>:</td></tr>
<tr><th id="1170">1170</th><td>    <b>switch</b> (Mode) {</td></tr>
<tr><th id="1171">1171</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled submode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1171)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled submode!"</q>);</td></tr>
<tr><th id="1172">1172</th><td>    <b>case</b> ARM_AM::ia: <b>return</b> ARM::<span class='error' title="no member named &apos;VSTMDIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDIA_UPD</span>;</td></tr>
<tr><th id="1173">1173</th><td>    <b>case</b> ARM_AM::db: <b>return</b> ARM::<span class='error' title="no member named &apos;VSTMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDDB_UPD</span>;</td></tr>
<tr><th id="1174">1174</th><td>    }</td></tr>
<tr><th id="1175">1175</th><td>  }</td></tr>
<tr><th id="1176">1176</th><td>}</td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td><i class="doc" data-doc="_ZL22isIncrementOrDecrementRKN4llvm12MachineInstrEjNS_5ARMCC9CondCodesEj">/// Check if the given instruction increments or decrements a register and</i></td></tr>
<tr><th id="1179">1179</th><td><i class="doc" data-doc="_ZL22isIncrementOrDecrementRKN4llvm12MachineInstrEjNS_5ARMCC9CondCodesEj">/// return the amount it is incremented/decremented. Returns 0 if the CPSR flags</i></td></tr>
<tr><th id="1180">1180</th><td><i class="doc" data-doc="_ZL22isIncrementOrDecrementRKN4llvm12MachineInstrEjNS_5ARMCC9CondCodesEj">/// generated by the instruction are possibly read as well.</i></td></tr>
<tr><th id="1181">1181</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL22isIncrementOrDecrementRKN4llvm12MachineInstrEjNS_5ARMCC9CondCodesEj" title='isIncrementOrDecrement' data-type='int isIncrementOrDecrement(const llvm::MachineInstr &amp; MI, unsigned int Reg, ARMCC::CondCodes Pred, unsigned int PredReg)' data-ref="_ZL22isIncrementOrDecrementRKN4llvm12MachineInstrEjNS_5ARMCC9CondCodesEj">isIncrementOrDecrement</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="202MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="202MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="203Reg" title='Reg' data-type='unsigned int' data-ref="203Reg">Reg</dfn>,</td></tr>
<tr><th id="1182">1182</th><td>                                  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col4 decl" id="204Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="204Pred">Pred</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="205PredReg" title='PredReg' data-type='unsigned int' data-ref="205PredReg">PredReg</dfn>) {</td></tr>
<tr><th id="1183">1183</th><td>  <em>bool</em> <dfn class="local col6 decl" id="206CheckCPSRDef" title='CheckCPSRDef' data-type='bool' data-ref="206CheckCPSRDef">CheckCPSRDef</dfn>;</td></tr>
<tr><th id="1184">1184</th><td>  <em>int</em> <dfn class="local col7 decl" id="207Scale" title='Scale' data-type='int' data-ref="207Scale">Scale</dfn>;</td></tr>
<tr><th id="1185">1185</th><td>  <b>switch</b> (<a class="local col2 ref" href="#202MI" title='MI' data-ref="202MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1186">1186</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tADDi8&apos; in namespace &apos;llvm::ARM&apos;">tADDi8</span>:  Scale =  <var>4</var>; <a class="local col6 ref" href="#206CheckCPSRDef" title='CheckCPSRDef' data-ref="206CheckCPSRDef">CheckCPSRDef</a> = <b>true</b>; <b>break</b>;</td></tr>
<tr><th id="1187">1187</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSUBi8&apos; in namespace &apos;llvm::ARM&apos;">tSUBi8</span>:  Scale = -<var>4</var>; <a class="local col6 ref" href="#206CheckCPSRDef" title='CheckCPSRDef' data-ref="206CheckCPSRDef">CheckCPSRDef</a> = <b>true</b>; <b>break</b>;</td></tr>
<tr><th id="1188">1188</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2SUBri&apos; in namespace &apos;llvm::ARM&apos;">t2SUBri</span>:</td></tr>
<tr><th id="1189">1189</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;SUBri&apos; in namespace &apos;llvm::ARM&apos;">SUBri</span>:   Scale = -<var>1</var>; <a class="local col6 ref" href="#206CheckCPSRDef" title='CheckCPSRDef' data-ref="206CheckCPSRDef">CheckCPSRDef</a> = <b>true</b>; <b>break</b>;</td></tr>
<tr><th id="1190">1190</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2ADDri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDri</span>:</td></tr>
<tr><th id="1191">1191</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;">ADDri</span>:   Scale =  <var>1</var>; <a class="local col6 ref" href="#206CheckCPSRDef" title='CheckCPSRDef' data-ref="206CheckCPSRDef">CheckCPSRDef</a> = <b>true</b>; <b>break</b>;</td></tr>
<tr><th id="1192">1192</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tADDspi&apos; in namespace &apos;llvm::ARM&apos;">tADDspi</span>: Scale =  <var>4</var>; <a class="local col6 ref" href="#206CheckCPSRDef" title='CheckCPSRDef' data-ref="206CheckCPSRDef">CheckCPSRDef</a> = <b>false</b>; <b>break</b>;</td></tr>
<tr><th id="1193">1193</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSUBspi&apos; in namespace &apos;llvm::ARM&apos;">tSUBspi</span>: Scale = -<var>4</var>; <a class="local col6 ref" href="#206CheckCPSRDef" title='CheckCPSRDef' data-ref="206CheckCPSRDef">CheckCPSRDef</a> = <b>false</b>; <b>break</b>;</td></tr>
<tr><th id="1194">1194</th><td>  <b>default</b>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1195">1195</th><td>  }</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="208MIPredReg" title='MIPredReg' data-type='unsigned int' data-ref="208MIPredReg">MIPredReg</dfn>;</td></tr>
<tr><th id="1198">1198</th><td>  <b>if</b> (<a class="local col2 ref" href="#202MI" title='MI' data-ref="202MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col3 ref" href="#203Reg" title='Reg' data-ref="203Reg">Reg</a> ||</td></tr>
<tr><th id="1199">1199</th><td>      <a class="local col2 ref" href="#202MI" title='MI' data-ref="202MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col3 ref" href="#203Reg" title='Reg' data-ref="203Reg">Reg</a> ||</td></tr>
<tr><th id="1200">1200</th><td>      <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj">getInstrPredicate</a>(<a class="local col2 ref" href="#202MI" title='MI' data-ref="202MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#208MIPredReg" title='MIPredReg' data-ref="208MIPredReg">MIPredReg</a></span>) != <a class="local col4 ref" href="#204Pred" title='Pred' data-ref="204Pred">Pred</a> ||</td></tr>
<tr><th id="1201">1201</th><td>      <a class="local col8 ref" href="#208MIPredReg" title='MIPredReg' data-ref="208MIPredReg">MIPredReg</a> != <a class="local col5 ref" href="#205PredReg" title='PredReg' data-ref="205PredReg">PredReg</a>)</td></tr>
<tr><th id="1202">1202</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td>  <b>if</b> (<a class="local col6 ref" href="#206CheckCPSRDef" title='CheckCPSRDef' data-ref="206CheckCPSRDef">CheckCPSRDef</a> &amp;&amp; <a class="tu ref" href="#_ZL11definesCPSRRKN4llvm12MachineInstrE" title='definesCPSR' data-use='c' data-ref="_ZL11definesCPSRRKN4llvm12MachineInstrE">definesCPSR</a>(<a class="local col2 ref" href="#202MI" title='MI' data-ref="202MI">MI</a>))</td></tr>
<tr><th id="1205">1205</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1206">1206</th><td>  <b>return</b> <a class="local col2 ref" href="#202MI" title='MI' data-ref="202MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="local col7 ref" href="#207Scale" title='Scale' data-ref="207Scale">Scale</a>;</td></tr>
<tr><th id="1207">1207</th><td>}</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td><i class="doc" data-doc="_ZL16findIncDecBeforeN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi">/// Searches for an increment or decrement of<span class="command"> \p</span> <span class="arg">Reg</span> before<span class="command"> \p</span> <span class="arg">MBBI.</span></i></td></tr>
<tr><th id="1210">1210</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="1211">1211</th><td><dfn class="tu decl def" id="_ZL16findIncDecBeforeN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi" title='findIncDecBefore' data-type='MachineBasicBlock::iterator findIncDecBefore(MachineBasicBlock::iterator MBBI, unsigned int Reg, ARMCC::CondCodes Pred, unsigned int PredReg, int &amp; Offset)' data-ref="_ZL16findIncDecBeforeN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi">findIncDecBefore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="209MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="209MBBI">MBBI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="210Reg" title='Reg' data-type='unsigned int' data-ref="210Reg">Reg</dfn>,</td></tr>
<tr><th id="1212">1212</th><td>                 <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col1 decl" id="211Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="211Pred">Pred</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="212PredReg" title='PredReg' data-type='unsigned int' data-ref="212PredReg">PredReg</dfn>, <em>int</em> &amp;<dfn class="local col3 decl" id="213Offset" title='Offset' data-type='int &amp;' data-ref="213Offset">Offset</dfn>) {</td></tr>
<tr><th id="1213">1213</th><td>  <a class="local col3 ref" href="#213Offset" title='Offset' data-ref="213Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="1214">1214</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="214MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="214MBB">MBB</dfn> = *<a class="local col9 ref" href="#209MBBI" title='MBBI' data-ref="209MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1215">1215</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="215BeginMBBI" title='BeginMBBI' data-type='MachineBasicBlock::iterator' data-ref="215BeginMBBI">BeginMBBI</dfn> = <a class="local col4 ref" href="#214MBB" title='MBB' data-ref="214MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="1216">1216</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="216EndMBBI" title='EndMBBI' data-type='MachineBasicBlock::iterator' data-ref="216EndMBBI">EndMBBI</dfn> = <a class="local col4 ref" href="#214MBB" title='MBB' data-ref="214MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1217">1217</th><td>  <b>if</b> (<a class="local col9 ref" href="#209MBBI" title='MBBI' data-ref="209MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#215BeginMBBI" title='BeginMBBI' data-ref="215BeginMBBI">BeginMBBI</a>)</td></tr>
<tr><th id="1218">1218</th><td>    <b>return</b> <a class="local col6 ref" href="#216EndMBBI" title='EndMBBI' data-ref="216EndMBBI">EndMBBI</a>;</td></tr>
<tr><th id="1219">1219</th><td></td></tr>
<tr><th id="1220">1220</th><td>  <i>// Skip debug values.</i></td></tr>
<tr><th id="1221">1221</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="217PrevMBBI" title='PrevMBBI' data-type='MachineBasicBlock::iterator' data-ref="217PrevMBBI">PrevMBBI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#209MBBI" title='MBBI' data-ref="209MBBI">MBBI</a>);</td></tr>
<tr><th id="1222">1222</th><td>  <b>while</b> (<a class="local col7 ref" href="#217PrevMBBI" title='PrevMBBI' data-ref="217PrevMBBI">PrevMBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() &amp;&amp; <a class="local col7 ref" href="#217PrevMBBI" title='PrevMBBI' data-ref="217PrevMBBI">PrevMBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#215BeginMBBI" title='BeginMBBI' data-ref="215BeginMBBI">BeginMBBI</a>)</td></tr>
<tr><th id="1223">1223</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col7 ref" href="#217PrevMBBI" title='PrevMBBI' data-ref="217PrevMBBI">PrevMBBI</a>;</td></tr>
<tr><th id="1224">1224</th><td></td></tr>
<tr><th id="1225">1225</th><td>  <a class="local col3 ref" href="#213Offset" title='Offset' data-ref="213Offset">Offset</a> = <a class="tu ref" href="#_ZL22isIncrementOrDecrementRKN4llvm12MachineInstrEjNS_5ARMCC9CondCodesEj" title='isIncrementOrDecrement' data-use='c' data-ref="_ZL22isIncrementOrDecrementRKN4llvm12MachineInstrEjNS_5ARMCC9CondCodesEj">isIncrementOrDecrement</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#217PrevMBBI" title='PrevMBBI' data-ref="217PrevMBBI">PrevMBBI</a>, <a class="local col0 ref" href="#210Reg" title='Reg' data-ref="210Reg">Reg</a>, <a class="local col1 ref" href="#211Pred" title='Pred' data-ref="211Pred">Pred</a>, <a class="local col2 ref" href="#212PredReg" title='PredReg' data-ref="212PredReg">PredReg</a>);</td></tr>
<tr><th id="1226">1226</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#213Offset" title='Offset' data-ref="213Offset">Offset</a> == <var>0</var> ? <a class="local col6 ref" href="#216EndMBBI" title='EndMBBI' data-ref="216EndMBBI">EndMBBI</a> : <a class="local col7 ref" href="#217PrevMBBI" title='PrevMBBI' data-ref="217PrevMBBI">PrevMBBI</a>;</td></tr>
<tr><th id="1227">1227</th><td>}</td></tr>
<tr><th id="1228">1228</th><td></td></tr>
<tr><th id="1229">1229</th><td><i class="doc" data-doc="_ZL15findIncDecAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi">/// Searches for a increment or decrement of<span class="command"> \p</span> <span class="arg">Reg</span> after<span class="command"> \p</span> <span class="arg">MBBI.</span></i></td></tr>
<tr><th id="1230">1230</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="1231">1231</th><td><dfn class="tu decl def" id="_ZL15findIncDecAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi" title='findIncDecAfter' data-type='MachineBasicBlock::iterator findIncDecAfter(MachineBasicBlock::iterator MBBI, unsigned int Reg, ARMCC::CondCodes Pred, unsigned int PredReg, int &amp; Offset)' data-ref="_ZL15findIncDecAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi">findIncDecAfter</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="218MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="218MBBI">MBBI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="219Reg" title='Reg' data-type='unsigned int' data-ref="219Reg">Reg</dfn>,</td></tr>
<tr><th id="1232">1232</th><td>                <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col0 decl" id="220Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="220Pred">Pred</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="221PredReg" title='PredReg' data-type='unsigned int' data-ref="221PredReg">PredReg</dfn>, <em>int</em> &amp;<dfn class="local col2 decl" id="222Offset" title='Offset' data-type='int &amp;' data-ref="222Offset">Offset</dfn>) {</td></tr>
<tr><th id="1233">1233</th><td>  <a class="local col2 ref" href="#222Offset" title='Offset' data-ref="222Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="1234">1234</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="223MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="223MBB">MBB</dfn> = *<a class="local col8 ref" href="#218MBBI" title='MBBI' data-ref="218MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1235">1235</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="224EndMBBI" title='EndMBBI' data-type='MachineBasicBlock::iterator' data-ref="224EndMBBI">EndMBBI</dfn> = <a class="local col3 ref" href="#223MBB" title='MBB' data-ref="223MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1236">1236</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="225NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator' data-ref="225NextMBBI">NextMBBI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#218MBBI" title='MBBI' data-ref="218MBBI">MBBI</a>);</td></tr>
<tr><th id="1237">1237</th><td>  <i>// Skip debug values.</i></td></tr>
<tr><th id="1238">1238</th><td>  <b>while</b> (<a class="local col5 ref" href="#225NextMBBI" title='NextMBBI' data-ref="225NextMBBI">NextMBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#224EndMBBI" title='EndMBBI' data-ref="224EndMBBI">EndMBBI</a> &amp;&amp; <a class="local col5 ref" href="#225NextMBBI" title='NextMBBI' data-ref="225NextMBBI">NextMBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1239">1239</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#225NextMBBI" title='NextMBBI' data-ref="225NextMBBI">NextMBBI</a>;</td></tr>
<tr><th id="1240">1240</th><td>  <b>if</b> (<a class="local col5 ref" href="#225NextMBBI" title='NextMBBI' data-ref="225NextMBBI">NextMBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col4 ref" href="#224EndMBBI" title='EndMBBI' data-ref="224EndMBBI">EndMBBI</a>)</td></tr>
<tr><th id="1241">1241</th><td>    <b>return</b> <a class="local col4 ref" href="#224EndMBBI" title='EndMBBI' data-ref="224EndMBBI">EndMBBI</a>;</td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td>  <a class="local col2 ref" href="#222Offset" title='Offset' data-ref="222Offset">Offset</a> = <a class="tu ref" href="#_ZL22isIncrementOrDecrementRKN4llvm12MachineInstrEjNS_5ARMCC9CondCodesEj" title='isIncrementOrDecrement' data-use='c' data-ref="_ZL22isIncrementOrDecrementRKN4llvm12MachineInstrEjNS_5ARMCC9CondCodesEj">isIncrementOrDecrement</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#225NextMBBI" title='NextMBBI' data-ref="225NextMBBI">NextMBBI</a>, <a class="local col9 ref" href="#219Reg" title='Reg' data-ref="219Reg">Reg</a>, <a class="local col0 ref" href="#220Pred" title='Pred' data-ref="220Pred">Pred</a>, <a class="local col1 ref" href="#221PredReg" title='PredReg' data-ref="221PredReg">PredReg</a>);</td></tr>
<tr><th id="1244">1244</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#222Offset" title='Offset' data-ref="222Offset">Offset</a> == <var>0</var> ? <a class="local col4 ref" href="#224EndMBBI" title='EndMBBI' data-ref="224EndMBBI">EndMBBI</a> : <a class="local col5 ref" href="#225NextMBBI" title='NextMBBI' data-ref="225NextMBBI">NextMBBI</a>;</td></tr>
<tr><th id="1245">1245</th><td>}</td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE">/// Fold proceeding/trailing inc/dec of base register into the</i></td></tr>
<tr><th id="1248">1248</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE">/// LDM/STM/VLDM{D|S}/VSTM{D|S} op when possible:</i></td></tr>
<tr><th id="1249">1249</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="1250">1250</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE">/// stmia rn, &lt;ra, rb, rc&gt;</i></td></tr>
<tr><th id="1251">1251</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE">/// rn := rn + 4 * 3;</i></td></tr>
<tr><th id="1252">1252</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE">/// =&gt;</i></td></tr>
<tr><th id="1253">1253</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE">/// stmia rn!, &lt;ra, rb, rc&gt;</i></td></tr>
<tr><th id="1254">1254</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="1255">1255</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE">/// rn := rn - 4 * 3;</i></td></tr>
<tr><th id="1256">1256</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE">/// ldmia rn, &lt;ra, rb, rc&gt;</i></td></tr>
<tr><th id="1257">1257</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE">/// =&gt;</i></td></tr>
<tr><th id="1258">1258</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE">/// ldmdb rn!, &lt;ra, rb, rc&gt;</i></td></tr>
<tr><th id="1259">1259</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE" title='(anonymous namespace)::ARMLoadStoreOpt::MergeBaseUpdateLSMultiple' data-type='bool (anonymous namespace)::ARMLoadStoreOpt::MergeBaseUpdateLSMultiple(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE">MergeBaseUpdateLSMultiple</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="226MI" title='MI' data-type='llvm::MachineInstr *' data-ref="226MI">MI</dfn>) {</td></tr>
<tr><th id="1260">1260</th><td>  <i>// Thumb1 is already using updating loads/stores.</i></td></tr>
<tr><th id="1261">1261</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::isThumb1" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb1' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb1">isThumb1</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="227BaseOP" title='BaseOP' data-type='const llvm::MachineOperand &amp;' data-ref="227BaseOP">BaseOP</dfn> = <a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1264">1264</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="228Base" title='Base' data-type='unsigned int' data-ref="228Base">Base</dfn> = <a class="local col7 ref" href="#227BaseOP" title='BaseOP' data-ref="227BaseOP">BaseOP</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1265">1265</th><td>  <em>bool</em> <dfn class="local col9 decl" id="229BaseKill" title='BaseKill' data-type='bool' data-ref="229BaseKill">BaseKill</dfn> = <a class="local col7 ref" href="#227BaseOP" title='BaseOP' data-ref="227BaseOP">BaseOP</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1266">1266</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="230PredReg" title='PredReg' data-type='unsigned int' data-ref="230PredReg">PredReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1267">1267</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col1 decl" id="231Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="231Pred">Pred</dfn> = <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj">getInstrPredicate</a>(*<a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#230PredReg" title='PredReg' data-ref="230PredReg">PredReg</a></span>);</td></tr>
<tr><th id="1268">1268</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="232Opcode" title='Opcode' data-type='unsigned int' data-ref="232Opcode">Opcode</dfn> = <a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1269">1269</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="233DL" title='DL' data-type='llvm::DebugLoc' data-ref="233DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1270">1270</th><td></td></tr>
<tr><th id="1271">1271</th><td>  <i>// Can't use an updating ld/st if the base register is also a dest</i></td></tr>
<tr><th id="1272">1272</th><td><i>  // register. e.g. ldmdb r0!, {r0, r1, r2}. The behavior is undefined.</i></td></tr>
<tr><th id="1273">1273</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="234i" title='i' data-type='unsigned int' data-ref="234i">i</dfn> = <var>2</var>, <dfn class="local col5 decl" id="235e" title='e' data-type='unsigned int' data-ref="235e">e</dfn> = <a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#234i" title='i' data-ref="234i">i</a> != <a class="local col5 ref" href="#235e" title='e' data-ref="235e">e</a>; ++<a class="local col4 ref" href="#234i" title='i' data-ref="234i">i</a>)</td></tr>
<tr><th id="1274">1274</th><td>    <b>if</b> (<a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#234i" title='i' data-ref="234i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col8 ref" href="#228Base" title='Base' data-ref="228Base">Base</a>)</td></tr>
<tr><th id="1275">1275</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td>  <em>int</em> <dfn class="local col6 decl" id="236Bytes" title='Bytes' data-type='int' data-ref="236Bytes">Bytes</dfn> = <a class="tu ref" href="#_ZL25getLSMultipleTransferSizePKN4llvm12MachineInstrE" title='getLSMultipleTransferSize' data-use='c' data-ref="_ZL25getLSMultipleTransferSizePKN4llvm12MachineInstrE">getLSMultipleTransferSize</a>(<a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>);</td></tr>
<tr><th id="1278">1278</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="237MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="237MBB">MBB</dfn> = *<a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1279">1279</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="238MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="238MBBI">MBBI</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>);</td></tr>
<tr><th id="1280">1280</th><td>  <em>int</em> <dfn class="local col9 decl" id="239Offset" title='Offset' data-type='int' data-ref="239Offset">Offset</dfn>;</td></tr>
<tr><th id="1281">1281</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="240MergeInstr" title='MergeInstr' data-type='MachineBasicBlock::iterator' data-ref="240MergeInstr">MergeInstr</dfn></td></tr>
<tr><th id="1282">1282</th><td>    = <a class="tu ref" href="#_ZL16findIncDecBeforeN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi" title='findIncDecBefore' data-use='c' data-ref="_ZL16findIncDecBeforeN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi">findIncDecBefore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI">MBBI</a>, <a class="local col8 ref" href="#228Base" title='Base' data-ref="228Base">Base</a>, <a class="local col1 ref" href="#231Pred" title='Pred' data-ref="231Pred">Pred</a>, <a class="local col0 ref" href="#230PredReg" title='PredReg' data-ref="230PredReg">PredReg</a>, <span class='refarg'><a class="local col9 ref" href="#239Offset" title='Offset' data-ref="239Offset">Offset</a></span>);</td></tr>
<tr><th id="1283">1283</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode" title='llvm::ARM_AM::AMSubMode' data-ref="llvm::ARM_AM::AMSubMode">AMSubMode</a> <dfn class="local col1 decl" id="241Mode" title='Mode' data-type='ARM_AM::AMSubMode' data-ref="241Mode">Mode</dfn> = <a class="tu ref" href="#_ZL27getLoadStoreMultipleSubModej" title='getLoadStoreMultipleSubMode' data-use='c' data-ref="_ZL27getLoadStoreMultipleSubModej">getLoadStoreMultipleSubMode</a>(<a class="local col2 ref" href="#232Opcode" title='Opcode' data-ref="232Opcode">Opcode</a>);</td></tr>
<tr><th id="1284">1284</th><td>  <b>if</b> (<a class="local col1 ref" href="#241Mode" title='Mode' data-ref="241Mode">Mode</a> == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ia" title='llvm::ARM_AM::AMSubMode::ia' data-ref="llvm::ARM_AM::AMSubMode::ia">ia</a> &amp;&amp; <a class="local col9 ref" href="#239Offset" title='Offset' data-ref="239Offset">Offset</a> == -<a class="local col6 ref" href="#236Bytes" title='Bytes' data-ref="236Bytes">Bytes</a>) {</td></tr>
<tr><th id="1285">1285</th><td>    <a class="local col1 ref" href="#241Mode" title='Mode' data-ref="241Mode">Mode</a> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::db" title='llvm::ARM_AM::AMSubMode::db' data-ref="llvm::ARM_AM::AMSubMode::db">db</a>;</td></tr>
<tr><th id="1286">1286</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#241Mode" title='Mode' data-ref="241Mode">Mode</a> == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ib" title='llvm::ARM_AM::AMSubMode::ib' data-ref="llvm::ARM_AM::AMSubMode::ib">ib</a> &amp;&amp; <a class="local col9 ref" href="#239Offset" title='Offset' data-ref="239Offset">Offset</a> == -<a class="local col6 ref" href="#236Bytes" title='Bytes' data-ref="236Bytes">Bytes</a>) {</td></tr>
<tr><th id="1287">1287</th><td>    <a class="local col1 ref" href="#241Mode" title='Mode' data-ref="241Mode">Mode</a> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::da" title='llvm::ARM_AM::AMSubMode::da' data-ref="llvm::ARM_AM::AMSubMode::da">da</a>;</td></tr>
<tr><th id="1288">1288</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1289">1289</th><td>    <a class="local col0 ref" href="#240MergeInstr" title='MergeInstr' data-ref="240MergeInstr">MergeInstr</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu ref" href="#_ZL15findIncDecAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi" title='findIncDecAfter' data-use='c' data-ref="_ZL15findIncDecAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi">findIncDecAfter</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI">MBBI</a>, <a class="local col8 ref" href="#228Base" title='Base' data-ref="228Base">Base</a>, <a class="local col1 ref" href="#231Pred" title='Pred' data-ref="231Pred">Pred</a>, <a class="local col0 ref" href="#230PredReg" title='PredReg' data-ref="230PredReg">PredReg</a>, <span class='refarg'><a class="local col9 ref" href="#239Offset" title='Offset' data-ref="239Offset">Offset</a></span>);</td></tr>
<tr><th id="1290">1290</th><td>    <b>if</b> (((<a class="local col1 ref" href="#241Mode" title='Mode' data-ref="241Mode">Mode</a> != <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ia" title='llvm::ARM_AM::AMSubMode::ia' data-ref="llvm::ARM_AM::AMSubMode::ia">ia</a> &amp;&amp; <a class="local col1 ref" href="#241Mode" title='Mode' data-ref="241Mode">Mode</a> != <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ib" title='llvm::ARM_AM::AMSubMode::ib' data-ref="llvm::ARM_AM::AMSubMode::ib">ib</a>) || <a class="local col9 ref" href="#239Offset" title='Offset' data-ref="239Offset">Offset</a> != <a class="local col6 ref" href="#236Bytes" title='Bytes' data-ref="236Bytes">Bytes</a>) &amp;&amp;</td></tr>
<tr><th id="1291">1291</th><td>        ((<a class="local col1 ref" href="#241Mode" title='Mode' data-ref="241Mode">Mode</a> != <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::da" title='llvm::ARM_AM::AMSubMode::da' data-ref="llvm::ARM_AM::AMSubMode::da">da</a> &amp;&amp; <a class="local col1 ref" href="#241Mode" title='Mode' data-ref="241Mode">Mode</a> != <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::db" title='llvm::ARM_AM::AMSubMode::db' data-ref="llvm::ARM_AM::AMSubMode::db">db</a>) || <a class="local col9 ref" href="#239Offset" title='Offset' data-ref="239Offset">Offset</a> != -<a class="local col6 ref" href="#236Bytes" title='Bytes' data-ref="236Bytes">Bytes</a>)) {</td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td>      <i>// We couldn't find an inc/dec to merge. But if the base is dead, we</i></td></tr>
<tr><th id="1294">1294</th><td><i>      // can still change to a writeback form as that will save us 2 bytes</i></td></tr>
<tr><th id="1295">1295</th><td><i>      // of code size. It can create WAW hazards though, so only do it if</i></td></tr>
<tr><th id="1296">1296</th><td><i>      // we're minimizing code size.</i></td></tr>
<tr><th id="1297">1297</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::STI" title='(anonymous namespace)::ARMLoadStoreOpt::STI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasMinSizeEv" title='llvm::ARMSubtarget::hasMinSize' data-ref="_ZNK4llvm12ARMSubtarget10hasMinSizeEv">hasMinSize</a>() || !<a class="local col9 ref" href="#229BaseKill" title='BaseKill' data-ref="229BaseKill">BaseKill</a>)</td></tr>
<tr><th id="1298">1298</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td>      <em>bool</em> <dfn class="local col2 decl" id="242HighRegsUsed" title='HighRegsUsed' data-type='bool' data-ref="242HighRegsUsed">HighRegsUsed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1301">1301</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="243i" title='i' data-type='unsigned int' data-ref="243i">i</dfn> = <var>2</var>, <dfn class="local col4 decl" id="244e" title='e' data-type='unsigned int' data-ref="244e">e</dfn> = <a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#243i" title='i' data-ref="243i">i</a> != <a class="local col4 ref" href="#244e" title='e' data-ref="244e">e</a>; ++<a class="local col3 ref" href="#243i" title='i' data-ref="243i">i</a>)</td></tr>
<tr><th id="1302">1302</th><td>        <b>if</b> (MI-&gt;getOperand(i).getReg() &gt;= ARM::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::ARM&apos;">R8</span>) {</td></tr>
<tr><th id="1303">1303</th><td>          <a class="local col2 ref" href="#242HighRegsUsed" title='HighRegsUsed' data-ref="242HighRegsUsed">HighRegsUsed</a> = <b>true</b>;</td></tr>
<tr><th id="1304">1304</th><td>          <b>break</b>;</td></tr>
<tr><th id="1305">1305</th><td>        }</td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td>      <b>if</b> (!<a class="local col2 ref" href="#242HighRegsUsed" title='HighRegsUsed' data-ref="242HighRegsUsed">HighRegsUsed</a>)</td></tr>
<tr><th id="1308">1308</th><td>        <a class="local col0 ref" href="#240MergeInstr" title='MergeInstr' data-ref="240MergeInstr">MergeInstr</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1309">1309</th><td>      <b>else</b></td></tr>
<tr><th id="1310">1310</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1311">1311</th><td>    }</td></tr>
<tr><th id="1312">1312</th><td>  }</td></tr>
<tr><th id="1313">1313</th><td>  <b>if</b> (<a class="local col0 ref" href="#240MergeInstr" title='MergeInstr' data-ref="240MergeInstr">MergeInstr</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="1314">1314</th><td>    <a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#240MergeInstr" title='MergeInstr' data-ref="240MergeInstr">MergeInstr</a>);</td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="245NewOpc" title='NewOpc' data-type='unsigned int' data-ref="245NewOpc">NewOpc</dfn> = <a class="tu ref" href="#_ZL27getUpdatingLSMultipleOpcodejN4llvm6ARM_AM9AMSubModeE" title='getUpdatingLSMultipleOpcode' data-use='c' data-ref="_ZL27getUpdatingLSMultipleOpcodejN4llvm6ARM_AM9AMSubModeE">getUpdatingLSMultipleOpcode</a>(<a class="local col2 ref" href="#232Opcode" title='Opcode' data-ref="232Opcode">Opcode</a>, <a class="local col1 ref" href="#241Mode" title='Mode' data-ref="241Mode">Mode</a>);</td></tr>
<tr><th id="1317">1317</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="246MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="246MIB">MIB</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI">MBBI</a>, <a class="local col3 ref" href="#233DL" title='DL' data-ref="233DL">DL</a>, <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TII" title='(anonymous namespace)::ARMLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#245NewOpc" title='NewOpc' data-ref="245NewOpc">NewOpc</a>))</td></tr>
<tr><th id="1318">1318</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#228Base" title='Base' data-ref="228Base">Base</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(<b>true</b>)) <i>// WB base register</i></td></tr>
<tr><th id="1319">1319</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#228Base" title='Base' data-ref="228Base">Base</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#229BaseKill" title='BaseKill' data-ref="229BaseKill">BaseKill</a>))</td></tr>
<tr><th id="1320">1320</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#231Pred" title='Pred' data-ref="231Pred">Pred</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#230PredReg" title='PredReg' data-ref="230PredReg">PredReg</a>);</td></tr>
<tr><th id="1321">1321</th><td></td></tr>
<tr><th id="1322">1322</th><td>  <i>// Transfer the rest of operands.</i></td></tr>
<tr><th id="1323">1323</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="247OpNum" title='OpNum' data-type='unsigned int' data-ref="247OpNum">OpNum</dfn> = <var>3</var>, <dfn class="local col8 decl" id="248e" title='e' data-type='unsigned int' data-ref="248e">e</dfn> = <a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#247OpNum" title='OpNum' data-ref="247OpNum">OpNum</a> != <a class="local col8 ref" href="#248e" title='e' data-ref="248e">e</a>; ++<a class="local col7 ref" href="#247OpNum" title='OpNum' data-ref="247OpNum">OpNum</a>)</td></tr>
<tr><th id="1324">1324</th><td>    <a class="local col6 ref" href="#246MIB" title='MIB' data-ref="246MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247OpNum" title='OpNum' data-ref="247OpNum">OpNum</a>));</td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td>  <i>// Transfer memoperands.</i></td></tr>
<tr><th id="1327">1327</th><td>  <a class="local col6 ref" href="#246MIB" title='MIB' data-ref="246MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::MachineInstrBuilder::setMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE">setMemRefs</a>(<a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>());</td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td>  <a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI">MBBI</a>);</td></tr>
<tr><th id="1330">1330</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1331">1331</th><td>}</td></tr>
<tr><th id="1332">1332</th><td></td></tr>
<tr><th id="1333">1333</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL28getPreIndexedLoadStoreOpcodejN4llvm6ARM_AM7AddrOpcE" title='getPreIndexedLoadStoreOpcode' data-type='unsigned int getPreIndexedLoadStoreOpcode(unsigned int Opc, ARM_AM::AddrOpc Mode)' data-ref="_ZL28getPreIndexedLoadStoreOpcodejN4llvm6ARM_AM7AddrOpcE">getPreIndexedLoadStoreOpcode</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="249Opc" title='Opc' data-type='unsigned int' data-ref="249Opc">Opc</dfn>,</td></tr>
<tr><th id="1334">1334</th><td>                                             <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col0 decl" id="250Mode" title='Mode' data-type='ARM_AM::AddrOpc' data-ref="250Mode">Mode</dfn>) {</td></tr>
<tr><th id="1335">1335</th><td>  <b>switch</b> (<a class="local col9 ref" href="#249Opc" title='Opc' data-ref="249Opc">Opc</a>) {</td></tr>
<tr><th id="1336">1336</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>:</td></tr>
<tr><th id="1337">1337</th><td>    <b>return</b> ARM::<span class='error' title="no member named &apos;LDR_PRE_IMM&apos; in namespace &apos;llvm::ARM&apos;">LDR_PRE_IMM</span>;</td></tr>
<tr><th id="1338">1338</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRi12&apos; in namespace &apos;llvm::ARM&apos;">STRi12</span>:</td></tr>
<tr><th id="1339">1339</th><td>    <b>return</b> ARM::<span class='error' title="no member named &apos;STR_PRE_IMM&apos; in namespace &apos;llvm::ARM&apos;">STR_PRE_IMM</span>;</td></tr>
<tr><th id="1340">1340</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRS&apos; in namespace &apos;llvm::ARM&apos;">VLDRS</span>:</td></tr>
<tr><th id="1341">1341</th><td>    <b>return</b> Mode == ARM_AM::add ? ARM::<span class='error' title="no member named &apos;VLDMSIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMSIA_UPD</span> : ARM::<span class='error' title="no member named &apos;VLDMSDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMSDB_UPD</span>;</td></tr>
<tr><th id="1342">1342</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span>:</td></tr>
<tr><th id="1343">1343</th><td>    <b>return</b> Mode == ARM_AM::add ? ARM::<span class='error' title="no member named &apos;VLDMDIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA_UPD</span> : ARM::<span class='error' title="no member named &apos;VLDMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMDDB_UPD</span>;</td></tr>
<tr><th id="1344">1344</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTRS&apos; in namespace &apos;llvm::ARM&apos;">VSTRS</span>:</td></tr>
<tr><th id="1345">1345</th><td>    <b>return</b> Mode == ARM_AM::add ? ARM::<span class='error' title="no member named &apos;VSTMSIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMSIA_UPD</span> : ARM::<span class='error' title="no member named &apos;VSTMSDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMSDB_UPD</span>;</td></tr>
<tr><th id="1346">1346</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTRD&apos; in namespace &apos;llvm::ARM&apos;">VSTRD</span>:</td></tr>
<tr><th id="1347">1347</th><td>    <b>return</b> Mode == ARM_AM::add ? ARM::<span class='error' title="no member named &apos;VSTMDIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDIA_UPD</span> : ARM::<span class='error' title="no member named &apos;VSTMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDDB_UPD</span>;</td></tr>
<tr><th id="1348">1348</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi8</span>:</td></tr>
<tr><th id="1349">1349</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span>:</td></tr>
<tr><th id="1350">1350</th><td>    <b>return</b> ARM::<span class='error' title="no member named &apos;t2LDR_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2LDR_PRE</span>;</td></tr>
<tr><th id="1351">1351</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRi8</span>:</td></tr>
<tr><th id="1352">1352</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRi12</span>:</td></tr>
<tr><th id="1353">1353</th><td>    <b>return</b> ARM::<span class='error' title="no member named &apos;t2STR_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2STR_PRE</span>;</td></tr>
<tr><th id="1354">1354</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled opcode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1354)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled opcode!"</q>);</td></tr>
<tr><th id="1355">1355</th><td>  }</td></tr>
<tr><th id="1356">1356</th><td>}</td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL29getPostIndexedLoadStoreOpcodejN4llvm6ARM_AM7AddrOpcE" title='getPostIndexedLoadStoreOpcode' data-type='unsigned int getPostIndexedLoadStoreOpcode(unsigned int Opc, ARM_AM::AddrOpc Mode)' data-ref="_ZL29getPostIndexedLoadStoreOpcodejN4llvm6ARM_AM7AddrOpcE">getPostIndexedLoadStoreOpcode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="251Opc" title='Opc' data-type='unsigned int' data-ref="251Opc">Opc</dfn>,</td></tr>
<tr><th id="1359">1359</th><td>                                              <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col2 decl" id="252Mode" title='Mode' data-type='ARM_AM::AddrOpc' data-ref="252Mode">Mode</dfn>) {</td></tr>
<tr><th id="1360">1360</th><td>  <b>switch</b> (<a class="local col1 ref" href="#251Opc" title='Opc' data-ref="251Opc">Opc</a>) {</td></tr>
<tr><th id="1361">1361</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>:</td></tr>
<tr><th id="1362">1362</th><td>    <b>return</b> ARM::<span class='error' title="no member named &apos;LDR_POST_IMM&apos; in namespace &apos;llvm::ARM&apos;">LDR_POST_IMM</span>;</td></tr>
<tr><th id="1363">1363</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRi12&apos; in namespace &apos;llvm::ARM&apos;">STRi12</span>:</td></tr>
<tr><th id="1364">1364</th><td>    <b>return</b> ARM::<span class='error' title="no member named &apos;STR_POST_IMM&apos; in namespace &apos;llvm::ARM&apos;">STR_POST_IMM</span>;</td></tr>
<tr><th id="1365">1365</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRS&apos; in namespace &apos;llvm::ARM&apos;">VLDRS</span>:</td></tr>
<tr><th id="1366">1366</th><td>    <b>return</b> Mode == ARM_AM::add ? ARM::<span class='error' title="no member named &apos;VLDMSIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMSIA_UPD</span> : ARM::<span class='error' title="no member named &apos;VLDMSDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMSDB_UPD</span>;</td></tr>
<tr><th id="1367">1367</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span>:</td></tr>
<tr><th id="1368">1368</th><td>    <b>return</b> Mode == ARM_AM::add ? ARM::<span class='error' title="no member named &apos;VLDMDIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA_UPD</span> : ARM::<span class='error' title="no member named &apos;VLDMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLDMDDB_UPD</span>;</td></tr>
<tr><th id="1369">1369</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTRS&apos; in namespace &apos;llvm::ARM&apos;">VSTRS</span>:</td></tr>
<tr><th id="1370">1370</th><td>    <b>return</b> Mode == ARM_AM::add ? ARM::<span class='error' title="no member named &apos;VSTMSIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMSIA_UPD</span> : ARM::<span class='error' title="no member named &apos;VSTMSDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMSDB_UPD</span>;</td></tr>
<tr><th id="1371">1371</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTRD&apos; in namespace &apos;llvm::ARM&apos;">VSTRD</span>:</td></tr>
<tr><th id="1372">1372</th><td>    <b>return</b> Mode == ARM_AM::add ? ARM::<span class='error' title="no member named &apos;VSTMDIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDIA_UPD</span> : ARM::<span class='error' title="no member named &apos;VSTMDDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">VSTMDDB_UPD</span>;</td></tr>
<tr><th id="1373">1373</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi8</span>:</td></tr>
<tr><th id="1374">1374</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span>:</td></tr>
<tr><th id="1375">1375</th><td>    <b>return</b> ARM::<span class='error' title="no member named &apos;t2LDR_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDR_POST</span>;</td></tr>
<tr><th id="1376">1376</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRi8</span>:</td></tr>
<tr><th id="1377">1377</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRi12</span>:</td></tr>
<tr><th id="1378">1378</th><td>    <b>return</b> ARM::<span class='error' title="no member named &apos;t2STR_POST&apos; in namespace &apos;llvm::ARM&apos;">t2STR_POST</span>;</td></tr>
<tr><th id="1379">1379</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled opcode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1379)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled opcode!"</q>);</td></tr>
<tr><th id="1380">1380</th><td>  }</td></tr>
<tr><th id="1381">1381</th><td>}</td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt24MergeBaseUpdateLoadStoreEPN4llvm12MachineInstrE">/// Fold proceeding/trailing inc/dec of base register into the</i></td></tr>
<tr><th id="1384">1384</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt24MergeBaseUpdateLoadStoreEPN4llvm12MachineInstrE">/// LDR/STR/FLD{D|S}/FST{D|S} op when possible:</i></td></tr>
<tr><th id="1385">1385</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMLoadStoreOpt24MergeBaseUpdateLoadStoreEPN4llvm12MachineInstrE" title='(anonymous namespace)::ARMLoadStoreOpt::MergeBaseUpdateLoadStore' data-type='bool (anonymous namespace)::ARMLoadStoreOpt::MergeBaseUpdateLoadStore(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt24MergeBaseUpdateLoadStoreEPN4llvm12MachineInstrE">MergeBaseUpdateLoadStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="253MI" title='MI' data-type='llvm::MachineInstr *' data-ref="253MI">MI</dfn>) {</td></tr>
<tr><th id="1386">1386</th><td>  <i>// Thumb1 doesn't have updating LDR/STR.</i></td></tr>
<tr><th id="1387">1387</th><td><i>  // FIXME: Use LDM/STM with single register instead.</i></td></tr>
<tr><th id="1388">1388</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::isThumb1" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb1' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb1">isThumb1</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1389">1389</th><td></td></tr>
<tr><th id="1390">1390</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="254Base" title='Base' data-type='unsigned int' data-ref="254Base">Base</dfn> = <a class="tu ref" href="#_ZL18getLoadStoreBaseOpRKN4llvm12MachineInstrE" title='getLoadStoreBaseOp' data-use='c' data-ref="_ZL18getLoadStoreBaseOpRKN4llvm12MachineInstrE">getLoadStoreBaseOp</a>(*<a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1391">1391</th><td>  <em>bool</em> <dfn class="local col5 decl" id="255BaseKill" title='BaseKill' data-type='bool' data-ref="255BaseKill">BaseKill</dfn> = <a class="tu ref" href="#_ZL18getLoadStoreBaseOpRKN4llvm12MachineInstrE" title='getLoadStoreBaseOp' data-use='c' data-ref="_ZL18getLoadStoreBaseOpRKN4llvm12MachineInstrE">getLoadStoreBaseOp</a>(*<a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1392">1392</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="256Opcode" title='Opcode' data-type='unsigned int' data-ref="256Opcode">Opcode</dfn> = <a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1393">1393</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="257DL" title='DL' data-type='llvm::DebugLoc' data-ref="257DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1394">1394</th><td>  <em>bool</em> <dfn class="local col8 decl" id="258isAM5" title='isAM5' data-type='bool' data-ref="258isAM5">isAM5</dfn> = (Opcode == ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span> || Opcode == ARM::<span class='error' title="no member named &apos;VLDRS&apos; in namespace &apos;llvm::ARM&apos;">VLDRS</span> ||</td></tr>
<tr><th id="1395">1395</th><td>                Opcode == ARM::<span class='error' title="no member named &apos;VSTRD&apos; in namespace &apos;llvm::ARM&apos;">VSTRD</span> || Opcode == ARM::<span class='error' title="no member named &apos;VSTRS&apos; in namespace &apos;llvm::ARM&apos;">VSTRS</span>);</td></tr>
<tr><th id="1396">1396</th><td>  <em>bool</em> <dfn class="local col9 decl" id="259isAM2" title='isAM2' data-type='bool' data-ref="259isAM2">isAM2</dfn> = (Opcode == ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span> || Opcode == ARM::<span class='error' title="no member named &apos;STRi12&apos; in namespace &apos;llvm::ARM&apos;">STRi12</span>);</td></tr>
<tr><th id="1397">1397</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL9isi32Loadj" title='isi32Load' data-use='c' data-ref="_ZL9isi32Loadj">isi32Load</a>(<a class="local col6 ref" href="#256Opcode" title='Opcode' data-ref="256Opcode">Opcode</a>) || <a class="tu ref" href="#_ZL10isi32Storej" title='isi32Store' data-use='c' data-ref="_ZL10isi32Storej">isi32Store</a>(<a class="local col6 ref" href="#256Opcode" title='Opcode' data-ref="256Opcode">Opcode</a>))</td></tr>
<tr><th id="1398">1398</th><td>    <b>if</b> (<a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)</td></tr>
<tr><th id="1399">1399</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1400">1400</th><td>  <b>if</b> (<a class="local col8 ref" href="#258isAM5" title='isAM5' data-ref="258isAM5">isAM5</a> &amp;&amp; <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM5OffsetEj" title='llvm::ARM_AM::getAM5Offset' data-ref="_ZN4llvm6ARM_AM12getAM5OffsetEj">getAM5Offset</a>(<a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) != <var>0</var>)</td></tr>
<tr><th id="1401">1401</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1402">1402</th><td></td></tr>
<tr><th id="1403">1403</th><td>  <i>// Can't do the merge if the destination register is the same as the would-be</i></td></tr>
<tr><th id="1404">1404</th><td><i>  // writeback register.</i></td></tr>
<tr><th id="1405">1405</th><td>  <b>if</b> (<a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col4 ref" href="#254Base" title='Base' data-ref="254Base">Base</a>)</td></tr>
<tr><th id="1406">1406</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="260PredReg" title='PredReg' data-type='unsigned int' data-ref="260PredReg">PredReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1409">1409</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col1 decl" id="261Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="261Pred">Pred</dfn> = <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj">getInstrPredicate</a>(*<a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#260PredReg" title='PredReg' data-ref="260PredReg">PredReg</a></span>);</td></tr>
<tr><th id="1410">1410</th><td>  <em>int</em> <dfn class="local col2 decl" id="262Bytes" title='Bytes' data-type='int' data-ref="262Bytes">Bytes</dfn> = <a class="tu ref" href="#_ZL25getLSMultipleTransferSizePKN4llvm12MachineInstrE" title='getLSMultipleTransferSize' data-use='c' data-ref="_ZL25getLSMultipleTransferSizePKN4llvm12MachineInstrE">getLSMultipleTransferSize</a>(<a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI">MI</a>);</td></tr>
<tr><th id="1411">1411</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="263MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="263MBB">MBB</dfn> = *<a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1412">1412</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="264MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="264MBBI">MBBI</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI">MI</a>);</td></tr>
<tr><th id="1413">1413</th><td>  <em>int</em> <dfn class="local col5 decl" id="265Offset" title='Offset' data-type='int' data-ref="265Offset">Offset</dfn>;</td></tr>
<tr><th id="1414">1414</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="266MergeInstr" title='MergeInstr' data-type='MachineBasicBlock::iterator' data-ref="266MergeInstr">MergeInstr</dfn></td></tr>
<tr><th id="1415">1415</th><td>    = <a class="tu ref" href="#_ZL16findIncDecBeforeN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi" title='findIncDecBefore' data-use='c' data-ref="_ZL16findIncDecBeforeN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi">findIncDecBefore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#264MBBI" title='MBBI' data-ref="264MBBI">MBBI</a>, <a class="local col4 ref" href="#254Base" title='Base' data-ref="254Base">Base</a>, <a class="local col1 ref" href="#261Pred" title='Pred' data-ref="261Pred">Pred</a>, <a class="local col0 ref" href="#260PredReg" title='PredReg' data-ref="260PredReg">PredReg</a>, <span class='refarg'><a class="local col5 ref" href="#265Offset" title='Offset' data-ref="265Offset">Offset</a></span>);</td></tr>
<tr><th id="1416">1416</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="267NewOpc" title='NewOpc' data-type='unsigned int' data-ref="267NewOpc">NewOpc</dfn>;</td></tr>
<tr><th id="1417">1417</th><td>  <b>if</b> (!<a class="local col8 ref" href="#258isAM5" title='isAM5' data-ref="258isAM5">isAM5</a> &amp;&amp; <a class="local col5 ref" href="#265Offset" title='Offset' data-ref="265Offset">Offset</a> == <a class="local col2 ref" href="#262Bytes" title='Bytes' data-ref="262Bytes">Bytes</a>) {</td></tr>
<tr><th id="1418">1418</th><td>    <a class="local col7 ref" href="#267NewOpc" title='NewOpc' data-ref="267NewOpc">NewOpc</a> = <a class="tu ref" href="#_ZL28getPreIndexedLoadStoreOpcodejN4llvm6ARM_AM7AddrOpcE" title='getPreIndexedLoadStoreOpcode' data-use='c' data-ref="_ZL28getPreIndexedLoadStoreOpcodejN4llvm6ARM_AM7AddrOpcE">getPreIndexedLoadStoreOpcode</a>(<a class="local col6 ref" href="#256Opcode" title='Opcode' data-ref="256Opcode">Opcode</a>, <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>);</td></tr>
<tr><th id="1419">1419</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#265Offset" title='Offset' data-ref="265Offset">Offset</a> == -<a class="local col2 ref" href="#262Bytes" title='Bytes' data-ref="262Bytes">Bytes</a>) {</td></tr>
<tr><th id="1420">1420</th><td>    <a class="local col7 ref" href="#267NewOpc" title='NewOpc' data-ref="267NewOpc">NewOpc</a> = <a class="tu ref" href="#_ZL28getPreIndexedLoadStoreOpcodejN4llvm6ARM_AM7AddrOpcE" title='getPreIndexedLoadStoreOpcode' data-use='c' data-ref="_ZL28getPreIndexedLoadStoreOpcodejN4llvm6ARM_AM7AddrOpcE">getPreIndexedLoadStoreOpcode</a>(<a class="local col6 ref" href="#256Opcode" title='Opcode' data-ref="256Opcode">Opcode</a>, <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>);</td></tr>
<tr><th id="1421">1421</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1422">1422</th><td>    <a class="local col6 ref" href="#266MergeInstr" title='MergeInstr' data-ref="266MergeInstr">MergeInstr</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu ref" href="#_ZL15findIncDecAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi" title='findIncDecAfter' data-use='c' data-ref="_ZL15findIncDecAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi">findIncDecAfter</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#264MBBI" title='MBBI' data-ref="264MBBI">MBBI</a>, <a class="local col4 ref" href="#254Base" title='Base' data-ref="254Base">Base</a>, <a class="local col1 ref" href="#261Pred" title='Pred' data-ref="261Pred">Pred</a>, <a class="local col0 ref" href="#260PredReg" title='PredReg' data-ref="260PredReg">PredReg</a>, <span class='refarg'><a class="local col5 ref" href="#265Offset" title='Offset' data-ref="265Offset">Offset</a></span>);</td></tr>
<tr><th id="1423">1423</th><td>    <b>if</b> (<a class="local col5 ref" href="#265Offset" title='Offset' data-ref="265Offset">Offset</a> == <a class="local col2 ref" href="#262Bytes" title='Bytes' data-ref="262Bytes">Bytes</a>) {</td></tr>
<tr><th id="1424">1424</th><td>      <a class="local col7 ref" href="#267NewOpc" title='NewOpc' data-ref="267NewOpc">NewOpc</a> = <a class="tu ref" href="#_ZL29getPostIndexedLoadStoreOpcodejN4llvm6ARM_AM7AddrOpcE" title='getPostIndexedLoadStoreOpcode' data-use='c' data-ref="_ZL29getPostIndexedLoadStoreOpcodejN4llvm6ARM_AM7AddrOpcE">getPostIndexedLoadStoreOpcode</a>(<a class="local col6 ref" href="#256Opcode" title='Opcode' data-ref="256Opcode">Opcode</a>, <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>);</td></tr>
<tr><th id="1425">1425</th><td>    } <b>else</b> <b>if</b> (!<a class="local col8 ref" href="#258isAM5" title='isAM5' data-ref="258isAM5">isAM5</a> &amp;&amp; <a class="local col5 ref" href="#265Offset" title='Offset' data-ref="265Offset">Offset</a> == -<a class="local col2 ref" href="#262Bytes" title='Bytes' data-ref="262Bytes">Bytes</a>) {</td></tr>
<tr><th id="1426">1426</th><td>      <a class="local col7 ref" href="#267NewOpc" title='NewOpc' data-ref="267NewOpc">NewOpc</a> = <a class="tu ref" href="#_ZL29getPostIndexedLoadStoreOpcodejN4llvm6ARM_AM7AddrOpcE" title='getPostIndexedLoadStoreOpcode' data-use='c' data-ref="_ZL29getPostIndexedLoadStoreOpcodejN4llvm6ARM_AM7AddrOpcE">getPostIndexedLoadStoreOpcode</a>(<a class="local col6 ref" href="#256Opcode" title='Opcode' data-ref="256Opcode">Opcode</a>, <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>);</td></tr>
<tr><th id="1427">1427</th><td>    } <b>else</b></td></tr>
<tr><th id="1428">1428</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1429">1429</th><td>  }</td></tr>
<tr><th id="1430">1430</th><td>  <a class="local col3 ref" href="#263MBB" title='MBB' data-ref="263MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#266MergeInstr" title='MergeInstr' data-ref="266MergeInstr">MergeInstr</a>);</td></tr>
<tr><th id="1431">1431</th><td></td></tr>
<tr><th id="1432">1432</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col8 decl" id="268AddSub" title='AddSub' data-type='ARM_AM::AddrOpc' data-ref="268AddSub">AddSub</dfn> = <a class="local col5 ref" href="#265Offset" title='Offset' data-ref="265Offset">Offset</a> &lt; <var>0</var> ? <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a> : <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>;</td></tr>
<tr><th id="1433">1433</th><td></td></tr>
<tr><th id="1434">1434</th><td>  <em>bool</em> <dfn class="local col9 decl" id="269isLd" title='isLd' data-type='bool' data-ref="269isLd">isLd</dfn> = <a class="tu ref" href="#_ZL12isLoadSinglej" title='isLoadSingle' data-use='c' data-ref="_ZL12isLoadSinglej">isLoadSingle</a>(<a class="local col6 ref" href="#256Opcode" title='Opcode' data-ref="256Opcode">Opcode</a>);</td></tr>
<tr><th id="1435">1435</th><td>  <b>if</b> (<a class="local col8 ref" href="#258isAM5" title='isAM5' data-ref="258isAM5">isAM5</a>) {</td></tr>
<tr><th id="1436">1436</th><td>    <i>// VLDM[SD]_UPD, VSTM[SD]_UPD</i></td></tr>
<tr><th id="1437">1437</th><td><i>    // (There are no base-updating versions of VLDR/VSTR instructions, but the</i></td></tr>
<tr><th id="1438">1438</th><td><i>    // updating load/store-multiple instructions can be used with only one</i></td></tr>
<tr><th id="1439">1439</th><td><i>    // register.)</i></td></tr>
<tr><th id="1440">1440</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="270MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="270MO">MO</dfn> = <a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1441">1441</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#263MBB" title='MBB' data-ref="263MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#264MBBI" title='MBBI' data-ref="264MBBI">MBBI</a>, <a class="local col7 ref" href="#257DL" title='DL' data-ref="257DL">DL</a>, <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TII" title='(anonymous namespace)::ARMLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#267NewOpc" title='NewOpc' data-ref="267NewOpc">NewOpc</a>))</td></tr>
<tr><th id="1442">1442</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#254Base" title='Base' data-ref="254Base">Base</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(<b>true</b>)) <i>// WB base register</i></td></tr>
<tr><th id="1443">1443</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#254Base" title='Base' data-ref="254Base">Base</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#269isLd" title='isLd' data-ref="269isLd">isLd</a> ? <a class="local col5 ref" href="#255BaseKill" title='BaseKill' data-ref="255BaseKill">BaseKill</a> : <b>false</b>))</td></tr>
<tr><th id="1444">1444</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#261Pred" title='Pred' data-ref="261Pred">Pred</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#260PredReg" title='PredReg' data-ref="260PredReg">PredReg</a>)</td></tr>
<tr><th id="1445">1445</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#270MO" title='MO' data-ref="270MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), (<a class="local col9 ref" href="#269isLd" title='isLd' data-ref="269isLd">isLd</a> ? <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(<b>true</b>) :</td></tr>
<tr><th id="1446">1446</th><td>                            <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col0 ref" href="#270MO" title='MO' data-ref="270MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())))</td></tr>
<tr><th id="1447">1447</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(*<a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI">MI</a>);</td></tr>
<tr><th id="1448">1448</th><td>  } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#269isLd" title='isLd' data-ref="269isLd">isLd</a>) {</td></tr>
<tr><th id="1449">1449</th><td>    <b>if</b> (<a class="local col9 ref" href="#259isAM2" title='isAM2' data-ref="259isAM2">isAM2</a>) {</td></tr>
<tr><th id="1450">1450</th><td>      <i>// LDR_PRE, LDR_POST</i></td></tr>
<tr><th id="1451">1451</th><td>      <b>if</b> (NewOpc == ARM::<span class='error' title="no member named &apos;LDR_PRE_IMM&apos; in namespace &apos;llvm::ARM&apos;">LDR_PRE_IMM</span> || NewOpc == ARM::<span class='error' title="no member named &apos;LDRB_PRE_IMM&apos; in namespace &apos;llvm::ARM&apos;">LDRB_PRE_IMM</span>) {</td></tr>
<tr><th id="1452">1452</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#263MBB" title='MBB' data-ref="263MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#264MBBI" title='MBBI' data-ref="264MBBI">MBBI</a>, <a class="local col7 ref" href="#257DL" title='DL' data-ref="257DL">DL</a>, <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TII" title='(anonymous namespace)::ARMLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#267NewOpc" title='NewOpc' data-ref="267NewOpc">NewOpc</a>), <a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="1453">1453</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#254Base" title='Base' data-ref="254Base">Base</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>)</td></tr>
<tr><th id="1454">1454</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#254Base" title='Base' data-ref="254Base">Base</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#265Offset" title='Offset' data-ref="265Offset">Offset</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#261Pred" title='Pred' data-ref="261Pred">Pred</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#260PredReg" title='PredReg' data-ref="260PredReg">PredReg</a>)</td></tr>
<tr><th id="1455">1455</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(*<a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI">MI</a>);</td></tr>
<tr><th id="1456">1456</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1457">1457</th><td>        <em>int</em> <dfn class="local col1 decl" id="271Imm" title='Imm' data-type='int' data-ref="271Imm">Imm</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM9getAM2OpcENS0_7AddrOpcEjNS0_8ShiftOpcEj" title='llvm::ARM_AM::getAM2Opc' data-ref="_ZN4llvm6ARM_AM9getAM2OpcENS0_7AddrOpcEjNS0_8ShiftOpcEj">getAM2Opc</a>(<a class="local col8 ref" href="#268AddSub" title='AddSub' data-ref="268AddSub">AddSub</a>, <a class="local col2 ref" href="#262Bytes" title='Bytes' data-ref="262Bytes">Bytes</a>, <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>);</td></tr>
<tr><th id="1458">1458</th><td>        BuildMI(MBB, MBBI, DL, TII-&gt;get(NewOpc), MI-&gt;getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="1459">1459</th><td>            .addReg(Base, RegState::Define)</td></tr>
<tr><th id="1460">1460</th><td>            .addReg(Base)</td></tr>
<tr><th id="1461">1461</th><td>            .addReg(<var>0</var>)</td></tr>
<tr><th id="1462">1462</th><td>            .addImm(Imm)</td></tr>
<tr><th id="1463">1463</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred, PredReg))</td></tr>
<tr><th id="1464">1464</th><td>            .cloneMemRefs(*MI);</td></tr>
<tr><th id="1465">1465</th><td>      }</td></tr>
<tr><th id="1466">1466</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1467">1467</th><td>      <i>// t2LDR_PRE, t2LDR_POST</i></td></tr>
<tr><th id="1468">1468</th><td>      BuildMI(MBB, MBBI, DL, TII-&gt;get(NewOpc), MI-&gt;getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="1469">1469</th><td>          .addReg(Base, RegState::Define)</td></tr>
<tr><th id="1470">1470</th><td>          .addReg(Base)</td></tr>
<tr><th id="1471">1471</th><td>          .addImm(Offset)</td></tr>
<tr><th id="1472">1472</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred, PredReg))</td></tr>
<tr><th id="1473">1473</th><td>          .cloneMemRefs(*MI);</td></tr>
<tr><th id="1474">1474</th><td>    }</td></tr>
<tr><th id="1475">1475</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1476">1476</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="272MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="272MO">MO</dfn> = <a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1477">1477</th><td>    <i>// FIXME: post-indexed stores use am2offset_imm, which still encodes</i></td></tr>
<tr><th id="1478">1478</th><td><i>    // the vestigal zero-reg offset register. When that's fixed, this clause</i></td></tr>
<tr><th id="1479">1479</th><td><i>    // can be removed entirely.</i></td></tr>
<tr><th id="1480">1480</th><td>    <b>if</b> (isAM2 &amp;&amp; NewOpc == ARM::<span class='error' title="no member named &apos;STR_POST_IMM&apos; in namespace &apos;llvm::ARM&apos;">STR_POST_IMM</span>) {</td></tr>
<tr><th id="1481">1481</th><td>      <em>int</em> <dfn class="local col3 decl" id="273Imm" title='Imm' data-type='int' data-ref="273Imm">Imm</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM9getAM2OpcENS0_7AddrOpcEjNS0_8ShiftOpcEj" title='llvm::ARM_AM::getAM2Opc' data-ref="_ZN4llvm6ARM_AM9getAM2OpcENS0_7AddrOpcEjNS0_8ShiftOpcEj">getAM2Opc</a>(<a class="local col8 ref" href="#268AddSub" title='AddSub' data-ref="268AddSub">AddSub</a>, <a class="local col2 ref" href="#262Bytes" title='Bytes' data-ref="262Bytes">Bytes</a>, <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>);</td></tr>
<tr><th id="1482">1482</th><td>      <i>// STR_PRE, STR_POST</i></td></tr>
<tr><th id="1483">1483</th><td>      BuildMI(MBB, MBBI, DL, TII-&gt;get(NewOpc), Base)</td></tr>
<tr><th id="1484">1484</th><td>          .addReg(MO.getReg(), getKillRegState(MO.isKill()))</td></tr>
<tr><th id="1485">1485</th><td>          .addReg(Base)</td></tr>
<tr><th id="1486">1486</th><td>          .addReg(<var>0</var>)</td></tr>
<tr><th id="1487">1487</th><td>          .addImm(Imm)</td></tr>
<tr><th id="1488">1488</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred, PredReg))</td></tr>
<tr><th id="1489">1489</th><td>          .cloneMemRefs(*MI);</td></tr>
<tr><th id="1490">1490</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1491">1491</th><td>      <i>// t2STR_PRE, t2STR_POST</i></td></tr>
<tr><th id="1492">1492</th><td>      BuildMI(MBB, MBBI, DL, TII-&gt;get(NewOpc), Base)</td></tr>
<tr><th id="1493">1493</th><td>          .addReg(MO.getReg(), getKillRegState(MO.isKill()))</td></tr>
<tr><th id="1494">1494</th><td>          .addReg(Base)</td></tr>
<tr><th id="1495">1495</th><td>          .addImm(Offset)</td></tr>
<tr><th id="1496">1496</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred, PredReg))</td></tr>
<tr><th id="1497">1497</th><td>          .cloneMemRefs(*MI);</td></tr>
<tr><th id="1498">1498</th><td>    }</td></tr>
<tr><th id="1499">1499</th><td>  }</td></tr>
<tr><th id="1500">1500</th><td>  <a class="local col3 ref" href="#263MBB" title='MBB' data-ref="263MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#264MBBI" title='MBBI' data-ref="264MBBI">MBBI</a>);</td></tr>
<tr><th id="1501">1501</th><td></td></tr>
<tr><th id="1502">1502</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1503">1503</th><td>}</td></tr>
<tr><th id="1504">1504</th><td></td></tr>
<tr><th id="1505">1505</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115ARMLoadStoreOpt23MergeBaseUpdateLSDoubleERN4llvm12MachineInstrE" title='(anonymous namespace)::ARMLoadStoreOpt::MergeBaseUpdateLSDouble' data-type='bool (anonymous namespace)::ARMLoadStoreOpt::MergeBaseUpdateLSDouble(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_115ARMLoadStoreOpt23MergeBaseUpdateLSDoubleERN4llvm12MachineInstrE">MergeBaseUpdateLSDouble</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="274MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="274MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1506">1506</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="275Opcode" title='Opcode' data-type='unsigned int' data-ref="275Opcode">Opcode</dfn> = <a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1507">1507</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Opcode == ARM::t2LDRDi8 || Opcode == ARM::t2STRDi8) &amp;&amp; &quot;Must have t2STRDi8 or t2LDRDi8&quot;) ? void (0) : __assert_fail (&quot;(Opcode == ARM::t2LDRDi8 || Opcode == ARM::t2STRDi8) &amp;&amp; \&quot;Must have t2STRDi8 or t2LDRDi8\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1508, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((Opcode == ARM::<span class='error' title="no member named &apos;t2LDRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRDi8</span> || Opcode == ARM::<span class='error' title="no member named &apos;t2STRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRDi8</span>) &amp;&amp;</td></tr>
<tr><th id="1508">1508</th><td>         <q>"Must have t2STRDi8 or t2LDRDi8"</q>);</td></tr>
<tr><th id="1509">1509</th><td>  <b>if</b> (<a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)</td></tr>
<tr><th id="1510">1510</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td>  <i>// Behaviour for writeback is undefined if base register is the same as one</i></td></tr>
<tr><th id="1513">1513</th><td><i>  // of the others.</i></td></tr>
<tr><th id="1514">1514</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="276BaseOp" title='BaseOp' data-type='const llvm::MachineOperand &amp;' data-ref="276BaseOp">BaseOp</dfn> = <a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1515">1515</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="277Base" title='Base' data-type='unsigned int' data-ref="277Base">Base</dfn> = <a class="local col6 ref" href="#276BaseOp" title='BaseOp' data-ref="276BaseOp">BaseOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1516">1516</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="278Reg0Op" title='Reg0Op' data-type='const llvm::MachineOperand &amp;' data-ref="278Reg0Op">Reg0Op</dfn> = <a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1517">1517</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="279Reg1Op" title='Reg1Op' data-type='const llvm::MachineOperand &amp;' data-ref="279Reg1Op">Reg1Op</dfn> = <a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1518">1518</th><td>  <b>if</b> (<a class="local col8 ref" href="#278Reg0Op" title='Reg0Op' data-ref="278Reg0Op">Reg0Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col7 ref" href="#277Base" title='Base' data-ref="277Base">Base</a> || <a class="local col9 ref" href="#279Reg1Op" title='Reg1Op' data-ref="279Reg1Op">Reg1Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col7 ref" href="#277Base" title='Base' data-ref="277Base">Base</a>)</td></tr>
<tr><th id="1519">1519</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1520">1520</th><td></td></tr>
<tr><th id="1521">1521</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="280PredReg" title='PredReg' data-type='unsigned int' data-ref="280PredReg">PredReg</dfn>;</td></tr>
<tr><th id="1522">1522</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col1 decl" id="281Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="281Pred">Pred</dfn> = <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj">getInstrPredicate</a>(<a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#280PredReg" title='PredReg' data-ref="280PredReg">PredReg</a></span>);</td></tr>
<tr><th id="1523">1523</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="282MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="282MBBI">MBBI</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI">MI</a>);</td></tr>
<tr><th id="1524">1524</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="283MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="283MBB">MBB</dfn> = *<a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1525">1525</th><td>  <em>int</em> <dfn class="local col4 decl" id="284Offset" title='Offset' data-type='int' data-ref="284Offset">Offset</dfn>;</td></tr>
<tr><th id="1526">1526</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="285MergeInstr" title='MergeInstr' data-type='MachineBasicBlock::iterator' data-ref="285MergeInstr">MergeInstr</dfn> = <a class="tu ref" href="#_ZL16findIncDecBeforeN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi" title='findIncDecBefore' data-use='c' data-ref="_ZL16findIncDecBeforeN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi">findIncDecBefore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#282MBBI" title='MBBI' data-ref="282MBBI">MBBI</a>, <a class="local col7 ref" href="#277Base" title='Base' data-ref="277Base">Base</a>, <a class="local col1 ref" href="#281Pred" title='Pred' data-ref="281Pred">Pred</a>,</td></tr>
<tr><th id="1527">1527</th><td>                                                            <a class="local col0 ref" href="#280PredReg" title='PredReg' data-ref="280PredReg">PredReg</a>, <span class='refarg'><a class="local col4 ref" href="#284Offset" title='Offset' data-ref="284Offset">Offset</a></span>);</td></tr>
<tr><th id="1528">1528</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="286NewOpc" title='NewOpc' data-type='unsigned int' data-ref="286NewOpc">NewOpc</dfn>;</td></tr>
<tr><th id="1529">1529</th><td>  <b>if</b> (<a class="local col4 ref" href="#284Offset" title='Offset' data-ref="284Offset">Offset</a> == <var>8</var> || <a class="local col4 ref" href="#284Offset" title='Offset' data-ref="284Offset">Offset</a> == -<var>8</var>) {</td></tr>
<tr><th id="1530">1530</th><td>    NewOpc = Opcode == ARM::<span class='error' title="no member named &apos;t2LDRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRDi8</span> ? ARM::<span class='error' title="no member named &apos;t2LDRD_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2LDRD_PRE</span> : ARM::<span class='error' title="no member named &apos;t2STRD_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2STRD_PRE</span>;</td></tr>
<tr><th id="1531">1531</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1532">1532</th><td>    <a class="local col5 ref" href="#285MergeInstr" title='MergeInstr' data-ref="285MergeInstr">MergeInstr</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu ref" href="#_ZL15findIncDecAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi" title='findIncDecAfter' data-use='c' data-ref="_ZL15findIncDecAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjNS_5ARMCC9CondCodesEjRi">findIncDecAfter</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#282MBBI" title='MBBI' data-ref="282MBBI">MBBI</a>, <a class="local col7 ref" href="#277Base" title='Base' data-ref="277Base">Base</a>, <a class="local col1 ref" href="#281Pred" title='Pred' data-ref="281Pred">Pred</a>, <a class="local col0 ref" href="#280PredReg" title='PredReg' data-ref="280PredReg">PredReg</a>, <span class='refarg'><a class="local col4 ref" href="#284Offset" title='Offset' data-ref="284Offset">Offset</a></span>);</td></tr>
<tr><th id="1533">1533</th><td>    <b>if</b> (<a class="local col4 ref" href="#284Offset" title='Offset' data-ref="284Offset">Offset</a> == <var>8</var> || <a class="local col4 ref" href="#284Offset" title='Offset' data-ref="284Offset">Offset</a> == -<var>8</var>) {</td></tr>
<tr><th id="1534">1534</th><td>      NewOpc = Opcode == ARM::<span class='error' title="no member named &apos;t2LDRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRDi8</span> ? ARM::<span class='error' title="no member named &apos;t2LDRD_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDRD_POST</span> : ARM::<span class='error' title="no member named &apos;t2STRD_POST&apos; in namespace &apos;llvm::ARM&apos;">t2STRD_POST</span>;</td></tr>
<tr><th id="1535">1535</th><td>    } <b>else</b></td></tr>
<tr><th id="1536">1536</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1537">1537</th><td>  }</td></tr>
<tr><th id="1538">1538</th><td>  <a class="local col3 ref" href="#283MBB" title='MBB' data-ref="283MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#285MergeInstr" title='MergeInstr' data-ref="285MergeInstr">MergeInstr</a>);</td></tr>
<tr><th id="1539">1539</th><td></td></tr>
<tr><th id="1540">1540</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="287DL" title='DL' data-type='llvm::DebugLoc' data-ref="287DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1541">1541</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="288MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="288MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#283MBB" title='MBB' data-ref="283MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#282MBBI" title='MBBI' data-ref="282MBBI">MBBI</a>, <a class="local col7 ref" href="#287DL" title='DL' data-ref="287DL">DL</a>, <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TII" title='(anonymous namespace)::ARMLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#286NewOpc" title='NewOpc' data-ref="286NewOpc">NewOpc</a>));</td></tr>
<tr><th id="1542">1542</th><td>  <b>if</b> (NewOpc == ARM::<span class='error' title="no member named &apos;t2LDRD_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2LDRD_PRE</span> || NewOpc == ARM::<span class='error' title="no member named &apos;t2LDRD_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDRD_POST</span>) {</td></tr>
<tr><th id="1543">1543</th><td>    <a class="local col8 ref" href="#288MIB" title='MIB' data-ref="288MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#278Reg0Op" title='Reg0Op' data-ref="278Reg0Op">Reg0Op</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#279Reg1Op" title='Reg1Op' data-ref="279Reg1Op">Reg1Op</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#276BaseOp" title='BaseOp' data-ref="276BaseOp">BaseOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>);</td></tr>
<tr><th id="1544">1544</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1545">1545</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewOpc == ARM::t2STRD_PRE || NewOpc == ARM::t2STRD_POST) ? void (0) : __assert_fail (&quot;NewOpc == ARM::t2STRD_PRE || NewOpc == ARM::t2STRD_POST&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1545, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(NewOpc == ARM::<span class='error' title="no member named &apos;t2STRD_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2STRD_PRE</span> || NewOpc == ARM::<span class='error' title="no member named &apos;t2STRD_POST&apos; in namespace &apos;llvm::ARM&apos;">t2STRD_POST</span>);</td></tr>
<tr><th id="1546">1546</th><td>    <a class="local col8 ref" href="#288MIB" title='MIB' data-ref="288MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#276BaseOp" title='BaseOp' data-ref="276BaseOp">BaseOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#278Reg0Op" title='Reg0Op' data-ref="278Reg0Op">Reg0Op</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#279Reg1Op" title='Reg1Op' data-ref="279Reg1Op">Reg1Op</a>);</td></tr>
<tr><th id="1547">1547</th><td>  }</td></tr>
<tr><th id="1548">1548</th><td>  <a class="local col8 ref" href="#288MIB" title='MIB' data-ref="288MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#276BaseOp" title='BaseOp' data-ref="276BaseOp">BaseOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>)</td></tr>
<tr><th id="1549">1549</th><td>     .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#284Offset" title='Offset' data-ref="284Offset">Offset</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#281Pred" title='Pred' data-ref="281Pred">Pred</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#280PredReg" title='PredReg' data-ref="280PredReg">PredReg</a>);</td></tr>
<tr><th id="1550">1550</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TII-&gt;get(Opcode).getNumOperands() == 6 &amp;&amp; TII-&gt;get(NewOpc).getNumOperands() == 7 &amp;&amp; &quot;Unexpected number of operands in Opcode specification.&quot;) ? void (0) : __assert_fail (&quot;TII-&gt;get(Opcode).getNumOperands() == 6 &amp;&amp; TII-&gt;get(NewOpc).getNumOperands() == 7 &amp;&amp; \&quot;Unexpected number of operands in Opcode specification.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1552, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TII" title='(anonymous namespace)::ARMLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#275Opcode" title='Opcode' data-ref="275Opcode">Opcode</a>).<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() == <var>6</var> &amp;&amp;</td></tr>
<tr><th id="1551">1551</th><td>         <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TII" title='(anonymous namespace)::ARMLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#286NewOpc" title='NewOpc' data-ref="286NewOpc">NewOpc</a>).<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() == <var>7</var> &amp;&amp;</td></tr>
<tr><th id="1552">1552</th><td>         <q>"Unexpected number of operands in Opcode specification."</q>);</td></tr>
<tr><th id="1553">1553</th><td></td></tr>
<tr><th id="1554">1554</th><td>  <i>// Transfer implicit operands.</i></td></tr>
<tr><th id="1555">1555</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="289MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="289MO">MO</dfn> : <a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZN4llvm12MachineInstr17implicit_operandsEv">implicit_operands</a>())</td></tr>
<tr><th id="1556">1556</th><td>    <a class="local col8 ref" href="#288MIB" title='MIB' data-ref="288MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#289MO" title='MO' data-ref="289MO">MO</a>);</td></tr>
<tr><th id="1557">1557</th><td>  <a class="local col8 ref" href="#288MIB" title='MIB' data-ref="288MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI">MI</a>);</td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td>  <a class="local col3 ref" href="#283MBB" title='MBB' data-ref="283MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#282MBBI" title='MBBI' data-ref="282MBBI">MBBI</a>);</td></tr>
<tr><th id="1560">1560</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1561">1561</th><td>}</td></tr>
<tr><th id="1562">1562</th><td></td></tr>
<tr><th id="1563">1563</th><td><i class="doc" data-doc="_ZL10isMemoryOpRKN4llvm12MachineInstrE">/// Returns true if instruction is a memory operation that this pass is capable</i></td></tr>
<tr><th id="1564">1564</th><td><i class="doc" data-doc="_ZL10isMemoryOpRKN4llvm12MachineInstrE">/// of operating on.</i></td></tr>
<tr><th id="1565">1565</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10isMemoryOpRKN4llvm12MachineInstrE" title='isMemoryOp' data-type='bool isMemoryOp(const llvm::MachineInstr &amp; MI)' data-ref="_ZL10isMemoryOpRKN4llvm12MachineInstrE">isMemoryOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="290MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="290MI">MI</dfn>) {</td></tr>
<tr><th id="1566">1566</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="291Opcode" title='Opcode' data-type='unsigned int' data-ref="291Opcode">Opcode</dfn> = <a class="local col0 ref" href="#290MI" title='MI' data-ref="290MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1567">1567</th><td>  <b>switch</b> (<a class="local col1 ref" href="#291Opcode" title='Opcode' data-ref="291Opcode">Opcode</a>) {</td></tr>
<tr><th id="1568">1568</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRS&apos; in namespace &apos;llvm::ARM&apos;">VLDRS</span>:</td></tr>
<tr><th id="1569">1569</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTRS&apos; in namespace &apos;llvm::ARM&apos;">VSTRS</span>:</td></tr>
<tr><th id="1570">1570</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span>:</td></tr>
<tr><th id="1571">1571</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VSTRD&apos; in namespace &apos;llvm::ARM&apos;">VSTRD</span>:</td></tr>
<tr><th id="1572">1572</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>:</td></tr>
<tr><th id="1573">1573</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;STRi12&apos; in namespace &apos;llvm::ARM&apos;">STRi12</span>:</td></tr>
<tr><th id="1574">1574</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRi&apos; in namespace &apos;llvm::ARM&apos;">tLDRi</span>:</td></tr>
<tr><th id="1575">1575</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTRi&apos; in namespace &apos;llvm::ARM&apos;">tSTRi</span>:</td></tr>
<tr><th id="1576">1576</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRspi&apos; in namespace &apos;llvm::ARM&apos;">tLDRspi</span>:</td></tr>
<tr><th id="1577">1577</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tSTRspi&apos; in namespace &apos;llvm::ARM&apos;">tSTRspi</span>:</td></tr>
<tr><th id="1578">1578</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi8</span>:</td></tr>
<tr><th id="1579">1579</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span>:</td></tr>
<tr><th id="1580">1580</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRi8</span>:</td></tr>
<tr><th id="1581">1581</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRi12</span>:</td></tr>
<tr><th id="1582">1582</th><td>    <b>break</b>;</td></tr>
<tr><th id="1583">1583</th><td>  <b>default</b>:</td></tr>
<tr><th id="1584">1584</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1585">1585</th><td>  }</td></tr>
<tr><th id="1586">1586</th><td>  <b>if</b> (!<a class="local col0 ref" href="#290MI" title='MI' data-ref="290MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1587">1587</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1588">1588</th><td></td></tr>
<tr><th id="1589">1589</th><td>  <i>// When no memory operands are present, conservatively assume unaligned,</i></td></tr>
<tr><th id="1590">1590</th><td><i>  // volatile, unfoldable.</i></td></tr>
<tr><th id="1591">1591</th><td>  <b>if</b> (!<a class="local col0 ref" href="#290MI" title='MI' data-ref="290MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>())</td></tr>
<tr><th id="1592">1592</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1593">1593</th><td></td></tr>
<tr><th id="1594">1594</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col2 decl" id="292MMO" title='MMO' data-type='const llvm::MachineMemOperand &amp;' data-ref="292MMO">MMO</dfn> = **<a class="local col0 ref" href="#290MI" title='MI' data-ref="290MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td>  <i>// Don't touch volatile memory accesses - we may be changing their order.</i></td></tr>
<tr><th id="1597">1597</th><td><i>  // TODO: We could allow unordered and monotonic atomics here, but we need to</i></td></tr>
<tr><th id="1598">1598</th><td><i>  // make sure the resulting ldm/stm is correctly marked as atomic. </i></td></tr>
<tr><th id="1599">1599</th><td>  <b>if</b> (<a class="local col2 ref" href="#292MMO" title='MMO' data-ref="292MMO">MMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand10isVolatileEv" title='llvm::MachineMemOperand::isVolatile' data-ref="_ZNK4llvm17MachineMemOperand10isVolatileEv">isVolatile</a>() || <a class="local col2 ref" href="#292MMO" title='MMO' data-ref="292MMO">MMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8isAtomicEv" title='llvm::MachineMemOperand::isAtomic' data-ref="_ZNK4llvm17MachineMemOperand8isAtomicEv">isAtomic</a>())</td></tr>
<tr><th id="1600">1600</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1601">1601</th><td></td></tr>
<tr><th id="1602">1602</th><td>  <i>// Unaligned ldr/str is emulated by some kernels, but unaligned ldm/stm is</i></td></tr>
<tr><th id="1603">1603</th><td><i>  // not.</i></td></tr>
<tr><th id="1604">1604</th><td>  <b>if</b> (<a class="local col2 ref" href="#292MMO" title='MMO' data-ref="292MMO">MMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAlignmentEv" title='llvm::MachineMemOperand::getAlignment' data-ref="_ZNK4llvm17MachineMemOperand12getAlignmentEv">getAlignment</a>() &lt; <var>4</var>)</td></tr>
<tr><th id="1605">1605</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1606">1606</th><td></td></tr>
<tr><th id="1607">1607</th><td>  <i>// str &lt;undef&gt; could probably be eliminated entirely, but for now we just want</i></td></tr>
<tr><th id="1608">1608</th><td><i>  // to avoid making a mess of it.</i></td></tr>
<tr><th id="1609">1609</th><td><i>  // FIXME: Use str &lt;undef&gt; as a wildcard to enable better stm folding.</i></td></tr>
<tr><th id="1610">1610</th><td>  <b>if</b> (<a class="local col0 ref" href="#290MI" title='MI' data-ref="290MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#290MI" title='MI' data-ref="290MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="1611">1611</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1612">1612</th><td></td></tr>
<tr><th id="1613">1613</th><td>  <i>// Likewise don't mess with references to undefined addresses.</i></td></tr>
<tr><th id="1614">1614</th><td>  <b>if</b> (<a class="local col0 ref" href="#290MI" title='MI' data-ref="290MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="1615">1615</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1616">1616</th><td></td></tr>
<tr><th id="1617">1617</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1618">1618</th><td>}</td></tr>
<tr><th id="1619">1619</th><td></td></tr>
<tr><th id="1620">1620</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL13InsertLDR_STRRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEibjjbbjbbNS_5ARMCC9CondCodesEjPKNS_15TargetInstrInfoEPS3_" title='InsertLDR_STR' data-type='void InsertLDR_STR(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator &amp; MBBI, int Offset, bool isDef, unsigned int NewOpc, unsigned int Reg, bool RegDeadKill, bool RegUndef, unsigned int BaseReg, bool BaseKill, bool BaseUndef, ARMCC::CondCodes Pred, unsigned int PredReg, const llvm::TargetInstrInfo * TII, llvm::MachineInstr * MI)' data-ref="_ZL13InsertLDR_STRRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEibjjbbjbbNS_5ARMCC9CondCodesEjPKNS_15TargetInstrInfoEPS3_">InsertLDR_STR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="293MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="293MBB">MBB</dfn>,</td></tr>
<tr><th id="1621">1621</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col4 decl" id="294MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="294MBBI">MBBI</dfn>, <em>int</em> <dfn class="local col5 decl" id="295Offset" title='Offset' data-type='int' data-ref="295Offset">Offset</dfn>,</td></tr>
<tr><th id="1622">1622</th><td>                          <em>bool</em> <dfn class="local col6 decl" id="296isDef" title='isDef' data-type='bool' data-ref="296isDef">isDef</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="297NewOpc" title='NewOpc' data-type='unsigned int' data-ref="297NewOpc">NewOpc</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="298Reg" title='Reg' data-type='unsigned int' data-ref="298Reg">Reg</dfn>,</td></tr>
<tr><th id="1623">1623</th><td>                          <em>bool</em> <dfn class="local col9 decl" id="299RegDeadKill" title='RegDeadKill' data-type='bool' data-ref="299RegDeadKill">RegDeadKill</dfn>, <em>bool</em> <dfn class="local col0 decl" id="300RegUndef" title='RegUndef' data-type='bool' data-ref="300RegUndef">RegUndef</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="301BaseReg" title='BaseReg' data-type='unsigned int' data-ref="301BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="1624">1624</th><td>                          <em>bool</em> <dfn class="local col2 decl" id="302BaseKill" title='BaseKill' data-type='bool' data-ref="302BaseKill">BaseKill</dfn>, <em>bool</em> <dfn class="local col3 decl" id="303BaseUndef" title='BaseUndef' data-type='bool' data-ref="303BaseUndef">BaseUndef</dfn>, <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col4 decl" id="304Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="304Pred">Pred</dfn>,</td></tr>
<tr><th id="1625">1625</th><td>                          <em>unsigned</em> <dfn class="local col5 decl" id="305PredReg" title='PredReg' data-type='unsigned int' data-ref="305PredReg">PredReg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col6 decl" id="306TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="306TII">TII</dfn>,</td></tr>
<tr><th id="1626">1626</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="307MI" title='MI' data-type='llvm::MachineInstr *' data-ref="307MI">MI</dfn>) {</td></tr>
<tr><th id="1627">1627</th><td>  <b>if</b> (<a class="local col6 ref" href="#296isDef" title='isDef' data-ref="296isDef">isDef</a>) {</td></tr>
<tr><th id="1628">1628</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="308MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="308MIB">MIB</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#293MBB" title='MBB' data-ref="293MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#294MBBI" title='MBBI' data-ref="294MBBI">MBBI</a>, <a class="local col4 ref" href="#294MBBI" title='MBBI' data-ref="294MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1629">1629</th><td>                                      <a class="local col6 ref" href="#306TII" title='TII' data-ref="306TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#297NewOpc" title='NewOpc' data-ref="297NewOpc">NewOpc</a>))</td></tr>
<tr><th id="1630">1630</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#298Reg" title='Reg' data-ref="298Reg">Reg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(<b>true</b>) | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col9 ref" href="#299RegDeadKill" title='RegDeadKill' data-ref="299RegDeadKill">RegDeadKill</a>))</td></tr>
<tr><th id="1631">1631</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#301BaseReg" title='BaseReg' data-ref="301BaseReg">BaseReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#302BaseKill" title='BaseKill' data-ref="302BaseKill">BaseKill</a>)|<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col3 ref" href="#303BaseUndef" title='BaseUndef' data-ref="303BaseUndef">BaseUndef</a>));</td></tr>
<tr><th id="1632">1632</th><td>    <a class="local col8 ref" href="#308MIB" title='MIB' data-ref="308MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#295Offset" title='Offset' data-ref="295Offset">Offset</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#304Pred" title='Pred' data-ref="304Pred">Pred</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#305PredReg" title='PredReg' data-ref="305PredReg">PredReg</a>);</td></tr>
<tr><th id="1633">1633</th><td>    <i>// FIXME: This is overly conservative; the new instruction accesses 4</i></td></tr>
<tr><th id="1634">1634</th><td><i>    // bytes, not 8.</i></td></tr>
<tr><th id="1635">1635</th><td>    <a class="local col8 ref" href="#308MIB" title='MIB' data-ref="308MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(*<a class="local col7 ref" href="#307MI" title='MI' data-ref="307MI">MI</a>);</td></tr>
<tr><th id="1636">1636</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1637">1637</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="309MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="309MIB">MIB</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#293MBB" title='MBB' data-ref="293MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#294MBBI" title='MBBI' data-ref="294MBBI">MBBI</a>, <a class="local col4 ref" href="#294MBBI" title='MBBI' data-ref="294MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1638">1638</th><td>                                      <a class="local col6 ref" href="#306TII" title='TII' data-ref="306TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#297NewOpc" title='NewOpc' data-ref="297NewOpc">NewOpc</a>))</td></tr>
<tr><th id="1639">1639</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#298Reg" title='Reg' data-ref="298Reg">Reg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#299RegDeadKill" title='RegDeadKill' data-ref="299RegDeadKill">RegDeadKill</a>) | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col0 ref" href="#300RegUndef" title='RegUndef' data-ref="300RegUndef">RegUndef</a>))</td></tr>
<tr><th id="1640">1640</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#301BaseReg" title='BaseReg' data-ref="301BaseReg">BaseReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#302BaseKill" title='BaseKill' data-ref="302BaseKill">BaseKill</a>)|<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col3 ref" href="#303BaseUndef" title='BaseUndef' data-ref="303BaseUndef">BaseUndef</a>));</td></tr>
<tr><th id="1641">1641</th><td>    <a class="local col9 ref" href="#309MIB" title='MIB' data-ref="309MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#295Offset" title='Offset' data-ref="295Offset">Offset</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#304Pred" title='Pred' data-ref="304Pred">Pred</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#305PredReg" title='PredReg' data-ref="305PredReg">PredReg</a>);</td></tr>
<tr><th id="1642">1642</th><td>    <i>// FIXME: This is overly conservative; the new instruction accesses 4</i></td></tr>
<tr><th id="1643">1643</th><td><i>    // bytes, not 8.</i></td></tr>
<tr><th id="1644">1644</th><td>    <a class="local col9 ref" href="#309MIB" title='MIB' data-ref="309MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(*<a class="local col7 ref" href="#307MI" title='MI' data-ref="307MI">MI</a>);</td></tr>
<tr><th id="1645">1645</th><td>  }</td></tr>
<tr><th id="1646">1646</th><td>}</td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMLoadStoreOpt19FixInvalidRegPairOpERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMLoadStoreOpt::FixInvalidRegPairOp' data-type='bool (anonymous namespace)::ARMLoadStoreOpt::FixInvalidRegPairOp(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt19FixInvalidRegPairOpERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">FixInvalidRegPairOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="310MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="310MBB">MBB</dfn>,</td></tr>
<tr><th id="1649">1649</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="311MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="311MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="1650">1650</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="312MI" title='MI' data-type='llvm::MachineInstr *' data-ref="312MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#311MBBI" title='MBBI' data-ref="311MBBI">MBBI</a>;</td></tr>
<tr><th id="1651">1651</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="313Opcode" title='Opcode' data-type='unsigned int' data-ref="313Opcode">Opcode</dfn> = <a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1652">1652</th><td>  <i>// FIXME: Code/comments below check Opcode == t2STRDi8, but this check returns</i></td></tr>
<tr><th id="1653">1653</th><td><i>  // if we see this opcode.</i></td></tr>
<tr><th id="1654">1654</th><td>  <b>if</b> (Opcode != ARM::<span class='error' title="no member named &apos;LDRD&apos; in namespace &apos;llvm::ARM&apos;">LDRD</span> &amp;&amp; Opcode != ARM::<span class='error' title="no member named &apos;STRD&apos; in namespace &apos;llvm::ARM&apos;">STRD</span> &amp;&amp; Opcode != ARM::<span class='error' title="no member named &apos;t2LDRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRDi8</span>)</td></tr>
<tr><th id="1655">1655</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1656">1656</th><td></td></tr>
<tr><th id="1657">1657</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="314BaseOp" title='BaseOp' data-type='const llvm::MachineOperand &amp;' data-ref="314BaseOp">BaseOp</dfn> = <a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1658">1658</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="315BaseReg" title='BaseReg' data-type='unsigned int' data-ref="315BaseReg">BaseReg</dfn> = <a class="local col4 ref" href="#314BaseOp" title='BaseOp' data-ref="314BaseOp">BaseOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1659">1659</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="316EvenReg" title='EvenReg' data-type='unsigned int' data-ref="316EvenReg">EvenReg</dfn> = <a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1660">1660</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="317OddReg" title='OddReg' data-type='unsigned int' data-ref="317OddReg">OddReg</dfn>  = <a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1661">1661</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="318EvenRegNum" title='EvenRegNum' data-type='unsigned int' data-ref="318EvenRegNum">EvenRegNum</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TRI" title='(anonymous namespace)::ARMLoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col6 ref" href="#316EvenReg" title='EvenReg' data-ref="316EvenReg">EvenReg</a>, <b>false</b>);</td></tr>
<tr><th id="1662">1662</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="319OddRegNum" title='OddRegNum' data-type='unsigned int' data-ref="319OddRegNum">OddRegNum</dfn>  = <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TRI" title='(anonymous namespace)::ARMLoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col7 ref" href="#317OddReg" title='OddReg' data-ref="317OddReg">OddReg</a>, <b>false</b>);</td></tr>
<tr><th id="1663">1663</th><td></td></tr>
<tr><th id="1664">1664</th><td>  <i>// ARM errata 602117: LDRD with base in list may result in incorrect base</i></td></tr>
<tr><th id="1665">1665</th><td><i>  // register when interrupted or faulted.</i></td></tr>
<tr><th id="1666">1666</th><td>  <em>bool</em> <dfn class="local col0 decl" id="320Errata602117" title='Errata602117' data-type='bool' data-ref="320Errata602117">Errata602117</dfn> = EvenReg == BaseReg &amp;&amp;</td></tr>
<tr><th id="1667">1667</th><td>    (Opcode == ARM::<span class='error' title="no member named &apos;LDRD&apos; in namespace &apos;llvm::ARM&apos;">LDRD</span> || Opcode == ARM::<span class='error' title="no member named &apos;t2LDRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRDi8</span>) &amp;&amp; STI-&gt;isCortexM3();</td></tr>
<tr><th id="1668">1668</th><td>  <i>// ARM LDRD/STRD needs consecutive registers.</i></td></tr>
<tr><th id="1669">1669</th><td>  <em>bool</em> <dfn class="local col1 decl" id="321NonConsecutiveRegs" title='NonConsecutiveRegs' data-type='bool' data-ref="321NonConsecutiveRegs">NonConsecutiveRegs</dfn> = (Opcode == ARM::<span class='error' title="no member named &apos;LDRD&apos; in namespace &apos;llvm::ARM&apos;">LDRD</span> || Opcode == ARM::<span class='error' title="no member named &apos;STRD&apos; in namespace &apos;llvm::ARM&apos;">STRD</span>) &amp;&amp;</td></tr>
<tr><th id="1670">1670</th><td>    (EvenRegNum % <var>2</var> != <var>0</var> || EvenRegNum + <var>1</var> != OddRegNum);</td></tr>
<tr><th id="1671">1671</th><td></td></tr>
<tr><th id="1672">1672</th><td>  <b>if</b> (!<a class="local col0 ref" href="#320Errata602117" title='Errata602117' data-ref="320Errata602117">Errata602117</a> &amp;&amp; !<a class="local col1 ref" href="#321NonConsecutiveRegs" title='NonConsecutiveRegs' data-ref="321NonConsecutiveRegs">NonConsecutiveRegs</a>)</td></tr>
<tr><th id="1673">1673</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1674">1674</th><td></td></tr>
<tr><th id="1675">1675</th><td>  <em>bool</em> <dfn class="local col2 decl" id="322isT2" title='isT2' data-type='bool' data-ref="322isT2">isT2</dfn> = Opcode == ARM::<span class='error' title="no member named &apos;t2LDRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRDi8</span> || Opcode == ARM::<span class='error' title="no member named &apos;t2STRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRDi8</span>;</td></tr>
<tr><th id="1676">1676</th><td>  <em>bool</em> <dfn class="local col3 decl" id="323isLd" title='isLd' data-type='bool' data-ref="323isLd">isLd</dfn> = Opcode == ARM::<span class='error' title="no member named &apos;LDRD&apos; in namespace &apos;llvm::ARM&apos;">LDRD</span> || Opcode == ARM::<span class='error' title="no member named &apos;t2LDRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRDi8</span>;</td></tr>
<tr><th id="1677">1677</th><td>  <em>bool</em> <dfn class="local col4 decl" id="324EvenDeadKill" title='EvenDeadKill' data-type='bool' data-ref="324EvenDeadKill">EvenDeadKill</dfn> = <a class="local col3 ref" href="#323isLd" title='isLd' data-ref="323isLd">isLd</a> ?</td></tr>
<tr><th id="1678">1678</th><td>    <a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() : <a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1679">1679</th><td>  <em>bool</em> <dfn class="local col5 decl" id="325EvenUndef" title='EvenUndef' data-type='bool' data-ref="325EvenUndef">EvenUndef</dfn> = <a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>();</td></tr>
<tr><th id="1680">1680</th><td>  <em>bool</em> <dfn class="local col6 decl" id="326OddDeadKill" title='OddDeadKill' data-type='bool' data-ref="326OddDeadKill">OddDeadKill</dfn>  = <a class="local col3 ref" href="#323isLd" title='isLd' data-ref="323isLd">isLd</a> ?</td></tr>
<tr><th id="1681">1681</th><td>    <a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() : <a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1682">1682</th><td>  <em>bool</em> <dfn class="local col7 decl" id="327OddUndef" title='OddUndef' data-type='bool' data-ref="327OddUndef">OddUndef</dfn> = <a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>();</td></tr>
<tr><th id="1683">1683</th><td>  <em>bool</em> <dfn class="local col8 decl" id="328BaseKill" title='BaseKill' data-type='bool' data-ref="328BaseKill">BaseKill</dfn> = <a class="local col4 ref" href="#314BaseOp" title='BaseOp' data-ref="314BaseOp">BaseOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1684">1684</th><td>  <em>bool</em> <dfn class="local col9 decl" id="329BaseUndef" title='BaseUndef' data-type='bool' data-ref="329BaseUndef">BaseUndef</dfn> = <a class="local col4 ref" href="#314BaseOp" title='BaseOp' data-ref="314BaseOp">BaseOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>();</td></tr>
<tr><th id="1685">1685</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((isT2 || MI-&gt;getOperand(3).getReg() == ARM::NoRegister) &amp;&amp; &quot;register offset not handled below&quot;) ? void (0) : __assert_fail (&quot;(isT2 || MI-&gt;getOperand(3).getReg() == ARM::NoRegister) &amp;&amp; \&quot;register offset not handled below\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1686, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((isT2 || MI-&gt;getOperand(<var>3</var>).getReg() == ARM::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::ARM&apos;">NoRegister</span>) &amp;&amp;</td></tr>
<tr><th id="1686">1686</th><td>         <q>"register offset not handled below"</q>);</td></tr>
<tr><th id="1687">1687</th><td>  <em>int</em> <dfn class="local col0 decl" id="330OffImm" title='OffImm' data-type='int' data-ref="330OffImm">OffImm</dfn> = <a class="tu ref" href="#_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE" title='getMemoryOpOffset' data-use='c' data-ref="_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE">getMemoryOpOffset</a>(*<a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>);</td></tr>
<tr><th id="1688">1688</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="331PredReg" title='PredReg' data-type='unsigned int' data-ref="331PredReg">PredReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1689">1689</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col2 decl" id="332Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="332Pred">Pred</dfn> = <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj">getInstrPredicate</a>(*<a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#331PredReg" title='PredReg' data-ref="331PredReg">PredReg</a></span>);</td></tr>
<tr><th id="1690">1690</th><td></td></tr>
<tr><th id="1691">1691</th><td>  <b>if</b> (<a class="local col9 ref" href="#319OddRegNum" title='OddRegNum' data-ref="319OddRegNum">OddRegNum</a> &gt; <a class="local col8 ref" href="#318EvenRegNum" title='EvenRegNum' data-ref="318EvenRegNum">EvenRegNum</a> &amp;&amp; <a class="local col0 ref" href="#330OffImm" title='OffImm' data-ref="330OffImm">OffImm</a> == <var>0</var>) {</td></tr>
<tr><th id="1692">1692</th><td>    <i>// Ascending register numbers and no offset. It's safe to change it to a</i></td></tr>
<tr><th id="1693">1693</th><td><i>    // ldm or stm.</i></td></tr>
<tr><th id="1694">1694</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="333NewOpc" title='NewOpc' data-type='unsigned int' data-ref="333NewOpc">NewOpc</dfn> = (isLd)</td></tr>
<tr><th id="1695">1695</th><td>      ? (isT2 ? ARM::<span class='error' title="no member named &apos;t2LDMIA&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA</span> : ARM::<span class='error' title="no member named &apos;LDMIA&apos; in namespace &apos;llvm::ARM&apos;">LDMIA</span>)</td></tr>
<tr><th id="1696">1696</th><td>      : (isT2 ? ARM::<span class='error' title="no member named &apos;t2STMIA&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA</span> : ARM::<span class='error' title="no member named &apos;STMIA&apos; in namespace &apos;llvm::ARM&apos;">STMIA</span>);</td></tr>
<tr><th id="1697">1697</th><td>    <b>if</b> (<a class="local col3 ref" href="#323isLd" title='isLd' data-ref="323isLd">isLd</a>) {</td></tr>
<tr><th id="1698">1698</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#310MBB" title='MBB' data-ref="310MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#311MBBI" title='MBBI' data-ref="311MBBI">MBBI</a>, <a class="local col1 ref" href="#311MBBI" title='MBBI' data-ref="311MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TII" title='(anonymous namespace)::ARMLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#333NewOpc" title='NewOpc' data-ref="333NewOpc">NewOpc</a>))</td></tr>
<tr><th id="1699">1699</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#315BaseReg" title='BaseReg' data-ref="315BaseReg">BaseReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#328BaseKill" title='BaseKill' data-ref="328BaseKill">BaseKill</a>))</td></tr>
<tr><th id="1700">1700</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#332Pred" title='Pred' data-ref="332Pred">Pred</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#331PredReg" title='PredReg' data-ref="331PredReg">PredReg</a>)</td></tr>
<tr><th id="1701">1701</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#316EvenReg" title='EvenReg' data-ref="316EvenReg">EvenReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(<a class="local col3 ref" href="#323isLd" title='isLd' data-ref="323isLd">isLd</a>) | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col4 ref" href="#324EvenDeadKill" title='EvenDeadKill' data-ref="324EvenDeadKill">EvenDeadKill</a>))</td></tr>
<tr><th id="1702">1702</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#317OddReg" title='OddReg' data-ref="317OddReg">OddReg</a>,  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(<a class="local col3 ref" href="#323isLd" title='isLd' data-ref="323isLd">isLd</a>) | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col6 ref" href="#326OddDeadKill" title='OddDeadKill' data-ref="326OddDeadKill">OddDeadKill</a>))</td></tr>
<tr><th id="1703">1703</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(*<a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>);</td></tr>
<tr><th id="1704">1704</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#79" title='NumLDRD2LDM' data-ref="NumLDRD2LDM">NumLDRD2LDM</a>;</td></tr>
<tr><th id="1705">1705</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1706">1706</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#310MBB" title='MBB' data-ref="310MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#311MBBI" title='MBBI' data-ref="311MBBI">MBBI</a>, <a class="local col1 ref" href="#311MBBI" title='MBBI' data-ref="311MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TII" title='(anonymous namespace)::ARMLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#333NewOpc" title='NewOpc' data-ref="333NewOpc">NewOpc</a>))</td></tr>
<tr><th id="1707">1707</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#315BaseReg" title='BaseReg' data-ref="315BaseReg">BaseReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#328BaseKill" title='BaseKill' data-ref="328BaseKill">BaseKill</a>))</td></tr>
<tr><th id="1708">1708</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#332Pred" title='Pred' data-ref="332Pred">Pred</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#331PredReg" title='PredReg' data-ref="331PredReg">PredReg</a>)</td></tr>
<tr><th id="1709">1709</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#316EvenReg" title='EvenReg' data-ref="316EvenReg">EvenReg</a>,</td></tr>
<tr><th id="1710">1710</th><td>                <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#324EvenDeadKill" title='EvenDeadKill' data-ref="324EvenDeadKill">EvenDeadKill</a>) | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col5 ref" href="#325EvenUndef" title='EvenUndef' data-ref="325EvenUndef">EvenUndef</a>))</td></tr>
<tr><th id="1711">1711</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#317OddReg" title='OddReg' data-ref="317OddReg">OddReg</a>,</td></tr>
<tr><th id="1712">1712</th><td>                <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#326OddDeadKill" title='OddDeadKill' data-ref="326OddDeadKill">OddDeadKill</a>)  | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col7 ref" href="#327OddUndef" title='OddUndef' data-ref="327OddUndef">OddUndef</a>))</td></tr>
<tr><th id="1713">1713</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(*<a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>);</td></tr>
<tr><th id="1714">1714</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#80" title='NumSTRD2STM' data-ref="NumSTRD2STM">NumSTRD2STM</a>;</td></tr>
<tr><th id="1715">1715</th><td>    }</td></tr>
<tr><th id="1716">1716</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1717">1717</th><td>    <i>// Split into two instructions.</i></td></tr>
<tr><th id="1718">1718</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="334NewOpc" title='NewOpc' data-type='unsigned int' data-ref="334NewOpc">NewOpc</dfn> = (isLd)</td></tr>
<tr><th id="1719">1719</th><td>      ? (isT2 ? (OffImm &lt; <var>0</var> ? ARM::<span class='error' title="no member named &apos;t2LDRi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi8</span> : ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span>) : ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>)</td></tr>
<tr><th id="1720">1720</th><td>      : (isT2 ? (OffImm &lt; <var>0</var> ? ARM::<span class='error' title="no member named &apos;t2STRi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRi8</span> : ARM::<span class='error' title="no member named &apos;t2STRi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRi12</span>) : ARM::<span class='error' title="no member named &apos;STRi12&apos; in namespace &apos;llvm::ARM&apos;">STRi12</span>);</td></tr>
<tr><th id="1721">1721</th><td>    <i>// Be extra careful for thumb2. t2LDRi8 can't reference a zero offset,</i></td></tr>
<tr><th id="1722">1722</th><td><i>    // so adjust and use t2LDRi12 here for that.</i></td></tr>
<tr><th id="1723">1723</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="335NewOpc2" title='NewOpc2' data-type='unsigned int' data-ref="335NewOpc2">NewOpc2</dfn> = (isLd)</td></tr>
<tr><th id="1724">1724</th><td>      ? (isT2 ? (OffImm+<var>4</var> &lt; <var>0</var> ? ARM::<span class='error' title="no member named &apos;t2LDRi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi8</span> : ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span>) : ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>)</td></tr>
<tr><th id="1725">1725</th><td>      : (isT2 ? (OffImm+<var>4</var> &lt; <var>0</var> ? ARM::<span class='error' title="no member named &apos;t2STRi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRi8</span> : ARM::<span class='error' title="no member named &apos;t2STRi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRi12</span>) : ARM::<span class='error' title="no member named &apos;STRi12&apos; in namespace &apos;llvm::ARM&apos;">STRi12</span>);</td></tr>
<tr><th id="1726">1726</th><td>    <i>// If this is a load, make sure the first load does not clobber the base</i></td></tr>
<tr><th id="1727">1727</th><td><i>    // register before the second load reads it.</i></td></tr>
<tr><th id="1728">1728</th><td>    <b>if</b> (<a class="local col3 ref" href="#323isLd" title='isLd' data-ref="323isLd">isLd</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TRI" title='(anonymous namespace)::ARMLoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj">regsOverlap</a>(<a class="local col6 ref" href="#316EvenReg" title='EvenReg' data-ref="316EvenReg">EvenReg</a>, <a class="local col5 ref" href="#315BaseReg" title='BaseReg' data-ref="315BaseReg">BaseReg</a>)) {</td></tr>
<tr><th id="1729">1729</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!TRI-&gt;regsOverlap(OddReg, BaseReg)) ? void (0) : __assert_fail (&quot;!TRI-&gt;regsOverlap(OddReg, BaseReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1729, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TRI" title='(anonymous namespace)::ARMLoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj">regsOverlap</a>(<a class="local col7 ref" href="#317OddReg" title='OddReg' data-ref="317OddReg">OddReg</a>, <a class="local col5 ref" href="#315BaseReg" title='BaseReg' data-ref="315BaseReg">BaseReg</a>));</td></tr>
<tr><th id="1730">1730</th><td>      <a class="tu ref" href="#_ZL13InsertLDR_STRRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEibjjbbjbbNS_5ARMCC9CondCodesEjPKNS_15TargetInstrInfoEPS3_" title='InsertLDR_STR' data-use='c' data-ref="_ZL13InsertLDR_STRRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEibjjbbjbbNS_5ARMCC9CondCodesEjPKNS_15TargetInstrInfoEPS3_">InsertLDR_STR</a>(<span class='refarg'><a class="local col0 ref" href="#310MBB" title='MBB' data-ref="310MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#311MBBI" title='MBBI' data-ref="311MBBI">MBBI</a></span>, <a class="local col0 ref" href="#330OffImm" title='OffImm' data-ref="330OffImm">OffImm</a> + <var>4</var>, <a class="local col3 ref" href="#323isLd" title='isLd' data-ref="323isLd">isLd</a>, <a class="local col5 ref" href="#335NewOpc2" title='NewOpc2' data-ref="335NewOpc2">NewOpc2</a>, <a class="local col7 ref" href="#317OddReg" title='OddReg' data-ref="317OddReg">OddReg</a>, <a class="local col6 ref" href="#326OddDeadKill" title='OddDeadKill' data-ref="326OddDeadKill">OddDeadKill</a>,</td></tr>
<tr><th id="1731">1731</th><td>                    <b>false</b>, <a class="local col5 ref" href="#315BaseReg" title='BaseReg' data-ref="315BaseReg">BaseReg</a>, <b>false</b>, <a class="local col9 ref" href="#329BaseUndef" title='BaseUndef' data-ref="329BaseUndef">BaseUndef</a>, <a class="local col2 ref" href="#332Pred" title='Pred' data-ref="332Pred">Pred</a>, <a class="local col1 ref" href="#331PredReg" title='PredReg' data-ref="331PredReg">PredReg</a>, <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TII" title='(anonymous namespace)::ARMLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TII">TII</a>, <a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>);</td></tr>
<tr><th id="1732">1732</th><td>      <a class="tu ref" href="#_ZL13InsertLDR_STRRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEibjjbbjbbNS_5ARMCC9CondCodesEjPKNS_15TargetInstrInfoEPS3_" title='InsertLDR_STR' data-use='c' data-ref="_ZL13InsertLDR_STRRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEibjjbbjbbNS_5ARMCC9CondCodesEjPKNS_15TargetInstrInfoEPS3_">InsertLDR_STR</a>(<span class='refarg'><a class="local col0 ref" href="#310MBB" title='MBB' data-ref="310MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#311MBBI" title='MBBI' data-ref="311MBBI">MBBI</a></span>, <a class="local col0 ref" href="#330OffImm" title='OffImm' data-ref="330OffImm">OffImm</a>, <a class="local col3 ref" href="#323isLd" title='isLd' data-ref="323isLd">isLd</a>, <a class="local col4 ref" href="#334NewOpc" title='NewOpc' data-ref="334NewOpc">NewOpc</a>, <a class="local col6 ref" href="#316EvenReg" title='EvenReg' data-ref="316EvenReg">EvenReg</a>, <a class="local col4 ref" href="#324EvenDeadKill" title='EvenDeadKill' data-ref="324EvenDeadKill">EvenDeadKill</a>,</td></tr>
<tr><th id="1733">1733</th><td>                    <b>false</b>, <a class="local col5 ref" href="#315BaseReg" title='BaseReg' data-ref="315BaseReg">BaseReg</a>, <a class="local col8 ref" href="#328BaseKill" title='BaseKill' data-ref="328BaseKill">BaseKill</a>, <a class="local col9 ref" href="#329BaseUndef" title='BaseUndef' data-ref="329BaseUndef">BaseUndef</a>, <a class="local col2 ref" href="#332Pred" title='Pred' data-ref="332Pred">Pred</a>, <a class="local col1 ref" href="#331PredReg" title='PredReg' data-ref="331PredReg">PredReg</a>, <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TII" title='(anonymous namespace)::ARMLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TII">TII</a>,</td></tr>
<tr><th id="1734">1734</th><td>                    <a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>);</td></tr>
<tr><th id="1735">1735</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1736">1736</th><td>      <b>if</b> (<a class="local col7 ref" href="#317OddReg" title='OddReg' data-ref="317OddReg">OddReg</a> == <a class="local col6 ref" href="#316EvenReg" title='EvenReg' data-ref="316EvenReg">EvenReg</a> &amp;&amp; <a class="local col4 ref" href="#324EvenDeadKill" title='EvenDeadKill' data-ref="324EvenDeadKill">EvenDeadKill</a>) {</td></tr>
<tr><th id="1737">1737</th><td>        <i>// If the two source operands are the same, the kill marker is</i></td></tr>
<tr><th id="1738">1738</th><td><i>        // probably on the first one. e.g.</i></td></tr>
<tr><th id="1739">1739</th><td><i>        // t2STRDi8 killed %r5, %r5, killed %r9, 0, 14, %reg0</i></td></tr>
<tr><th id="1740">1740</th><td>        <a class="local col4 ref" href="#324EvenDeadKill" title='EvenDeadKill' data-ref="324EvenDeadKill">EvenDeadKill</a> = <b>false</b>;</td></tr>
<tr><th id="1741">1741</th><td>        <a class="local col6 ref" href="#326OddDeadKill" title='OddDeadKill' data-ref="326OddDeadKill">OddDeadKill</a> = <b>true</b>;</td></tr>
<tr><th id="1742">1742</th><td>      }</td></tr>
<tr><th id="1743">1743</th><td>      <i>// Never kill the base register in the first instruction.</i></td></tr>
<tr><th id="1744">1744</th><td>      <b>if</b> (<a class="local col6 ref" href="#316EvenReg" title='EvenReg' data-ref="316EvenReg">EvenReg</a> == <a class="local col5 ref" href="#315BaseReg" title='BaseReg' data-ref="315BaseReg">BaseReg</a>)</td></tr>
<tr><th id="1745">1745</th><td>        <a class="local col4 ref" href="#324EvenDeadKill" title='EvenDeadKill' data-ref="324EvenDeadKill">EvenDeadKill</a> = <b>false</b>;</td></tr>
<tr><th id="1746">1746</th><td>      <a class="tu ref" href="#_ZL13InsertLDR_STRRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEibjjbbjbbNS_5ARMCC9CondCodesEjPKNS_15TargetInstrInfoEPS3_" title='InsertLDR_STR' data-use='c' data-ref="_ZL13InsertLDR_STRRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEibjjbbjbbNS_5ARMCC9CondCodesEjPKNS_15TargetInstrInfoEPS3_">InsertLDR_STR</a>(<span class='refarg'><a class="local col0 ref" href="#310MBB" title='MBB' data-ref="310MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#311MBBI" title='MBBI' data-ref="311MBBI">MBBI</a></span>, <a class="local col0 ref" href="#330OffImm" title='OffImm' data-ref="330OffImm">OffImm</a>, <a class="local col3 ref" href="#323isLd" title='isLd' data-ref="323isLd">isLd</a>, <a class="local col4 ref" href="#334NewOpc" title='NewOpc' data-ref="334NewOpc">NewOpc</a>, <a class="local col6 ref" href="#316EvenReg" title='EvenReg' data-ref="316EvenReg">EvenReg</a>, <a class="local col4 ref" href="#324EvenDeadKill" title='EvenDeadKill' data-ref="324EvenDeadKill">EvenDeadKill</a>,</td></tr>
<tr><th id="1747">1747</th><td>                    <a class="local col5 ref" href="#325EvenUndef" title='EvenUndef' data-ref="325EvenUndef">EvenUndef</a>, <a class="local col5 ref" href="#315BaseReg" title='BaseReg' data-ref="315BaseReg">BaseReg</a>, <b>false</b>, <a class="local col9 ref" href="#329BaseUndef" title='BaseUndef' data-ref="329BaseUndef">BaseUndef</a>, <a class="local col2 ref" href="#332Pred" title='Pred' data-ref="332Pred">Pred</a>, <a class="local col1 ref" href="#331PredReg" title='PredReg' data-ref="331PredReg">PredReg</a>, <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TII" title='(anonymous namespace)::ARMLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TII">TII</a>,</td></tr>
<tr><th id="1748">1748</th><td>                    <a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>);</td></tr>
<tr><th id="1749">1749</th><td>      <a class="tu ref" href="#_ZL13InsertLDR_STRRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEibjjbbjbbNS_5ARMCC9CondCodesEjPKNS_15TargetInstrInfoEPS3_" title='InsertLDR_STR' data-use='c' data-ref="_ZL13InsertLDR_STRRN4llvm17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEibjjbbjbbNS_5ARMCC9CondCodesEjPKNS_15TargetInstrInfoEPS3_">InsertLDR_STR</a>(<span class='refarg'><a class="local col0 ref" href="#310MBB" title='MBB' data-ref="310MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#311MBBI" title='MBBI' data-ref="311MBBI">MBBI</a></span>, <a class="local col0 ref" href="#330OffImm" title='OffImm' data-ref="330OffImm">OffImm</a> + <var>4</var>, <a class="local col3 ref" href="#323isLd" title='isLd' data-ref="323isLd">isLd</a>, <a class="local col5 ref" href="#335NewOpc2" title='NewOpc2' data-ref="335NewOpc2">NewOpc2</a>, <a class="local col7 ref" href="#317OddReg" title='OddReg' data-ref="317OddReg">OddReg</a>, <a class="local col6 ref" href="#326OddDeadKill" title='OddDeadKill' data-ref="326OddDeadKill">OddDeadKill</a>,</td></tr>
<tr><th id="1750">1750</th><td>                    <a class="local col7 ref" href="#327OddUndef" title='OddUndef' data-ref="327OddUndef">OddUndef</a>, <a class="local col5 ref" href="#315BaseReg" title='BaseReg' data-ref="315BaseReg">BaseReg</a>, <a class="local col8 ref" href="#328BaseKill" title='BaseKill' data-ref="328BaseKill">BaseKill</a>, <a class="local col9 ref" href="#329BaseUndef" title='BaseUndef' data-ref="329BaseUndef">BaseUndef</a>, <a class="local col2 ref" href="#332Pred" title='Pred' data-ref="332Pred">Pred</a>, <a class="local col1 ref" href="#331PredReg" title='PredReg' data-ref="331PredReg">PredReg</a>, <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TII" title='(anonymous namespace)::ARMLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TII">TII</a>,</td></tr>
<tr><th id="1751">1751</th><td>                    <a class="local col2 ref" href="#312MI" title='MI' data-ref="312MI">MI</a>);</td></tr>
<tr><th id="1752">1752</th><td>    }</td></tr>
<tr><th id="1753">1753</th><td>    <b>if</b> (<a class="local col3 ref" href="#323isLd" title='isLd' data-ref="323isLd">isLd</a>)</td></tr>
<tr><th id="1754">1754</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#81" title='NumLDRD2LDR' data-ref="NumLDRD2LDR">NumLDRD2LDR</a>;</td></tr>
<tr><th id="1755">1755</th><td>    <b>else</b></td></tr>
<tr><th id="1756">1756</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#82" title='NumSTRD2STR' data-ref="NumSTRD2STR">NumSTRD2STR</a>;</td></tr>
<tr><th id="1757">1757</th><td>  }</td></tr>
<tr><th id="1758">1758</th><td></td></tr>
<tr><th id="1759">1759</th><td>  <a class="local col1 ref" href="#311MBBI" title='MBBI' data-ref="311MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col0 ref" href="#310MBB" title='MBB' data-ref="310MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#311MBBI" title='MBBI' data-ref="311MBBI">MBBI</a>);</td></tr>
<tr><th id="1760">1760</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1761">1761</th><td>}</td></tr>
<tr><th id="1762">1762</th><td></td></tr>
<tr><th id="1763">1763</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt21LoadStoreMultipleOptiERN4llvm17MachineBasicBlockE">/// An optimization pass to turn multiple LDR / STR ops of the same base and</i></td></tr>
<tr><th id="1764">1764</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt21LoadStoreMultipleOptiERN4llvm17MachineBasicBlockE">/// incrementing offset into LDM / STM ops.</i></td></tr>
<tr><th id="1765">1765</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMLoadStoreOpt21LoadStoreMultipleOptiERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMLoadStoreOpt::LoadStoreMultipleOpti' data-type='bool (anonymous namespace)::ARMLoadStoreOpt::LoadStoreMultipleOpti(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt21LoadStoreMultipleOptiERN4llvm17MachineBasicBlockE">LoadStoreMultipleOpti</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="336MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="336MBB">MBB</dfn>) {</td></tr>
<tr><th id="1766">1766</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueue" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueue' data-type='SmallVector&lt;(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry, 8&gt;' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueue">MemOpQueue</a> <a class="tu ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="337MemOps" title='MemOps' data-type='MemOpQueue' data-ref="337MemOps">MemOps</dfn>;</td></tr>
<tr><th id="1767">1767</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="338CurrBase" title='CurrBase' data-type='unsigned int' data-ref="338CurrBase">CurrBase</dfn> = <var>0</var>;</td></tr>
<tr><th id="1768">1768</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="339CurrOpc" title='CurrOpc' data-type='unsigned int' data-ref="339CurrOpc">CurrOpc</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="1769">1769</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col0 decl" id="340CurrPred" title='CurrPred' data-type='ARMCC::CondCodes' data-ref="340CurrPred">CurrPred</dfn> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>;</td></tr>
<tr><th id="1770">1770</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="341Position" title='Position' data-type='unsigned int' data-ref="341Position">Position</dfn> = <var>0</var>;</td></tr>
<tr><th id="1771">1771</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Candidates.size() == 0) ? void (0) : __assert_fail (&quot;Candidates.size() == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1771, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::Candidates" title='(anonymous namespace)::ARMLoadStoreOpt::Candidates' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::Candidates">Candidates</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>0</var>);</td></tr>
<tr><th id="1772">1772</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MergeBaseCandidates.size() == 0) ? void (0) : __assert_fail (&quot;MergeBaseCandidates.size() == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1772, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeBaseCandidates" title='(anonymous namespace)::ARMLoadStoreOpt::MergeBaseCandidates' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeBaseCandidates">MergeBaseCandidates</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>0</var>);</td></tr>
<tr><th id="1773">1773</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::LiveRegsValid" title='(anonymous namespace)::ARMLoadStoreOpt::LiveRegsValid' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::LiveRegsValid">LiveRegsValid</a> = <b>false</b>;</td></tr>
<tr><th id="1774">1774</th><td></td></tr>
<tr><th id="1775">1775</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="342I" title='I' data-type='MachineBasicBlock::iterator' data-ref="342I">I</dfn> = <a class="local col6 ref" href="#336MBB" title='MBB' data-ref="336MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col3 decl" id="343MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="343MBBI">MBBI</dfn>; <a class="local col2 ref" href="#342I" title='I' data-ref="342I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#336MBB" title='MBB' data-ref="336MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="1776">1776</th><td>       <a class="local col2 ref" href="#342I" title='I' data-ref="342I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI">MBBI</a>) {</td></tr>
<tr><th id="1777">1777</th><td>    <i>// The instruction in front of the iterator is the one we look at.</i></td></tr>
<tr><th id="1778">1778</th><td>    <a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#342I" title='I' data-ref="342I">I</a>);</td></tr>
<tr><th id="1779">1779</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt19FixInvalidRegPairOpERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMLoadStoreOpt::FixInvalidRegPairOp' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt19FixInvalidRegPairOpERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">FixInvalidRegPairOp</a>(<span class='refarg'><a class="local col6 ref" href="#336MBB" title='MBB' data-ref="336MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI">MBBI</a></span>))</td></tr>
<tr><th id="1780">1780</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1781">1781</th><td>    ++<a class="local col1 ref" href="#341Position" title='Position' data-ref="341Position">Position</a>;</td></tr>
<tr><th id="1782">1782</th><td></td></tr>
<tr><th id="1783">1783</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL10isMemoryOpRKN4llvm12MachineInstrE" title='isMemoryOp' data-use='c' data-ref="_ZL10isMemoryOpRKN4llvm12MachineInstrE">isMemoryOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI">MBBI</a>)) {</td></tr>
<tr><th id="1784">1784</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="344Opcode" title='Opcode' data-type='unsigned int' data-ref="344Opcode">Opcode</dfn> = <a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1785">1785</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="345MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="345MO">MO</dfn> = <a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1786">1786</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="346Reg" title='Reg' data-type='unsigned int' data-ref="346Reg">Reg</dfn> = <a class="local col5 ref" href="#345MO" title='MO' data-ref="345MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1787">1787</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="347Base" title='Base' data-type='unsigned int' data-ref="347Base">Base</dfn> = <a class="tu ref" href="#_ZL18getLoadStoreBaseOpRKN4llvm12MachineInstrE" title='getLoadStoreBaseOp' data-use='c' data-ref="_ZL18getLoadStoreBaseOpRKN4llvm12MachineInstrE">getLoadStoreBaseOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI">MBBI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1788">1788</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="348PredReg" title='PredReg' data-type='unsigned int' data-ref="348PredReg">PredReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1789">1789</th><td>      <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col9 decl" id="349Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="349Pred">Pred</dfn> = <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj">getInstrPredicate</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI">MBBI</a>, <span class='refarg'><a class="local col8 ref" href="#348PredReg" title='PredReg' data-ref="348PredReg">PredReg</a></span>);</td></tr>
<tr><th id="1790">1790</th><td>      <em>int</em> <dfn class="local col0 decl" id="350Offset" title='Offset' data-type='int' data-ref="350Offset">Offset</dfn> = <a class="tu ref" href="#_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE" title='getMemoryOpOffset' data-use='c' data-ref="_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE">getMemoryOpOffset</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI">MBBI</a>);</td></tr>
<tr><th id="1791">1791</th><td>      <b>if</b> (<a class="local col8 ref" href="#338CurrBase" title='CurrBase' data-ref="338CurrBase">CurrBase</a> == <var>0</var>) {</td></tr>
<tr><th id="1792">1792</th><td>        <i>// Start of a new chain.</i></td></tr>
<tr><th id="1793">1793</th><td>        <a class="local col8 ref" href="#338CurrBase" title='CurrBase' data-ref="338CurrBase">CurrBase</a> = <a class="local col7 ref" href="#347Base" title='Base' data-ref="347Base">Base</a>;</td></tr>
<tr><th id="1794">1794</th><td>        <a class="local col9 ref" href="#339CurrOpc" title='CurrOpc' data-ref="339CurrOpc">CurrOpc</a>  = <a class="local col4 ref" href="#344Opcode" title='Opcode' data-ref="344Opcode">Opcode</a>;</td></tr>
<tr><th id="1795">1795</th><td>        <a class="local col0 ref" href="#340CurrPred" title='CurrPred' data-ref="340CurrPred">CurrPred</a> = <a class="local col9 ref" href="#349Pred" title='Pred' data-ref="349Pred">Pred</a>;</td></tr>
<tr><th id="1796">1796</th><td>        <a class="local col7 ref" href="#337MemOps" title='MemOps' data-ref="337MemOps">MemOps</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry">MemOpQueueEntry</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt15MemOpQueueEntryC1ERN4llvm12MachineInstrEij" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::MemOpQueueEntry' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt15MemOpQueueEntryC1ERN4llvm12MachineInstrEij">(</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI">MBBI</a>, <a class="local col0 ref" href="#350Offset" title='Offset' data-ref="350Offset">Offset</a>, <a class="local col1 ref" href="#341Position" title='Position' data-ref="341Position">Position</a>));</td></tr>
<tr><th id="1797">1797</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1798">1798</th><td>      }</td></tr>
<tr><th id="1799">1799</th><td>      <i>// Note: No need to match PredReg in the next if.</i></td></tr>
<tr><th id="1800">1800</th><td>      <b>if</b> (<a class="local col9 ref" href="#339CurrOpc" title='CurrOpc' data-ref="339CurrOpc">CurrOpc</a> == <a class="local col4 ref" href="#344Opcode" title='Opcode' data-ref="344Opcode">Opcode</a> &amp;&amp; <a class="local col8 ref" href="#338CurrBase" title='CurrBase' data-ref="338CurrBase">CurrBase</a> == <a class="local col7 ref" href="#347Base" title='Base' data-ref="347Base">Base</a> &amp;&amp; <a class="local col0 ref" href="#340CurrPred" title='CurrPred' data-ref="340CurrPred">CurrPred</a> == <a class="local col9 ref" href="#349Pred" title='Pred' data-ref="349Pred">Pred</a>) {</td></tr>
<tr><th id="1801">1801</th><td>        <i>// Watch out for:</i></td></tr>
<tr><th id="1802">1802</th><td><i>        //   r4 := ldr [r0, #8]</i></td></tr>
<tr><th id="1803">1803</th><td><i>        //   r4 := ldr [r0, #4]</i></td></tr>
<tr><th id="1804">1804</th><td><i>        // or</i></td></tr>
<tr><th id="1805">1805</th><td><i>        //   r0 := ldr [r0]</i></td></tr>
<tr><th id="1806">1806</th><td><i>        // If a load overrides the base register or a register loaded by</i></td></tr>
<tr><th id="1807">1807</th><td><i>        // another load in our chain, we cannot take this instruction.</i></td></tr>
<tr><th id="1808">1808</th><td>        <em>bool</em> <dfn class="local col1 decl" id="351Overlap" title='Overlap' data-type='bool' data-ref="351Overlap">Overlap</dfn> = <b>false</b>;</td></tr>
<tr><th id="1809">1809</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL12isLoadSinglej" title='isLoadSingle' data-use='c' data-ref="_ZL12isLoadSinglej">isLoadSingle</a>(<a class="local col4 ref" href="#344Opcode" title='Opcode' data-ref="344Opcode">Opcode</a>)) {</td></tr>
<tr><th id="1810">1810</th><td>          <a class="local col1 ref" href="#351Overlap" title='Overlap' data-ref="351Overlap">Overlap</a> = (<a class="local col7 ref" href="#347Base" title='Base' data-ref="347Base">Base</a> == <a class="local col6 ref" href="#346Reg" title='Reg' data-ref="346Reg">Reg</a>);</td></tr>
<tr><th id="1811">1811</th><td>          <b>if</b> (!<a class="local col1 ref" href="#351Overlap" title='Overlap' data-ref="351Overlap">Overlap</a>) {</td></tr>
<tr><th id="1812">1812</th><td>            <b>for</b> (<em>const</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry">MemOpQueueEntry</a> &amp;<dfn class="local col2 decl" id="352E" title='E' data-type='const (anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry &amp;' data-ref="352E">E</dfn> : <a class="local col7 ref" href="#337MemOps" title='MemOps' data-ref="337MemOps">MemOps</a>) {</td></tr>
<tr><th id="1813">1813</th><td>              <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TRI" title='(anonymous namespace)::ARMLoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj">regsOverlap</a>(<a class="local col6 ref" href="#346Reg" title='Reg' data-ref="346Reg">Reg</a>, <a class="local col2 ref" href="#352E" title='E' data-ref="352E">E</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="1814">1814</th><td>                <a class="local col1 ref" href="#351Overlap" title='Overlap' data-ref="351Overlap">Overlap</a> = <b>true</b>;</td></tr>
<tr><th id="1815">1815</th><td>                <b>break</b>;</td></tr>
<tr><th id="1816">1816</th><td>              }</td></tr>
<tr><th id="1817">1817</th><td>            }</td></tr>
<tr><th id="1818">1818</th><td>          }</td></tr>
<tr><th id="1819">1819</th><td>        }</td></tr>
<tr><th id="1820">1820</th><td></td></tr>
<tr><th id="1821">1821</th><td>        <b>if</b> (!<a class="local col1 ref" href="#351Overlap" title='Overlap' data-ref="351Overlap">Overlap</a>) {</td></tr>
<tr><th id="1822">1822</th><td>          <i>// Check offset and sort memory operation into the current chain.</i></td></tr>
<tr><th id="1823">1823</th><td>          <b>if</b> (<a class="local col0 ref" href="#350Offset" title='Offset' data-ref="350Offset">Offset</a> &gt; <a class="local col7 ref" href="#337MemOps" title='MemOps' data-ref="337MemOps">MemOps</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>().<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset">Offset</a>) {</td></tr>
<tr><th id="1824">1824</th><td>            <a class="local col7 ref" href="#337MemOps" title='MemOps' data-ref="337MemOps">MemOps</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry">MemOpQueueEntry</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt15MemOpQueueEntryC1ERN4llvm12MachineInstrEij" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::MemOpQueueEntry' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt15MemOpQueueEntryC1ERN4llvm12MachineInstrEij">(</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI">MBBI</a>, <a class="local col0 ref" href="#350Offset" title='Offset' data-ref="350Offset">Offset</a>, <a class="local col1 ref" href="#341Position" title='Position' data-ref="341Position">Position</a>));</td></tr>
<tr><th id="1825">1825</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1826">1826</th><td>          } <b>else</b> {</td></tr>
<tr><th id="1827">1827</th><td>            <a class="tu typedef" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueue" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueue' data-type='SmallVector&lt;(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry, 8&gt;' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueue">MemOpQueue</a>::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry}::iterator" title='llvm::SmallVectorImpl&lt;(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry}::iterator">iterator</a> <dfn class="local col3 decl" id="353MI" title='MI' data-type='MemOpQueue::iterator' data-ref="353MI">MI</dfn>, <dfn class="local col4 decl" id="354ME" title='ME' data-type='MemOpQueue::iterator' data-ref="354ME">ME</dfn>;</td></tr>
<tr><th id="1828">1828</th><td>            <b>for</b> (<a class="local col3 ref" href="#353MI" title='MI' data-ref="353MI">MI</a> = <a class="local col7 ref" href="#337MemOps" title='MemOps' data-ref="337MemOps">MemOps</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col4 ref" href="#354ME" title='ME' data-ref="354ME">ME</a> = <a class="local col7 ref" href="#337MemOps" title='MemOps' data-ref="337MemOps">MemOps</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col3 ref" href="#353MI" title='MI' data-ref="353MI">MI</a> != <a class="local col4 ref" href="#354ME" title='ME' data-ref="354ME">ME</a>; ++<a class="local col3 ref" href="#353MI" title='MI' data-ref="353MI">MI</a>) {</td></tr>
<tr><th id="1829">1829</th><td>              <b>if</b> (<a class="local col0 ref" href="#350Offset" title='Offset' data-ref="350Offset">Offset</a> &lt; <a class="local col3 ref" href="#353MI" title='MI' data-ref="353MI">MI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset">Offset</a>) {</td></tr>
<tr><th id="1830">1830</th><td>                <i>// Found a place to insert.</i></td></tr>
<tr><th id="1831">1831</th><td>                <b>break</b>;</td></tr>
<tr><th id="1832">1832</th><td>              }</td></tr>
<tr><th id="1833">1833</th><td>              <b>if</b> (<a class="local col0 ref" href="#350Offset" title='Offset' data-ref="350Offset">Offset</a> == <a class="local col3 ref" href="#353MI" title='MI' data-ref="353MI">MI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry::Offset">Offset</a>) {</td></tr>
<tr><th id="1834">1834</th><td>                <i>// Collision, abort.</i></td></tr>
<tr><th id="1835">1835</th><td>                <a class="local col3 ref" href="#353MI" title='MI' data-ref="353MI">MI</a> = <a class="local col4 ref" href="#354ME" title='ME' data-ref="354ME">ME</a>;</td></tr>
<tr><th id="1836">1836</th><td>                <b>break</b>;</td></tr>
<tr><th id="1837">1837</th><td>              }</td></tr>
<tr><th id="1838">1838</th><td>            }</td></tr>
<tr><th id="1839">1839</th><td>            <b>if</b> (<a class="local col3 ref" href="#353MI" title='MI' data-ref="353MI">MI</a> != <a class="local col7 ref" href="#337MemOps" title='MemOps' data-ref="337MemOps">MemOps</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>()) {</td></tr>
<tr><th id="1840">1840</th><td>              <a class="local col7 ref" href="#337MemOps" title='MemOps' data-ref="337MemOps">MemOps</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE8iteratorEOS2_" title='llvm::SmallVectorImpl::insert' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE8iteratorEOS2_">insert</a>(<a class="local col3 ref" href="#353MI" title='MI' data-ref="353MI">MI</a>, <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MemOpQueueEntry">MemOpQueueEntry</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt15MemOpQueueEntryC1ERN4llvm12MachineInstrEij" title='(anonymous namespace)::ARMLoadStoreOpt::MemOpQueueEntry::MemOpQueueEntry' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt15MemOpQueueEntryC1ERN4llvm12MachineInstrEij">(</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI">MBBI</a>, <a class="local col0 ref" href="#350Offset" title='Offset' data-ref="350Offset">Offset</a>, <a class="local col1 ref" href="#341Position" title='Position' data-ref="341Position">Position</a>));</td></tr>
<tr><th id="1841">1841</th><td>              <b>continue</b>;</td></tr>
<tr><th id="1842">1842</th><td>            }</td></tr>
<tr><th id="1843">1843</th><td>          }</td></tr>
<tr><th id="1844">1844</th><td>        }</td></tr>
<tr><th id="1845">1845</th><td>      }</td></tr>
<tr><th id="1846">1846</th><td></td></tr>
<tr><th id="1847">1847</th><td>      <i>// Don't advance the iterator; The op will start a new chain next.</i></td></tr>
<tr><th id="1848">1848</th><td>      <a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col2 ref" href="#342I" title='I' data-ref="342I">I</a>;</td></tr>
<tr><th id="1849">1849</th><td>      --<a class="local col1 ref" href="#341Position" title='Position' data-ref="341Position">Position</a>;</td></tr>
<tr><th id="1850">1850</th><td>      <i>// Fallthrough to look into existing chain.</i></td></tr>
<tr><th id="1851">1851</th><td>    } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="1852">1852</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1853">1853</th><td>    } <b>else</b> <b>if</b> (MBBI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;t2LDRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRDi8</span> ||</td></tr>
<tr><th id="1854">1854</th><td>               MBBI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;t2STRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRDi8</span>) {</td></tr>
<tr><th id="1855">1855</th><td>      <i>// ARMPreAllocLoadStoreOpt has already formed some LDRD/STRD instructions</i></td></tr>
<tr><th id="1856">1856</th><td><i>      // remember them because we may still be able to merge add/sub into them.</i></td></tr>
<tr><th id="1857">1857</th><td>      <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeBaseCandidates" title='(anonymous namespace)::ARMLoadStoreOpt::MergeBaseCandidates' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeBaseCandidates">MergeBaseCandidates</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#343MBBI" title='MBBI' data-ref="343MBBI">MBBI</a>);</td></tr>
<tr><th id="1858">1858</th><td>    }</td></tr>
<tr><th id="1859">1859</th><td></td></tr>
<tr><th id="1860">1860</th><td>    <i>// If we are here then the chain is broken; Extract candidates for a merge.</i></td></tr>
<tr><th id="1861">1861</th><td>    <b>if</b> (<a class="local col7 ref" href="#337MemOps" title='MemOps' data-ref="337MemOps">MemOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>0</var>) {</td></tr>
<tr><th id="1862">1862</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt14FormCandidatesERKN4llvm11SmallVectorINS0_15MemOpQueueEntryELj8EEE" title='(anonymous namespace)::ARMLoadStoreOpt::FormCandidates' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt14FormCandidatesERKN4llvm11SmallVectorINS0_15MemOpQueueEntryELj8EEE">FormCandidates</a>(<a class="local col7 ref" href="#337MemOps" title='MemOps' data-ref="337MemOps">MemOps</a>);</td></tr>
<tr><th id="1863">1863</th><td>      <i>// Reset for the next chain.</i></td></tr>
<tr><th id="1864">1864</th><td>      <a class="local col8 ref" href="#338CurrBase" title='CurrBase' data-ref="338CurrBase">CurrBase</a> = <var>0</var>;</td></tr>
<tr><th id="1865">1865</th><td>      <a class="local col9 ref" href="#339CurrOpc" title='CurrOpc' data-ref="339CurrOpc">CurrOpc</a> = ~<var>0u</var>;</td></tr>
<tr><th id="1866">1866</th><td>      <a class="local col0 ref" href="#340CurrPred" title='CurrPred' data-ref="340CurrPred">CurrPred</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>;</td></tr>
<tr><th id="1867">1867</th><td>      <a class="local col7 ref" href="#337MemOps" title='MemOps' data-ref="337MemOps">MemOps</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1868">1868</th><td>    }</td></tr>
<tr><th id="1869">1869</th><td>  }</td></tr>
<tr><th id="1870">1870</th><td>  <b>if</b> (<a class="local col7 ref" href="#337MemOps" title='MemOps' data-ref="337MemOps">MemOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>0</var>)</td></tr>
<tr><th id="1871">1871</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt14FormCandidatesERKN4llvm11SmallVectorINS0_15MemOpQueueEntryELj8EEE" title='(anonymous namespace)::ARMLoadStoreOpt::FormCandidates' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt14FormCandidatesERKN4llvm11SmallVectorINS0_15MemOpQueueEntryELj8EEE">FormCandidates</a>(<a class="local col7 ref" href="#337MemOps" title='MemOps' data-ref="337MemOps">MemOps</a>);</td></tr>
<tr><th id="1872">1872</th><td></td></tr>
<tr><th id="1873">1873</th><td>  <i>// Sort candidates so they get processed from end to begin of the basic</i></td></tr>
<tr><th id="1874">1874</th><td><i>  // block later; This is necessary for liveness calculation.</i></td></tr>
<tr><th id="1875">1875</th><td>  <em>auto</em> <dfn class="local col5 decl" id="355LessThan" title='LessThan' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp:1875:19)' data-ref="355LessThan">LessThan</dfn> = [](<em>const</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate">MergeCandidate</a>* <dfn class="local col6 decl" id="356M0" title='M0' data-type='const (anonymous namespace)::ARMLoadStoreOpt::MergeCandidate *' data-ref="356M0">M0</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate">MergeCandidate</a> *<dfn class="local col7 decl" id="357M1" title='M1' data-type='const (anonymous namespace)::ARMLoadStoreOpt::MergeCandidate *' data-ref="357M1">M1</dfn>) {</td></tr>
<tr><th id="1876">1876</th><td>    <b>return</b> <a class="local col6 ref" href="#356M0" title='M0' data-ref="356M0">M0</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::InsertPos" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::InsertPos' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::InsertPos">InsertPos</a> &lt; <a class="local col7 ref" href="#357M1" title='M1' data-ref="357M1">M1</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::InsertPos" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::InsertPos' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::InsertPos">InsertPos</a>;</td></tr>
<tr><th id="1877">1877</th><td>  };</td></tr>
<tr><th id="1878">1878</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::Candidates" title='(anonymous namespace)::ARMLoadStoreOpt::Candidates' data-use='a' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::Candidates">Candidates</a></span>, <a class="local col5 ref" href="#355LessThan" title='LessThan' data-ref="355LessThan">LessThan</a>);</td></tr>
<tr><th id="1879">1879</th><td></td></tr>
<tr><th id="1880">1880</th><td>  <i>// Go through list of candidates and merge.</i></td></tr>
<tr><th id="1881">1881</th><td>  <em>bool</em> <dfn class="local col8 decl" id="358Changed" title='Changed' data-type='bool' data-ref="358Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1882">1882</th><td>  <b>for</b> (<em>const</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate">MergeCandidate</a> *<dfn class="local col9 decl" id="359Candidate" title='Candidate' data-type='const (anonymous namespace)::ARMLoadStoreOpt::MergeCandidate *' data-ref="359Candidate">Candidate</dfn> : <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::Candidates" title='(anonymous namespace)::ARMLoadStoreOpt::Candidates' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::Candidates">Candidates</a>) {</td></tr>
<tr><th id="1883">1883</th><td>    <b>if</b> (<a class="local col9 ref" href="#359Candidate" title='Candidate' data-ref="359Candidate">Candidate</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSMulti" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSMulti' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSMulti">CanMergeToLSMulti</a> || <a class="local col9 ref" href="#359Candidate" title='Candidate' data-ref="359Candidate">Candidate</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSDouble" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSDouble' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::CanMergeToLSDouble">CanMergeToLSDouble</a>) {</td></tr>
<tr><th id="1884">1884</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="360Merged" title='Merged' data-type='llvm::MachineInstr *' data-ref="360Merged">Merged</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt14MergeOpsUpdateERKNS0_14MergeCandidateE" title='(anonymous namespace)::ARMLoadStoreOpt::MergeOpsUpdate' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt14MergeOpsUpdateERKNS0_14MergeCandidateE">MergeOpsUpdate</a>(*<a class="local col9 ref" href="#359Candidate" title='Candidate' data-ref="359Candidate">Candidate</a>);</td></tr>
<tr><th id="1885">1885</th><td>      <i>// Merge preceding/trailing base inc/dec into the merged op.</i></td></tr>
<tr><th id="1886">1886</th><td>      <b>if</b> (<a class="local col0 ref" href="#360Merged" title='Merged' data-ref="360Merged">Merged</a>) {</td></tr>
<tr><th id="1887">1887</th><td>        <a class="local col8 ref" href="#358Changed" title='Changed' data-ref="358Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1888">1888</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="361Opcode" title='Opcode' data-type='unsigned int' data-ref="361Opcode">Opcode</dfn> = <a class="local col0 ref" href="#360Merged" title='Merged' data-ref="360Merged">Merged</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1889">1889</th><td>        <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;t2STRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRDi8</span> || Opcode == ARM::<span class='error' title="no member named &apos;t2LDRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRDi8</span>)</td></tr>
<tr><th id="1890">1890</th><td>          <a class="tu member" href="#_ZNK12_GLOBAL__N_115ARMLoadStoreOpt23MergeBaseUpdateLSDoubleERN4llvm12MachineInstrE" title='(anonymous namespace)::ARMLoadStoreOpt::MergeBaseUpdateLSDouble' data-use='c' data-ref="_ZNK12_GLOBAL__N_115ARMLoadStoreOpt23MergeBaseUpdateLSDoubleERN4llvm12MachineInstrE">MergeBaseUpdateLSDouble</a>(<span class='refarg'>*<a class="local col0 ref" href="#360Merged" title='Merged' data-ref="360Merged">Merged</a></span>);</td></tr>
<tr><th id="1891">1891</th><td>        <b>else</b></td></tr>
<tr><th id="1892">1892</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE" title='(anonymous namespace)::ARMLoadStoreOpt::MergeBaseUpdateLSMultiple' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE">MergeBaseUpdateLSMultiple</a>(<a class="local col0 ref" href="#360Merged" title='Merged' data-ref="360Merged">Merged</a>);</td></tr>
<tr><th id="1893">1893</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1894">1894</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="362MI" title='MI' data-type='llvm::MachineInstr *' data-ref="362MI">MI</dfn> : <a class="local col9 ref" href="#359Candidate" title='Candidate' data-ref="359Candidate">Candidate</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::Instrs' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs">Instrs</a>) {</td></tr>
<tr><th id="1895">1895</th><td>          <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt24MergeBaseUpdateLoadStoreEPN4llvm12MachineInstrE" title='(anonymous namespace)::ARMLoadStoreOpt::MergeBaseUpdateLoadStore' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt24MergeBaseUpdateLoadStoreEPN4llvm12MachineInstrE">MergeBaseUpdateLoadStore</a>(<a class="local col2 ref" href="#362MI" title='MI' data-ref="362MI">MI</a>))</td></tr>
<tr><th id="1896">1896</th><td>            <a class="local col8 ref" href="#358Changed" title='Changed' data-ref="358Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1897">1897</th><td>        }</td></tr>
<tr><th id="1898">1898</th><td>      }</td></tr>
<tr><th id="1899">1899</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1900">1900</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Candidate-&gt;Instrs.size() == 1) ? void (0) : __assert_fail (&quot;Candidate-&gt;Instrs.size() == 1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1900, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#359Candidate" title='Candidate' data-ref="359Candidate">Candidate</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::Instrs' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs">Instrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>);</td></tr>
<tr><th id="1901">1901</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt24MergeBaseUpdateLoadStoreEPN4llvm12MachineInstrE" title='(anonymous namespace)::ARMLoadStoreOpt::MergeBaseUpdateLoadStore' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt24MergeBaseUpdateLoadStoreEPN4llvm12MachineInstrE">MergeBaseUpdateLoadStore</a>(<a class="local col9 ref" href="#359Candidate" title='Candidate' data-ref="359Candidate">Candidate</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs" title='(anonymous namespace)::ARMLoadStoreOpt::MergeCandidate::Instrs' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeCandidate::Instrs">Instrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5frontEv">front</a>()))</td></tr>
<tr><th id="1902">1902</th><td>        <a class="local col8 ref" href="#358Changed" title='Changed' data-ref="358Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1903">1903</th><td>    }</td></tr>
<tr><th id="1904">1904</th><td>  }</td></tr>
<tr><th id="1905">1905</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::Candidates" title='(anonymous namespace)::ARMLoadStoreOpt::Candidates' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::Candidates">Candidates</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1906">1906</th><td>  <i>// Try to fold add/sub into the LDRD/STRD formed by ARMPreAllocLoadStoreOpt.</i></td></tr>
<tr><th id="1907">1907</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="363MI" title='MI' data-type='llvm::MachineInstr *' data-ref="363MI">MI</dfn> : <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeBaseCandidates" title='(anonymous namespace)::ARMLoadStoreOpt::MergeBaseCandidates' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeBaseCandidates">MergeBaseCandidates</a>)</td></tr>
<tr><th id="1908">1908</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115ARMLoadStoreOpt23MergeBaseUpdateLSDoubleERN4llvm12MachineInstrE" title='(anonymous namespace)::ARMLoadStoreOpt::MergeBaseUpdateLSDouble' data-use='c' data-ref="_ZNK12_GLOBAL__N_115ARMLoadStoreOpt23MergeBaseUpdateLSDoubleERN4llvm12MachineInstrE">MergeBaseUpdateLSDouble</a>(<span class='refarg'>*<a class="local col3 ref" href="#363MI" title='MI' data-ref="363MI">MI</a></span>);</td></tr>
<tr><th id="1909">1909</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::MergeBaseCandidates" title='(anonymous namespace)::ARMLoadStoreOpt::MergeBaseCandidates' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MergeBaseCandidates">MergeBaseCandidates</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1910">1910</th><td></td></tr>
<tr><th id="1911">1911</th><td>  <b>return</b> <a class="local col8 ref" href="#358Changed" title='Changed' data-ref="358Changed">Changed</a>;</td></tr>
<tr><th id="1912">1912</th><td>}</td></tr>
<tr><th id="1913">1913</th><td></td></tr>
<tr><th id="1914">1914</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE">/// If this is a exit BB, try merging the return ops ("bx lr" and "mov pc, lr")</i></td></tr>
<tr><th id="1915">1915</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE">/// into the preceding stack restore so it directly restore the value of LR</i></td></tr>
<tr><th id="1916">1916</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE">/// into pc.</i></td></tr>
<tr><th id="1917">1917</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE">///   ldmfd sp!, {..., lr}</i></td></tr>
<tr><th id="1918">1918</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE">///   bx lr</i></td></tr>
<tr><th id="1919">1919</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE">/// or</i></td></tr>
<tr><th id="1920">1920</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE">///   ldmfd sp!, {..., lr}</i></td></tr>
<tr><th id="1921">1921</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE">///   mov pc, lr</i></td></tr>
<tr><th id="1922">1922</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE">/// =&gt;</i></td></tr>
<tr><th id="1923">1923</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE">///   ldmfd sp!, {..., pc}</i></td></tr>
<tr><th id="1924">1924</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMLoadStoreOpt::MergeReturnIntoLDM' data-type='bool (anonymous namespace)::ARMLoadStoreOpt::MergeReturnIntoLDM(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE">MergeReturnIntoLDM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="364MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="364MBB">MBB</dfn>) {</td></tr>
<tr><th id="1925">1925</th><td>  <i>// Thumb1 LDM doesn't allow high registers.</i></td></tr>
<tr><th id="1926">1926</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::isThumb1" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb1' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb1">isThumb1</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1927">1927</th><td>  <b>if</b> (<a class="local col4 ref" href="#364MBB" title='MBB' data-ref="364MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1928">1928</th><td></td></tr>
<tr><th id="1929">1929</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="365MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="365MBBI">MBBI</dfn> = <a class="local col4 ref" href="#364MBB" title='MBB' data-ref="364MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="1930">1930</th><td>  <b>if</b> (MBBI != MBB.begin() &amp;&amp; MBBI != MBB.end() &amp;&amp;</td></tr>
<tr><th id="1931">1931</th><td>      (MBBI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;BX_RET&apos; in namespace &apos;llvm::ARM&apos;">BX_RET</span> ||</td></tr>
<tr><th id="1932">1932</th><td>       MBBI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;tBX_RET&apos; in namespace &apos;llvm::ARM&apos;">tBX_RET</span> ||</td></tr>
<tr><th id="1933">1933</th><td>       MBBI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;MOVPCLR&apos; in namespace &apos;llvm::ARM&apos;">MOVPCLR</span>)) {</td></tr>
<tr><th id="1934">1934</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="366PrevI" title='PrevI' data-type='MachineBasicBlock::iterator' data-ref="366PrevI">PrevI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#365MBBI" title='MBBI' data-ref="365MBBI">MBBI</a>);</td></tr>
<tr><th id="1935">1935</th><td>    <i>// Ignore any debug instructions.</i></td></tr>
<tr><th id="1936">1936</th><td>    <b>while</b> (<a class="local col6 ref" href="#366PrevI" title='PrevI' data-ref="366PrevI">PrevI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() &amp;&amp; <a class="local col6 ref" href="#366PrevI" title='PrevI' data-ref="366PrevI">PrevI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#364MBB" title='MBB' data-ref="364MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="1937">1937</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#366PrevI" title='PrevI' data-ref="366PrevI">PrevI</a>;</td></tr>
<tr><th id="1938">1938</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="367PrevMI" title='PrevMI' data-type='llvm::MachineInstr &amp;' data-ref="367PrevMI">PrevMI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#366PrevI" title='PrevI' data-ref="366PrevI">PrevI</a>;</td></tr>
<tr><th id="1939">1939</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="368Opcode" title='Opcode' data-type='unsigned int' data-ref="368Opcode">Opcode</dfn> = <a class="local col7 ref" href="#367PrevMI" title='PrevMI' data-ref="367PrevMI">PrevMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1940">1940</th><td>    <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_UPD</span> || Opcode == ARM::<span class='error' title="no member named &apos;LDMDA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMDA_UPD</span> ||</td></tr>
<tr><th id="1941">1941</th><td>        Opcode == ARM::<span class='error' title="no member named &apos;LDMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMDB_UPD</span> || Opcode == ARM::<span class='error' title="no member named &apos;LDMIB_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIB_UPD</span> ||</td></tr>
<tr><th id="1942">1942</th><td>        Opcode == ARM::<span class='error' title="no member named &apos;t2LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_UPD</span> || Opcode == ARM::<span class='error' title="no member named &apos;t2LDMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMDB_UPD</span>) {</td></tr>
<tr><th id="1943">1943</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="369MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="369MO">MO</dfn> = <a class="local col7 ref" href="#367PrevMI" title='PrevMI' data-ref="367PrevMI">PrevMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#367PrevMI" title='PrevMI' data-ref="367PrevMI">PrevMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="1944">1944</th><td>      <b>if</b> (MO.getReg() != ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>)</td></tr>
<tr><th id="1945">1945</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1946">1946</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="370NewOpc" title='NewOpc' data-type='unsigned int' data-ref="370NewOpc">NewOpc</dfn> = (isThumb2 ? ARM::<span class='error' title="no member named &apos;t2LDMIA_RET&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_RET</span> : ARM::<span class='error' title="no member named &apos;LDMIA_RET&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_RET</span>);</td></tr>
<tr><th id="1947">1947</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((isThumb2 &amp;&amp; Opcode == ARM::t2LDMIA_UPD) || Opcode == ARM::LDMIA_UPD) &amp;&amp; &quot;Unsupported multiple load-return!&quot;) ? void (0) : __assert_fail (&quot;((isThumb2 &amp;&amp; Opcode == ARM::t2LDMIA_UPD) || Opcode == ARM::LDMIA_UPD) &amp;&amp; \&quot;Unsupported multiple load-return!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1948, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((isThumb2 &amp;&amp; Opcode == ARM::<span class='error' title="no member named &apos;t2LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_UPD</span>) ||</td></tr>
<tr><th id="1948">1948</th><td>              Opcode == ARM::<span class='error' title="no member named &apos;LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">LDMIA_UPD</span>) &amp;&amp; <q>"Unsupported multiple load-return!"</q>);</td></tr>
<tr><th id="1949">1949</th><td>      <a class="local col7 ref" href="#367PrevMI" title='PrevMI' data-ref="367PrevMI">PrevMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TII" title='(anonymous namespace)::ARMLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#370NewOpc" title='NewOpc' data-ref="370NewOpc">NewOpc</a>));</td></tr>
<tr><th id="1950">1950</th><td>      MO.setReg(ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>);</td></tr>
<tr><th id="1951">1951</th><td>      <a class="local col7 ref" href="#367PrevMI" title='PrevMI' data-ref="367PrevMI">PrevMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15copyImplicitOpsERNS_15MachineFunctionERKS0_" title='llvm::MachineInstr::copyImplicitOps' data-ref="_ZN4llvm12MachineInstr15copyImplicitOpsERNS_15MachineFunctionERKS0_">copyImplicitOps</a>(<span class='refarg'>*<a class="local col4 ref" href="#364MBB" title='MBB' data-ref="364MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#365MBBI" title='MBBI' data-ref="365MBBI">MBBI</a>);</td></tr>
<tr><th id="1952">1952</th><td>      <a class="local col4 ref" href="#364MBB" title='MBB' data-ref="364MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#365MBBI" title='MBBI' data-ref="365MBBI">MBBI</a>);</td></tr>
<tr><th id="1953">1953</th><td>      <i>// We now restore LR into PC so it is not live-out of the return block</i></td></tr>
<tr><th id="1954">1954</th><td><i>      // anymore: Clear the CSI Restored bit.</i></td></tr>
<tr><th id="1955">1955</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col1 decl" id="371MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="371MFI">MFI</dfn> = <a class="local col4 ref" href="#364MBB" title='MBB' data-ref="364MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1956">1956</th><td>      <i>// CSI should be fixed after PrologEpilog Insertion</i></td></tr>
<tr><th id="1957">1957</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MFI.isCalleeSavedInfoValid() &amp;&amp; &quot;CSI should be valid&quot;) ? void (0) : __assert_fail (&quot;MFI.isCalleeSavedInfoValid() &amp;&amp; \&quot;CSI should be valid\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1957, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#371MFI" title='MFI' data-ref="371MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv" title='llvm::MachineFrameInfo::isCalleeSavedInfoValid' data-ref="_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv">isCalleeSavedInfoValid</a>() &amp;&amp; <q>"CSI should be valid"</q>);</td></tr>
<tr><th id="1958">1958</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a> &amp;<dfn class="local col2 decl" id="372Info" title='Info' data-type='llvm::CalleeSavedInfo &amp;' data-ref="372Info">Info</dfn> : <a class="local col1 ref" href="#371MFI" title='MFI' data-ref="371MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>()) {</td></tr>
<tr><th id="1959">1959</th><td>        <b>if</b> (Info.getReg() == ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>) {</td></tr>
<tr><th id="1960">1960</th><td>          <a class="local col2 ref" href="#372Info" title='Info' data-ref="372Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm15CalleeSavedInfo11setRestoredEb" title='llvm::CalleeSavedInfo::setRestored' data-ref="_ZN4llvm15CalleeSavedInfo11setRestoredEb">setRestored</a>(<b>false</b>);</td></tr>
<tr><th id="1961">1961</th><td>          <b>break</b>;</td></tr>
<tr><th id="1962">1962</th><td>        }</td></tr>
<tr><th id="1963">1963</th><td>      }</td></tr>
<tr><th id="1964">1964</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1965">1965</th><td>    }</td></tr>
<tr><th id="1966">1966</th><td>  }</td></tr>
<tr><th id="1967">1967</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1968">1968</th><td>}</td></tr>
<tr><th id="1969">1969</th><td></td></tr>
<tr><th id="1970">1970</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMLoadStoreOpt12CombineMovBxERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMLoadStoreOpt::CombineMovBx' data-type='bool (anonymous namespace)::ARMLoadStoreOpt::CombineMovBx(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt12CombineMovBxERN4llvm17MachineBasicBlockE">CombineMovBx</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="373MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="373MBB">MBB</dfn>) {</td></tr>
<tr><th id="1971">1971</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="374MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="374MBBI">MBBI</dfn> = <a class="local col3 ref" href="#373MBB" title='MBB' data-ref="373MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="1972">1972</th><td>  <b>if</b> (MBBI == MBB.begin() || MBBI == MBB.end() ||</td></tr>
<tr><th id="1973">1973</th><td>      MBBI-&gt;getOpcode() != ARM::<span class='error' title="no member named &apos;tBX_RET&apos; in namespace &apos;llvm::ARM&apos;">tBX_RET</span>)</td></tr>
<tr><th id="1974">1974</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1975">1975</th><td></td></tr>
<tr><th id="1976">1976</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="375Prev" title='Prev' data-type='MachineBasicBlock::iterator' data-ref="375Prev">Prev</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#374MBBI" title='MBBI' data-ref="374MBBI">MBBI</a>;</td></tr>
<tr><th id="1977">1977</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col5 ref" href="#375Prev" title='Prev' data-ref="375Prev">Prev</a>;</td></tr>
<tr><th id="1978">1978</th><td>  <b>if</b> (Prev-&gt;getOpcode() != ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span> || !Prev-&gt;definesRegister(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>))</td></tr>
<tr><th id="1979">1979</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1980">1980</th><td></td></tr>
<tr><th id="1981">1981</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="376Use" title='Use' data-type='llvm::MachineOperand' data-ref="376Use">Use</dfn> : <a class="local col5 ref" href="#375Prev" title='Prev' data-ref="375Prev">Prev</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv">uses</a>())</td></tr>
<tr><th id="1982">1982</th><td>    <b>if</b> (<a class="local col6 ref" href="#376Use" title='Use' data-ref="376Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="1983">1983</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (STI-&gt;hasV4TOps()) ? void (0) : __assert_fail (&quot;STI-&gt;hasV4TOps()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1983, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::STI" title='(anonymous namespace)::ARMLoadStoreOpt::STI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasV4TOpsEv" title='llvm::ARMSubtarget::hasV4TOps' data-ref="_ZNK4llvm12ARMSubtarget9hasV4TOpsEv">hasV4TOps</a>());</td></tr>
<tr><th id="1984">1984</th><td>      BuildMI(MBB, MBBI, MBBI-&gt;getDebugLoc(), TII-&gt;get(ARM::<span class='error' title="no member named &apos;tBX&apos; in namespace &apos;llvm::ARM&apos;">tBX</span>))</td></tr>
<tr><th id="1985">1985</th><td>          .addReg(Use.getReg(), RegState::Kill)</td></tr>
<tr><th id="1986">1986</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="1987">1987</th><td>          .copyImplicitOps(*MBBI);</td></tr>
<tr><th id="1988">1988</th><td>      <a class="local col3 ref" href="#373MBB" title='MBB' data-ref="373MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#374MBBI" title='MBBI' data-ref="374MBBI">MBBI</a>);</td></tr>
<tr><th id="1989">1989</th><td>      <a class="local col3 ref" href="#373MBB" title='MBB' data-ref="373MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#375Prev" title='Prev' data-ref="375Prev">Prev</a>);</td></tr>
<tr><th id="1990">1990</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1991">1991</th><td>    }</td></tr>
<tr><th id="1992">1992</th><td></td></tr>
<tr><th id="1993">1993</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;tMOVr doesn&apos;t kill a reg before tBX_RET?&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 1993)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"tMOVr doesn't kill a reg before tBX_RET?"</q>);</td></tr>
<tr><th id="1994">1994</th><td>}</td></tr>
<tr><th id="1995">1995</th><td></td></tr>
<tr><th id="1996">1996</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115ARMLoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::ARMLoadStoreOpt::runOnMachineFunction' data-type='bool (anonymous namespace)::ARMLoadStoreOpt::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="377Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="377Fn">Fn</dfn>) {</td></tr>
<tr><th id="1997">1997</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col7 ref" href="#377Fn" title='Fn' data-ref="377Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="1998">1998</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1999">1999</th><td></td></tr>
<tr><th id="2000">2000</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::MF" title='(anonymous namespace)::ARMLoadStoreOpt::MF' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::MF">MF</a> = &amp;<a class="local col7 ref" href="#377Fn" title='Fn' data-ref="377Fn">Fn</a>;</td></tr>
<tr><th id="2001">2001</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::STI" title='(anonymous namespace)::ARMLoadStoreOpt::STI' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::STI">STI</a> = &amp;<span class='error' title="no viable conversion from &apos;const llvm::TargetSubtargetInfo&apos; to &apos;const llvm::ARMSubtarget&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;&gt;(<a class="local col7 ref" href="#377Fn" title='Fn' data-ref="377Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="2002">2002</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::TL" title='(anonymous namespace)::ARMLoadStoreOpt::TL' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::TL">TL</a> = <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::STI" title='(anonymous namespace)::ARMLoadStoreOpt::STI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17getTargetLoweringEv" title='llvm::ARMSubtarget::getTargetLowering' data-ref="_ZNK4llvm12ARMSubtarget17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="2003">2003</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::AFI" title='(anonymous namespace)::ARMLoadStoreOpt::AFI' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::AFI">AFI</a> = <a class="local col7 ref" href="#377Fn" title='Fn' data-ref="377Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="2004">2004</th><td>  TII <span class='error' title="assigning to &apos;const llvm::TargetInstrInfo *&apos; from incompatible type &apos;const llvm::ARMBaseInstrInfo *&apos;">=</span> STI-&gt;getInstrInfo();</td></tr>
<tr><th id="2005">2005</th><td>  TRI <span class='error' title="assigning to &apos;const llvm::TargetRegisterInfo *&apos; from incompatible type &apos;const llvm::ARMBaseRegisterInfo *&apos;">=</span> STI-&gt;getRegisterInfo();</td></tr>
<tr><th id="2006">2006</th><td></td></tr>
<tr><th id="2007">2007</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::RegClassInfoValid" title='(anonymous namespace)::ARMLoadStoreOpt::RegClassInfoValid' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::RegClassInfoValid">RegClassInfoValid</a> = <b>false</b>;</td></tr>
<tr><th id="2008">2008</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::isThumb2" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb2' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb2">isThumb2</a> = <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::AFI" title='(anonymous namespace)::ARMLoadStoreOpt::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" title='llvm::ARMFunctionInfo::isThumb2Function' data-ref="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv">isThumb2Function</a>();</td></tr>
<tr><th id="2009">2009</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::isThumb1" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb1' data-use='w' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb1">isThumb1</a> = <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::AFI" title='(anonymous namespace)::ARMLoadStoreOpt::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>() &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::isThumb2" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb2">isThumb2</a>;</td></tr>
<tr><th id="2010">2010</th><td></td></tr>
<tr><th id="2011">2011</th><td>  <em>bool</em> <dfn class="local col8 decl" id="378Modified" title='Modified' data-type='bool' data-ref="378Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="2012">2012</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col9 decl" id="379MFI" title='MFI' data-type='MachineFunction::iterator' data-ref="379MFI">MFI</dfn> = <a class="local col7 ref" href="#377Fn" title='Fn' data-ref="377Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col0 decl" id="380E" title='E' data-type='MachineFunction::iterator' data-ref="380E">E</dfn> = <a class="local col7 ref" href="#377Fn" title='Fn' data-ref="377Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>(); <a class="local col9 ref" href="#379MFI" title='MFI' data-ref="379MFI">MFI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col0 ref" href="#380E" title='E' data-ref="380E">E</a>;</td></tr>
<tr><th id="2013">2013</th><td>       <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#379MFI" title='MFI' data-ref="379MFI">MFI</a>) {</td></tr>
<tr><th id="2014">2014</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="381MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="381MBB">MBB</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#379MFI" title='MFI' data-ref="379MFI">MFI</a>;</td></tr>
<tr><th id="2015">2015</th><td>    <a class="local col8 ref" href="#378Modified" title='Modified' data-ref="378Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt21LoadStoreMultipleOptiERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMLoadStoreOpt::LoadStoreMultipleOpti' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt21LoadStoreMultipleOptiERN4llvm17MachineBasicBlockE">LoadStoreMultipleOpti</a>(<span class='refarg'><a class="local col1 ref" href="#381MBB" title='MBB' data-ref="381MBB">MBB</a></span>);</td></tr>
<tr><th id="2016">2016</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::STI" title='(anonymous namespace)::ARMLoadStoreOpt::STI' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasV5TOpsEv" title='llvm::ARMSubtarget::hasV5TOps' data-ref="_ZNK4llvm12ARMSubtarget9hasV5TOpsEv">hasV5TOps</a>())</td></tr>
<tr><th id="2017">2017</th><td>      <a class="local col8 ref" href="#378Modified" title='Modified' data-ref="378Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMLoadStoreOpt::MergeReturnIntoLDM' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE">MergeReturnIntoLDM</a>(<span class='refarg'><a class="local col1 ref" href="#381MBB" title='MBB' data-ref="381MBB">MBB</a></span>);</td></tr>
<tr><th id="2018">2018</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::isThumb1" title='(anonymous namespace)::ARMLoadStoreOpt::isThumb1' data-use='r' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::isThumb1">isThumb1</a>)</td></tr>
<tr><th id="2019">2019</th><td>      <a class="local col8 ref" href="#378Modified" title='Modified' data-ref="378Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOpt12CombineMovBxERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMLoadStoreOpt::CombineMovBx' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOpt12CombineMovBxERN4llvm17MachineBasicBlockE">CombineMovBx</a>(<span class='refarg'><a class="local col1 ref" href="#381MBB" title='MBB' data-ref="381MBB">MBB</a></span>);</td></tr>
<tr><th id="2020">2020</th><td>  }</td></tr>
<tr><th id="2021">2021</th><td></td></tr>
<tr><th id="2022">2022</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMLoadStoreOpt::Allocator" title='(anonymous namespace)::ARMLoadStoreOpt::Allocator' data-use='m' data-ref="(anonymousnamespace)::ARMLoadStoreOpt::Allocator">Allocator</a>.<a class="tu ref" href="../../../include/llvm/Support/Allocator.h.html#_ZN4llvm24SpecificBumpPtrAllocator10DestroyAllEv" title='llvm::SpecificBumpPtrAllocator::DestroyAll' data-use='c' data-ref="_ZN4llvm24SpecificBumpPtrAllocator10DestroyAllEv">DestroyAll</a>();</td></tr>
<tr><th id="2023">2023</th><td>  <b>return</b> <a class="local col8 ref" href="#378Modified" title='Modified' data-ref="378Modified">Modified</a>;</td></tr>
<tr><th id="2024">2024</th><td>}</td></tr>
<tr><th id="2025">2025</th><td></td></tr>
<tr><th id="2026">2026</th><td><u>#define <dfn class="macro" id="_M/ARM_PREALLOC_LOAD_STORE_OPT_NAME" data-ref="_M/ARM_PREALLOC_LOAD_STORE_OPT_NAME">ARM_PREALLOC_LOAD_STORE_OPT_NAME</dfn>                                       \</u></td></tr>
<tr><th id="2027">2027</th><td><u>  <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"ARM pre- register allocation load / store optimization pass"</u></td></tr>
<tr><th id="2028">2028</th><td></td></tr>
<tr><th id="2029">2029</th><td><b>namespace</b> {</td></tr>
<tr><th id="2030">2030</th><td></td></tr>
<tr><th id="2031">2031</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ARMPreAllocLoadStoreOpt">/// Pre- register allocation pass that move load / stores from consecutive</i></td></tr>
<tr><th id="2032">2032</th><td><i class="doc" data-doc="(anonymousnamespace)::ARMPreAllocLoadStoreOpt">  /// locations close to make it more likely they will be combined later.</i></td></tr>
<tr><th id="2033">2033</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::ARMPreAllocLoadStoreOpt" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt">ARMPreAllocLoadStoreOpt</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>{</td></tr>
<tr><th id="2034">2034</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::ID" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::ID' data-type='char' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::ID">ID</dfn>;</td></tr>
<tr><th id="2035">2035</th><td></td></tr>
<tr><th id="2036">2036</th><td>    <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::AA" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::AA' data-type='AliasAnalysis *' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::AA">AA</dfn>;</td></tr>
<tr><th id="2037">2037</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TD" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::TD' data-type='const llvm::DataLayout *' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TD">TD</dfn>;</td></tr>
<tr><th id="2038">2038</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TII" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TII">TII</dfn>;</td></tr>
<tr><th id="2039">2039</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TRI" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TRI">TRI</dfn>;</td></tr>
<tr><th id="2040">2040</th><td>    <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::STI" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::STI' data-type='const llvm::ARMSubtarget *' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::STI">STI</dfn>;</td></tr>
<tr><th id="2041">2041</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MRI" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MRI">MRI</dfn>;</td></tr>
<tr><th id="2042">2042</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MF" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MF">MF</dfn>;</td></tr>
<tr><th id="2043">2043</th><td></td></tr>
<tr><th id="2044">2044</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOptC1Ev" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::ARMPreAllocLoadStoreOpt' data-type='void (anonymous namespace)::ARMPreAllocLoadStoreOpt::ARMPreAllocLoadStoreOpt()' data-ref="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOptC1Ev">ARMPreAllocLoadStoreOpt</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::ID" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::ID' data-use='a' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::ID">ID</a>) {}</td></tr>
<tr><th id="2045">2045</th><td></td></tr>
<tr><th id="2046">2046</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::runOnMachineFunction' data-type='bool (anonymous namespace)::ARMPreAllocLoadStoreOpt::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="382Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="382Fn">Fn</dfn>) override;</td></tr>
<tr><th id="2047">2047</th><td></td></tr>
<tr><th id="2048">2048</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_123ARMPreAllocLoadStoreOpt11getPassNameEv" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::getPassName' data-type='llvm::StringRef (anonymous namespace)::ARMPreAllocLoadStoreOpt::getPassName() const' data-ref="_ZNK12_GLOBAL__N_123ARMPreAllocLoadStoreOpt11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="2049">2049</th><td>      <b>return</b> <a class="macro" href="#2026" title="&quot;ARM pre- register allocation load / store optimization pass&quot;" data-ref="_M/ARM_PREALLOC_LOAD_STORE_OPT_NAME">ARM_PREALLOC_LOAD_STORE_OPT_NAME</a>;</td></tr>
<tr><th id="2050">2050</th><td>    }</td></tr>
<tr><th id="2051">2051</th><td></td></tr>
<tr><th id="2052">2052</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_123ARMPreAllocLoadStoreOpt16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::getAnalysisUsage' data-type='void (anonymous namespace)::ARMPreAllocLoadStoreOpt::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_123ARMPreAllocLoadStoreOpt16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col3 decl" id="383AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="383AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="2053">2053</th><td>      <a class="local col3 ref" href="#383AU" title='AU' data-ref="383AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="2054">2054</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col3 ref" href="#383AU" title='AU' data-ref="383AU">AU</a></span>);</td></tr>
<tr><th id="2055">2055</th><td>    }</td></tr>
<tr><th id="2056">2056</th><td></td></tr>
<tr><th id="2057">2057</th><td>  <b>private</b>:</td></tr>
<tr><th id="2058">2058</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt16CanFormLdStDWordEPN4llvm12MachineInstrES3_RNS1_8DebugLocERjS6_S6_S6_RiS6_RNS1_5ARMCC9CondCodesERb" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::CanFormLdStDWord' data-type='bool (anonymous namespace)::ARMPreAllocLoadStoreOpt::CanFormLdStDWord(llvm::MachineInstr * Op0, llvm::MachineInstr * Op1, llvm::DebugLoc &amp; dl, unsigned int &amp; NewOpc, unsigned int &amp; EvenReg, unsigned int &amp; OddReg, unsigned int &amp; BaseReg, int &amp; Offset, unsigned int &amp; PredReg, ARMCC::CondCodes &amp; Pred, bool &amp; isT2)' data-ref="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt16CanFormLdStDWordEPN4llvm12MachineInstrES3_RNS1_8DebugLocERjS6_S6_S6_RiS6_RNS1_5ARMCC9CondCodesERb">CanFormLdStDWord</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="384Op0" title='Op0' data-type='llvm::MachineInstr *' data-ref="384Op0">Op0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="385Op1" title='Op1' data-type='llvm::MachineInstr *' data-ref="385Op1">Op1</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="386dl" title='dl' data-type='llvm::DebugLoc &amp;' data-ref="386dl">dl</dfn>,</td></tr>
<tr><th id="2059">2059</th><td>                          <em>unsigned</em> &amp;<dfn class="local col7 decl" id="387NewOpc" title='NewOpc' data-type='unsigned int &amp;' data-ref="387NewOpc">NewOpc</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="388EvenReg" title='EvenReg' data-type='unsigned int &amp;' data-ref="388EvenReg">EvenReg</dfn>,</td></tr>
<tr><th id="2060">2060</th><td>                          <em>unsigned</em> &amp;<dfn class="local col9 decl" id="389OddReg" title='OddReg' data-type='unsigned int &amp;' data-ref="389OddReg">OddReg</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="390BaseReg" title='BaseReg' data-type='unsigned int &amp;' data-ref="390BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="2061">2061</th><td>                          <em>int</em> &amp;<dfn class="local col1 decl" id="391Offset" title='Offset' data-type='int &amp;' data-ref="391Offset">Offset</dfn>,</td></tr>
<tr><th id="2062">2062</th><td>                          <em>unsigned</em> &amp;<dfn class="local col2 decl" id="392PredReg" title='PredReg' data-type='unsigned int &amp;' data-ref="392PredReg">PredReg</dfn>, <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> &amp;<dfn class="local col3 decl" id="393Pred" title='Pred' data-type='ARMCC::CondCodes &amp;' data-ref="393Pred">Pred</dfn>,</td></tr>
<tr><th id="2063">2063</th><td>                          <em>bool</em> &amp;<dfn class="local col4 decl" id="394isT2" title='isT2' data-type='bool &amp;' data-ref="394isT2">isT2</dfn>);</td></tr>
<tr><th id="2064">2064</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt13RescheduleOpsEPN4llvm17MachineBasicBlockERNS1_15SmallVectorImplIPNS1_12MachineInstrEEEjbRNS1_8DenseMapIS6_8386297" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::RescheduleOps' data-type='bool (anonymous namespace)::ARMPreAllocLoadStoreOpt::RescheduleOps(llvm::MachineBasicBlock * MBB, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; Ops, unsigned int Base, bool isLd, DenseMap&lt;llvm::MachineInstr *, unsigned int&gt; &amp; MI2LocMap)' data-ref="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt13RescheduleOpsEPN4llvm17MachineBasicBlockERNS1_15SmallVectorImplIPNS1_12MachineInstrEEEjbRNS1_8DenseMapIS6_8386297">RescheduleOps</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="395MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="395MBB">MBB</dfn>,</td></tr>
<tr><th id="2065">2065</th><td>                       <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col6 decl" id="396Ops" title='Ops' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="396Ops">Ops</dfn>,</td></tr>
<tr><th id="2066">2066</th><td>                       <em>unsigned</em> <dfn class="local col7 decl" id="397Base" title='Base' data-type='unsigned int' data-ref="397Base">Base</dfn>, <em>bool</em> <dfn class="local col8 decl" id="398isLd" title='isLd' data-type='bool' data-ref="398isLd">isLd</dfn>,</td></tr>
<tr><th id="2067">2067</th><td>                       <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="399MI2LocMap" title='MI2LocMap' data-type='DenseMap&lt;llvm::MachineInstr *, unsigned int&gt; &amp;' data-ref="399MI2LocMap">MI2LocMap</dfn>);</td></tr>
<tr><th id="2068">2068</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt25RescheduleLoadStoreInstrsEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::RescheduleLoadStoreInstrs' data-type='bool (anonymous namespace)::ARMPreAllocLoadStoreOpt::RescheduleLoadStoreInstrs(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt25RescheduleLoadStoreInstrsEPN4llvm17MachineBasicBlockE">RescheduleLoadStoreInstrs</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="400MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="400MBB">MBB</dfn>);</td></tr>
<tr><th id="2069">2069</th><td>  };</td></tr>
<tr><th id="2070">2070</th><td></td></tr>
<tr><th id="2071">2071</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="2072">2072</th><td></td></tr>
<tr><th id="2073">2073</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt">ARMPreAllocLoadStoreOpt</a>::<dfn class="tu decl def" id="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::ID" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::ID' data-type='char' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="2074">2074</th><td></td></tr>
<tr><th id="2075">2075</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeARMPreAllocLoadStoreOptPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;ARM pre- register allocation load / store optimization pass&quot;, &quot;arm-prera-ldst-opt&quot;, &amp;ARMPreAllocLoadStoreOpt::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;ARMPreAllocLoadStoreOpt&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeARMPreAllocLoadStoreOptPassFlag; void llvm::initializeARMPreAllocLoadStoreOptPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeARMPreAllocLoadStoreOptPassFlag, initializeARMPreAllocLoadStoreOptPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt">ARMPreAllocLoadStoreOpt</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"arm-prera-ldst-opt"</q>,</td></tr>
<tr><th id="2076">2076</th><td>                <a class="macro" href="#2026" title="&quot;ARM pre- register allocation load / store optimization pass&quot;" data-ref="_M/ARM_PREALLOC_LOAD_STORE_OPT_NAME">ARM_PREALLOC_LOAD_STORE_OPT_NAME</a>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="2077">2077</th><td></td></tr>
<tr><th id="2078">2078</th><td><i  data-doc="InstReorderLimit">// Limit the number of instructions to be rescheduled.</i></td></tr>
<tr><th id="2079">2079</th><td><i  data-doc="InstReorderLimit">// FIXME: tune this limit, and/or come up with some better heuristics.</i></td></tr>
<tr><th id="2080">2080</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="InstReorderLimit" title='InstReorderLimit' data-type='cl::opt&lt;unsigned int&gt;' data-ref="InstReorderLimit">InstReorderLimit</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"arm-prera-ldst-opt-reorder-limit"</q>,</td></tr>
<tr><th id="2081">2081</th><td>                                          <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>8</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="2082">2082</th><td></td></tr>
<tr><th id="2083">2083</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt">ARMPreAllocLoadStoreOpt</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::runOnMachineFunction' data-type='bool (anonymous namespace)::ARMPreAllocLoadStoreOpt::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="401Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="401Fn">Fn</dfn>) {</td></tr>
<tr><th id="2084">2084</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#AssumeMisalignedLoadStores" title='AssumeMisalignedLoadStores' data-use='m' data-ref="AssumeMisalignedLoadStores">AssumeMisalignedLoadStores</a> || <a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col1 ref" href="#401Fn" title='Fn' data-ref="401Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="2085">2085</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2086">2086</th><td></td></tr>
<tr><th id="2087">2087</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TD" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::TD' data-use='w' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TD">TD</a> = &amp;<a class="local col1 ref" href="#401Fn" title='Fn' data-ref="401Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="2088">2088</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::STI" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::STI' data-use='w' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::STI">STI</a> = &amp;<span class='error' title="no viable conversion from &apos;const llvm::TargetSubtargetInfo&apos; to &apos;const llvm::ARMSubtarget&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;&gt;(<a class="local col1 ref" href="#401Fn" title='Fn' data-ref="401Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="2089">2089</th><td>  TII <span class='error' title="assigning to &apos;const llvm::TargetInstrInfo *&apos; from incompatible type &apos;const llvm::ARMBaseInstrInfo *&apos;">=</span> STI-&gt;getInstrInfo();</td></tr>
<tr><th id="2090">2090</th><td>  TRI <span class='error' title="assigning to &apos;const llvm::TargetRegisterInfo *&apos; from incompatible type &apos;const llvm::ARMBaseRegisterInfo *&apos;">=</span> STI-&gt;getRegisterInfo();</td></tr>
<tr><th id="2091">2091</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MRI" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::MRI' data-use='w' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MRI">MRI</a> = &amp;<a class="local col1 ref" href="#401Fn" title='Fn' data-ref="401Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2092">2092</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MF" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::MF' data-use='w' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MF">MF</a>  = &amp;<a class="local col1 ref" href="#401Fn" title='Fn' data-ref="401Fn">Fn</a>;</td></tr>
<tr><th id="2093">2093</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::AA" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::AA' data-use='w' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::AA">AA</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;().<a class="ref" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="2094">2094</th><td></td></tr>
<tr><th id="2095">2095</th><td>  <em>bool</em> <dfn class="local col2 decl" id="402Modified" title='Modified' data-type='bool' data-ref="402Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="2096">2096</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="403MFI" title='MFI' data-type='llvm::MachineBasicBlock &amp;' data-ref="403MFI">MFI</dfn> : <a class="local col1 ref" href="#401Fn" title='Fn' data-ref="401Fn">Fn</a>)</td></tr>
<tr><th id="2097">2097</th><td>    <a class="local col2 ref" href="#402Modified" title='Modified' data-ref="402Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt25RescheduleLoadStoreInstrsEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::RescheduleLoadStoreInstrs' data-use='c' data-ref="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt25RescheduleLoadStoreInstrsEPN4llvm17MachineBasicBlockE">RescheduleLoadStoreInstrs</a>(&amp;<a class="local col3 ref" href="#403MFI" title='MFI' data-ref="403MFI">MFI</a>);</td></tr>
<tr><th id="2098">2098</th><td></td></tr>
<tr><th id="2099">2099</th><td>  <b>return</b> <a class="local col2 ref" href="#402Modified" title='Modified' data-ref="402Modified">Modified</a>;</td></tr>
<tr><th id="2100">2100</th><td>}</td></tr>
<tr><th id="2101">2101</th><td></td></tr>
<tr><th id="2102">2102</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL25IsSafeAndProfitableToMovebjN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_RNS_15SmallPtrSetImplIPS1_EERNS_8SmallSetIjLj4ESt4lessIj16525984" title='IsSafeAndProfitableToMove' data-type='bool IsSafeAndProfitableToMove(bool isLd, unsigned int Base, MachineBasicBlock::iterator I, MachineBasicBlock::iterator E, SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp; MemOps, SmallSet&lt;unsigned int, 4&gt; &amp; MemRegs, const llvm::TargetRegisterInfo * TRI, AliasAnalysis * AA)' data-ref="_ZL25IsSafeAndProfitableToMovebjN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_RNS_15SmallPtrSetImplIPS1_EERNS_8SmallSetIjLj4ESt4lessIj16525984">IsSafeAndProfitableToMove</dfn>(<em>bool</em> <dfn class="local col4 decl" id="404isLd" title='isLd' data-type='bool' data-ref="404isLd">isLd</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="405Base" title='Base' data-type='unsigned int' data-ref="405Base">Base</dfn>,</td></tr>
<tr><th id="2103">2103</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="406I" title='I' data-type='MachineBasicBlock::iterator' data-ref="406I">I</dfn>,</td></tr>
<tr><th id="2104">2104</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="407E" title='E' data-type='MachineBasicBlock::iterator' data-ref="407E">E</dfn>,</td></tr>
<tr><th id="2105">2105</th><td>                                      <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; &amp;<dfn class="local col8 decl" id="408MemOps" title='MemOps' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="408MemOps">MemOps</dfn>,</td></tr>
<tr><th id="2106">2106</th><td>                                      <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; &amp;<dfn class="local col9 decl" id="409MemRegs" title='MemRegs' data-type='SmallSet&lt;unsigned int, 4&gt; &amp;' data-ref="409MemRegs">MemRegs</dfn>,</td></tr>
<tr><th id="2107">2107</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="410TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="410TRI">TRI</dfn>,</td></tr>
<tr><th id="2108">2108</th><td>                                      <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col1 decl" id="411AA" title='AA' data-type='AliasAnalysis *' data-ref="411AA">AA</dfn>) {</td></tr>
<tr><th id="2109">2109</th><td>  <i>// Are there stores / loads / calls between them?</i></td></tr>
<tr><th id="2110">2110</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col2 decl" id="412AddedRegPressure" title='AddedRegPressure' data-type='SmallSet&lt;unsigned int, 4&gt;' data-ref="412AddedRegPressure">AddedRegPressure</dfn>;</td></tr>
<tr><th id="2111">2111</th><td>  <b>while</b> (<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#406I" title='I' data-ref="406I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#407E" title='E' data-ref="407E">E</a>) {</td></tr>
<tr><th id="2112">2112</th><td>    <b>if</b> (<a class="local col6 ref" href="#406I" title='I' data-ref="406I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() || <a class="local col8 ref" href="#408MemOps" title='MemOps' data-ref="408MemOps">MemOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#406I" title='I' data-ref="406I">I</a>))</td></tr>
<tr><th id="2113">2113</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2114">2114</th><td>    <b>if</b> (<a class="local col6 ref" href="#406I" title='I' data-ref="406I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col6 ref" href="#406I" title='I' data-ref="406I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() || <a class="local col6 ref" href="#406I" title='I' data-ref="406I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>())</td></tr>
<tr><th id="2115">2115</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2116">2116</th><td>    <b>if</b> (<a class="local col6 ref" href="#406I" title='I' data-ref="406I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() || (!<a class="local col4 ref" href="#404isLd" title='isLd' data-ref="404isLd">isLd</a> &amp;&amp; <a class="local col6 ref" href="#406I" title='I' data-ref="406I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>()))</td></tr>
<tr><th id="2117">2117</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="413MemOp" title='MemOp' data-type='llvm::MachineInstr *' data-ref="413MemOp">MemOp</dfn> : <a class="local col8 ref" href="#408MemOps" title='MemOps' data-ref="408MemOps">MemOps</a>)</td></tr>
<tr><th id="2118">2118</th><td>        <b>if</b> (<a class="local col6 ref" href="#406I" title='I' data-ref="406I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b" title='llvm::MachineInstr::mayAlias' data-ref="_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b">mayAlias</a>(<a class="local col1 ref" href="#411AA" title='AA' data-ref="411AA">AA</a>, *<a class="local col3 ref" href="#413MemOp" title='MemOp' data-ref="413MemOp">MemOp</a>, <i>/*UseTBAA*/</i> <b>false</b>))</td></tr>
<tr><th id="2119">2119</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2120">2120</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="414j" title='j' data-type='unsigned int' data-ref="414j">j</dfn> = <var>0</var>, <dfn class="local col5 decl" id="415NumOps" title='NumOps' data-type='unsigned int' data-ref="415NumOps">NumOps</dfn> = <a class="local col6 ref" href="#406I" title='I' data-ref="406I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#414j" title='j' data-ref="414j">j</a> != <a class="local col5 ref" href="#415NumOps" title='NumOps' data-ref="415NumOps">NumOps</a>; ++<a class="local col4 ref" href="#414j" title='j' data-ref="414j">j</a>) {</td></tr>
<tr><th id="2121">2121</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="416MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="416MO">MO</dfn> = <a class="local col6 ref" href="#406I" title='I' data-ref="406I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#414j" title='j' data-ref="414j">j</a>);</td></tr>
<tr><th id="2122">2122</th><td>      <b>if</b> (!<a class="local col6 ref" href="#416MO" title='MO' data-ref="416MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="2123">2123</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2124">2124</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="417Reg" title='Reg' data-type='unsigned int' data-ref="417Reg">Reg</dfn> = <a class="local col6 ref" href="#416MO" title='MO' data-ref="416MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2125">2125</th><td>      <b>if</b> (<a class="local col6 ref" href="#416MO" title='MO' data-ref="416MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col0 ref" href="#410TRI" title='TRI' data-ref="410TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj">regsOverlap</a>(<a class="local col7 ref" href="#417Reg" title='Reg' data-ref="417Reg">Reg</a>, <a class="local col5 ref" href="#405Base" title='Base' data-ref="405Base">Base</a>))</td></tr>
<tr><th id="2126">2126</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2127">2127</th><td>      <b>if</b> (<a class="local col7 ref" href="#417Reg" title='Reg' data-ref="417Reg">Reg</a> != <a class="local col5 ref" href="#405Base" title='Base' data-ref="405Base">Base</a> &amp;&amp; !<a class="local col9 ref" href="#409MemRegs" title='MemRegs' data-ref="409MemRegs">MemRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col7 ref" href="#417Reg" title='Reg' data-ref="417Reg">Reg</a>))</td></tr>
<tr><th id="2128">2128</th><td>        <a class="local col2 ref" href="#412AddedRegPressure" title='AddedRegPressure' data-ref="412AddedRegPressure">AddedRegPressure</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col7 ref" href="#417Reg" title='Reg' data-ref="417Reg">Reg</a>);</td></tr>
<tr><th id="2129">2129</th><td>    }</td></tr>
<tr><th id="2130">2130</th><td>  }</td></tr>
<tr><th id="2131">2131</th><td></td></tr>
<tr><th id="2132">2132</th><td>  <i>// Estimate register pressure increase due to the transformation.</i></td></tr>
<tr><th id="2133">2133</th><td>  <b>if</b> (<a class="local col9 ref" href="#409MemRegs" title='MemRegs' data-ref="409MemRegs">MemRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet4sizeEv" title='llvm::SmallSet::size' data-ref="_ZNK4llvm8SmallSet4sizeEv">size</a>() &lt;= <var>4</var>)</td></tr>
<tr><th id="2134">2134</th><td>    <i>// Ok if we are moving small number of instructions.</i></td></tr>
<tr><th id="2135">2135</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2136">2136</th><td>  <b>return</b> <a class="local col2 ref" href="#412AddedRegPressure" title='AddedRegPressure' data-ref="412AddedRegPressure">AddedRegPressure</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet4sizeEv" title='llvm::SmallSet::size' data-ref="_ZNK4llvm8SmallSet4sizeEv">size</a>() &lt;= <a class="local col9 ref" href="#409MemRegs" title='MemRegs' data-ref="409MemRegs">MemRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet4sizeEv" title='llvm::SmallSet::size' data-ref="_ZNK4llvm8SmallSet4sizeEv">size</a>() * <var>2</var>;</td></tr>
<tr><th id="2137">2137</th><td>}</td></tr>
<tr><th id="2138">2138</th><td></td></tr>
<tr><th id="2139">2139</th><td><em>bool</em></td></tr>
<tr><th id="2140">2140</th><td><a class="tu type" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt">ARMPreAllocLoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt16CanFormLdStDWordEPN4llvm12MachineInstrES3_RNS1_8DebugLocERjS6_S6_S6_RiS6_RNS1_5ARMCC9CondCodesERb" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::CanFormLdStDWord' data-type='bool (anonymous namespace)::ARMPreAllocLoadStoreOpt::CanFormLdStDWord(llvm::MachineInstr * Op0, llvm::MachineInstr * Op1, llvm::DebugLoc &amp; dl, unsigned int &amp; NewOpc, unsigned int &amp; FirstReg, unsigned int &amp; SecondReg, unsigned int &amp; BaseReg, int &amp; Offset, unsigned int &amp; PredReg, ARMCC::CondCodes &amp; Pred, bool &amp; isT2)' data-ref="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt16CanFormLdStDWordEPN4llvm12MachineInstrES3_RNS1_8DebugLocERjS6_S6_S6_RiS6_RNS1_5ARMCC9CondCodesERb">CanFormLdStDWord</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="418Op0" title='Op0' data-type='llvm::MachineInstr *' data-ref="418Op0">Op0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="419Op1" title='Op1' data-type='llvm::MachineInstr *' data-ref="419Op1">Op1</dfn>,</td></tr>
<tr><th id="2141">2141</th><td>                                          <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="420dl" title='dl' data-type='llvm::DebugLoc &amp;' data-ref="420dl">dl</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="421NewOpc" title='NewOpc' data-type='unsigned int &amp;' data-ref="421NewOpc">NewOpc</dfn>,</td></tr>
<tr><th id="2142">2142</th><td>                                          <em>unsigned</em> &amp;<dfn class="local col2 decl" id="422FirstReg" title='FirstReg' data-type='unsigned int &amp;' data-ref="422FirstReg">FirstReg</dfn>,</td></tr>
<tr><th id="2143">2143</th><td>                                          <em>unsigned</em> &amp;<dfn class="local col3 decl" id="423SecondReg" title='SecondReg' data-type='unsigned int &amp;' data-ref="423SecondReg">SecondReg</dfn>,</td></tr>
<tr><th id="2144">2144</th><td>                                          <em>unsigned</em> &amp;<dfn class="local col4 decl" id="424BaseReg" title='BaseReg' data-type='unsigned int &amp;' data-ref="424BaseReg">BaseReg</dfn>, <em>int</em> &amp;<dfn class="local col5 decl" id="425Offset" title='Offset' data-type='int &amp;' data-ref="425Offset">Offset</dfn>,</td></tr>
<tr><th id="2145">2145</th><td>                                          <em>unsigned</em> &amp;<dfn class="local col6 decl" id="426PredReg" title='PredReg' data-type='unsigned int &amp;' data-ref="426PredReg">PredReg</dfn>,</td></tr>
<tr><th id="2146">2146</th><td>                                          <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> &amp;<dfn class="local col7 decl" id="427Pred" title='Pred' data-type='ARMCC::CondCodes &amp;' data-ref="427Pred">Pred</dfn>,</td></tr>
<tr><th id="2147">2147</th><td>                                          <em>bool</em> &amp;<dfn class="local col8 decl" id="428isT2" title='isT2' data-type='bool &amp;' data-ref="428isT2">isT2</dfn>) {</td></tr>
<tr><th id="2148">2148</th><td>  <i>// Make sure we're allowed to generate LDRD/STRD.</i></td></tr>
<tr><th id="2149">2149</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::STI" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::STI' data-use='r' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV5TEOpsEv" title='llvm::ARMSubtarget::hasV5TEOps' data-ref="_ZNK4llvm12ARMSubtarget10hasV5TEOpsEv">hasV5TEOps</a>())</td></tr>
<tr><th id="2150">2150</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2151">2151</th><td></td></tr>
<tr><th id="2152">2152</th><td>  <i>// FIXME: VLDRS / VSTRS -&gt; VLDRD / VSTRD</i></td></tr>
<tr><th id="2153">2153</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="429Scale" title='Scale' data-type='unsigned int' data-ref="429Scale">Scale</dfn> = <var>1</var>;</td></tr>
<tr><th id="2154">2154</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="430Opcode" title='Opcode' data-type='unsigned int' data-ref="430Opcode">Opcode</dfn> = <a class="local col8 ref" href="#418Op0" title='Op0' data-ref="418Op0">Op0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2155">2155</th><td>  <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>) {</td></tr>
<tr><th id="2156">2156</th><td>    NewOpc = ARM::<span class='error' title="no member named &apos;LDRD&apos; in namespace &apos;llvm::ARM&apos;">LDRD</span>;</td></tr>
<tr><th id="2157">2157</th><td>  } <b>else</b> <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;STRi12&apos; in namespace &apos;llvm::ARM&apos;">STRi12</span>) {</td></tr>
<tr><th id="2158">2158</th><td>    NewOpc = ARM::<span class='error' title="no member named &apos;STRD&apos; in namespace &apos;llvm::ARM&apos;">STRD</span>;</td></tr>
<tr><th id="2159">2159</th><td>  } <b>else</b> <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;t2LDRi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi8</span> || Opcode == ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span>) {</td></tr>
<tr><th id="2160">2160</th><td>    NewOpc = ARM::<span class='error' title="no member named &apos;t2LDRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRDi8</span>;</td></tr>
<tr><th id="2161">2161</th><td>    <a class="local col9 ref" href="#429Scale" title='Scale' data-ref="429Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="2162">2162</th><td>    <a class="local col8 ref" href="#428isT2" title='isT2' data-ref="428isT2">isT2</a> = <b>true</b>;</td></tr>
<tr><th id="2163">2163</th><td>  } <b>else</b> <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;t2STRi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRi8</span> || Opcode == ARM::<span class='error' title="no member named &apos;t2STRi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRi12</span>) {</td></tr>
<tr><th id="2164">2164</th><td>    NewOpc = ARM::<span class='error' title="no member named &apos;t2STRDi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRDi8</span>;</td></tr>
<tr><th id="2165">2165</th><td>    <a class="local col9 ref" href="#429Scale" title='Scale' data-ref="429Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="2166">2166</th><td>    <a class="local col8 ref" href="#428isT2" title='isT2' data-ref="428isT2">isT2</a> = <b>true</b>;</td></tr>
<tr><th id="2167">2167</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2168">2168</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2169">2169</th><td>  }</td></tr>
<tr><th id="2170">2170</th><td></td></tr>
<tr><th id="2171">2171</th><td>  <i>// Make sure the base address satisfies i64 ld / st alignment requirement.</i></td></tr>
<tr><th id="2172">2172</th><td><i>  // At the moment, we ignore the memoryoperand's value.</i></td></tr>
<tr><th id="2173">2173</th><td><i>  // If we want to use AliasAnalysis, we should check it accordingly.</i></td></tr>
<tr><th id="2174">2174</th><td>  <b>if</b> (!<a class="local col8 ref" href="#418Op0" title='Op0' data-ref="418Op0">Op0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>() ||</td></tr>
<tr><th id="2175">2175</th><td>      (*<a class="local col8 ref" href="#418Op0" title='Op0' data-ref="418Op0">Op0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand10isVolatileEv" title='llvm::MachineMemOperand::isVolatile' data-ref="_ZNK4llvm17MachineMemOperand10isVolatileEv">isVolatile</a>() ||</td></tr>
<tr><th id="2176">2176</th><td>      (*<a class="local col8 ref" href="#418Op0" title='Op0' data-ref="418Op0">Op0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8isAtomicEv" title='llvm::MachineMemOperand::isAtomic' data-ref="_ZNK4llvm17MachineMemOperand8isAtomicEv">isAtomic</a>())</td></tr>
<tr><th id="2177">2177</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2178">2178</th><td></td></tr>
<tr><th id="2179">2179</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="431Align" title='Align' data-type='unsigned int' data-ref="431Align">Align</dfn> = (*<a class="local col8 ref" href="#418Op0" title='Op0' data-ref="418Op0">Op0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAlignmentEv" title='llvm::MachineMemOperand::getAlignment' data-ref="_ZNK4llvm17MachineMemOperand12getAlignmentEv">getAlignment</a>();</td></tr>
<tr><th id="2180">2180</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col2 decl" id="432Func" title='Func' data-type='const llvm::Function &amp;' data-ref="432Func">Func</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MF" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::MF' data-use='r' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="2181">2181</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="433ReqAlign" title='ReqAlign' data-type='unsigned int' data-ref="433ReqAlign">ReqAlign</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::STI" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::STI' data-use='r' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8hasV6OpsEv" title='llvm::ARMSubtarget::hasV6Ops' data-ref="_ZNK4llvm12ARMSubtarget8hasV6OpsEv">hasV6Ops</a>()</td></tr>
<tr><th id="2182">2182</th><td>    ? <a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TD" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::TD' data-use='r' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TD">TD</a>-&gt;<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getABITypeAlignment' data-ref="_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE">getABITypeAlignment</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt64TyERNS_11LLVMContextE" title='llvm::Type::getInt64Ty' data-ref="_ZN4llvm4Type10getInt64TyERNS_11LLVMContextE">getInt64Ty</a>(<span class='refarg'><a class="local col2 ref" href="#432Func" title='Func' data-ref="432Func">Func</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>))</td></tr>
<tr><th id="2183">2183</th><td>    : <var>8</var>;  <i>// Pre-v6 need 8-byte align</i></td></tr>
<tr><th id="2184">2184</th><td>  <b>if</b> (<a class="local col1 ref" href="#431Align" title='Align' data-ref="431Align">Align</a> &lt; <a class="local col3 ref" href="#433ReqAlign" title='ReqAlign' data-ref="433ReqAlign">ReqAlign</a>)</td></tr>
<tr><th id="2185">2185</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2186">2186</th><td></td></tr>
<tr><th id="2187">2187</th><td>  <i>// Then make sure the immediate offset fits.</i></td></tr>
<tr><th id="2188">2188</th><td>  <em>int</em> <dfn class="local col4 decl" id="434OffImm" title='OffImm' data-type='int' data-ref="434OffImm">OffImm</dfn> = <a class="tu ref" href="#_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE" title='getMemoryOpOffset' data-use='c' data-ref="_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE">getMemoryOpOffset</a>(*<a class="local col8 ref" href="#418Op0" title='Op0' data-ref="418Op0">Op0</a>);</td></tr>
<tr><th id="2189">2189</th><td>  <b>if</b> (<a class="local col8 ref" href="#428isT2" title='isT2' data-ref="428isT2">isT2</a>) {</td></tr>
<tr><th id="2190">2190</th><td>    <em>int</em> <dfn class="local col5 decl" id="435Limit" title='Limit' data-type='int' data-ref="435Limit">Limit</dfn> = (<var>1</var> &lt;&lt; <var>8</var>) * <a class="local col9 ref" href="#429Scale" title='Scale' data-ref="429Scale">Scale</a>;</td></tr>
<tr><th id="2191">2191</th><td>    <b>if</b> (<a class="local col4 ref" href="#434OffImm" title='OffImm' data-ref="434OffImm">OffImm</a> &gt;= <a class="local col5 ref" href="#435Limit" title='Limit' data-ref="435Limit">Limit</a> || (<a class="local col4 ref" href="#434OffImm" title='OffImm' data-ref="434OffImm">OffImm</a> &lt;= -<a class="local col5 ref" href="#435Limit" title='Limit' data-ref="435Limit">Limit</a>) || (<a class="local col4 ref" href="#434OffImm" title='OffImm' data-ref="434OffImm">OffImm</a> &amp; (<a class="local col9 ref" href="#429Scale" title='Scale' data-ref="429Scale">Scale</a>-<var>1</var>)))</td></tr>
<tr><th id="2192">2192</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2193">2193</th><td>    <a class="local col5 ref" href="#425Offset" title='Offset' data-ref="425Offset">Offset</a> = <a class="local col4 ref" href="#434OffImm" title='OffImm' data-ref="434OffImm">OffImm</a>;</td></tr>
<tr><th id="2194">2194</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2195">2195</th><td>    <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col6 decl" id="436AddSub" title='AddSub' data-type='ARM_AM::AddrOpc' data-ref="436AddSub">AddSub</dfn> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>;</td></tr>
<tr><th id="2196">2196</th><td>    <b>if</b> (<a class="local col4 ref" href="#434OffImm" title='OffImm' data-ref="434OffImm">OffImm</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="2197">2197</th><td>      <a class="local col6 ref" href="#436AddSub" title='AddSub' data-ref="436AddSub">AddSub</a> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>;</td></tr>
<tr><th id="2198">2198</th><td>      <a class="local col4 ref" href="#434OffImm" title='OffImm' data-ref="434OffImm">OffImm</a> = - <a class="local col4 ref" href="#434OffImm" title='OffImm' data-ref="434OffImm">OffImm</a>;</td></tr>
<tr><th id="2199">2199</th><td>    }</td></tr>
<tr><th id="2200">2200</th><td>    <em>int</em> <dfn class="local col7 decl" id="437Limit" title='Limit' data-type='int' data-ref="437Limit">Limit</dfn> = (<var>1</var> &lt;&lt; <var>8</var>) * <a class="local col9 ref" href="#429Scale" title='Scale' data-ref="429Scale">Scale</a>;</td></tr>
<tr><th id="2201">2201</th><td>    <b>if</b> (<a class="local col4 ref" href="#434OffImm" title='OffImm' data-ref="434OffImm">OffImm</a> &gt;= <a class="local col7 ref" href="#437Limit" title='Limit' data-ref="437Limit">Limit</a> || (<a class="local col4 ref" href="#434OffImm" title='OffImm' data-ref="434OffImm">OffImm</a> &amp; (<a class="local col9 ref" href="#429Scale" title='Scale' data-ref="429Scale">Scale</a>-<var>1</var>)))</td></tr>
<tr><th id="2202">2202</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2203">2203</th><td>    <a class="local col5 ref" href="#425Offset" title='Offset' data-ref="425Offset">Offset</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM9getAM3OpcENS0_7AddrOpcEhj" title='llvm::ARM_AM::getAM3Opc' data-ref="_ZN4llvm6ARM_AM9getAM3OpcENS0_7AddrOpcEhj">getAM3Opc</a>(<a class="local col6 ref" href="#436AddSub" title='AddSub' data-ref="436AddSub">AddSub</a>, <a class="local col4 ref" href="#434OffImm" title='OffImm' data-ref="434OffImm">OffImm</a>);</td></tr>
<tr><th id="2204">2204</th><td>  }</td></tr>
<tr><th id="2205">2205</th><td>  <a class="local col2 ref" href="#422FirstReg" title='FirstReg' data-ref="422FirstReg">FirstReg</a> = <a class="local col8 ref" href="#418Op0" title='Op0' data-ref="418Op0">Op0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2206">2206</th><td>  <a class="local col3 ref" href="#423SecondReg" title='SecondReg' data-ref="423SecondReg">SecondReg</a> = <a class="local col9 ref" href="#419Op1" title='Op1' data-ref="419Op1">Op1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2207">2207</th><td>  <b>if</b> (<a class="local col2 ref" href="#422FirstReg" title='FirstReg' data-ref="422FirstReg">FirstReg</a> == <a class="local col3 ref" href="#423SecondReg" title='SecondReg' data-ref="423SecondReg">SecondReg</a>)</td></tr>
<tr><th id="2208">2208</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2209">2209</th><td>  <a class="local col4 ref" href="#424BaseReg" title='BaseReg' data-ref="424BaseReg">BaseReg</a> = <a class="local col8 ref" href="#418Op0" title='Op0' data-ref="418Op0">Op0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2210">2210</th><td>  <a class="local col7 ref" href="#427Pred" title='Pred' data-ref="427Pred">Pred</a> = <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj">getInstrPredicate</a>(*<a class="local col8 ref" href="#418Op0" title='Op0' data-ref="418Op0">Op0</a>, <span class='refarg'><a class="local col6 ref" href="#426PredReg" title='PredReg' data-ref="426PredReg">PredReg</a></span>);</td></tr>
<tr><th id="2211">2211</th><td>  <a class="local col0 ref" href="#420dl" title='dl' data-ref="420dl">dl</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col8 ref" href="#418Op0" title='Op0' data-ref="418Op0">Op0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2212">2212</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2213">2213</th><td>}</td></tr>
<tr><th id="2214">2214</th><td></td></tr>
<tr><th id="2215">2215</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt">ARMPreAllocLoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt13RescheduleOpsEPN4llvm17MachineBasicBlockERNS1_15SmallVectorImplIPNS1_12MachineInstrEEEjbRNS1_8DenseMapIS6_8386297" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::RescheduleOps' data-type='bool (anonymous namespace)::ARMPreAllocLoadStoreOpt::RescheduleOps(llvm::MachineBasicBlock * MBB, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; Ops, unsigned int Base, bool isLd, DenseMap&lt;llvm::MachineInstr *, unsigned int&gt; &amp; MI2LocMap)' data-ref="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt13RescheduleOpsEPN4llvm17MachineBasicBlockERNS1_15SmallVectorImplIPNS1_12MachineInstrEEEjbRNS1_8DenseMapIS6_8386297">RescheduleOps</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="438MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="438MBB">MBB</dfn>,</td></tr>
<tr><th id="2216">2216</th><td>                                 <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col9 decl" id="439Ops" title='Ops' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="439Ops">Ops</dfn>,</td></tr>
<tr><th id="2217">2217</th><td>                                 <em>unsigned</em> <dfn class="local col0 decl" id="440Base" title='Base' data-type='unsigned int' data-ref="440Base">Base</dfn>, <em>bool</em> <dfn class="local col1 decl" id="441isLd" title='isLd' data-type='bool' data-ref="441isLd">isLd</dfn>,</td></tr>
<tr><th id="2218">2218</th><td>                                 <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="442MI2LocMap" title='MI2LocMap' data-type='DenseMap&lt;llvm::MachineInstr *, unsigned int&gt; &amp;' data-ref="442MI2LocMap">MI2LocMap</dfn>) {</td></tr>
<tr><th id="2219">2219</th><td>  <em>bool</em> <dfn class="local col3 decl" id="443RetVal" title='RetVal' data-type='bool' data-ref="443RetVal">RetVal</dfn> = <b>false</b>;</td></tr>
<tr><th id="2220">2220</th><td></td></tr>
<tr><th id="2221">2221</th><td>  <i>// Sort by offset (in reverse order).</i></td></tr>
<tr><th id="2222">2222</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="local col9 ref" href="#439Ops" title='Ops' data-ref="439Ops">Ops</a></span>, [](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="444LHS" title='LHS' data-type='const llvm::MachineInstr *' data-ref="444LHS">LHS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="445RHS" title='RHS' data-type='const llvm::MachineInstr *' data-ref="445RHS">RHS</dfn>) {</td></tr>
<tr><th id="2223">2223</th><td>    <em>int</em> <dfn class="local col6 decl" id="446LOffset" title='LOffset' data-type='int' data-ref="446LOffset">LOffset</dfn> = <a class="tu ref" href="#_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE" title='getMemoryOpOffset' data-use='c' data-ref="_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE">getMemoryOpOffset</a>(*<a class="local col4 ref" href="#444LHS" title='LHS' data-ref="444LHS">LHS</a>);</td></tr>
<tr><th id="2224">2224</th><td>    <em>int</em> <dfn class="local col7 decl" id="447ROffset" title='ROffset' data-type='int' data-ref="447ROffset">ROffset</dfn> = <a class="tu ref" href="#_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE" title='getMemoryOpOffset' data-use='c' data-ref="_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE">getMemoryOpOffset</a>(*<a class="local col5 ref" href="#445RHS" title='RHS' data-ref="445RHS">RHS</a>);</td></tr>
<tr><th id="2225">2225</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LHS == RHS || LOffset != ROffset) ? void (0) : __assert_fail (&quot;LHS == RHS || LOffset != ROffset&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp&quot;, 2225, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#444LHS" title='LHS' data-ref="444LHS">LHS</a> == <a class="local col5 ref" href="#445RHS" title='RHS' data-ref="445RHS">RHS</a> || <a class="local col6 ref" href="#446LOffset" title='LOffset' data-ref="446LOffset">LOffset</a> != <a class="local col7 ref" href="#447ROffset" title='ROffset' data-ref="447ROffset">ROffset</a>);</td></tr>
<tr><th id="2226">2226</th><td>    <b>return</b> <a class="local col6 ref" href="#446LOffset" title='LOffset' data-ref="446LOffset">LOffset</a> &gt; <a class="local col7 ref" href="#447ROffset" title='ROffset' data-ref="447ROffset">ROffset</a>;</td></tr>
<tr><th id="2227">2227</th><td>  });</td></tr>
<tr><th id="2228">2228</th><td></td></tr>
<tr><th id="2229">2229</th><td>  <i>// The loads / stores of the same base are in order. Scan them from first to</i></td></tr>
<tr><th id="2230">2230</th><td><i>  // last and check for the following:</i></td></tr>
<tr><th id="2231">2231</th><td><i>  // 1. Any def of base.</i></td></tr>
<tr><th id="2232">2232</th><td><i>  // 2. Any gaps.</i></td></tr>
<tr><th id="2233">2233</th><td>  <b>while</b> (<a class="local col9 ref" href="#439Ops" title='Ops' data-ref="439Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>1</var>) {</td></tr>
<tr><th id="2234">2234</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="448FirstLoc" title='FirstLoc' data-type='unsigned int' data-ref="448FirstLoc">FirstLoc</dfn> = ~<var>0U</var>;</td></tr>
<tr><th id="2235">2235</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="449LastLoc" title='LastLoc' data-type='unsigned int' data-ref="449LastLoc">LastLoc</dfn> = <var>0</var>;</td></tr>
<tr><th id="2236">2236</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="450FirstOp" title='FirstOp' data-type='llvm::MachineInstr *' data-ref="450FirstOp">FirstOp</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2237">2237</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="451LastOp" title='LastOp' data-type='llvm::MachineInstr *' data-ref="451LastOp">LastOp</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2238">2238</th><td>    <em>int</em> <dfn class="local col2 decl" id="452LastOffset" title='LastOffset' data-type='int' data-ref="452LastOffset">LastOffset</dfn> = <var>0</var>;</td></tr>
<tr><th id="2239">2239</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="453LastOpcode" title='LastOpcode' data-type='unsigned int' data-ref="453LastOpcode">LastOpcode</dfn> = <var>0</var>;</td></tr>
<tr><th id="2240">2240</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="454LastBytes" title='LastBytes' data-type='unsigned int' data-ref="454LastBytes">LastBytes</dfn> = <var>0</var>;</td></tr>
<tr><th id="2241">2241</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="455NumMove" title='NumMove' data-type='unsigned int' data-ref="455NumMove">NumMove</dfn> = <var>0</var>;</td></tr>
<tr><th id="2242">2242</th><td>    <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="456i" title='i' data-type='int' data-ref="456i">i</dfn> = <a class="local col9 ref" href="#439Ops" title='Ops' data-ref="439Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() - <var>1</var>; <a class="local col6 ref" href="#456i" title='i' data-ref="456i">i</a> &gt;= <var>0</var>; --<a class="local col6 ref" href="#456i" title='i' data-ref="456i">i</a>) {</td></tr>
<tr><th id="2243">2243</th><td>      <i>// Make sure each operation has the same kind.</i></td></tr>
<tr><th id="2244">2244</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="457Op" title='Op' data-type='llvm::MachineInstr *' data-ref="457Op">Op</dfn> = <a class="local col9 ref" href="#439Ops" title='Ops' data-ref="439Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#456i" title='i' data-ref="456i">i</a>]</a>;</td></tr>
<tr><th id="2245">2245</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="458LSMOpcode" title='LSMOpcode' data-type='unsigned int' data-ref="458LSMOpcode">LSMOpcode</dfn></td></tr>
<tr><th id="2246">2246</th><td>        = <a class="tu ref" href="#_ZL26getLoadStoreMultipleOpcodejN4llvm6ARM_AM9AMSubModeE" title='getLoadStoreMultipleOpcode' data-use='c' data-ref="_ZL26getLoadStoreMultipleOpcodejN4llvm6ARM_AM9AMSubModeE">getLoadStoreMultipleOpcode</a>(<a class="local col7 ref" href="#457Op" title='Op' data-ref="457Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ia" title='llvm::ARM_AM::AMSubMode::ia' data-ref="llvm::ARM_AM::AMSubMode::ia">ia</a>);</td></tr>
<tr><th id="2247">2247</th><td>      <b>if</b> (<a class="local col3 ref" href="#453LastOpcode" title='LastOpcode' data-ref="453LastOpcode">LastOpcode</a> &amp;&amp; <a class="local col8 ref" href="#458LSMOpcode" title='LSMOpcode' data-ref="458LSMOpcode">LSMOpcode</a> != <a class="local col3 ref" href="#453LastOpcode" title='LastOpcode' data-ref="453LastOpcode">LastOpcode</a>)</td></tr>
<tr><th id="2248">2248</th><td>        <b>break</b>;</td></tr>
<tr><th id="2249">2249</th><td></td></tr>
<tr><th id="2250">2250</th><td>      <i>// Check that we have a continuous set of offsets.</i></td></tr>
<tr><th id="2251">2251</th><td>      <em>int</em> <dfn class="local col9 decl" id="459Offset" title='Offset' data-type='int' data-ref="459Offset">Offset</dfn> = <a class="tu ref" href="#_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE" title='getMemoryOpOffset' data-use='c' data-ref="_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE">getMemoryOpOffset</a>(*<a class="local col7 ref" href="#457Op" title='Op' data-ref="457Op">Op</a>);</td></tr>
<tr><th id="2252">2252</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="460Bytes" title='Bytes' data-type='unsigned int' data-ref="460Bytes">Bytes</dfn> = <a class="tu ref" href="#_ZL25getLSMultipleTransferSizePKN4llvm12MachineInstrE" title='getLSMultipleTransferSize' data-use='c' data-ref="_ZL25getLSMultipleTransferSizePKN4llvm12MachineInstrE">getLSMultipleTransferSize</a>(<a class="local col7 ref" href="#457Op" title='Op' data-ref="457Op">Op</a>);</td></tr>
<tr><th id="2253">2253</th><td>      <b>if</b> (<a class="local col4 ref" href="#454LastBytes" title='LastBytes' data-ref="454LastBytes">LastBytes</a>) {</td></tr>
<tr><th id="2254">2254</th><td>        <b>if</b> (<a class="local col0 ref" href="#460Bytes" title='Bytes' data-ref="460Bytes">Bytes</a> != <a class="local col4 ref" href="#454LastBytes" title='LastBytes' data-ref="454LastBytes">LastBytes</a> || <a class="local col9 ref" href="#459Offset" title='Offset' data-ref="459Offset">Offset</a> != (<a class="local col2 ref" href="#452LastOffset" title='LastOffset' data-ref="452LastOffset">LastOffset</a> + (<em>int</em>)<a class="local col0 ref" href="#460Bytes" title='Bytes' data-ref="460Bytes">Bytes</a>))</td></tr>
<tr><th id="2255">2255</th><td>          <b>break</b>;</td></tr>
<tr><th id="2256">2256</th><td>      }</td></tr>
<tr><th id="2257">2257</th><td></td></tr>
<tr><th id="2258">2258</th><td>      <i>// Don't try to reschedule too many instructions.</i></td></tr>
<tr><th id="2259">2259</th><td>      <b>if</b> (<a class="local col5 ref" href="#455NumMove" title='NumMove' data-ref="455NumMove">NumMove</a> == <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#InstReorderLimit" title='InstReorderLimit' data-use='m' data-ref="InstReorderLimit">InstReorderLimit</a>)</td></tr>
<tr><th id="2260">2260</th><td>        <b>break</b>;</td></tr>
<tr><th id="2261">2261</th><td></td></tr>
<tr><th id="2262">2262</th><td>      <i>// Found a mergable instruction; save information about it.</i></td></tr>
<tr><th id="2263">2263</th><td>      ++<a class="local col5 ref" href="#455NumMove" title='NumMove' data-ref="455NumMove">NumMove</a>;</td></tr>
<tr><th id="2264">2264</th><td>      <a class="local col2 ref" href="#452LastOffset" title='LastOffset' data-ref="452LastOffset">LastOffset</a> = <a class="local col9 ref" href="#459Offset" title='Offset' data-ref="459Offset">Offset</a>;</td></tr>
<tr><th id="2265">2265</th><td>      <a class="local col4 ref" href="#454LastBytes" title='LastBytes' data-ref="454LastBytes">LastBytes</a> = <a class="local col0 ref" href="#460Bytes" title='Bytes' data-ref="460Bytes">Bytes</a>;</td></tr>
<tr><th id="2266">2266</th><td>      <a class="local col3 ref" href="#453LastOpcode" title='LastOpcode' data-ref="453LastOpcode">LastOpcode</a> = <a class="local col8 ref" href="#458LSMOpcode" title='LSMOpcode' data-ref="458LSMOpcode">LSMOpcode</a>;</td></tr>
<tr><th id="2267">2267</th><td></td></tr>
<tr><th id="2268">2268</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="461Loc" title='Loc' data-type='unsigned int' data-ref="461Loc">Loc</dfn> = <a class="local col2 ref" href="#442MI2LocMap" title='MI2LocMap' data-ref="442MI2LocMap">MI2LocMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col7 ref" href="#457Op" title='Op' data-ref="457Op">Op</a>]</a>;</td></tr>
<tr><th id="2269">2269</th><td>      <b>if</b> (<a class="local col1 ref" href="#461Loc" title='Loc' data-ref="461Loc">Loc</a> &lt;= <a class="local col8 ref" href="#448FirstLoc" title='FirstLoc' data-ref="448FirstLoc">FirstLoc</a>) {</td></tr>
<tr><th id="2270">2270</th><td>        <a class="local col8 ref" href="#448FirstLoc" title='FirstLoc' data-ref="448FirstLoc">FirstLoc</a> = <a class="local col1 ref" href="#461Loc" title='Loc' data-ref="461Loc">Loc</a>;</td></tr>
<tr><th id="2271">2271</th><td>        <a class="local col0 ref" href="#450FirstOp" title='FirstOp' data-ref="450FirstOp">FirstOp</a> = <a class="local col7 ref" href="#457Op" title='Op' data-ref="457Op">Op</a>;</td></tr>
<tr><th id="2272">2272</th><td>      }</td></tr>
<tr><th id="2273">2273</th><td>      <b>if</b> (<a class="local col1 ref" href="#461Loc" title='Loc' data-ref="461Loc">Loc</a> &gt;= <a class="local col9 ref" href="#449LastLoc" title='LastLoc' data-ref="449LastLoc">LastLoc</a>) {</td></tr>
<tr><th id="2274">2274</th><td>        <a class="local col9 ref" href="#449LastLoc" title='LastLoc' data-ref="449LastLoc">LastLoc</a> = <a class="local col1 ref" href="#461Loc" title='Loc' data-ref="461Loc">Loc</a>;</td></tr>
<tr><th id="2275">2275</th><td>        <a class="local col1 ref" href="#451LastOp" title='LastOp' data-ref="451LastOp">LastOp</a> = <a class="local col7 ref" href="#457Op" title='Op' data-ref="457Op">Op</a>;</td></tr>
<tr><th id="2276">2276</th><td>      }</td></tr>
<tr><th id="2277">2277</th><td>    }</td></tr>
<tr><th id="2278">2278</th><td></td></tr>
<tr><th id="2279">2279</th><td>    <b>if</b> (<a class="local col5 ref" href="#455NumMove" title='NumMove' data-ref="455NumMove">NumMove</a> &lt;= <var>1</var>)</td></tr>
<tr><th id="2280">2280</th><td>      <a class="local col9 ref" href="#439Ops" title='Ops' data-ref="439Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="2281">2281</th><td>    <b>else</b> {</td></tr>
<tr><th id="2282">2282</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col2 decl" id="462MemOps" title='MemOps' data-type='SmallPtrSet&lt;llvm::MachineInstr *, 4&gt;' data-ref="462MemOps">MemOps</dfn>;</td></tr>
<tr><th id="2283">2283</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col3 decl" id="463MemRegs" title='MemRegs' data-type='SmallSet&lt;unsigned int, 4&gt;' data-ref="463MemRegs">MemRegs</dfn>;</td></tr>
<tr><th id="2284">2284</th><td>      <b>for</b> (<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col4 decl" id="464i" title='i' data-type='size_t' data-ref="464i">i</dfn> = <a class="local col9 ref" href="#439Ops" title='Ops' data-ref="439Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() - <a class="local col5 ref" href="#455NumMove" title='NumMove' data-ref="455NumMove">NumMove</a>, <dfn class="local col5 decl" id="465e" title='e' data-type='size_t' data-ref="465e">e</dfn> = <a class="local col9 ref" href="#439Ops" title='Ops' data-ref="439Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col4 ref" href="#464i" title='i' data-ref="464i">i</a> != <a class="local col5 ref" href="#465e" title='e' data-ref="465e">e</a>; ++<a class="local col4 ref" href="#464i" title='i' data-ref="464i">i</a>) {</td></tr>
<tr><th id="2285">2285</th><td>        <a class="local col2 ref" href="#462MemOps" title='MemOps' data-ref="462MemOps">MemOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col9 ref" href="#439Ops" title='Ops' data-ref="439Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#464i" title='i' data-ref="464i">i</a>]</a>);</td></tr>
<tr><th id="2286">2286</th><td>        <a class="local col3 ref" href="#463MemRegs" title='MemRegs' data-ref="463MemRegs">MemRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col9 ref" href="#439Ops" title='Ops' data-ref="439Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#464i" title='i' data-ref="464i">i</a>]</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2287">2287</th><td>      }</td></tr>
<tr><th id="2288">2288</th><td></td></tr>
<tr><th id="2289">2289</th><td>      <i>// Be conservative, if the instructions are too far apart, don't</i></td></tr>
<tr><th id="2290">2290</th><td><i>      // move them. We want to limit the increase of register pressure.</i></td></tr>
<tr><th id="2291">2291</th><td>      <em>bool</em> <dfn class="local col6 decl" id="466DoMove" title='DoMove' data-type='bool' data-ref="466DoMove">DoMove</dfn> = (<a class="local col9 ref" href="#449LastLoc" title='LastLoc' data-ref="449LastLoc">LastLoc</a> - <a class="local col8 ref" href="#448FirstLoc" title='FirstLoc' data-ref="448FirstLoc">FirstLoc</a>) &lt;= <a class="local col5 ref" href="#455NumMove" title='NumMove' data-ref="455NumMove">NumMove</a>*<var>4</var>; <i>// FIXME: Tune this.</i></td></tr>
<tr><th id="2292">2292</th><td>      <b>if</b> (<a class="local col6 ref" href="#466DoMove" title='DoMove' data-ref="466DoMove">DoMove</a>)</td></tr>
<tr><th id="2293">2293</th><td>        <a class="local col6 ref" href="#466DoMove" title='DoMove' data-ref="466DoMove">DoMove</a> = <a class="tu ref" href="#_ZL25IsSafeAndProfitableToMovebjN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_RNS_15SmallPtrSetImplIPS1_EERNS_8SmallSetIjLj4ESt4lessIj16525984" title='IsSafeAndProfitableToMove' data-use='c' data-ref="_ZL25IsSafeAndProfitableToMovebjN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_RNS_15SmallPtrSetImplIPS1_EERNS_8SmallSetIjLj4ESt4lessIj16525984">IsSafeAndProfitableToMove</a>(<a class="local col1 ref" href="#441isLd" title='isLd' data-ref="441isLd">isLd</a>, <a class="local col0 ref" href="#440Base" title='Base' data-ref="440Base">Base</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col0 ref" href="#450FirstOp" title='FirstOp' data-ref="450FirstOp">FirstOp</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#451LastOp" title='LastOp' data-ref="451LastOp">LastOp</a>,</td></tr>
<tr><th id="2294">2294</th><td>                                           <span class='refarg'><a class="local col2 ref" href="#462MemOps" title='MemOps' data-ref="462MemOps">MemOps</a></span>, <span class='refarg'><a class="local col3 ref" href="#463MemRegs" title='MemRegs' data-ref="463MemRegs">MemRegs</a></span>, <a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TRI" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TRI">TRI</a>, <a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::AA" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::AA' data-use='r' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::AA">AA</a>);</td></tr>
<tr><th id="2295">2295</th><td>      <b>if</b> (!<a class="local col6 ref" href="#466DoMove" title='DoMove' data-ref="466DoMove">DoMove</a>) {</td></tr>
<tr><th id="2296">2296</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="467i" title='i' data-type='unsigned int' data-ref="467i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#467i" title='i' data-ref="467i">i</a> != <a class="local col5 ref" href="#455NumMove" title='NumMove' data-ref="455NumMove">NumMove</a>; ++<a class="local col7 ref" href="#467i" title='i' data-ref="467i">i</a>)</td></tr>
<tr><th id="2297">2297</th><td>          <a class="local col9 ref" href="#439Ops" title='Ops' data-ref="439Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="2298">2298</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2299">2299</th><td>        <i>// This is the new location for the loads / stores.</i></td></tr>
<tr><th id="2300">2300</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="468InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="468InsertPos">InsertPos</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#441isLd" title='isLd' data-ref="441isLd">isLd</a> ? <a class="local col0 ref" href="#450FirstOp" title='FirstOp' data-ref="450FirstOp">FirstOp</a> : <a class="local col1 ref" href="#451LastOp" title='LastOp' data-ref="451LastOp">LastOp</a>;</td></tr>
<tr><th id="2301">2301</th><td>        <b>while</b> (<a class="local col8 ref" href="#468InsertPos" title='InsertPos' data-ref="468InsertPos">InsertPos</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp;</td></tr>
<tr><th id="2302">2302</th><td>               (<a class="local col2 ref" href="#462MemOps" title='MemOps' data-ref="462MemOps">MemOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#468InsertPos" title='InsertPos' data-ref="468InsertPos">InsertPos</a>) || <a class="local col8 ref" href="#468InsertPos" title='InsertPos' data-ref="468InsertPos">InsertPos</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()))</td></tr>
<tr><th id="2303">2303</th><td>          <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#468InsertPos" title='InsertPos' data-ref="468InsertPos">InsertPos</a>;</td></tr>
<tr><th id="2304">2304</th><td></td></tr>
<tr><th id="2305">2305</th><td>        <i>// If we are moving a pair of loads / stores, see if it makes sense</i></td></tr>
<tr><th id="2306">2306</th><td><i>        // to try to allocate a pair of registers that can form register pairs.</i></td></tr>
<tr><th id="2307">2307</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="469Op0" title='Op0' data-type='llvm::MachineInstr *' data-ref="469Op0">Op0</dfn> = <a class="local col9 ref" href="#439Ops" title='Ops' data-ref="439Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="2308">2308</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="470Op1" title='Op1' data-type='llvm::MachineInstr *' data-ref="470Op1">Op1</dfn> = <a class="local col9 ref" href="#439Ops" title='Ops' data-ref="439Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#439Ops" title='Ops' data-ref="439Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>()-<var>2</var>]</a>;</td></tr>
<tr><th id="2309">2309</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="471FirstReg" title='FirstReg' data-type='unsigned int' data-ref="471FirstReg">FirstReg</dfn> = <var>0</var>, <dfn class="local col2 decl" id="472SecondReg" title='SecondReg' data-type='unsigned int' data-ref="472SecondReg">SecondReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="2310">2310</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="473BaseReg" title='BaseReg' data-type='unsigned int' data-ref="473BaseReg">BaseReg</dfn> = <var>0</var>, <dfn class="local col4 decl" id="474PredReg" title='PredReg' data-type='unsigned int' data-ref="474PredReg">PredReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="2311">2311</th><td>        <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col5 decl" id="475Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="475Pred">Pred</dfn> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>;</td></tr>
<tr><th id="2312">2312</th><td>        <em>bool</em> <dfn class="local col6 decl" id="476isT2" title='isT2' data-type='bool' data-ref="476isT2">isT2</dfn> = <b>false</b>;</td></tr>
<tr><th id="2313">2313</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="477NewOpc" title='NewOpc' data-type='unsigned int' data-ref="477NewOpc">NewOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="2314">2314</th><td>        <em>int</em> <dfn class="local col8 decl" id="478Offset" title='Offset' data-type='int' data-ref="478Offset">Offset</dfn> = <var>0</var>;</td></tr>
<tr><th id="2315">2315</th><td>        <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col9 decl" id="479dl" title='dl' data-type='llvm::DebugLoc' data-ref="479dl">dl</dfn>;</td></tr>
<tr><th id="2316">2316</th><td>        <b>if</b> (<a class="local col5 ref" href="#455NumMove" title='NumMove' data-ref="455NumMove">NumMove</a> == <var>2</var> &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt16CanFormLdStDWordEPN4llvm12MachineInstrES3_RNS1_8DebugLocERjS6_S6_S6_RiS6_RNS1_5ARMCC9CondCodesERb" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::CanFormLdStDWord' data-use='c' data-ref="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt16CanFormLdStDWordEPN4llvm12MachineInstrES3_RNS1_8DebugLocERjS6_S6_S6_RiS6_RNS1_5ARMCC9CondCodesERb">CanFormLdStDWord</a>(<a class="local col9 ref" href="#469Op0" title='Op0' data-ref="469Op0">Op0</a>, <a class="local col0 ref" href="#470Op1" title='Op1' data-ref="470Op1">Op1</a>, <span class='refarg'><a class="local col9 ref" href="#479dl" title='dl' data-ref="479dl">dl</a></span>, <span class='refarg'><a class="local col7 ref" href="#477NewOpc" title='NewOpc' data-ref="477NewOpc">NewOpc</a></span>,</td></tr>
<tr><th id="2317">2317</th><td>                                             <span class='refarg'><a class="local col1 ref" href="#471FirstReg" title='FirstReg' data-ref="471FirstReg">FirstReg</a></span>, <span class='refarg'><a class="local col2 ref" href="#472SecondReg" title='SecondReg' data-ref="472SecondReg">SecondReg</a></span>, <span class='refarg'><a class="local col3 ref" href="#473BaseReg" title='BaseReg' data-ref="473BaseReg">BaseReg</a></span>,</td></tr>
<tr><th id="2318">2318</th><td>                                             <span class='refarg'><a class="local col8 ref" href="#478Offset" title='Offset' data-ref="478Offset">Offset</a></span>, <span class='refarg'><a class="local col4 ref" href="#474PredReg" title='PredReg' data-ref="474PredReg">PredReg</a></span>, <span class='refarg'><a class="local col5 ref" href="#475Pred" title='Pred' data-ref="475Pred">Pred</a></span>, <span class='refarg'><a class="local col6 ref" href="#476isT2" title='isT2' data-ref="476isT2">isT2</a></span>)) {</td></tr>
<tr><th id="2319">2319</th><td>          <a class="local col9 ref" href="#439Ops" title='Ops' data-ref="439Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="2320">2320</th><td>          <a class="local col9 ref" href="#439Ops" title='Ops' data-ref="439Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="2321">2321</th><td></td></tr>
<tr><th id="2322">2322</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="480MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="480MCID">MCID</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TII" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#477NewOpc" title='NewOpc' data-ref="477NewOpc">NewOpc</a>);</td></tr>
<tr><th id="2323">2323</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="481TRC" title='TRC' data-type='const llvm::TargetRegisterClass *' data-ref="481TRC">TRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TII" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col0 ref" href="#480MCID" title='MCID' data-ref="480MCID">MCID</a>, <var>0</var>, <a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TRI" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::TRI">TRI</a>, *<a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MF" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::MF' data-use='r' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MF">MF</a>);</td></tr>
<tr><th id="2324">2324</th><td>          <a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MRI" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::MRI' data-use='r' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col1 ref" href="#471FirstReg" title='FirstReg' data-ref="471FirstReg">FirstReg</a>, <a class="local col1 ref" href="#481TRC" title='TRC' data-ref="481TRC">TRC</a>);</td></tr>
<tr><th id="2325">2325</th><td>          <a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MRI" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::MRI' data-use='r' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col2 ref" href="#472SecondReg" title='SecondReg' data-ref="472SecondReg">SecondReg</a>, <a class="local col1 ref" href="#481TRC" title='TRC' data-ref="481TRC">TRC</a>);</td></tr>
<tr><th id="2326">2326</th><td></td></tr>
<tr><th id="2327">2327</th><td>          <i>// Form the pair instruction.</i></td></tr>
<tr><th id="2328">2328</th><td>          <b>if</b> (<a class="local col1 ref" href="#441isLd" title='isLd' data-ref="441isLd">isLd</a>) {</td></tr>
<tr><th id="2329">2329</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="482MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="482MIB">MIB</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#468InsertPos" title='InsertPos' data-ref="468InsertPos">InsertPos</a>, <a class="local col9 ref" href="#479dl" title='dl' data-ref="479dl">dl</a>, <a class="local col0 ref" href="#480MCID" title='MCID' data-ref="480MCID">MCID</a>)</td></tr>
<tr><th id="2330">2330</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#471FirstReg" title='FirstReg' data-ref="471FirstReg">FirstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>)</td></tr>
<tr><th id="2331">2331</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#472SecondReg" title='SecondReg' data-ref="472SecondReg">SecondReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>)</td></tr>
<tr><th id="2332">2332</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#473BaseReg" title='BaseReg' data-ref="473BaseReg">BaseReg</a>);</td></tr>
<tr><th id="2333">2333</th><td>            <i>// FIXME: We're converting from LDRi12 to an insn that still</i></td></tr>
<tr><th id="2334">2334</th><td><i>            // uses addrmode2, so we need an explicit offset reg. It should</i></td></tr>
<tr><th id="2335">2335</th><td><i>            // always by reg0 since we're transforming LDRi12s.</i></td></tr>
<tr><th id="2336">2336</th><td>            <b>if</b> (!<a class="local col6 ref" href="#476isT2" title='isT2' data-ref="476isT2">isT2</a>)</td></tr>
<tr><th id="2337">2337</th><td>              <a class="local col2 ref" href="#482MIB" title='MIB' data-ref="482MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>);</td></tr>
<tr><th id="2338">2338</th><td>            <a class="local col2 ref" href="#482MIB" title='MIB' data-ref="482MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#478Offset" title='Offset' data-ref="478Offset">Offset</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#475Pred" title='Pred' data-ref="475Pred">Pred</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#474PredReg" title='PredReg' data-ref="474PredReg">PredReg</a>);</td></tr>
<tr><th id="2339">2339</th><td>            <a class="local col2 ref" href="#482MIB" title='MIB' data-ref="482MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE" title='llvm::MachineInstrBuilder::cloneMergedMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE">cloneMergedMemRefs</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#469Op0" title='Op0' data-ref="469Op0">Op0</a>, <a class="local col0 ref" href="#470Op1" title='Op1' data-ref="470Op1">Op1</a>});</td></tr>
<tr><th id="2340">2340</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;Formed &quot; &lt;&lt; *MIB &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Formed "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#482MIB" title='MIB' data-ref="482MIB">MIB</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2341">2341</th><td>            <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#77" title='NumLDRDFormed' data-ref="NumLDRDFormed">NumLDRDFormed</a>;</td></tr>
<tr><th id="2342">2342</th><td>          } <b>else</b> {</td></tr>
<tr><th id="2343">2343</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="483MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="483MIB">MIB</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#468InsertPos" title='InsertPos' data-ref="468InsertPos">InsertPos</a>, <a class="local col9 ref" href="#479dl" title='dl' data-ref="479dl">dl</a>, <a class="local col0 ref" href="#480MCID" title='MCID' data-ref="480MCID">MCID</a>)</td></tr>
<tr><th id="2344">2344</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#471FirstReg" title='FirstReg' data-ref="471FirstReg">FirstReg</a>)</td></tr>
<tr><th id="2345">2345</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#472SecondReg" title='SecondReg' data-ref="472SecondReg">SecondReg</a>)</td></tr>
<tr><th id="2346">2346</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#473BaseReg" title='BaseReg' data-ref="473BaseReg">BaseReg</a>);</td></tr>
<tr><th id="2347">2347</th><td>            <i>// FIXME: We're converting from LDRi12 to an insn that still</i></td></tr>
<tr><th id="2348">2348</th><td><i>            // uses addrmode2, so we need an explicit offset reg. It should</i></td></tr>
<tr><th id="2349">2349</th><td><i>            // always by reg0 since we're transforming STRi12s.</i></td></tr>
<tr><th id="2350">2350</th><td>            <b>if</b> (!<a class="local col6 ref" href="#476isT2" title='isT2' data-ref="476isT2">isT2</a>)</td></tr>
<tr><th id="2351">2351</th><td>              <a class="local col3 ref" href="#483MIB" title='MIB' data-ref="483MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>);</td></tr>
<tr><th id="2352">2352</th><td>            <a class="local col3 ref" href="#483MIB" title='MIB' data-ref="483MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#478Offset" title='Offset' data-ref="478Offset">Offset</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#475Pred" title='Pred' data-ref="475Pred">Pred</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#474PredReg" title='PredReg' data-ref="474PredReg">PredReg</a>);</td></tr>
<tr><th id="2353">2353</th><td>            <a class="local col3 ref" href="#483MIB" title='MIB' data-ref="483MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE" title='llvm::MachineInstrBuilder::cloneMergedMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE">cloneMergedMemRefs</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#469Op0" title='Op0' data-ref="469Op0">Op0</a>, <a class="local col0 ref" href="#470Op1" title='Op1' data-ref="470Op1">Op1</a>});</td></tr>
<tr><th id="2354">2354</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;Formed &quot; &lt;&lt; *MIB &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Formed "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#483MIB" title='MIB' data-ref="483MIB">MIB</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2355">2355</th><td>            <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#78" title='NumSTRDFormed' data-ref="NumSTRDFormed">NumSTRDFormed</a>;</td></tr>
<tr><th id="2356">2356</th><td>          }</td></tr>
<tr><th id="2357">2357</th><td>          <a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE">erase</a>(<a class="local col9 ref" href="#469Op0" title='Op0' data-ref="469Op0">Op0</a>);</td></tr>
<tr><th id="2358">2358</th><td>          <a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE">erase</a>(<a class="local col0 ref" href="#470Op1" title='Op1' data-ref="470Op1">Op1</a>);</td></tr>
<tr><th id="2359">2359</th><td></td></tr>
<tr><th id="2360">2360</th><td>          <b>if</b> (!<a class="local col6 ref" href="#476isT2" title='isT2' data-ref="476isT2">isT2</a>) {</td></tr>
<tr><th id="2361">2361</th><td>            <i>// Add register allocation hints to form register pairs.</i></td></tr>
<tr><th id="2362">2362</th><td>            <a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MRI" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::MRI' data-use='r' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj" title='llvm::MachineRegisterInfo::setRegAllocationHint' data-ref="_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj">setRegAllocationHint</a>(<a class="local col1 ref" href="#471FirstReg" title='FirstReg' data-ref="471FirstReg">FirstReg</a>, <span class="namespace">ARMRI::</span><a class="enum" href="ARMBaseRegisterInfo.h.html#llvm::ARMRI::RegPairEven" title='llvm::ARMRI::RegPairEven' data-ref="llvm::ARMRI::RegPairEven">RegPairEven</a>, <a class="local col2 ref" href="#472SecondReg" title='SecondReg' data-ref="472SecondReg">SecondReg</a>);</td></tr>
<tr><th id="2363">2363</th><td>            <a class="tu member" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MRI" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::MRI' data-use='r' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj" title='llvm::MachineRegisterInfo::setRegAllocationHint' data-ref="_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj">setRegAllocationHint</a>(<a class="local col2 ref" href="#472SecondReg" title='SecondReg' data-ref="472SecondReg">SecondReg</a>,  <span class="namespace">ARMRI::</span><a class="enum" href="ARMBaseRegisterInfo.h.html#llvm::ARMRI::RegPairOdd" title='llvm::ARMRI::RegPairOdd' data-ref="llvm::ARMRI::RegPairOdd">RegPairOdd</a>, <a class="local col1 ref" href="#471FirstReg" title='FirstReg' data-ref="471FirstReg">FirstReg</a>);</td></tr>
<tr><th id="2364">2364</th><td>          }</td></tr>
<tr><th id="2365">2365</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2366">2366</th><td>          <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="484i" title='i' data-type='unsigned int' data-ref="484i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#484i" title='i' data-ref="484i">i</a> != <a class="local col5 ref" href="#455NumMove" title='NumMove' data-ref="455NumMove">NumMove</a>; ++<a class="local col4 ref" href="#484i" title='i' data-ref="484i">i</a>) {</td></tr>
<tr><th id="2367">2367</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="485Op" title='Op' data-type='llvm::MachineInstr *' data-ref="485Op">Op</dfn> = <a class="local col9 ref" href="#439Ops" title='Ops' data-ref="439Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="2368">2368</th><td>            <a class="local col9 ref" href="#439Ops" title='Ops' data-ref="439Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="2369">2369</th><td>            <a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#468InsertPos" title='InsertPos' data-ref="468InsertPos">InsertPos</a>, <a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col5 ref" href="#485Op" title='Op' data-ref="485Op">Op</a>);</td></tr>
<tr><th id="2370">2370</th><td>          }</td></tr>
<tr><th id="2371">2371</th><td>        }</td></tr>
<tr><th id="2372">2372</th><td></td></tr>
<tr><th id="2373">2373</th><td>        <a class="ref" href="#76" title='NumLdStMoved' data-ref="NumLdStMoved">NumLdStMoved</a> <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticpLEj" title='llvm::Statistic::operator+=' data-ref="_ZN4llvm9StatisticpLEj">+=</a> <a class="local col5 ref" href="#455NumMove" title='NumMove' data-ref="455NumMove">NumMove</a>;</td></tr>
<tr><th id="2374">2374</th><td>        <a class="local col3 ref" href="#443RetVal" title='RetVal' data-ref="443RetVal">RetVal</a> = <b>true</b>;</td></tr>
<tr><th id="2375">2375</th><td>      }</td></tr>
<tr><th id="2376">2376</th><td>    }</td></tr>
<tr><th id="2377">2377</th><td>  }</td></tr>
<tr><th id="2378">2378</th><td></td></tr>
<tr><th id="2379">2379</th><td>  <b>return</b> <a class="local col3 ref" href="#443RetVal" title='RetVal' data-ref="443RetVal">RetVal</a>;</td></tr>
<tr><th id="2380">2380</th><td>}</td></tr>
<tr><th id="2381">2381</th><td></td></tr>
<tr><th id="2382">2382</th><td><em>bool</em></td></tr>
<tr><th id="2383">2383</th><td><a class="tu type" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt">ARMPreAllocLoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt25RescheduleLoadStoreInstrsEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::RescheduleLoadStoreInstrs' data-type='bool (anonymous namespace)::ARMPreAllocLoadStoreOpt::RescheduleLoadStoreInstrs(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt25RescheduleLoadStoreInstrsEPN4llvm17MachineBasicBlockE">RescheduleLoadStoreInstrs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="486MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="486MBB">MBB</dfn>) {</td></tr>
<tr><th id="2384">2384</th><td>  <em>bool</em> <dfn class="local col7 decl" id="487RetVal" title='RetVal' data-type='bool' data-ref="487RetVal">RetVal</dfn> = <b>false</b>;</td></tr>
<tr><th id="2385">2385</th><td></td></tr>
<tr><th id="2386">2386</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <em>unsigned</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col8 decl" id="488MI2LocMap" title='MI2LocMap' data-type='DenseMap&lt;llvm::MachineInstr *, unsigned int&gt;' data-ref="488MI2LocMap">MI2LocMap</dfn>;</td></tr>
<tr><th id="2387">2387</th><td>  <b>using</b> <dfn class="local col9 typedef" id="489MapIt" title='MapIt' data-type='DenseMap&lt;unsigned int, SmallVector&lt;MachineInstr *, 4&gt; &gt;::iterator' data-ref="489MapIt">MapIt</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt;&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,llvm::SmallVector{llvm::MachineInstr*,4},llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsi12117443" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, llvm::SmallVector&lt;llvm::MachineInstr *, 4&gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::SmallVector&lt;llvm::MachineInstr *, 4&gt; &gt; &gt;, unsigned int, llvm::SmallVector&lt;llvm::MachineInstr *, 4&gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::SmallVector&lt;llvm::MachineInstr *, 4&gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, llvm::SmallVector&lt;llvm::MachineInstr *, 4&gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::SmallVector&lt;llvm::MachineInstr *, 4&gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,llvm::SmallVector{llvm::MachineInstr*,4},llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsi12117443">iterator</a>;</td></tr>
<tr><th id="2388">2388</th><td>  <b>using</b> <dfn class="local col0 typedef" id="490Base2InstMap" title='Base2InstMap' data-type='DenseMap&lt;unsigned int, SmallVector&lt;llvm::MachineInstr *, 4&gt; &gt;' data-ref="490Base2InstMap">Base2InstMap</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt;&gt;;</td></tr>
<tr><th id="2389">2389</th><td>  <b>using</b> <dfn class="local col1 typedef" id="491BaseVec" title='BaseVec' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="491BaseVec">BaseVec</dfn> = <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt;;</td></tr>
<tr><th id="2390">2390</th><td>  <a class="local col0 typedef" href="#490Base2InstMap" title='Base2InstMap' data-type='DenseMap&lt;unsigned int, SmallVector&lt;llvm::MachineInstr *, 4&gt; &gt;' data-ref="490Base2InstMap">Base2InstMap</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col2 decl" id="492Base2LdsMap" title='Base2LdsMap' data-type='Base2InstMap' data-ref="492Base2LdsMap">Base2LdsMap</dfn>;</td></tr>
<tr><th id="2391">2391</th><td>  <a class="local col0 typedef" href="#490Base2InstMap" title='Base2InstMap' data-type='DenseMap&lt;unsigned int, SmallVector&lt;llvm::MachineInstr *, 4&gt; &gt;' data-ref="490Base2InstMap">Base2InstMap</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col3 decl" id="493Base2StsMap" title='Base2StsMap' data-type='Base2InstMap' data-ref="493Base2StsMap">Base2StsMap</dfn>;</td></tr>
<tr><th id="2392">2392</th><td>  <a class="local col1 typedef" href="#491BaseVec" title='BaseVec' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="491BaseVec">BaseVec</a> <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="494LdBases" title='LdBases' data-type='BaseVec' data-ref="494LdBases">LdBases</dfn>;</td></tr>
<tr><th id="2393">2393</th><td>  <a class="local col1 typedef" href="#491BaseVec" title='BaseVec' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="491BaseVec">BaseVec</a> <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="495StBases" title='StBases' data-type='BaseVec' data-ref="495StBases">StBases</dfn>;</td></tr>
<tr><th id="2394">2394</th><td></td></tr>
<tr><th id="2395">2395</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="496Loc" title='Loc' data-type='unsigned int' data-ref="496Loc">Loc</dfn> = <var>0</var>;</td></tr>
<tr><th id="2396">2396</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="497MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="497MBBI">MBBI</dfn> = <a class="local col6 ref" href="#486MBB" title='MBB' data-ref="486MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="2397">2397</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="498E" title='E' data-type='MachineBasicBlock::iterator' data-ref="498E">E</dfn> = <a class="local col6 ref" href="#486MBB" title='MBB' data-ref="486MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="2398">2398</th><td>  <b>while</b> (<a class="local col7 ref" href="#497MBBI" title='MBBI' data-ref="497MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#498E" title='E' data-ref="498E">E</a>) {</td></tr>
<tr><th id="2399">2399</th><td>    <b>for</b> (; <a class="local col7 ref" href="#497MBBI" title='MBBI' data-ref="497MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#498E" title='E' data-ref="498E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#497MBBI" title='MBBI' data-ref="497MBBI">MBBI</a>) {</td></tr>
<tr><th id="2400">2400</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="499MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="499MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#497MBBI" title='MBBI' data-ref="497MBBI">MBBI</a>;</td></tr>
<tr><th id="2401">2401</th><td>      <b>if</b> (<a class="local col9 ref" href="#499MI" title='MI' data-ref="499MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col9 ref" href="#499MI" title='MI' data-ref="499MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>()) {</td></tr>
<tr><th id="2402">2402</th><td>        <i>// Stop at barriers.</i></td></tr>
<tr><th id="2403">2403</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#497MBBI" title='MBBI' data-ref="497MBBI">MBBI</a>;</td></tr>
<tr><th id="2404">2404</th><td>        <b>break</b>;</td></tr>
<tr><th id="2405">2405</th><td>      }</td></tr>
<tr><th id="2406">2406</th><td></td></tr>
<tr><th id="2407">2407</th><td>      <b>if</b> (!<a class="local col9 ref" href="#499MI" title='MI' data-ref="499MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="2408">2408</th><td>        <a class="local col8 ref" href="#488MI2LocMap" title='MI2LocMap' data-ref="488MI2LocMap">MI2LocMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col9 ref" href="#499MI" title='MI' data-ref="499MI">MI</a>]</a> = ++<a class="local col6 ref" href="#496Loc" title='Loc' data-ref="496Loc">Loc</a>;</td></tr>
<tr><th id="2409">2409</th><td></td></tr>
<tr><th id="2410">2410</th><td>      <b>if</b> (!<a class="tu ref" href="#_ZL10isMemoryOpRKN4llvm12MachineInstrE" title='isMemoryOp' data-use='c' data-ref="_ZL10isMemoryOpRKN4llvm12MachineInstrE">isMemoryOp</a>(<a class="local col9 ref" href="#499MI" title='MI' data-ref="499MI">MI</a>))</td></tr>
<tr><th id="2411">2411</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2412">2412</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="500PredReg" title='PredReg' data-type='unsigned int' data-ref="500PredReg">PredReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="2413">2413</th><td>      <b>if</b> (<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj">getInstrPredicate</a>(<a class="local col9 ref" href="#499MI" title='MI' data-ref="499MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#500PredReg" title='PredReg' data-ref="500PredReg">PredReg</a></span>) != <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>)</td></tr>
<tr><th id="2414">2414</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2415">2415</th><td></td></tr>
<tr><th id="2416">2416</th><td>      <em>int</em> <dfn class="local col1 decl" id="501Opc" title='Opc' data-type='int' data-ref="501Opc">Opc</dfn> = <a class="local col9 ref" href="#499MI" title='MI' data-ref="499MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2417">2417</th><td>      <em>bool</em> <dfn class="local col2 decl" id="502isLd" title='isLd' data-type='bool' data-ref="502isLd">isLd</dfn> = <a class="tu ref" href="#_ZL12isLoadSinglej" title='isLoadSingle' data-use='c' data-ref="_ZL12isLoadSinglej">isLoadSingle</a>(<a class="local col1 ref" href="#501Opc" title='Opc' data-ref="501Opc">Opc</a>);</td></tr>
<tr><th id="2418">2418</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="503Base" title='Base' data-type='unsigned int' data-ref="503Base">Base</dfn> = <a class="local col9 ref" href="#499MI" title='MI' data-ref="499MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2419">2419</th><td>      <em>int</em> <dfn class="local col4 decl" id="504Offset" title='Offset' data-type='int' data-ref="504Offset">Offset</dfn> = <a class="tu ref" href="#_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE" title='getMemoryOpOffset' data-use='c' data-ref="_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE">getMemoryOpOffset</a>(<a class="local col9 ref" href="#499MI" title='MI' data-ref="499MI">MI</a>);</td></tr>
<tr><th id="2420">2420</th><td>      <em>bool</em> <dfn class="local col5 decl" id="505StopHere" title='StopHere' data-type='bool' data-ref="505StopHere">StopHere</dfn> = <b>false</b>;</td></tr>
<tr><th id="2421">2421</th><td>      <em>auto</em> <dfn class="local col6 decl" id="506FindBases" title='FindBases' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp:2421:24)' data-ref="506FindBases">FindBases</dfn> = [&amp;] (<a class="local col0 typedef" href="#490Base2InstMap" title='Base2InstMap' data-type='DenseMap&lt;unsigned int, SmallVector&lt;llvm::MachineInstr *, 4&gt; &gt;' data-ref="490Base2InstMap">Base2InstMap</a> &amp;<dfn class="local col7 decl" id="507Base2Ops" title='Base2Ops' data-type='Base2InstMap &amp;' data-ref="507Base2Ops">Base2Ops</dfn>, <a class="local col1 typedef" href="#491BaseVec" title='BaseVec' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="491BaseVec">BaseVec</a> &amp;<dfn class="local col8 decl" id="508Bases" title='Bases' data-type='BaseVec &amp;' data-ref="508Bases">Bases</dfn>) {</td></tr>
<tr><th id="2422">2422</th><td>        <a class="local col9 typedef" href="#489MapIt" title='MapIt' data-type='DenseMap&lt;unsigned int, SmallVector&lt;MachineInstr *, 4&gt; &gt;::iterator' data-ref="489MapIt">MapIt</a> <dfn class="local col9 decl" id="509BI" title='BI' data-type='MapIt' data-ref="509BI">BI</dfn> = <a class="local col7 ref" href="#507Base2Ops" title='Base2Ops' data-ref="507Base2Ops">Base2Ops</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col3 ref" href="#503Base" title='Base' data-ref="503Base">Base</a>);</td></tr>
<tr><th id="2423">2423</th><td>        <b>if</b> (<a class="local col9 ref" href="#509BI" title='BI' data-ref="509BI">BI</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col7 ref" href="#507Base2Ops" title='Base2Ops' data-ref="507Base2Ops">Base2Ops</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="2424">2424</th><td>          <a class="local col7 ref" href="#507Base2Ops" title='Base2Ops' data-ref="507Base2Ops">Base2Ops</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#503Base" title='Base' data-ref="503Base">Base</a>]</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col9 ref" href="#499MI" title='MI' data-ref="499MI">MI</a>);</td></tr>
<tr><th id="2425">2425</th><td>          <a class="local col8 ref" href="#508Bases" title='Bases' data-ref="508Bases">Bases</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#503Base" title='Base' data-ref="503Base">Base</a>);</td></tr>
<tr><th id="2426">2426</th><td>          <b>return</b>;</td></tr>
<tr><th id="2427">2427</th><td>        }</td></tr>
<tr><th id="2428">2428</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="510i" title='i' data-type='unsigned int' data-ref="510i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="511e" title='e' data-type='unsigned int' data-ref="511e">e</dfn> = <a class="local col9 ref" href="#509BI" title='BI' data-ref="509BI">BI</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::SmallVector&lt;llvm::MachineInstr *, 4&gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col0 ref" href="#510i" title='i' data-ref="510i">i</a> != <a class="local col1 ref" href="#511e" title='e' data-ref="511e">e</a>; ++<a class="local col0 ref" href="#510i" title='i' data-ref="510i">i</a>) {</td></tr>
<tr><th id="2429">2429</th><td>          <b>if</b> (<a class="local col4 ref" href="#504Offset" title='Offset' data-ref="504Offset">Offset</a> == <a class="tu ref" href="#_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE" title='getMemoryOpOffset' data-use='c' data-ref="_ZL17getMemoryOpOffsetRKN4llvm12MachineInstrE">getMemoryOpOffset</a>(*<a class="local col9 ref" href="#509BI" title='BI' data-ref="509BI">BI</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::SmallVector&lt;llvm::MachineInstr *, 4&gt; &gt;::second' data-ref="std::pair::second">second</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#510i" title='i' data-ref="510i">i</a>]</a>)) {</td></tr>
<tr><th id="2430">2430</th><td>            <a class="local col5 ref" href="#505StopHere" title='StopHere' data-ref="505StopHere">StopHere</a> = <b>true</b>;</td></tr>
<tr><th id="2431">2431</th><td>            <b>break</b>;</td></tr>
<tr><th id="2432">2432</th><td>          }</td></tr>
<tr><th id="2433">2433</th><td>        }</td></tr>
<tr><th id="2434">2434</th><td>        <b>if</b> (!<a class="local col5 ref" href="#505StopHere" title='StopHere' data-ref="505StopHere">StopHere</a>)</td></tr>
<tr><th id="2435">2435</th><td>          <a class="local col9 ref" href="#509BI" title='BI' data-ref="509BI">BI</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::SmallVector&lt;llvm::MachineInstr *, 4&gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col9 ref" href="#499MI" title='MI' data-ref="499MI">MI</a>);</td></tr>
<tr><th id="2436">2436</th><td>      };</td></tr>
<tr><th id="2437">2437</th><td></td></tr>
<tr><th id="2438">2438</th><td>      <b>if</b> (<a class="local col2 ref" href="#502isLd" title='isLd' data-ref="502isLd">isLd</a>)</td></tr>
<tr><th id="2439">2439</th><td>        <a class="local col6 ref" href="#506FindBases" title='FindBases' data-ref="506FindBases">FindBases</a>(<a class="local col2 ref" href="#492Base2LdsMap" title='Base2LdsMap' data-ref="492Base2LdsMap">Base2LdsMap</a>, <a class="local col4 ref" href="#494LdBases" title='LdBases' data-ref="494LdBases">LdBases</a>);</td></tr>
<tr><th id="2440">2440</th><td>      <b>else</b></td></tr>
<tr><th id="2441">2441</th><td>        <a class="local col6 ref" href="#506FindBases" title='FindBases' data-ref="506FindBases">FindBases</a>(<a class="local col3 ref" href="#493Base2StsMap" title='Base2StsMap' data-ref="493Base2StsMap">Base2StsMap</a>, <a class="local col5 ref" href="#495StBases" title='StBases' data-ref="495StBases">StBases</a>);</td></tr>
<tr><th id="2442">2442</th><td></td></tr>
<tr><th id="2443">2443</th><td>      <b>if</b> (<a class="local col5 ref" href="#505StopHere" title='StopHere' data-ref="505StopHere">StopHere</a>) {</td></tr>
<tr><th id="2444">2444</th><td>        <i>// Found a duplicate (a base+offset combination that's seen earlier).</i></td></tr>
<tr><th id="2445">2445</th><td><i>        // Backtrack.</i></td></tr>
<tr><th id="2446">2446</th><td>        --<a class="local col6 ref" href="#496Loc" title='Loc' data-ref="496Loc">Loc</a>;</td></tr>
<tr><th id="2447">2447</th><td>        <b>break</b>;</td></tr>
<tr><th id="2448">2448</th><td>      }</td></tr>
<tr><th id="2449">2449</th><td>    }</td></tr>
<tr><th id="2450">2450</th><td></td></tr>
<tr><th id="2451">2451</th><td>    <i>// Re-schedule loads.</i></td></tr>
<tr><th id="2452">2452</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="512i" title='i' data-type='unsigned int' data-ref="512i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="513e" title='e' data-type='unsigned int' data-ref="513e">e</dfn> = <a class="local col4 ref" href="#494LdBases" title='LdBases' data-ref="494LdBases">LdBases</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col2 ref" href="#512i" title='i' data-ref="512i">i</a> != <a class="local col3 ref" href="#513e" title='e' data-ref="513e">e</a>; ++<a class="local col2 ref" href="#512i" title='i' data-ref="512i">i</a>) {</td></tr>
<tr><th id="2453">2453</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="514Base" title='Base' data-type='unsigned int' data-ref="514Base">Base</dfn> = <a class="local col4 ref" href="#494LdBases" title='LdBases' data-ref="494LdBases">LdBases</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#512i" title='i' data-ref="512i">i</a>]</a>;</td></tr>
<tr><th id="2454">2454</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col5 decl" id="515Lds" title='Lds' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="515Lds">Lds</dfn> = <a class="local col2 ref" href="#492Base2LdsMap" title='Base2LdsMap' data-ref="492Base2LdsMap">Base2LdsMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col4 ref" href="#514Base" title='Base' data-ref="514Base">Base</a>]</a>;</td></tr>
<tr><th id="2455">2455</th><td>      <b>if</b> (<a class="local col5 ref" href="#515Lds" title='Lds' data-ref="515Lds">Lds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>1</var>)</td></tr>
<tr><th id="2456">2456</th><td>        <a class="local col7 ref" href="#487RetVal" title='RetVal' data-ref="487RetVal">RetVal</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt13RescheduleOpsEPN4llvm17MachineBasicBlockERNS1_15SmallVectorImplIPNS1_12MachineInstrEEEjbRNS1_8DenseMapIS6_8386297" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::RescheduleOps' data-use='c' data-ref="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt13RescheduleOpsEPN4llvm17MachineBasicBlockERNS1_15SmallVectorImplIPNS1_12MachineInstrEEEjbRNS1_8DenseMapIS6_8386297">RescheduleOps</a>(<a class="local col6 ref" href="#486MBB" title='MBB' data-ref="486MBB">MBB</a>, <span class='refarg'><a class="local col5 ref" href="#515Lds" title='Lds' data-ref="515Lds">Lds</a></span>, <a class="local col4 ref" href="#514Base" title='Base' data-ref="514Base">Base</a>, <b>true</b>, <span class='refarg'><a class="local col8 ref" href="#488MI2LocMap" title='MI2LocMap' data-ref="488MI2LocMap">MI2LocMap</a></span>);</td></tr>
<tr><th id="2457">2457</th><td>    }</td></tr>
<tr><th id="2458">2458</th><td></td></tr>
<tr><th id="2459">2459</th><td>    <i>// Re-schedule stores.</i></td></tr>
<tr><th id="2460">2460</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="516i" title='i' data-type='unsigned int' data-ref="516i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="517e" title='e' data-type='unsigned int' data-ref="517e">e</dfn> = <a class="local col5 ref" href="#495StBases" title='StBases' data-ref="495StBases">StBases</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#516i" title='i' data-ref="516i">i</a> != <a class="local col7 ref" href="#517e" title='e' data-ref="517e">e</a>; ++<a class="local col6 ref" href="#516i" title='i' data-ref="516i">i</a>) {</td></tr>
<tr><th id="2461">2461</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="518Base" title='Base' data-type='unsigned int' data-ref="518Base">Base</dfn> = <a class="local col5 ref" href="#495StBases" title='StBases' data-ref="495StBases">StBases</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#516i" title='i' data-ref="516i">i</a>]</a>;</td></tr>
<tr><th id="2462">2462</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col9 decl" id="519Sts" title='Sts' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="519Sts">Sts</dfn> = <a class="local col3 ref" href="#493Base2StsMap" title='Base2StsMap' data-ref="493Base2StsMap">Base2StsMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col8 ref" href="#518Base" title='Base' data-ref="518Base">Base</a>]</a>;</td></tr>
<tr><th id="2463">2463</th><td>      <b>if</b> (<a class="local col9 ref" href="#519Sts" title='Sts' data-ref="519Sts">Sts</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>1</var>)</td></tr>
<tr><th id="2464">2464</th><td>        <a class="local col7 ref" href="#487RetVal" title='RetVal' data-ref="487RetVal">RetVal</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt13RescheduleOpsEPN4llvm17MachineBasicBlockERNS1_15SmallVectorImplIPNS1_12MachineInstrEEEjbRNS1_8DenseMapIS6_8386297" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::RescheduleOps' data-use='c' data-ref="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt13RescheduleOpsEPN4llvm17MachineBasicBlockERNS1_15SmallVectorImplIPNS1_12MachineInstrEEEjbRNS1_8DenseMapIS6_8386297">RescheduleOps</a>(<a class="local col6 ref" href="#486MBB" title='MBB' data-ref="486MBB">MBB</a>, <span class='refarg'><a class="local col9 ref" href="#519Sts" title='Sts' data-ref="519Sts">Sts</a></span>, <a class="local col8 ref" href="#518Base" title='Base' data-ref="518Base">Base</a>, <b>false</b>, <span class='refarg'><a class="local col8 ref" href="#488MI2LocMap" title='MI2LocMap' data-ref="488MI2LocMap">MI2LocMap</a></span>);</td></tr>
<tr><th id="2465">2465</th><td>    }</td></tr>
<tr><th id="2466">2466</th><td></td></tr>
<tr><th id="2467">2467</th><td>    <b>if</b> (<a class="local col7 ref" href="#497MBBI" title='MBBI' data-ref="497MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#498E" title='E' data-ref="498E">E</a>) {</td></tr>
<tr><th id="2468">2468</th><td>      <a class="local col2 ref" href="#492Base2LdsMap" title='Base2LdsMap' data-ref="492Base2LdsMap">Base2LdsMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="2469">2469</th><td>      <a class="local col3 ref" href="#493Base2StsMap" title='Base2StsMap' data-ref="493Base2StsMap">Base2StsMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="2470">2470</th><td>      <a class="local col4 ref" href="#494LdBases" title='LdBases' data-ref="494LdBases">LdBases</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="2471">2471</th><td>      <a class="local col5 ref" href="#495StBases" title='StBases' data-ref="495StBases">StBases</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="2472">2472</th><td>    }</td></tr>
<tr><th id="2473">2473</th><td>  }</td></tr>
<tr><th id="2474">2474</th><td></td></tr>
<tr><th id="2475">2475</th><td>  <b>return</b> <a class="local col7 ref" href="#487RetVal" title='RetVal' data-ref="487RetVal">RetVal</a>;</td></tr>
<tr><th id="2476">2476</th><td>}</td></tr>
<tr><th id="2477">2477</th><td></td></tr>
<tr><th id="2478">2478</th><td><i class="doc">/// Returns an instance of the load / store optimization pass.</i></td></tr>
<tr><th id="2479">2479</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm34createARMLoadStoreOptimizationPassEb" title='llvm::createARMLoadStoreOptimizationPass' data-ref="_ZN4llvm34createARMLoadStoreOptimizationPassEb">createARMLoadStoreOptimizationPass</dfn>(<em>bool</em> <dfn class="local col0 decl" id="520PreAlloc" title='PreAlloc' data-type='bool' data-ref="520PreAlloc">PreAlloc</dfn>) {</td></tr>
<tr><th id="2480">2480</th><td>  <b>if</b> (<a class="local col0 ref" href="#520PreAlloc" title='PreAlloc' data-ref="520PreAlloc">PreAlloc</a>)</td></tr>
<tr><th id="2481">2481</th><td>    <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ARMPreAllocLoadStoreOpt" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt' data-ref="(anonymousnamespace)::ARMPreAllocLoadStoreOpt">ARMPreAllocLoadStoreOpt</a><a class="tu ref" href="#_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOptC1Ev" title='(anonymous namespace)::ARMPreAllocLoadStoreOpt::ARMPreAllocLoadStoreOpt' data-use='c' data-ref="_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOptC1Ev">(</a>);</td></tr>
<tr><th id="2482">2482</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ARMLoadStoreOpt" title='(anonymous namespace)::ARMLoadStoreOpt' data-ref="(anonymousnamespace)::ARMLoadStoreOpt">ARMLoadStoreOpt</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115ARMLoadStoreOptC1Ev" title='(anonymous namespace)::ARMLoadStoreOpt::ARMLoadStoreOpt' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMLoadStoreOptC1Ev">(</a>);</td></tr>
<tr><th id="2483">2483</th><td>}</td></tr>
<tr><th id="2484">2484</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
