action = "synthesis"

syn_tool="libero"
syn_device="anfpga"
syn_grade="3"
syn_package="ff"
syn_project="gate"

top_module = "gate"

files = [ "../files/gate.vhdl", "syn.sdc", "comp.pdc" ]
