[submodule "sample/verilog_tutorials_BB"]
	path = sample/9/verilog_tutorials_BB
	url = https://github.com/peepo/verilog_tutorials_BB
[submodule "sample/icebreaker-fizzbuzz"]
	path = sample/5/icebreaker-fizzbuzz
	url = https://github.com/kbob/icebreaker-fizzbuzz
[submodule "sample/icebreaker-examples"]
	path = sample/4/icebreaker-examples
	url = https://github.com/icebreaker-fpga/icebreaker-examples
[submodule "sample/hdl"]
	path = sample/3/hdl
	url = https://github.com/smartbench/hdl
[submodule "sample/fpga"]
	path = sample/1/fpga
	url = https://github.com/mdavidsaver/fpga
[submodule "sample/open-fpga-verilog-tutorial"]
	path = sample/7/open-fpga-verilog-tutorial
	url = https://github.com/Obijuan/open-fpga-verilog-tutorial
[submodule "sample/pmods"]
	path = sample/8/pmods
	url = https://github.com/daveshah1/pmods
[submodule "sample/iceZ0mb1e"]
	path = sample/6/iceZ0mb1e
	url = https://github.com/abnoname/iceZ0mb1e
[submodule "sample/fpga-pulses-ice"]
	path = sample/2/fpga-pulses-ice
	url = https://github.com/chiralhat/fpga-pulses-ice
