$date
	Thu Dec 28 21:36:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_sr $end
$var wire 1 ! q $end
$var wire 1 " nq $end
$var reg 1 # r $end
$var reg 1 $ s $end
$scope module dut $end
$var wire 1 " nq $end
$var wire 1 ! q $end
$var wire 1 # r $end
$var wire 1 $ s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
1!
$end
#10
1"
0!
1#
0$
#20
0"
1$
#30
1"
0#
0$
#40
1!
0"
1$
#50
0$
#60
1"
0!
1#
#70
0#
#80
