// Seed: 2105328495
module module_0;
  always id_1 = {1{-1 - id_1}};
  assign module_1.id_4 = 0;
  assign id_2 = id_2;
  wire id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output tri0 id_2,
    output uwire id_3,
    input wand id_4,
    input tri1 id_5,
    output wire id_6,
    output wand id_7,
    output tri0 id_8,
    output supply1 id_9,
    output supply1 id_10,
    output tri id_11,
    input tri0 id_12,
    input tri0 id_13,
    input wand id_14,
    output wire id_15,
    id_19,
    input wor id_16,
    output wor id_17
);
  assign id_6 = 1'b0;
  assign id_3 = id_16 == -1;
  tri0 id_20 = 1;
  module_0 modCall_1 ();
  assign id_2 = id_4;
endmodule
