# dict of address: code
SOURCE = {
    0x0: "",

    0x80184e64: "lfs	f2, -0x5EDC (rtoc)",
    0x80184e68: "lfs	f0, -0x5E88 (rtoc)",
    0x80184e6c: "fmuls	f1,f2,f1",
    0x80184e70: "fmuls	f31,f0,f1",
    0x80184e74: "fmr	f1, f31",
    0x80184e78: "bl	->0x800CE148",
    0x80184e7c: "lfs	f0, 0x0080 (r31)",
    0x80184e80: "fmul	f0,f0,f1",
    0x80184e84: "fmr	f1, f31",
    0x80184e88: "frsp	f0,f0",
    0x80184e8c: "stfs	f0, 0x002C (sp)",
    0x80184e90: "bl	->0x800CDBE0",
    0x80184e94: "lfs	f0, 0x0080 (r31)",
    0x80184e98: "addi	r3, r31, 92",
    0x80184e9c: "addi	r4, r31, 116",
    0x80184ea0: "addi	r5, sp, 44",
    0x80184ea4: "fmul	f0,f0,f1",
    0x80184ea8: "frsp	f0,f0",
    0x80184eac: "stfs	f0, 0x0034 (sp)",
    0x80184eb0: "end",

    0x800ce148: "stwu   sp, -0x0020 (sp)",
    0x800ce14c: "mflr   r0",
    0x800ce150: "lis   r3, 0x3FE9",
    0x800ce154: "stfd   f1, 0x0008 (sp)",
    0x800ce158: "stw    r0, 0x0024 (sp)",
    0x800ce15c: "addi   r0, r3, 8699",
    0x800ce160: "lwz    r3, 0x0008 (sp)",
    0x800ce164: "rlwinm r3, r3, 0, 1, 31 (7fffffff)",
    0x800ce168: "cmpw   r3, r0",
    0x800ce16c: "bgt-   ->0x800CE180",
    0x800ce170: "lfd    f2, -0x6D48 (rtoc)",
    0x800ce174: "li r3, 0",
    0x800ce178: "bl ->0x800CD5A8",
    0x800ce17c: "b  ->0x800CE210",
    0x800ce180: "lis    r0, 0x7FF0",
    0x800ce184: "cmpw   r3, r0",
    0x800ce188: "blt-   ->0x800CE194",
    0x800ce18c: "fsub   f1,f1,f1",
    0x800ce190: "b  ->0x800CE210",
    0x800ce194: "addi   r3, sp, 16",
    0x800ce198: "bl ->0x800CC2C0",
    0x800ce19c: "rlwinm r0, r3, 0, 30, 31 (00000003)",
    0x800ce1a0: "cmpwi  r0, 1",
    0x800ce1a4: "beq-   ->0x800CE1D8",
    0x800ce1a8: "bge-   ->0x800CE1B8",
    0x800ce1ac: "cmpwi  r0, 0",
    0x800ce1b0: "bge-   ->0x800CE1C4",
    0x800ce1b4: "b  ->0x800CE200",
    0x800ce1b8: "cmpwi  r0, 3",
    0x800ce1bc: "bge-   ->0x800CE200",
    0x800ce1c0: "b  ->0x800CE1E8",
    0x800ce1c4: "lfd    f1, 0x0010 (sp)",
    0x800ce1c8: "li r3, 1",
    0x800ce1cc: "lfd    f2, 0x0018 (sp)",
    0x800ce1d0: "bl ->0x800CD5A8",
    0x800ce1d4: "b ->0x800CE210",
    0x800ce1d8: "lfd    f1, 0x0010 (sp)",
    0x800ce1dc: "lfd    f2, 0x0018 (sp)",
    0x800ce1e0: "bl ->0x800CC660",
    0x800ce1e4: "b  ->0x800CE210",
    0x800ce1e8: "lfd    f1, 0x0010 (sp)",
    0x800ce1ec: "li r3, 1",
    0x800ce1f0: "lfd    f2, 0x0018 (sp)",
    0x800ce1f4: "bl ->0x800CD5A8",
    0x800ce1f8: "fneg   f1,f1",
    0x800ce1fc: "b  ->0x800CE210",
    0x800ce200: "lfd    f1, 0x0010 (sp)",
    0x800ce204: "lfd    f2, 0x0018 (sp)",
    0x800ce208: "bl ->0x800CC660",
    0x800ce20c: "fneg   f1,f1",
    0x800ce210: "lwz    r0, 0x0024 (sp)",
    0x800ce214: "mtlr   r0",
    0x800ce218: "addi   sp, sp, 32",
    0x800ce21c: "blr    ",

    0x800cd5a8: "stwu sp, -0x0020 (sp)",
    0x800cd5ac: "lis    r0, 0x3E40",
    0x800cd5b0: "stfd   f1, 0x0008 (sp)",
    0x800cd5b4: "lwz    r4, 0x0008 (sp)",
    0x800cd5b8: "rlwinm r4, r4, 0, 1, 31 (7fffffff)",
    0x800cd5bc: "cmpw   r4, r0",
    0x800cd5c0: "bge-   ->0x800CD5DC",
    0x800cd5c4: "fctiwz f0,f1",
    0x800cd5c8: "stfd  f0, 0x0010 (sp)",
    0x800cd5cc: "lwz    r0, 0x0014 (sp)",
    0x800cd5d0: "cmpwi  r0, 0",
    0x800cd5d4: "bne-   ->0x800CD5DC",
    0x800cd5d8: "b  ->0x800CD640",
    0x800cd5dc: "lfd    f6, 0x0008 (sp)",
    0x800cd5e0: "cmpwi  r3, 0",
    0x800cd5e4: "lfd    f5, -0x6E18 (rtoc)",
    0x800cd5e8: "fmul   f7,f6,f6",
    0x800cd5ec: "lfd    f4, -0x6E20 (rtoc)",
    0x800cd5f0: "lfd    f3, -0x6E28 (rtoc)",
    0x800cd5f4: "lfd    f1, -0x6E30 (rtoc)",
    0x800cd5f8: "lfd    f0, -0x6E38 (rtoc)",
    0x800cd5fc: "fmadd  f4,f5,f7,f4",
    0x800cd600: "fmul   f5,f7,f6",
    0x800cd604: "fmadd  f3,f7,f4,f3",
    0x800cd608: "fmadd  f1,f7,f3,f1",
    0x800cd60c: "fmadd  f1,f7,f1,f0",
    0x800cd610: "bne-   ->0x800CD624",
    0x800cd614: "lfd    f0, -0x6E10 (rtoc)",
    0x800cd618: "fmadd  f0,f7,f1,f0",
    0x800cd61c: "fmadd  f1,f5,f0,f6",
    0x800cd620: "b  ->0x800CD640",
    0x800cd624: "fmul   f0,f5,f1",
    0x800cd628: "lfd    f1, -0x6E08 (rtoc)",
    0x800cd62c: "lfd    f3, -0x6E10 (rtoc)",
    0x800cd630: "fmsub  f0,f1,f2,f0",
    0x800cd634: "fmsub  f0,f7,f0,f2",
    0x800cd638: "fnmsub f0,f3,f5,f0",
    0x800cd63c: "fsub   f1,f6,f0",
    0x800cd640: "addi   sp, sp, 32",
    0x800cd644: "blr    ",

}