Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun 24 17:51:21 2021
| Host         : DESKTOP-NDG2QTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_1_RCA_timing_summary_routed.rpt -rpx TOP_1_RCA_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_1_RCA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 145 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.966        0.000                      0                  162        0.157        0.000                      0                  162        4.500        0.000                       0                   307  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.966        0.000                      0                  162        0.157        0.000                      0                  162        4.500        0.000                       0                   307  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 A2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 2.395ns (26.475%)  route 6.651ns (73.525%))
  Logic Levels:           14  (LUT5=6 LUT6=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 14.614 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.865     5.145    clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  A2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     5.601 f  A2_reg[0]/Q
                         net (fo=4, routed)           0.988     6.588    A2_reg_n_0_[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I3_O)        0.124     6.712 f  Z[3]_i_2/O
                         net (fo=4, routed)           0.809     7.521    Z[3]_i_2_n_0
    SLICE_X110Y63        LUT6 (Prop_lut6_I0_O)        0.124     7.645 f  Z[10]_i_8/O
                         net (fo=1, routed)           0.579     8.224    Z[10]_i_8_n_0
    SLICE_X110Y64        LUT6 (Prop_lut6_I5_O)        0.124     8.348 f  Z[10]_i_5/O
                         net (fo=2, routed)           0.355     8.703    Z[10]_i_5_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.124     8.827 f  Z[15]_i_8/O
                         net (fo=1, routed)           0.263     9.090    Z[15]_i_8_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.214 f  Z[15]_i_5/O
                         net (fo=2, routed)           0.439     9.653    Z[15]_i_5_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I0_O)        0.124     9.777 f  Z[20]_i_8/O
                         net (fo=1, routed)           0.430    10.207    Z[20]_i_8_n_0
    SLICE_X111Y68        LUT6 (Prop_lut6_I5_O)        0.124    10.331 f  Z[20]_i_5/O
                         net (fo=2, routed)           0.332    10.664    Z[20]_i_5_n_0
    SLICE_X108Y68        LUT5 (Prop_lut5_I4_O)        0.124    10.788 f  Z[20]_i_2/O
                         net (fo=2, routed)           0.435    11.223    Z[20]_i_2_n_0
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.124    11.347 f  Z[23]_i_2/O
                         net (fo=3, routed)           0.417    11.764    Z[23]_i_2_n_0
    SLICE_X109Y70        LUT5 (Prop_lut5_I4_O)        0.119    11.883 f  Z[24]_i_2/O
                         net (fo=2, routed)           0.465    12.348    Z[24]_i_2_n_0
    SLICE_X110Y71        LUT5 (Prop_lut5_I4_O)        0.332    12.680 f  Z[26]_i_2/O
                         net (fo=2, routed)           0.290    12.970    Z[26]_i_2_n_0
    SLICE_X110Y71        LUT5 (Prop_lut5_I4_O)        0.124    13.094 f  Z[28]_i_2/O
                         net (fo=2, routed)           0.421    13.515    Z[28]_i_2_n_0
    SLICE_X112Y71        LUT5 (Prop_lut5_I4_O)        0.124    13.639 r  Z[30]_i_2/O
                         net (fo=1, routed)           0.427    14.067    Z[30]_i_2_n_0
    SLICE_X112Y70        LUT6 (Prop_lut6_I2_O)        0.124    14.191 r  Z[30]_i_1/O
                         net (fo=1, routed)           0.000    14.191    G1[30]
    SLICE_X112Y70        FDRE                                         r  Z_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.678    14.614    clk_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  Z_reg[30]/C
                         clock pessimism              0.497    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X112Y70        FDRE (Setup_fdre_C_D)        0.081    15.157    Z_reg[30]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 A2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 2.192ns (24.616%)  route 6.713ns (75.384%))
  Logic Levels:           14  (LUT5=4 LUT6=10)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 14.615 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.865     5.145    clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  A2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     5.601 f  A2_reg[0]/Q
                         net (fo=4, routed)           0.988     6.588    A2_reg_n_0_[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I3_O)        0.124     6.712 f  Z[3]_i_2/O
                         net (fo=4, routed)           0.809     7.521    Z[3]_i_2_n_0
    SLICE_X110Y63        LUT6 (Prop_lut6_I0_O)        0.124     7.645 f  Z[10]_i_8/O
                         net (fo=1, routed)           0.579     8.224    Z[10]_i_8_n_0
    SLICE_X110Y64        LUT6 (Prop_lut6_I5_O)        0.124     8.348 f  Z[10]_i_5/O
                         net (fo=2, routed)           0.355     8.703    Z[10]_i_5_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.124     8.827 f  Z[15]_i_8/O
                         net (fo=1, routed)           0.263     9.090    Z[15]_i_8_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.214 f  Z[15]_i_5/O
                         net (fo=2, routed)           0.439     9.653    Z[15]_i_5_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I0_O)        0.124     9.777 f  Z[20]_i_8/O
                         net (fo=1, routed)           0.430    10.207    Z[20]_i_8_n_0
    SLICE_X111Y68        LUT6 (Prop_lut6_I5_O)        0.124    10.331 f  Z[20]_i_5/O
                         net (fo=2, routed)           0.483    10.814    Z[20]_i_5_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I0_O)        0.124    10.938 f  Z[25]_i_8/O
                         net (fo=1, routed)           0.402    11.341    Z[25]_i_8_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I5_O)        0.124    11.465 f  Z[25]_i_5/O
                         net (fo=1, routed)           0.462    11.926    Z[25]_i_5_n_0
    SLICE_X109Y70        LUT5 (Prop_lut5_I4_O)        0.124    12.050 f  Z[25]_i_2/O
                         net (fo=2, routed)           0.316    12.366    Z[25]_i_2_n_0
    SLICE_X110Y70        LUT5 (Prop_lut5_I4_O)        0.124    12.490 f  Z[27]_i_2/O
                         net (fo=2, routed)           0.305    12.795    Z[27]_i_2_n_0
    SLICE_X111Y70        LUT5 (Prop_lut5_I4_O)        0.124    12.919 f  Z[29]_i_2/O
                         net (fo=2, routed)           0.313    13.232    Z[29]_i_2_n_0
    SLICE_X112Y70        LUT5 (Prop_lut5_I2_O)        0.124    13.356 r  Z[32]_i_6/O
                         net (fo=2, routed)           0.569    13.925    Z[32]_i_6_n_0
    SLICE_X112Y68        LUT6 (Prop_lut6_I2_O)        0.124    14.049 r  Z[31]_i_1/O
                         net (fo=1, routed)           0.000    14.049    G1[31]
    SLICE_X112Y68        FDRE                                         r  Z_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.679    14.615    clk_IBUF_BUFG
    SLICE_X112Y68        FDRE                                         r  Z_reg[31]/C
                         clock pessimism              0.497    15.113    
                         clock uncertainty           -0.035    15.077    
    SLICE_X112Y68        FDRE (Setup_fdre_C_D)        0.077    15.154    Z_reg[31]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -14.049    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 A2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.192ns (24.992%)  route 6.579ns (75.008%))
  Logic Levels:           14  (LUT5=5 LUT6=9)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 14.615 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.865     5.145    clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  A2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     5.601 r  A2_reg[0]/Q
                         net (fo=4, routed)           0.988     6.588    A2_reg_n_0_[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I3_O)        0.124     6.712 r  Z[3]_i_2/O
                         net (fo=4, routed)           0.809     7.521    Z[3]_i_2_n_0
    SLICE_X110Y63        LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  Z[10]_i_8/O
                         net (fo=1, routed)           0.579     8.224    Z[10]_i_8_n_0
    SLICE_X110Y64        LUT6 (Prop_lut6_I5_O)        0.124     8.348 r  Z[10]_i_5/O
                         net (fo=2, routed)           0.355     8.703    Z[10]_i_5_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.124     8.827 r  Z[15]_i_8/O
                         net (fo=1, routed)           0.263     9.090    Z[15]_i_8_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.214 r  Z[15]_i_5/O
                         net (fo=2, routed)           0.439     9.653    Z[15]_i_5_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I0_O)        0.124     9.777 r  Z[20]_i_8/O
                         net (fo=1, routed)           0.430    10.207    Z[20]_i_8_n_0
    SLICE_X111Y68        LUT6 (Prop_lut6_I5_O)        0.124    10.331 r  Z[20]_i_5/O
                         net (fo=2, routed)           0.483    10.814    Z[20]_i_5_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I0_O)        0.124    10.938 r  Z[25]_i_8/O
                         net (fo=1, routed)           0.402    11.341    Z[25]_i_8_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I5_O)        0.124    11.465 r  Z[25]_i_5/O
                         net (fo=1, routed)           0.462    11.926    Z[25]_i_5_n_0
    SLICE_X109Y70        LUT5 (Prop_lut5_I4_O)        0.124    12.050 r  Z[25]_i_2/O
                         net (fo=2, routed)           0.316    12.366    Z[25]_i_2_n_0
    SLICE_X110Y70        LUT5 (Prop_lut5_I4_O)        0.124    12.490 r  Z[27]_i_2/O
                         net (fo=2, routed)           0.305    12.795    Z[27]_i_2_n_0
    SLICE_X111Y70        LUT5 (Prop_lut5_I4_O)        0.124    12.919 r  Z[29]_i_2/O
                         net (fo=2, routed)           0.313    13.232    Z[29]_i_2_n_0
    SLICE_X112Y70        LUT5 (Prop_lut5_I2_O)        0.124    13.356 f  Z[32]_i_6/O
                         net (fo=2, routed)           0.435    13.792    Z[32]_i_6_n_0
    SLICE_X112Y68        LUT5 (Prop_lut5_I4_O)        0.124    13.916 r  Z[32]_i_1/O
                         net (fo=1, routed)           0.000    13.916    G1[32]
    SLICE_X112Y68        FDRE                                         r  Z_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.679    14.615    clk_IBUF_BUFG
    SLICE_X112Y68        FDRE                                         r  Z_reg[32]/C
                         clock pessimism              0.497    15.113    
                         clock uncertainty           -0.035    15.077    
    SLICE_X112Y68        FDRE (Setup_fdre_C_D)        0.079    15.156    Z_reg[32]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -13.916    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 B2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.554ns  (logic 2.068ns (24.176%)  route 6.486ns (75.824%))
  Logic Levels:           13  (LUT5=5 LUT6=8)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 14.614 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.861     5.141    clk_IBUF_BUFG
    SLICE_X106Y63        FDRE                                         r  B2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y63        FDRE (Prop_fdre_C_Q)         0.456     5.597 r  B2_reg[2]/Q
                         net (fo=2, routed)           0.828     6.425    B2[2]
    SLICE_X106Y63        LUT6 (Prop_lut6_I0_O)        0.124     6.549 r  Z[3]_i_3/O
                         net (fo=4, routed)           0.456     7.005    Z[3]_i_3_n_0
    SLICE_X107Y64        LUT6 (Prop_lut6_I0_O)        0.124     7.129 r  Z[10]_i_10/O
                         net (fo=1, routed)           0.454     7.583    Z[10]_i_10_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I5_O)        0.124     7.707 r  Z[10]_i_6/O
                         net (fo=2, routed)           0.499     8.206    Z[10]_i_6_n_0
    SLICE_X111Y65        LUT6 (Prop_lut6_I0_O)        0.124     8.330 r  Z[15]_i_10/O
                         net (fo=1, routed)           0.292     8.623    Z[15]_i_10_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I5_O)        0.124     8.747 r  Z[15]_i_6/O
                         net (fo=2, routed)           0.309     9.056    Z[15]_i_6_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I0_O)        0.124     9.180 r  Z[20]_i_10/O
                         net (fo=1, routed)           0.562     9.741    Z[20]_i_10_n_0
    SLICE_X107Y68        LUT6 (Prop_lut6_I5_O)        0.124     9.865 r  Z[20]_i_6/O
                         net (fo=2, routed)           0.414    10.280    Z[20]_i_6_n_0
    SLICE_X107Y69        LUT5 (Prop_lut5_I4_O)        0.124    10.404 r  Z[20]_i_3/O
                         net (fo=2, routed)           0.584    10.988    Z[20]_i_3_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    11.112 r  Z[22]_i_2/O
                         net (fo=3, routed)           0.605    11.717    Z[22]_i_2_n_0
    SLICE_X108Y70        LUT5 (Prop_lut5_I4_O)        0.124    11.841 r  Z[24]_i_3/O
                         net (fo=2, routed)           0.438    12.279    Z[24]_i_3_n_0
    SLICE_X110Y70        LUT5 (Prop_lut5_I4_O)        0.124    12.403 r  Z[26]_i_3/O
                         net (fo=2, routed)           0.464    12.867    Z[26]_i_3_n_0
    SLICE_X111Y70        LUT5 (Prop_lut5_I4_O)        0.124    12.991 r  Z[28]_i_3/O
                         net (fo=2, routed)           0.580    13.571    Z[28]_i_3_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I3_O)        0.124    13.695 r  Z[28]_i_1/O
                         net (fo=1, routed)           0.000    13.695    G1[28]
    SLICE_X113Y70        FDRE                                         r  Z_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.678    14.614    clk_IBUF_BUFG
    SLICE_X113Y70        FDRE                                         r  Z_reg[28]/C
                         clock pessimism              0.457    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X113Y70        FDRE (Setup_fdre_C_D)        0.029    15.065    Z_reg[28]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 A2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 2.068ns (24.344%)  route 6.427ns (75.656%))
  Logic Levels:           13  (LUT5=3 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 14.614 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.865     5.145    clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  A2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     5.601 r  A2_reg[0]/Q
                         net (fo=4, routed)           0.988     6.588    A2_reg_n_0_[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I3_O)        0.124     6.712 r  Z[3]_i_2/O
                         net (fo=4, routed)           0.809     7.521    Z[3]_i_2_n_0
    SLICE_X110Y63        LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  Z[10]_i_8/O
                         net (fo=1, routed)           0.579     8.224    Z[10]_i_8_n_0
    SLICE_X110Y64        LUT6 (Prop_lut6_I5_O)        0.124     8.348 r  Z[10]_i_5/O
                         net (fo=2, routed)           0.355     8.703    Z[10]_i_5_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.124     8.827 r  Z[15]_i_8/O
                         net (fo=1, routed)           0.263     9.090    Z[15]_i_8_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.214 r  Z[15]_i_5/O
                         net (fo=2, routed)           0.439     9.653    Z[15]_i_5_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I0_O)        0.124     9.777 r  Z[20]_i_8/O
                         net (fo=1, routed)           0.430    10.207    Z[20]_i_8_n_0
    SLICE_X111Y68        LUT6 (Prop_lut6_I5_O)        0.124    10.331 r  Z[20]_i_5/O
                         net (fo=2, routed)           0.483    10.814    Z[20]_i_5_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I0_O)        0.124    10.938 r  Z[25]_i_8/O
                         net (fo=1, routed)           0.402    11.341    Z[25]_i_8_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I5_O)        0.124    11.465 r  Z[25]_i_5/O
                         net (fo=1, routed)           0.462    11.926    Z[25]_i_5_n_0
    SLICE_X109Y70        LUT5 (Prop_lut5_I4_O)        0.124    12.050 r  Z[25]_i_2/O
                         net (fo=2, routed)           0.316    12.366    Z[25]_i_2_n_0
    SLICE_X110Y70        LUT5 (Prop_lut5_I4_O)        0.124    12.490 r  Z[27]_i_2/O
                         net (fo=2, routed)           0.305    12.795    Z[27]_i_2_n_0
    SLICE_X111Y70        LUT5 (Prop_lut5_I4_O)        0.124    12.919 r  Z[29]_i_2/O
                         net (fo=2, routed)           0.596    13.516    Z[29]_i_2_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I0_O)        0.124    13.640 r  Z[29]_i_1/O
                         net (fo=1, routed)           0.000    13.640    G1[29]
    SLICE_X113Y70        FDRE                                         r  Z_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.678    14.614    clk_IBUF_BUFG
    SLICE_X113Y70        FDRE                                         r  Z_reg[29]/C
                         clock pessimism              0.497    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X113Y70        FDRE (Setup_fdre_C_D)        0.031    15.107    Z_reg[29]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 A2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.090ns  (logic 2.147ns (26.539%)  route 5.943ns (73.461%))
  Logic Levels:           12  (LUT5=4 LUT6=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 14.614 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.865     5.145    clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  A2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     5.601 r  A2_reg[0]/Q
                         net (fo=4, routed)           0.988     6.588    A2_reg_n_0_[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I3_O)        0.124     6.712 r  Z[3]_i_2/O
                         net (fo=4, routed)           0.809     7.521    Z[3]_i_2_n_0
    SLICE_X110Y63        LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  Z[10]_i_8/O
                         net (fo=1, routed)           0.579     8.224    Z[10]_i_8_n_0
    SLICE_X110Y64        LUT6 (Prop_lut6_I5_O)        0.124     8.348 r  Z[10]_i_5/O
                         net (fo=2, routed)           0.355     8.703    Z[10]_i_5_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.124     8.827 r  Z[15]_i_8/O
                         net (fo=1, routed)           0.263     9.090    Z[15]_i_8_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.214 r  Z[15]_i_5/O
                         net (fo=2, routed)           0.439     9.653    Z[15]_i_5_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I0_O)        0.124     9.777 r  Z[20]_i_8/O
                         net (fo=1, routed)           0.430    10.207    Z[20]_i_8_n_0
    SLICE_X111Y68        LUT6 (Prop_lut6_I5_O)        0.124    10.331 r  Z[20]_i_5/O
                         net (fo=2, routed)           0.332    10.664    Z[20]_i_5_n_0
    SLICE_X108Y68        LUT5 (Prop_lut5_I4_O)        0.124    10.788 r  Z[20]_i_2/O
                         net (fo=2, routed)           0.435    11.223    Z[20]_i_2_n_0
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.124    11.347 r  Z[23]_i_2/O
                         net (fo=3, routed)           0.417    11.764    Z[23]_i_2_n_0
    SLICE_X109Y70        LUT5 (Prop_lut5_I4_O)        0.119    11.883 r  Z[24]_i_2/O
                         net (fo=2, routed)           0.465    12.348    Z[24]_i_2_n_0
    SLICE_X110Y71        LUT5 (Prop_lut5_I4_O)        0.332    12.680 r  Z[26]_i_2/O
                         net (fo=2, routed)           0.430    13.111    Z[26]_i_2_n_0
    SLICE_X110Y70        LUT6 (Prop_lut6_I0_O)        0.124    13.235 r  Z[26]_i_1/O
                         net (fo=1, routed)           0.000    13.235    G1[26]
    SLICE_X110Y70        FDRE                                         r  Z_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.678    14.614    clk_IBUF_BUFG
    SLICE_X110Y70        FDRE                                         r  Z_reg[26]/C
                         clock pessimism              0.497    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X110Y70        FDRE (Setup_fdre_C_D)        0.031    15.107    Z_reg[26]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 A2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 1.944ns (24.665%)  route 5.938ns (75.335%))
  Logic Levels:           12  (LUT5=2 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 14.614 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.865     5.145    clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  A2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     5.601 r  A2_reg[0]/Q
                         net (fo=4, routed)           0.988     6.588    A2_reg_n_0_[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I3_O)        0.124     6.712 r  Z[3]_i_2/O
                         net (fo=4, routed)           0.809     7.521    Z[3]_i_2_n_0
    SLICE_X110Y63        LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  Z[10]_i_8/O
                         net (fo=1, routed)           0.579     8.224    Z[10]_i_8_n_0
    SLICE_X110Y64        LUT6 (Prop_lut6_I5_O)        0.124     8.348 r  Z[10]_i_5/O
                         net (fo=2, routed)           0.355     8.703    Z[10]_i_5_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.124     8.827 r  Z[15]_i_8/O
                         net (fo=1, routed)           0.263     9.090    Z[15]_i_8_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.214 r  Z[15]_i_5/O
                         net (fo=2, routed)           0.439     9.653    Z[15]_i_5_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I0_O)        0.124     9.777 r  Z[20]_i_8/O
                         net (fo=1, routed)           0.430    10.207    Z[20]_i_8_n_0
    SLICE_X111Y68        LUT6 (Prop_lut6_I5_O)        0.124    10.331 r  Z[20]_i_5/O
                         net (fo=2, routed)           0.483    10.814    Z[20]_i_5_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I0_O)        0.124    10.938 r  Z[25]_i_8/O
                         net (fo=1, routed)           0.402    11.341    Z[25]_i_8_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I5_O)        0.124    11.465 r  Z[25]_i_5/O
                         net (fo=1, routed)           0.462    11.926    Z[25]_i_5_n_0
    SLICE_X109Y70        LUT5 (Prop_lut5_I4_O)        0.124    12.050 r  Z[25]_i_2/O
                         net (fo=2, routed)           0.316    12.366    Z[25]_i_2_n_0
    SLICE_X110Y70        LUT5 (Prop_lut5_I4_O)        0.124    12.490 r  Z[27]_i_2/O
                         net (fo=2, routed)           0.412    12.902    Z[27]_i_2_n_0
    SLICE_X111Y70        LUT6 (Prop_lut6_I0_O)        0.124    13.026 r  Z[27]_i_1/O
                         net (fo=1, routed)           0.000    13.026    G1[27]
    SLICE_X111Y70        FDRE                                         r  Z_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.678    14.614    clk_IBUF_BUFG
    SLICE_X111Y70        FDRE                                         r  Z_reg[27]/C
                         clock pessimism              0.497    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X111Y70        FDRE (Setup_fdre_C_D)        0.029    15.105    Z_reg[27]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -13.026    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 A2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.712ns  (logic 2.023ns (26.233%)  route 5.689ns (73.767%))
  Logic Levels:           11  (LUT5=3 LUT6=8)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 14.610 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.865     5.145    clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  A2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     5.601 r  A2_reg[0]/Q
                         net (fo=4, routed)           0.988     6.588    A2_reg_n_0_[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I3_O)        0.124     6.712 r  Z[3]_i_2/O
                         net (fo=4, routed)           0.809     7.521    Z[3]_i_2_n_0
    SLICE_X110Y63        LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  Z[10]_i_8/O
                         net (fo=1, routed)           0.579     8.224    Z[10]_i_8_n_0
    SLICE_X110Y64        LUT6 (Prop_lut6_I5_O)        0.124     8.348 r  Z[10]_i_5/O
                         net (fo=2, routed)           0.355     8.703    Z[10]_i_5_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.124     8.827 r  Z[15]_i_8/O
                         net (fo=1, routed)           0.263     9.090    Z[15]_i_8_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.214 r  Z[15]_i_5/O
                         net (fo=2, routed)           0.439     9.653    Z[15]_i_5_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I0_O)        0.124     9.777 r  Z[20]_i_8/O
                         net (fo=1, routed)           0.430    10.207    Z[20]_i_8_n_0
    SLICE_X111Y68        LUT6 (Prop_lut6_I5_O)        0.124    10.331 r  Z[20]_i_5/O
                         net (fo=2, routed)           0.332    10.664    Z[20]_i_5_n_0
    SLICE_X108Y68        LUT5 (Prop_lut5_I4_O)        0.124    10.788 r  Z[20]_i_2/O
                         net (fo=2, routed)           0.435    11.223    Z[20]_i_2_n_0
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.124    11.347 r  Z[23]_i_2/O
                         net (fo=3, routed)           0.417    11.764    Z[23]_i_2_n_0
    SLICE_X109Y70        LUT5 (Prop_lut5_I4_O)        0.119    11.883 r  Z[24]_i_2/O
                         net (fo=2, routed)           0.642    12.524    Z[24]_i_2_n_0
    SLICE_X109Y71        LUT6 (Prop_lut6_I0_O)        0.332    12.856 r  Z[24]_i_1/O
                         net (fo=1, routed)           0.000    12.856    G1[24]
    SLICE_X109Y71        FDRE                                         r  Z_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.674    14.610    clk_IBUF_BUFG
    SLICE_X109Y71        FDRE                                         r  Z_reg[24]/C
                         clock pessimism              0.457    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X109Y71        FDRE (Setup_fdre_C_D)        0.029    15.061    Z_reg[24]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 A2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 1.820ns (24.777%)  route 5.526ns (75.223%))
  Logic Levels:           11  (LUT5=1 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 14.614 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.865     5.145    clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  A2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     5.601 r  A2_reg[0]/Q
                         net (fo=4, routed)           0.988     6.588    A2_reg_n_0_[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I3_O)        0.124     6.712 r  Z[3]_i_2/O
                         net (fo=4, routed)           0.809     7.521    Z[3]_i_2_n_0
    SLICE_X110Y63        LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  Z[10]_i_8/O
                         net (fo=1, routed)           0.579     8.224    Z[10]_i_8_n_0
    SLICE_X110Y64        LUT6 (Prop_lut6_I5_O)        0.124     8.348 r  Z[10]_i_5/O
                         net (fo=2, routed)           0.355     8.703    Z[10]_i_5_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.124     8.827 r  Z[15]_i_8/O
                         net (fo=1, routed)           0.263     9.090    Z[15]_i_8_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.214 r  Z[15]_i_5/O
                         net (fo=2, routed)           0.439     9.653    Z[15]_i_5_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I0_O)        0.124     9.777 r  Z[20]_i_8/O
                         net (fo=1, routed)           0.430    10.207    Z[20]_i_8_n_0
    SLICE_X111Y68        LUT6 (Prop_lut6_I5_O)        0.124    10.331 r  Z[20]_i_5/O
                         net (fo=2, routed)           0.483    10.814    Z[20]_i_5_n_0
    SLICE_X109Y68        LUT6 (Prop_lut6_I0_O)        0.124    10.938 r  Z[25]_i_8/O
                         net (fo=1, routed)           0.402    11.341    Z[25]_i_8_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I5_O)        0.124    11.465 r  Z[25]_i_5/O
                         net (fo=1, routed)           0.462    11.926    Z[25]_i_5_n_0
    SLICE_X109Y70        LUT5 (Prop_lut5_I4_O)        0.124    12.050 r  Z[25]_i_2/O
                         net (fo=2, routed)           0.316    12.366    Z[25]_i_2_n_0
    SLICE_X110Y70        LUT6 (Prop_lut6_I0_O)        0.124    12.490 r  Z[25]_i_1/O
                         net (fo=1, routed)           0.000    12.490    G1[25]
    SLICE_X110Y70        FDRE                                         r  Z_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.678    14.614    clk_IBUF_BUFG
    SLICE_X110Y70        FDRE                                         r  Z_reg[25]/C
                         clock pessimism              0.497    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X110Y70        FDRE (Setup_fdre_C_D)        0.029    15.105    Z_reg[25]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 A2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 1.696ns (23.298%)  route 5.584ns (76.702%))
  Logic Levels:           10  (LUT5=4 LUT6=6)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns = ( 14.611 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.865     5.145    clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  A2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     5.601 r  A2_reg[0]/Q
                         net (fo=4, routed)           0.988     6.588    A2_reg_n_0_[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I3_O)        0.124     6.712 r  Z[3]_i_2/O
                         net (fo=4, routed)           0.809     7.521    Z[3]_i_2_n_0
    SLICE_X110Y63        LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  Z[10]_i_8/O
                         net (fo=1, routed)           0.579     8.224    Z[10]_i_8_n_0
    SLICE_X110Y64        LUT6 (Prop_lut6_I5_O)        0.124     8.348 r  Z[10]_i_5/O
                         net (fo=2, routed)           0.355     8.703    Z[10]_i_5_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.124     8.827 r  Z[15]_i_8/O
                         net (fo=1, routed)           0.263     9.090    Z[15]_i_8_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.214 r  Z[15]_i_5/O
                         net (fo=2, routed)           0.551     9.765    Z[15]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.124     9.889 r  Z[15]_i_2/O
                         net (fo=2, routed)           0.553    10.442    Z[15]_i_2_n_0
    SLICE_X111Y67        LUT5 (Prop_lut5_I4_O)        0.124    10.566 r  Z[18]_i_2/O
                         net (fo=3, routed)           0.584    11.151    Z[18]_i_2_n_0
    SLICE_X108Y68        LUT5 (Prop_lut5_I4_O)        0.124    11.275 r  Z[19]_i_2/O
                         net (fo=2, routed)           0.487    11.761    Z[19]_i_2_n_0
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.124    11.885 r  Z[21]_i_2/O
                         net (fo=1, routed)           0.415    12.300    Z[21]_i_2_n_0
    SLICE_X108Y70        LUT6 (Prop_lut6_I0_O)        0.124    12.424 r  Z[21]_i_1/O
                         net (fo=1, routed)           0.000    12.424    G1[21]
    SLICE_X108Y70        FDRE                                         r  Z_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.675    14.611    clk_IBUF_BUFG
    SLICE_X108Y70        FDRE                                         r  Z_reg[21]/C
                         clock pessimism              0.457    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X108Y70        FDRE (Setup_fdre_C_D)        0.077    15.110    Z_reg[21]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                                  2.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 A1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.634     1.559    clk_IBUF_BUFG
    SLICE_X113Y65        FDRE                                         r  A1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  A1_reg[15]/Q
                         net (fo=1, routed)           0.099     1.799    A1[15]
    SLICE_X111Y66        FDRE                                         r  A2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.903     2.076    clk_IBUF_BUFG
    SLICE_X111Y66        FDRE                                         r  A2_reg[15]/C
                         clock pessimism             -0.504     1.572    
    SLICE_X111Y66        FDRE (Hold_fdre_C_D)         0.070     1.642    A2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 B1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.634     1.559    clk_IBUF_BUFG
    SLICE_X113Y65        FDRE                                         r  B1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  B1_reg[10]/Q
                         net (fo=1, routed)           0.100     1.800    B1[10]
    SLICE_X111Y65        FDRE                                         r  B2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.904     2.077    clk_IBUF_BUFG
    SLICE_X111Y65        FDRE                                         r  B2_reg[10]/C
                         clock pessimism             -0.504     1.573    
    SLICE_X111Y65        FDRE (Hold_fdre_C_D)         0.066     1.639    B2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 B1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.117%)  route 0.106ns (42.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.633     1.558    clk_IBUF_BUFG
    SLICE_X109Y63        FDRE                                         r  B1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  B1_reg[1]/Q
                         net (fo=1, routed)           0.106     1.805    B1[1]
    SLICE_X106Y63        FDRE                                         r  B2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.902     2.075    clk_IBUF_BUFG
    SLICE_X106Y63        FDRE                                         r  B2_reg[1]/C
                         clock pessimism             -0.502     1.573    
    SLICE_X106Y63        FDRE (Hold_fdre_C_D)         0.070     1.643    B2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 B1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.627     1.552    clk_IBUF_BUFG
    SLICE_X107Y71        FDRE                                         r  B1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDRE (Prop_fdre_C_Q)         0.141     1.693 r  B1_reg[17]/Q
                         net (fo=1, routed)           0.116     1.809    B1[17]
    SLICE_X107Y69        FDRE                                         r  B2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.897     2.070    clk_IBUF_BUFG
    SLICE_X107Y69        FDRE                                         r  B2_reg[17]/C
                         clock pessimism             -0.502     1.568    
    SLICE_X107Y69        FDRE (Hold_fdre_C_D)         0.075     1.643    B2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 C1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.624     1.549    clk_IBUF_BUFG
    SLICE_X107Y74        FDRE                                         r  C1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.141     1.690 r  C1_reg[19]/Q
                         net (fo=1, routed)           0.112     1.802    C1[19]
    SLICE_X107Y73        FDRE                                         r  C2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.892     2.065    clk_IBUF_BUFG
    SLICE_X107Y73        FDRE                                         r  C2_reg[19]/C
                         clock pessimism             -0.502     1.563    
    SLICE_X107Y73        FDRE (Hold_fdre_C_D)         0.070     1.633    C2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 A1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.634     1.559    clk_IBUF_BUFG
    SLICE_X111Y63        FDRE                                         r  A1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  A1_reg[13]/Q
                         net (fo=1, routed)           0.116     1.816    A1[13]
    SLICE_X111Y65        FDRE                                         r  A2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.904     2.077    clk_IBUF_BUFG
    SLICE_X111Y65        FDRE                                         r  A2_reg[13]/C
                         clock pessimism             -0.504     1.573    
    SLICE_X111Y65        FDRE (Hold_fdre_C_D)         0.070     1.643    A2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 C1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.628     1.553    clk_IBUF_BUFG
    SLICE_X110Y78        FDRE                                         r  C1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.141     1.694 r  C1_reg[24]/Q
                         net (fo=1, routed)           0.118     1.812    C1[24]
    SLICE_X110Y77        FDRE                                         r  C2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.897     2.070    clk_IBUF_BUFG
    SLICE_X110Y77        FDRE                                         r  C2_reg[24]/C
                         clock pessimism             -0.504     1.566    
    SLICE_X110Y77        FDRE (Hold_fdre_C_D)         0.072     1.638    C2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 C1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.633     1.558    clk_IBUF_BUFG
    SLICE_X111Y66        FDRE                                         r  C1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  C1_reg[6]/Q
                         net (fo=1, routed)           0.116     1.815    C1[6]
    SLICE_X110Y66        FDRE                                         r  C2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.903     2.076    clk_IBUF_BUFG
    SLICE_X110Y66        FDRE                                         r  C2_reg[6]/C
                         clock pessimism             -0.505     1.571    
    SLICE_X110Y66        FDRE (Hold_fdre_C_D)         0.070     1.641    C2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 D1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.636     1.561    clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  D1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.702 r  D1_reg[12]/Q
                         net (fo=1, routed)           0.119     1.821    D1[12]
    SLICE_X110Y62        FDRE                                         r  D2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.906     2.079    clk_IBUF_BUFG
    SLICE_X110Y62        FDRE                                         r  D2_reg[12]/C
                         clock pessimism             -0.504     1.575    
    SLICE_X110Y62        FDRE (Hold_fdre_C_D)         0.070     1.645    D2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 B1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.625     1.550    clk_IBUF_BUFG
    SLICE_X106Y73        FDRE                                         r  B1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  B1_reg[21]/Q
                         net (fo=1, routed)           0.118     1.809    B1[21]
    SLICE_X107Y73        FDRE                                         r  B2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.892     2.065    clk_IBUF_BUFG
    SLICE_X107Y73        FDRE                                         r  B2_reg[21]/C
                         clock pessimism             -0.502     1.563    
    SLICE_X107Y73        FDRE (Hold_fdre_C_D)         0.070     1.633    B2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y60  A1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y60  A1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y63  A1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y62  A1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y63  A1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y64  A1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y65  A1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y68  A1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y67  A1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y63  A1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y63  A1_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y64  A1_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y71  A1_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y63  A1_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y63  A1_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y63  A2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y63  A2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y63  A2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y62  A2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y60  A1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y60  A1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y67  A1_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y66  A1_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y69  A1_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y71  A1_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y60  A1_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y61  A1_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y61  A2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y66  A2_reg[15]/C



