<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: config_ss_tb</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_config_ss_tb'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_config_ss_tb')">config_ss_tb</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.58</td>
<td class="s8 cl rt"><a href="mod1154.html#Line" > 85.83</a></td>
<td class="s4 cl rt"><a href="mod1154.html#Cond" > 43.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1154.html#Branch" > 46.24</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1154.html#inst_tag_158487"  onclick="showContent('inst_tag_158487')">config_ss_tb</a></td>
<td class="s5 cl rt"> 58.58</td>
<td class="s8 cl rt"><a href="mod1154.html#Line" > 85.83</a></td>
<td class="s4 cl rt"><a href="mod1154.html#Cond" > 43.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1154.html#Branch" > 46.24</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_config_ss_tb'>
<hr>
<a name="inst_tag_158487"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_158487" >config_ss_tb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.58</td>
<td class="s8 cl rt"><a href="mod1154.html#Line" > 85.83</a></td>
<td class="s4 cl rt"><a href="mod1154.html#Cond" > 43.68</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1154.html#Branch" > 46.24</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.83</td>
<td class="s5 cl rt"> 58.30</td>
<td class="s5 cl rt"> 51.79</td>
<td class="s3 cl rt"> 34.94</td>
<td class="s1 cl rt"> 13.15</td>
<td class="s5 cl rt"> 52.41</td>
<td class="s7 cl rt"> 70.37</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<span class=inst>none</span>
<br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1420.html#inst_tag_172034" id="tag_urg_inst_172034">DUT</a></td>
<td class="s4 cl rt"> 42.54</td>
<td class="s5 cl rt"> 58.80</td>
<td class="s5 cl rt"> 52.94</td>
<td class="s3 cl rt"> 34.96</td>
<td class="s1 cl rt"> 12.92</td>
<td class="s5 cl rt"> 53.08</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1299.html#inst_tag_164678" id="tag_urg_inst_164678">axi_if</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1755.html#inst_tag_243726" id="tag_urg_inst_243726">brams</a></td>
<td class="s3 cl rt"> 30.78</td>
<td class="s3 cl rt"> 35.46</td>
<td class="s3 cl rt"> 32.80</td>
<td class="s2 cl rt"> 27.30</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1505.html#inst_tag_181950" id="tag_urg_inst_181950">check</a></td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod595.html#inst_tag_92900" id="tag_urg_inst_92900">config_ss_env_intf</a></td>
<td class="s7 cl rt"> 78.58</td>
<td class="s9 cl rt"> 98.44</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1504.html#inst_tag_181949" id="tag_urg_inst_181949">ddr_axi0</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1527.html#inst_tag_189086" id="tag_urg_inst_189086">ddr_axi1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1546.html#inst_tag_200160" id="tag_urg_inst_200160">ddr_axi2<img src="ex.gif" class="icon"></a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1400.html#inst_tag_171201" id="tag_urg_inst_171201">ddr_axi3</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod918.html#inst_tag_121419" id="tag_urg_inst_121419">ddr_axil_if<img src="ex.gif" class="icon"></a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod788.html#inst_tag_108886" id="tag_urg_inst_108886">ddr_model</a></td>
<td class="s5 cl rt"> 55.89</td>
<td class="s5 cl rt"> 57.81</td>
<td class="s3 cl rt"> 38.14</td>
<td class="s9 cl rt"> 94.81</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 38.72</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1299.html#inst_tag_164679" id="tag_urg_inst_164679">fpga_axi0_if</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1299.html#inst_tag_164680" id="tag_urg_inst_164680">fpga_axi1_if</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod883.html#inst_tag_112576" id="tag_urg_inst_112576">gpio_vif</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod75.html#inst_tag_2285" id="tag_urg_inst_2285">i2c_if</a></td>
<td class="s4 cl rt"> 45.14</td>
<td class="s4 cl rt"> 43.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1422.html#inst_tag_172057" id="tag_urg_inst_172057">pcb_if</a></td>
<td class="s2 cl rt"> 27.76</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="s1 cl rt"> 12.50</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1599.html#inst_tag_214278" id="tag_urg_inst_214278">pll_model</a></td>
<td class="s5 cl rt"> 58.10</td>
<td class="s9 cl rt"> 91.25</td>
<td class="s4 cl rt"> 46.67</td>
<td class="s1 cl rt"> 17.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_32612" id="tag_urg_inst_32612">spi_clk_pad</a></td>
<td class="s6 cl rt"> 64.44</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_32613" id="tag_urg_inst_32613">spi_csn_pad</a></td>
<td class="s4 cl rt"> 47.78</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724.html#inst_tag_100448" id="tag_urg_inst_100448">spi_flash_model_inst</a></td>
<td class="s2 cl rt"> 21.21</td>
<td class="s4 cl rt"> 44.65</td>
<td class="s0 cl rt">  7.16</td>
<td class="s2 cl rt"> 28.57</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.66</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_32616" id="tag_urg_inst_32616">spi_holdn_pad</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_32615" id="tag_urg_inst_32615">spi_miso_pad</a></td>
<td class="s5 cl rt"> 53.33</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_32614" id="tag_urg_inst_32614">spi_mosi_pad</a></td>
<td class="s5 cl rt"> 53.33</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_32617" id="tag_urg_inst_32617">spi_wpn_pad</a></td>
<td class="s4 cl rt"> 47.78</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1286.html#inst_tag_164574" id="tag_urg_inst_164574">svt_ahb_vif_inst</a></td>
<td class="s6 cl rt"> 68.75</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_config_ss_tb'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1154.html" >config_ss_tb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>120</td><td>103</td><td>85.83</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>246</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>272</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>277</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>286</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>326</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>327</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>331</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>332</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>336</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>337</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>350</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>368</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>369</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>380</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>398</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>416</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>520</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>523</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>524</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>602</td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">INITIAL</td><td>653</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>658</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1040</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1043</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1050</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1056</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1061</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>1507</td><td>4</td><td>1</td><td>25.00</td></tr>
<tr class="s1"><td class="lf">INITIAL</td><td>1568</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>1620</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>245                       initial begin
<span style="margin-left:8px;"></span>246        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_haddr  = svt_ahb_vif_inst.master_if[0].haddr;
<span style="margin-left:8px;"></span>247        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hburst = svt_ahb_vif_inst.master_if[0].hburst;
<span style="margin-left:8px;"></span>248        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hprot  = svt_ahb_vif_inst.master_if[0].hprot;
<span style="margin-left:8px;"></span>249        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hsize  = svt_ahb_vif_inst.master_if[0].hsize;
<span style="margin-left:8px;"></span>250        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_htrans = svt_ahb_vif_inst.master_if[0].htrans;
<span style="margin-left:8px;"></span>251        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hwdata = svt_ahb_vif_inst.master_if[0].hwdata;
<span style="margin-left:8px;"></span>252        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hwrite = svt_ahb_vif_inst.master_if[0].hwrite;
<span style="margin-left:8px;"></span>253                       end
<span style="margin-left:8px;"></span>254                     
<span style="margin-left:8px;"></span>255                     `endif
<span style="margin-left:8px;"></span>256                     
<span style="margin-left:8px;"></span>257                     //   bit comp_clk;
<span style="margin-left:8px;"></span>258                     
<span style="margin-left:8px;"></span>259                     // initial
<span style="margin-left:8px;"></span>260                     // begin
<span style="margin-left:8px;"></span>261                     //   comp_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>262                     //   @(posedge config_ss_tb.DUT.memory_ss.ddr_sys_clk);
<span style="margin-left:8px;"></span>263                     //   comp_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>264                     //   forever begin
<span style="margin-left:8px;"></span>265                     //       #2500ps  comp_clk = ~comp_clk;
<span style="margin-left:8px;"></span>266                     //   end
<span style="margin-left:8px;"></span>267                     // end
<span style="margin-left:8px;"></span>268                     
<span style="margin-left:8px;"></span>269                       `ifdef DDR3
<span style="margin-left:8px;"></span>270                       bit ddr_clk,phy_clk;
<span style="margin-left:8px;"></span>271                     initial begin
<span style="margin-left:8px;"></span>272        1/1            force config_ss_tb.DUT.memory_ss.ddr_sys_clk = ddr_clk;
<span style="margin-left:8px;"></span>273        1/1            force config_ss_tb.DUT.memory_ss.ddr_phy_clk = phy_clk;
<span style="margin-left:8px;"></span>274                     end
<span style="margin-left:8px;"></span>275                     
<span style="margin-left:8px;"></span>276                     initial begin
<span style="margin-left:8px;"></span>277        1/1            ddr_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>278        2/2            @(posedge config_ss_tb.DUT.config_ss.clk_ddr_ctl);
<span style="margin-left:8px;"></span>279        1/1            ddr_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>280        1/1            forever begin
<span style="margin-left:8px;"></span>281        2/2              #938ps  ddr_clk = ~ddr_clk;
<span style="margin-left:8px;"></span>282                       end
<span style="margin-left:8px;"></span>283                     end
<span style="margin-left:8px;"></span>284                     
<span style="margin-left:8px;"></span>285                     initial begin
<span style="margin-left:8px;"></span>286        1/1            phy_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>287        2/2            @(posedge ddr_clk);
<span style="margin-left:8px;"></span>288        2/2            #1ps;
<span style="margin-left:8px;"></span>289        1/1            phy_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>290        1/1            forever begin
<span style="margin-left:8px;"></span>291        2/2              #469ps  phy_clk = ~phy_clk;
<span style="margin-left:8px;"></span>292                       end
<span style="margin-left:8px;"></span>293                     end
<span style="margin-left:8px;"></span>294                     `endif
<span style="margin-left:8px;"></span>295                     
<span style="margin-left:8px;"></span>296                     `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>297                     reg aresetn;
<span style="margin-left:8px;"></span>298                     bit CLOCK;
<span style="margin-left:8px;"></span>299                     
<span style="margin-left:8px;"></span>300                     bit clk_0;
<span style="margin-left:8px;"></span>301                     bit clk_1;
<span style="margin-left:8px;"></span>302                     //bit clk_133;
<span style="margin-left:8px;"></span>303                     
<span style="margin-left:8px;"></span>304                     	initial
<span style="margin-left:8px;"></span>305                     		begin
<span style="margin-left:8px;"></span>306                     			CLOCK   &lt;= 1'b0;
<span style="margin-left:8px;"></span>307                     			aresetn &lt;=  1'b0;
<span style="margin-left:8px;"></span>308                     			repeat(5) @(posedge CLOCK);
<span style="margin-left:8px;"></span>309                     			aresetn &lt;= 1'b1;
<span style="margin-left:8px;"></span>310                     		end
<span style="margin-left:8px;"></span>311                     
<span style="margin-left:8px;"></span>312                     	always #12.5 CLOCK = ~CLOCK;
<span style="margin-left:8px;"></span>313                     
<span style="margin-left:8px;"></span>314                     initial
<span style="margin-left:8px;"></span>315                     begin
<span style="margin-left:8px;"></span>316                       clk_0 &lt;= 1'b0;
<span style="margin-left:8px;"></span>317                       clk_1 &lt;= 1'b0;
<span style="margin-left:8px;"></span>318                     end
<span style="margin-left:8px;"></span>319                     always #0.935  clk_0 = ~clk_0;   //533MHz
<span style="margin-left:8px;"></span>320                     always #0.312  clk_1 = ~clk_1;   //1.6GHz
<span style="margin-left:8px;"></span>321                     `endif
<span style="margin-left:8px;"></span>322                     
<span style="margin-left:8px;"></span>323                     //GbE rgmii phy clocks
<span style="margin-left:8px;"></span>324                     bit clk_125mhz;
<span style="margin-left:8px;"></span>325                     initial
<span style="margin-left:8px;"></span>326        1/1          clk_125mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>327        2/2          always #4ns   clk_125mhz = ~clk_125mhz;
<span style="margin-left:8px;"></span>328                     
<span style="margin-left:8px;"></span>329                     bit clk_25mhz;
<span style="margin-left:8px;"></span>330                     initial
<span style="margin-left:8px;"></span>331        1/1          clk_25mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>332        2/2          always #20ns   clk_25mhz = ~clk_25mhz;
<span style="margin-left:8px;"></span>333                     
<span style="margin-left:8px;"></span>334                     bit clk_2_5mhz;
<span style="margin-left:8px;"></span>335                     initial
<span style="margin-left:8px;"></span>336        1/1          clk_2_5mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>337        2/2          always #200ns   clk_2_5mhz = ~clk_2_5mhz;
<span style="margin-left:8px;"></span>338                     
<span style="margin-left:8px;"></span>339                     `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>340                     assign  phy_ethernet_if.rgmii_tx_clk          = (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 2 ) ? clk_125mhz : 
<span style="margin-left:8px;"></span>341                                                                     (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 1 ) ? clk_25mhz  :
<span style="margin-left:8px;"></span>342                                                                                                                        clk_2_5mhz ;
<span style="margin-left:8px;"></span>343                     assign  phy_ethernet_if.rgmii_rx_clk          = (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 2 ) ? clk_125mhz : 
<span style="margin-left:8px;"></span>344                                                                     (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 1 ) ? clk_25mhz  :
<span style="margin-left:8px;"></span>345                                                                                                                        clk_2_5mhz ;    
<span style="margin-left:8px;"></span>346                     `endif  
<span style="margin-left:8px;"></span>347                     
<span style="margin-left:8px;"></span>348                     initial
<span style="margin-left:8px;"></span>349                     begin
<span style="margin-left:8px;"></span>350        2/2            #5us;
<span style="margin-left:8px;"></span>351        1/1            $display(&quot;|-|DUT.config_ss.gbe_u.gem_top_u.speed_mode | %0d&quot;, DUT.config_ss.gbe_u.gem_top_u.speed_mode);
<span style="margin-left:8px;"></span>352                     end
<span style="margin-left:8px;"></span>353                     
<span style="margin-left:8px;"></span>354                     `ifdef UART_VIP_INCLUDE 
<span style="margin-left:8px;"></span>355                     // UART Interface 
<span style="margin-left:8px;"></span>356                     svt_uart_if uart0_if(DUT.config_ss.clk_uart);
<span style="margin-left:8px;"></span>357                     svt_uart_if uart1_if(DUT.config_ss.clk_uart);
<span style="margin-left:8px;"></span>358                     // UART VIP WRAPPERS
<span style="margin-left:8px;"></span>359                     
<span style="margin-left:8px;"></span>360                     svt_uart_bfm_wrapper  #(.UV_DEVICE_TYPE(`UV_DCE)) Bfm0 (uart0_if);
<span style="margin-left:8px;"></span>361                     svt_uart_bfm_wrapper  #(.UV_DEVICE_TYPE(`UV_DCE)) Bfm1 (uart1_if);
<span style="margin-left:8px;"></span>362                     
<span style="margin-left:8px;"></span>363                     assign uart0_if.rst = ~config_ss_tb.DUT.config_ss.uart0.presetn;
<span style="margin-left:8px;"></span>364                     assign uart1_if.rst = ~config_ss_tb.DUT.config_ss.uart1.presetn;
<span style="margin-left:8px;"></span>365                     `endif
<span style="margin-left:8px;"></span>366                     
<span style="margin-left:8px;"></span>367                     bit clk_1066;
<span style="margin-left:8px;"></span>368        1/1          initial clk_1066 &lt;= 1'b0;
<span style="margin-left:8px;"></span>369        2/2          always #469ps clk_1066 = ~clk_1066;
<span style="margin-left:8px;"></span>370                     
<span style="margin-left:8px;"></span>371                     `ifdef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>372                     v_ip_axi_if #(.AXI_DATA_WIDTH(64)) axi_if(
<span style="margin-left:8px;"></span>373                       .aclk     (DUT.config_ss_clk_acpu_sig),//(clk_0), //(config_ss_env_intf.rs_pll_intf.clk_fout[3]),
<span style="margin-left:8px;"></span>374                       .aresetn  (DUT.config_ss_rst_n_acpu_sig)
<span style="margin-left:8px;"></span>375                     );
<span style="margin-left:8px;"></span>376                     
<span style="margin-left:8px;"></span>377                     
<span style="margin-left:8px;"></span>378                     
<span style="margin-left:8px;"></span>379                     initial begin
<span style="margin-left:8px;"></span>380        1/1            force DUT.acpu_awid_sig    = axi_if.awid;
<span style="margin-left:8px;"></span>381        1/1            force DUT.acpu_awaddr_sig  = axi_if.awaddr;
<span style="margin-left:8px;"></span>382        1/1            force DUT.acpu_awlen_sig   = axi_if.awlen;
<span style="margin-left:8px;"></span>383        1/1            force DUT.acpu_awsize_sig  = axi_if.awsize;
<span style="margin-left:8px;"></span>384        1/1            force DUT.acpu_awburst_sig = axi_if.awburst;
<span style="margin-left:8px;"></span>385        1/1            force DUT.acpu_awlock_sig  = axi_if.awlock;
<span style="margin-left:8px;"></span>386        1/1            force DUT.acpu_awcache_sig = axi_if.awcache;
<span style="margin-left:8px;"></span>387        1/1            force DUT.acpu_awprot_sig  = axi_if.awprot;
<span style="margin-left:8px;"></span>388                     //force DUT.acpu_m0_awqos   = axi_if.awqos;
<span style="margin-left:8px;"></span>389                     //force DUT.acpu_m0_awregion= axi_if.awregion;
<span style="margin-left:8px;"></span>390                     //force DUT.acpu_m0_awuser  = axi_if.awuser;
<span style="margin-left:8px;"></span>391        1/1          		force DUT.acpu_awvalid_sig = axi_if.awvalid;
<span style="margin-left:8px;"></span>392                     end
<span style="margin-left:8px;"></span>393                     
<span style="margin-left:8px;"></span>394                     assign axi_if.awready = DUT.flexnoc_acpu_axi_m0_aw_ready_sig;
<span style="margin-left:8px;"></span>395                     
<span style="margin-left:8px;"></span>396                     initial begin
<span style="margin-left:8px;"></span>397                     //force DUT.acpu_m0_wid     = axi_if.wid;
<span style="margin-left:8px;"></span>398        1/1          		force DUT.acpu_wdata_sig   = axi_if.wdata;
<span style="margin-left:8px;"></span>399                     //  force DUT.acpu_wstrb_sig   = 'hffff_ffff;
<span style="margin-left:8px;"></span>400        1/1          		force DUT.acpu_wstrb_sig   = axi_if.wstrb[7:0];
<span style="margin-left:8px;"></span>401                     
<span style="margin-left:8px;"></span>402                     //force DUT.acpu_m0_wstrb   = axi_if.wstrb;
<span style="margin-left:8px;"></span>403        1/1          		force DUT.acpu_wlast_sig   = axi_if.wlast;
<span style="margin-left:8px;"></span>404                     //force DUT.acpu_wuser_sig   = axi_if.wuser;
<span style="margin-left:8px;"></span>405        1/1          		force DUT.acpu_wvalid_sig  = axi_if.wvalid;
<span style="margin-left:8px;"></span>406                     	end
<span style="margin-left:8px;"></span>407                     
<span style="margin-left:8px;"></span>408                     	assign axi_if.wready = DUT.flexnoc_acpu_axi_m0_w_ready_sig;
<span style="margin-left:8px;"></span>409                     
<span style="margin-left:8px;"></span>410                     	assign axi_if.bid   = DUT.flexnoc_acpu_axi_m0_b_id_sig;
<span style="margin-left:8px;"></span>411                     	assign axi_if.bresp = DUT.flexnoc_acpu_axi_m0_b_resp_sig;
<span style="margin-left:8px;"></span>412                     //assign axi_if.buser   = 64'b0;
<span style="margin-left:8px;"></span>413                     	assign axi_if.bvalid = DUT.flexnoc_acpu_axi_m0_b_valid_sig;
<span style="margin-left:8px;"></span>414                     
<span style="margin-left:8px;"></span>415                     	initial begin
<span style="margin-left:8px;"></span>416        1/1          		force DUT.acpu_bready_sig  = axi_if.bready;
<span style="margin-left:8px;"></span>417        1/1          		force DUT.acpu_arid_sig    = axi_if.arid;
<span style="margin-left:8px;"></span>418        1/1          		force DUT.acpu_araddr_sig  = axi_if.araddr;
<span style="margin-left:8px;"></span>419        1/1          		force DUT.acpu_arlen_sig   = axi_if.arlen;
<span style="margin-left:8px;"></span>420        1/1          		force DUT.acpu_arsize_sig  = axi_if.arsize;
<span style="margin-left:8px;"></span>421        1/1          		force DUT.acpu_arburst_sig = axi_if.arburst;
<span style="margin-left:8px;"></span>422        1/1          		force DUT.acpu_arlock_sig  = axi_if.arlock;
<span style="margin-left:8px;"></span>423        1/1          		force DUT.acpu_arcache_sig = axi_if.arcache;
<span style="margin-left:8px;"></span>424        1/1          		force DUT.acpu_arprot_sig  = axi_if.arprot;
<span style="margin-left:8px;"></span>425                     		// assign DUT.acpu_m0_arqos   = axi_if.arqos;
<span style="margin-left:8px;"></span>426                     		// assign DUT.acpu_m0_arregion= axi_if.arregion;
<span style="margin-left:8px;"></span>427                     		//assign DUT.acpu_m0_aruser  = axi_if.aruser;
<span style="margin-left:8px;"></span>428        1/1          		force DUT.acpu_arvalid_sig = axi_if.arvalid;
<span style="margin-left:8px;"></span>429        1/1          		force DUT.acpu_rready_sig  = axi_if.rready;
<span style="margin-left:8px;"></span>430                     	end
<span style="margin-left:8px;"></span>431                     
<span style="margin-left:8px;"></span>432                     	assign axi_if.arready = DUT.flexnoc_acpu_axi_m0_ar_ready_sig;
<span style="margin-left:8px;"></span>433                     
<span style="margin-left:8px;"></span>434                     	assign axi_if.rid    = DUT.flexnoc_acpu_axi_m0_r_id_sig;
<span style="margin-left:8px;"></span>435                     	assign axi_if.rdata  = DUT.flexnoc_acpu_axi_m0_r_data_sig;
<span style="margin-left:8px;"></span>436                     	assign axi_if.rresp  = DUT.flexnoc_acpu_axi_m0_r_resp_sig;
<span style="margin-left:8px;"></span>437                     	assign axi_if.rlast  = DUT.flexnoc_acpu_axi_m0_r_last_sig;
<span style="margin-left:8px;"></span>438                     	assign axi_if.ruser  = 0;
<span style="margin-left:8px;"></span>439                     	assign axi_if.rvalid = DUT.flexnoc_acpu_axi_m0_r_valid_sig;
<span style="margin-left:8px;"></span>440                     
<span style="margin-left:8px;"></span>441                     `endif
<span style="margin-left:8px;"></span>442                     
<span style="margin-left:8px;"></span>443                     /** SPI data and control signals signals  */
<span style="margin-left:8px;"></span>444                       wire spi_clk_in;
<span style="margin-left:8px;"></span>445                       wire spi_cs_n_in;
<span style="margin-left:8px;"></span>446                       wire spi_mosi_in;
<span style="margin-left:8px;"></span>447                       wire spi_miso_in;
<span style="margin-left:8px;"></span>448                       wire spi_hold_n_in;
<span style="margin-left:8px;"></span>449                       wire spi_wp_n_in;
<span style="margin-left:8px;"></span>450                     
<span style="margin-left:8px;"></span>451                       wire spi_clk_out;
<span style="margin-left:8px;"></span>452                       wire spi_cs_n_out;
<span style="margin-left:8px;"></span>453                     
<span style="margin-left:8px;"></span>454                       wire spi_clk_oe;
<span style="margin-left:8px;"></span>455                       wire spi_cs_n_oe;
<span style="margin-left:8px;"></span>456                       wire spi_mosi_oe;
<span style="margin-left:8px;"></span>457                       wire spi_miso_oe;
<span style="margin-left:8px;"></span>458                       wire spi_hold_n_oe;
<span style="margin-left:8px;"></span>459                       wire spi_wp_n_oe;
<span style="margin-left:8px;"></span>460                     
<span style="margin-left:8px;"></span>461                       wire  spi_clk;
<span style="margin-left:8px;"></span>462                       wire  spi_cs_n;
<span style="margin-left:8px;"></span>463                       wire  spi_mosi;
<span style="margin-left:8px;"></span>464                       wire  spi_miso;
<span style="margin-left:8px;"></span>465                       wire  spi_wp_n;
<span style="margin-left:8px;"></span>466                       wire  spi_hold_n;
<span style="margin-left:8px;"></span>467                     
<span style="margin-left:8px;"></span>468                     `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>469                       assign spi_cs_n_out   = DUT.config_ss.spi_cs_n_out;
<span style="margin-left:8px;"></span>470                       assign spi_mosi_out   = DUT.config_ss.spi_mosi_out;
<span style="margin-left:8px;"></span>471                       assign spi_miso_out   = DUT.config_ss.spi_miso_out;
<span style="margin-left:8px;"></span>472                       assign spi_hold_n_out = DUT.config_ss.spi_hold_n_out;
<span style="margin-left:8px;"></span>473                       assign spi_wp_n_out   = DUT.config_ss.spi_wp_n_out;
<span style="margin-left:8px;"></span>474                       
<span style="margin-left:8px;"></span>475                       assign spi_cs_n_oe    = DUT.config_ss.spi_cs_n_oe;
<span style="margin-left:8px;"></span>476                       assign spi_mosi_oe    = DUT.config_ss.spi_mosi_oe;
<span style="margin-left:8px;"></span>477                       assign spi_miso_oe    = DUT.config_ss.spi_miso_oe;
<span style="margin-left:8px;"></span>478                       assign spi_hold_n_oe  = DUT.config_ss.spi_hold_n_oe;
<span style="margin-left:8px;"></span>479                       assign spi_wp_n_oe    = DUT.config_ss.spi_wp_n_oe;
<span style="margin-left:8px;"></span>480                     
<span style="margin-left:8px;"></span>481                       initial
<span style="margin-left:8px;"></span>482                       begin
<span style="margin-left:8px;"></span>483                         force DUT.config_ss.spi_cs_n_in   = spi_cs_n_in   ;
<span style="margin-left:8px;"></span>484                         force DUT.config_ss.spi_mosi_in   = spi_mosi_in   ;
<span style="margin-left:8px;"></span>485                         force DUT.config_ss.spi_miso_in   = spi_miso_in   ;
<span style="margin-left:8px;"></span>486                         force DUT.config_ss.spi_hold_n_in = spi_hold_n_in ;
<span style="margin-left:8px;"></span>487                         force DUT.config_ss.spi_wp_n_in   = spi_wp_n_in   ;
<span style="margin-left:8px;"></span>488                       end
<span style="margin-left:8px;"></span>489                     `endif
<span style="margin-left:8px;"></span>490                     
<span style="margin-left:8px;"></span>491                       tb_inout_pad spi_clk_pad 	  (.O(spi_clk_in),    .I(spi_clk_out),    .IO(spi_clk),    .E(spi_clk_oe),    .PU(1'b0), .PD(1'b1));
<span style="margin-left:8px;"></span>492                       tb_inout_pad spi_csn_pad	  (.O(spi_cs_n_in),   .I(spi_cs_n_out),   .IO(spi_cs_n),   .E(spi_cs_n_oe),   .PU(1'b1), .PD(1'b0));
<span style="margin-left:8px;"></span>493                       tb_inout_pad spi_mosi_pad	  (.O(spi_mosi_in),   .I(spi_mosi_out),   .IO(spi_mosi),   .E(spi_mosi_oe),   .PU(1'b0), .PD(1'b1));
<span style="margin-left:8px;"></span>494                       tb_inout_pad spi_miso_pad	  (.O(spi_miso_in),   .I(spi_miso_out),   .IO(spi_miso),   .E(spi_miso_oe),   .PU(1'b0), .PD(1'b1));
<span style="margin-left:8px;"></span>495                       tb_inout_pad spi_holdn_pad	(.O(spi_hold_n_in), .I(spi_hold_n_out), .IO(spi_hold_n), .E(spi_hold_n_oe), .PU(1'b1), .PD(1'b0));
<span style="margin-left:8px;"></span>496                       tb_inout_pad spi_wpn_pad  	(.O(spi_wp_n_in),   .I(spi_wp_n_out),   .IO(spi_wp_n),   .E(spi_wp_n_oe),   .PU(1'b1), .PD(1'b0));
<span style="margin-left:8px;"></span>497                     
<span style="margin-left:8px;"></span>498                       spi_flash spi_flash_model_inst(
<span style="margin-left:8px;"></span>499                         .SCLK   (spi_clk_out   ),
<span style="margin-left:8px;"></span>500                         .CS     (spi_cs_n_out  ),
<span style="margin-left:8px;"></span>501                         .SI     (spi_mosi      ),
<span style="margin-left:8px;"></span>502                         .SO     (spi_miso      ),
<span style="margin-left:8px;"></span>503                         .WP     (spi_wp_n      ),
<span style="margin-left:8px;"></span>504                         .RESET  (config_ss_tb.DUT.config_ss.rst_n_per),
<span style="margin-left:8px;"></span>505                         .SIO3   (spi_hold_n    )
<span style="margin-left:8px;"></span>506                       );  
<span style="margin-left:8px;"></span>507                       
<span style="margin-left:8px;"></span>508                     `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>509                       assign spi_clk       = svt_spi_vif_inst.sclk;
<span style="margin-left:8px;"></span>510                       assign spi_cs_n      = svt_spi_vif_inst.ss_n[0];
<span style="margin-left:8px;"></span>511                       assign spi_mosi      = (~svt_spi_vif_inst.oe_n[0] ? svt_spi_vif_inst.mosi[0] : 'hz);
<span style="margin-left:8px;"></span>512                     `endif
<span style="margin-left:8px;"></span>513                     
<span style="margin-left:8px;"></span>514                     `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>515                     bit fpga_clk0;
<span style="margin-left:8px;"></span>516                     bit fpga_clk1;
<span style="margin-left:8px;"></span>517                     
<span style="margin-left:8px;"></span>518                     initial
<span style="margin-left:8px;"></span>519                     begin
<span style="margin-left:8px;"></span>520        1/1            fpga_clk0 &lt;= 1'b0;
<span style="margin-left:8px;"></span>521        1/1            fpga_clk1 &lt;= 1'b0;
<span style="margin-left:8px;"></span>522                     end
<span style="margin-left:8px;"></span>523        2/2          always #1.25ns  fpga_clk0 = ~fpga_clk0;   //400MHz
<span style="margin-left:8px;"></span>524        2/2          always #1.25ns  fpga_clk1 = ~fpga_clk1;   //400MHz
<span style="margin-left:8px;"></span>525                     
<span style="margin-left:8px;"></span>526                     v_ip_axi_if #(.AXI_DATA_WIDTH(64)) fpga_axi0_if(
<span style="margin-left:8px;"></span>527                       .aclk     (fpga_clk0),
<span style="margin-left:8px;"></span>528                       .aresetn  (DUT.rst_n_fpga0)
<span style="margin-left:8px;"></span>529                     );
<span style="margin-left:8px;"></span>530                     
<span style="margin-left:8px;"></span>531                     v_ip_axi_if #(.AXI_DATA_WIDTH(32)) fpga_axi1_if(
<span style="margin-left:8px;"></span>532                       .aclk     (fpga_clk1),
<span style="margin-left:8px;"></span>533                       .aresetn  (DUT.rst_n_fpga1)
<span style="margin-left:8px;"></span>534                     );
<span style="margin-left:8px;"></span>535                     `endif
<span style="margin-left:8px;"></span>536                     
<span style="margin-left:8px;"></span>537                     	/** Instantiate SV Interface for Master and connect the system clock */
<span style="margin-left:8px;"></span>538                     	uvc_i2c_if i2c_if ();
<span style="margin-left:8px;"></span>539                       `ifdef GPT_VIP_INCLUDE
<span style="margin-left:8px;"></span>540                         gpt_intf   gpt_if ();
<span style="margin-left:8px;"></span>541                       `endif
<span style="margin-left:8px;"></span>542                     //Connecting the VIP to XMR of GPT
<span style="margin-left:8px;"></span>543                       assign gpt_if.clk    = config_ss_tb.DUT.config_ss.clk_apb_ug;
<span style="margin-left:8px;"></span>544                       assign gpt_if.extclk    = config_ss_tb.DUT.config_ss.clk_apb_ug;
<span style="margin-left:8px;"></span>545                       assign gpt_if.gpt_intr  =config_ss_tb.DUT.config_ss.gpt.pit_intr;
<span style="margin-left:8px;"></span>546                       assign gpt_if.ch0_pwm   =config_ss_tb.DUT.config_ss.gpt.ch0_pwm;
<span style="margin-left:8px;"></span>547                       assign gpt_if.ch0_pwmoe =config_ss_tb.DUT.config_ss.gpt.ch0_pwmoe;
<span style="margin-left:8px;"></span>548                       assign gpt_if.ch1_pwm   =config_ss_tb.DUT.config_ss.gpt.ch1_pwm;
<span style="margin-left:8px;"></span>549                       assign gpt_if.ch1_pwmoe =config_ss_tb.DUT.config_ss.gpt.ch1_pwmoe;
<span style="margin-left:8px;"></span>550                       assign gpt_if.ch2_pwm   =config_ss_tb.DUT.config_ss.gpt.ch2_pwm;
<span style="margin-left:8px;"></span>551                       assign gpt_if.ch2_pwmoe =config_ss_tb.DUT.config_ss.gpt.ch2_pwmoe;
<span style="margin-left:8px;"></span>552                       assign gpt_if.ch3_pwm   =config_ss_tb.DUT.config_ss.gpt.ch3_pwm;
<span style="margin-left:8px;"></span>553                       assign gpt_if.ch3_pwmoe =config_ss_tb.DUT.config_ss.gpt.ch3_pwmoe;
<span style="margin-left:8px;"></span>554                     
<span style="margin-left:8px;"></span>555                     /** I2C data and control signals signals  */
<span style="margin-left:8px;"></span>556                     	logic scl_o        ;
<span style="margin-left:8px;"></span>557                     	logic sda_o        ;
<span style="margin-left:8px;"></span>558                     	logic scl_i        ;
<span style="margin-left:8px;"></span>559                     	logic sda_i        ;
<span style="margin-left:8px;"></span>560                     
<span style="margin-left:8px;"></span>561                     `ifdef I2C_VIP_INCLUDE
<span style="margin-left:8px;"></span>562                     	assign i2c_if.clk    = config_ss_tb.DUT.config_ss.clk_i2c;
<span style="margin-left:8px;"></span>563                     	assign i2c_if.resetn = DUT.config_ss_rst_n_acpu_sig;
<span style="margin-left:8px;"></span>564                     	assign i2c_if.scl    = (scl_o==0)? 1'b0 : 1'bz;
<span style="margin-left:8px;"></span>565                     	assign scl_i         = i2c_if.scl;
<span style="margin-left:8px;"></span>566                     	assign i2c_if.sda    = (sda_o==0)? 1'b0: 1'bz;
<span style="margin-left:8px;"></span>567                     	assign sda_i         = i2c_if.sda;
<span style="margin-left:8px;"></span>568                       assign i2c_if.sda_o  = sda_o;
<span style="margin-left:8px;"></span>569                       assign i2c_if.i2c_intr = config_ss_tb.DUT.config_ss.i2c_irq;  
<span style="margin-left:8px;"></span>570                     initial begin
<span style="margin-left:8px;"></span>571                     	force sda_o = DUT.config_ss.sda_o;
<span style="margin-left:8px;"></span>572                     	force DUT.config_ss.sda_i = sda_i;
<span style="margin-left:8px;"></span>573                       end
<span style="margin-left:8px;"></span>574                     `endif
<span style="margin-left:8px;"></span>575                     
<span style="margin-left:8px;"></span>576                     	pullup p1 (i2c_if.sda);
<span style="margin-left:8px;"></span>577                     	pullup p2 (i2c_if.scl);
<span style="margin-left:8px;"></span>578                     
<span style="margin-left:8px;"></span>579                       logic ph_s, ph_d, ph_a, ph_p;
<span style="margin-left:8px;"></span>580                       assign ph_s = DUT.config_ss.i2c_u.u_apbslv.phase_S;
<span style="margin-left:8px;"></span>581                       assign ph_d = DUT.config_ss.i2c_u.u_apbslv.phase_dat;
<span style="margin-left:8px;"></span>582                       assign ph_a = DUT.config_ss.i2c_u.u_apbslv.phase_adr;
<span style="margin-left:8px;"></span>583                       assign ph_p = DUT.config_ss.i2c_u.u_apbslv.phase_P;
<span style="margin-left:8px;"></span>584                       i2c_checker check(
<span style="margin-left:8px;"></span>585                     	.clk(i2c_if.clk), .reset(i2c_if.resetn),
<span style="margin-left:8px;"></span>586                     	.phase_start(ph_s), .phase_data(ph_d), .phase_addr(ph_a), .phase_stop(ph_p),
<span style="margin-left:8px;"></span>587                     	.start_cond(i2c_if.start_cond), .stop_cond(i2c_if.stop_cond)
<span style="margin-left:8px;"></span>588                     	);
<span style="margin-left:8px;"></span>589                     
<span style="margin-left:8px;"></span>590                       gpio_if gpio_vif (.pclk(DUT.config_ss.gpio.pclk),
<span style="margin-left:8px;"></span>591                                         .ext_clk(DUT.config_ss.gpio.pclk),
<span style="margin-left:8px;"></span>592                                         .p_resetn(DUT.config_ss.gpio.presetn)
<span style="margin-left:8px;"></span>593                                       );
<span style="margin-left:8px;"></span>594                     
<span style="margin-left:8px;"></span>595                       // GPIO pad pins
<span style="margin-left:8px;"></span>596                       wire [31:0] PE, IE, C, DS0, DS1, I, OEN, PS, SL, ST0, ST1, HE, DS2, ST,PU, PD;
<span style="margin-left:8px;"></span>597                       wire [31:0] PAD;
<span style="margin-left:8px;"></span>598                     
<span style="margin-left:8px;"></span>599                     	bit [31:0] seed;
<span style="margin-left:8px;"></span>600                     
<span style="margin-left:8px;"></span>601                     	initial begin
<span style="margin-left:8px;"></span>602        1/1          		seed = $get_initial_random_seed();
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-1393352816_603');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">603        <span onclick="var macroSpan=$(this).next('#macro_-1393352816_603');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">2/2          		`uvm_info(&quot;DBG&quot;, $sformatf(&quot;SEED = %0d&quot;, seed), UVM_NONE)<br/></span><span id="macro_-1393352816_603" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/macros/uvm_message_defines.svh" target="_blank">uvm_info("DBG", $sformatf("SEED = %0d", seed), UVM_NONE):</a>
<span style="margin-left:8px;"></span>603.1                   `ifdef ZEMI4UVM 
<span style="margin-left:8px;"></span>603.2                         (* zemi4_uvm_attribute=1 *) 
<span style="margin-left:8px;"></span>603.3                      `endif 
<span style="margin-left:8px;"></span>603.4                      begin 
<span style="margin-left:8px;"></span>603.5                        if (uvm_report_enabled(UVM_NONE,UVM_INFO,&quot;DBG&quot;)) 
<span style="margin-left:8px;"></span>603.6      1/1                 uvm_report_info (&quot;DBG&quot;, $sformatf(&quot;SEED = %0d&quot;, seed), UVM_NONE, &quot;/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv&quot;, 603, &quot;&quot;, 1); 
<span style="margin-left:8px;"></span>603.7                      end</span>                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>604                     
<span style="margin-left:8px;"></span>605        1/1          		config_ss_env_intf.wait_init();
<span style="margin-left:8px;"></span>606                     
<span style="margin-left:8px;"></span>607        1/1          		uvm_config_db#(virtual config_ss_env_if)::set(uvm_root::get(), &quot;uvm_test_top&quot;, &quot;config_ss_vif&quot;, config_ss_env_intf);
<span style="margin-left:8px;"></span>608                     
<span style="margin-left:8px;"></span>609                       `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>610                         uvm_config_db#(virtual svt_uart_if)::set(null,&quot;*.env.uart0_env&quot;,&quot;uart_vif&quot;, uart0_if);
<span style="margin-left:8px;"></span>611                         uvm_config_db#(virtual svt_uart_if)::set(null,&quot;*.env.uart1_env&quot;,&quot;uart_vif&quot;, uart1_if);
<span style="margin-left:8px;"></span>612                       `endif
<span style="margin-left:8px;"></span>613                     
<span style="margin-left:8px;"></span>614                       `ifdef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>615                         // axi vif set
<span style="margin-left:8px;"></span>616        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(64)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;axi_if&quot;, axi_if);
<span style="margin-left:8px;"></span>617                       `endif
<span style="margin-left:8px;"></span>618                       
<span style="margin-left:8px;"></span>619                       `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>620                         // FPGA vifs set
<span style="margin-left:8px;"></span>621        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(64)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;fpga_axi0_if&quot;, fpga_axi0_if);
<span style="margin-left:8px;"></span>622        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(32)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;fpga_axi1_if&quot;, fpga_axi1_if);
<span style="margin-left:8px;"></span>623                       `endif
<span style="margin-left:8px;"></span>624                         
<span style="margin-left:8px;"></span>625                       `ifdef BCPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>626        1/1          		uvm_config_db#(virtual svt_ahb_if)::set(uvm_root::get(), &quot;uvm_test_top.env.ahb_system_env&quot;, &quot;vif&quot;, svt_ahb_vif_inst);
<span style="margin-left:8px;"></span>627                       `endif
<span style="margin-left:8px;"></span>628                     		/** Set the Master Interface to factory */
<span style="margin-left:8px;"></span>629        1/1          		uvm_config_db#(virtual uvc_i2c_if)::set(uvm_root::get(), &quot;uvm_test_top.env.i2c_env&quot;, &quot;vif&quot;, i2c_if);
<span style="margin-left:8px;"></span>630                     
<span style="margin-left:8px;"></span>631                     `ifdef GPT_VIP_INCLUDE
<span style="margin-left:8px;"></span>632        1/1              uvm_config_db#(virtual  gpt_intf)::set(uvm_root::get(), &quot;uvm_test_top.env.gpt_env&quot;, &quot;vif&quot;, gpt_if);
<span style="margin-left:8px;"></span>633                     `endif
<span style="margin-left:8px;"></span>634                     
<span style="margin-left:8px;"></span>635                     `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>636                         uvm_config_db#(virtual svt_ethernet_txrx_if)::set(uvm_root::get(),&quot;uvm_test_top.env.gbe_phy_agnt&quot;, &quot;if_port&quot;, phy_ethernet_if);
<span style="margin-left:8px;"></span>637                     `endif
<span style="margin-left:8px;"></span>638                     
<span style="margin-left:8px;"></span>639                         // GPIO interface
<span style="margin-left:8px;"></span>640        1/1              uvm_config_db #(virtual gpio_if):: set(uvm_root::get(),&quot;*&quot;,&quot;gpio_vif&quot;,gpio_vif);
<span style="margin-left:8px;"></span>641                     
<span style="margin-left:8px;"></span>642                     `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>643                     		uvm_config_db#(virtual svt_spi_if)::set(uvm_root::get(), &quot;uvm_test_top.env.spi_agnt&quot;, &quot;vif&quot;, svt_spi_vif_inst);
<span style="margin-left:8px;"></span>644                     `endif
<span style="margin-left:8px;"></span>645                     
<span style="margin-left:8px;"></span>646        1/1          		uvm_config_db#(virtual fcb_config_interface)::set(uvm_root::get(), &quot;uvm_test_top.env.fcb_config&quot;, &quot;vif&quot;, fcb_config_if);
<span style="margin-left:8px;"></span>647        1/1          		uvm_config_db#(virtual pcb_interface)::set(uvm_root::get(),&quot;uvm_test_top.env.pcb.mon&quot;,&quot;vif&quot;,pcb_if);
<span style="margin-left:8px;"></span>648        1/1          		run_test();
<span style="margin-left:8px;"></span>649                     	end
<span style="margin-left:8px;"></span>650                     
<span style="margin-left:8px;"></span>651                       initial
<span style="margin-left:8px;"></span>652                       begin
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-1393352816_653');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">653        <span onclick="var macroSpan=$(this).next('#macro_-1393352816_653');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">2/2              `uvm_info(&quot;FCB CONFIG DONE TRIG WAIT&quot;,&quot;&quot;, UVM_LOW)<br/></span><span id="macro_-1393352816_653" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/macros/uvm_message_defines.svh" target="_blank">uvm_info("FCB CONFIG DONE TRIG WAIT","", UVM_LOW):</a>
<span style="margin-left:8px;"></span>653.1                   `ifdef ZEMI4UVM 
<span style="margin-left:8px;"></span>653.2                         (* zemi4_uvm_attribute=1 *) 
<span style="margin-left:8px;"></span>653.3                      `endif 
<span style="margin-left:8px;"></span>653.4                      begin 
<span style="margin-left:8px;"></span>653.5                        if (uvm_report_enabled(UVM_LOW,UVM_INFO,&quot;FCB CONFIG DONE TRIG WAIT&quot;)) 
<span style="margin-left:8px;"></span>653.6      1/1                 uvm_report_info (&quot;FCB CONFIG DONE TRIG WAIT&quot;, &quot;&quot;, UVM_LOW, &quot;/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv&quot;, 653, &quot;&quot;, 1); 
<span style="margin-left:8px;"></span>653.7                      end</span>                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>654        <font color = "red">1/2     ==>      wait(DUT.soc_fpga_intf_u.fcb_u.cfg_done_o);</font>
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-1393352816_655');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">655        <span onclick="var macroSpan=$(this).next('#macro_-1393352816_655');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}"><font color = "red">0/2     ==>      `uvm_info(&quot;FCB CONFIG DONE TRIGGERED&quot;,&quot;&quot;, UVM_LOW)</font><br/></span><span id="macro_-1393352816_655" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/macros/uvm_message_defines.svh" target="_blank">uvm_info("FCB CONFIG DONE TRIGGERED","", UVM_LOW):</a>
<span style="margin-left:8px;"></span>655.1                   `ifdef ZEMI4UVM 
<span style="margin-left:8px;"></span>655.2                         (* zemi4_uvm_attribute=1 *) 
<span style="margin-left:8px;"></span>655.3                      `endif 
<span style="margin-left:8px;"></span>655.4                      begin 
<span style="margin-left:8px;"></span>655.5                        if (uvm_report_enabled(UVM_LOW,UVM_INFO,&quot;FCB CONFIG DONE TRIGGERED&quot;)) 
<span style="margin-left:8px;"></span>655.6      <font color = "red">0/1     ==>         uvm_report_info (&quot;FCB CONFIG DONE TRIGGERED&quot;, &quot;&quot;, UVM_LOW, &quot;/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv&quot;, 655, &quot;&quot;, 1); </font>
<span style="margin-left:8px;"></span>655.7                      end</span>                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>656                       end
<span style="margin-left:8px;"></span>657                     
<span style="margin-left:8px;"></span>658        1/1          	initial $timeformat(-9, 1, &quot;ns&quot;, 4);
<span style="margin-left:8px;"></span>659                     
<span style="margin-left:8px;"></span>660                     `ifndef ACPU_BFM_INCLUDE  
<span style="margin-left:8px;"></span>661                       acpu_mem_init acpu_mem_init ();
<span style="margin-left:8px;"></span>662                     
<span style="margin-left:8px;"></span>663                     `ifdef NDS_AXI_ARUSER_SUPPORT
<span style="margin-left:8px;"></span>664                       `ifdef NDS_AXI_ARUSER_WIDTH
<span style="margin-left:8px;"></span>665                         parameter NDS_AXI_ARUSER_WIDTH = `NDS_AXI_ARUSER_WIDTH;
<span style="margin-left:8px;"></span>666                       `else
<span style="margin-left:8px;"></span>667                         parameter NDS_AXI_ARUSER_WIDTH = 1;
<span style="margin-left:8px;"></span>668                       `endif
<span style="margin-left:8px;"></span>669                     `else
<span style="margin-left:8px;"></span>670                       parameter NDS_AXI_ARUSER_WIDTH = 0;
<span style="margin-left:8px;"></span>671                     `endif
<span style="margin-left:8px;"></span>672                     
<span style="margin-left:8px;"></span>673                     `ifdef NDS_AXI_AWUSER_SUPPORT
<span style="margin-left:8px;"></span>674                       `ifdef NDS_AXI_AWUSER_WIDTH
<span style="margin-left:8px;"></span>675                         parameter NDS_AXI_AWUSER_WIDTH = `NDS_AXI_AWUSER_WIDTH;
<span style="margin-left:8px;"></span>676                       `else
<span style="margin-left:8px;"></span>677                         parameter NDS_AXI_AWUSER_WIDTH = 1;
<span style="margin-left:8px;"></span>678                       `endif
<span style="margin-left:8px;"></span>679                     `else
<span style="margin-left:8px;"></span>680                       parameter NDS_AXI_AWUSER_WIDTH = 0;
<span style="margin-left:8px;"></span>681                     `endif
<span style="margin-left:8px;"></span>682                     
<span style="margin-left:8px;"></span>683                     axi_monitor #(
<span style="margin-left:8px;"></span>684                     	.ADDR_WIDTH      (32                            ), //NDS_BIU_ADDR_WIDTH
<span style="margin-left:8px;"></span>685                     	.ARUSER_WIDTH    (NDS_AXI_ARUSER_WIDTH          ),
<span style="margin-left:8px;"></span>686                     	.AWUSER_WIDTH    (NDS_AXI_AWUSER_WIDTH          ),
<span style="margin-left:8px;"></span>687                     	.AXI4            (1                             ),
<span style="margin-left:8px;"></span>688                     	.DATA_WIDTH      (3                             ), //$clog2(`NDS_BIU_DATA_WIDTH/8) log2 64/8  = 3
<span style="margin-left:8px;"></span>689                     	.ID_WIDTH        (4                             ), //`ATCBMC300_ID_WIDTH
<span style="margin-left:8px;"></span>690                     	.MASTER_ID       (10                            ),
<span style="margin-left:8px;"></span>691                     	.WAIT_ARREADY    (150                           ),
<span style="margin-left:8px;"></span>692                     	.WAIT_AWREADY    (150                           ),
<span style="margin-left:8px;"></span>693                     	.WAIT_READ_DATA_LIMIT(300                       ),
<span style="margin-left:8px;"></span>694                     	.WAIT_RREADY     (150                           ),
<span style="margin-left:8px;"></span>695                     	.WAIT_WREADY     (150                           )
<span style="margin-left:8px;"></span>696                     ) axi_monitor (
<span style="margin-left:8px;"></span>697                     	.aclk    (config_ss_tb.DUT.acpu.u_kv_core_top0.lm_clk         ),
<span style="margin-left:8px;"></span>698                     	.aresetn (config_ss_tb.DUT.acpu.u_kv_core_top0.core_reset_n   ),
<span style="margin-left:8px;"></span>699                     	.awid    (config_ss_tb.DUT.acpu.u_kv_core_top0.awid           ),
<span style="margin-left:8px;"></span>700                     	.awaddr  (config_ss_tb.DUT.acpu.u_kv_core_top0.awaddr         ),
<span style="margin-left:8px;"></span>701                     	.awlen   (config_ss_tb.DUT.acpu.u_kv_core_top0.awlen          ),
<span style="margin-left:8px;"></span>702                     	.awsize  (config_ss_tb.DUT.acpu.u_kv_core_top0.awsize         ),
<span style="margin-left:8px;"></span>703                     	.awburst (config_ss_tb.DUT.acpu.u_kv_core_top0.awburst        ),
<span style="margin-left:8px;"></span>704                     	.awlock  ({1'b0,config_ss_tb.DUT.acpu.u_kv_core_top0.awlock}  ),
<span style="margin-left:8px;"></span>705                     	.awcache (config_ss_tb.DUT.acpu.u_kv_core_top0.awcache        ),
<span style="margin-left:8px;"></span>706                     	.awprot  (config_ss_tb.DUT.acpu.u_kv_core_top0.awprot         ),
<span style="margin-left:8px;"></span>707                     	.awvalid (config_ss_tb.DUT.acpu.u_kv_core_top0.awvalid        ),
<span style="margin-left:8px;"></span>708                     	.awready (config_ss_tb.DUT.acpu.u_kv_core_top0.awready        ),
<span style="margin-left:8px;"></span>709                        `ifdef NDS_AXI_AWREGION_SUPPORT
<span style="margin-left:8px;"></span>710                     	.awregion(4'h0),
<span style="margin-left:8px;"></span>711                        `endif
<span style="margin-left:8px;"></span>712                        `ifdef NDS_AXI_AWQOS_SUPPORT
<span style="margin-left:8px;"></span>713                     	.awqos   (4'h0),
<span style="margin-left:8px;"></span>714                        `endif
<span style="margin-left:8px;"></span>715                        `ifdef NDS_AXI_AWUSER_SUPPORT
<span style="margin-left:8px;"></span>716                     	.awuser  ('h0),
<span style="margin-left:8px;"></span>717                        `endif
<span style="margin-left:8px;"></span>718                     	.wid     ({4{1'b0}}), //{config_ss_tb.DUT.acpu.u_kv_core_top0.awid[3:0]}
<span style="margin-left:8px;"></span>719                     	.wdata   (config_ss_tb.DUT.acpu.u_kv_core_top0.wdata          ),
<span style="margin-left:8px;"></span>720                     	.wstrb   (config_ss_tb.DUT.acpu.u_kv_core_top0.wstrb          ),
<span style="margin-left:8px;"></span>721                     	.wlast   (config_ss_tb.DUT.acpu.u_kv_core_top0.wlast          ),
<span style="margin-left:8px;"></span>722                     	.wvalid  (config_ss_tb.DUT.acpu.u_kv_core_top0.wvalid         ),
<span style="margin-left:8px;"></span>723                     	.wready  (config_ss_tb.DUT.acpu.u_kv_core_top0.wready         ),
<span style="margin-left:8px;"></span>724                        `ifdef NDS_AXI_WUSER_SUPPORT
<span style="margin-left:8px;"></span>725                     	.wuser   ('h0),
<span style="margin-left:8px;"></span>726                        `endif
<span style="margin-left:8px;"></span>727                     	.bid     (config_ss_tb.DUT.acpu.u_kv_core_top0.bid            ),
<span style="margin-left:8px;"></span>728                     	.bresp   (config_ss_tb.DUT.acpu.u_kv_core_top0.bresp          ),
<span style="margin-left:8px;"></span>729                     	.bvalid  (config_ss_tb.DUT.acpu.u_kv_core_top0.bvalid         ),
<span style="margin-left:8px;"></span>730                     	.bready  (config_ss_tb.DUT.acpu.u_kv_core_top0.bready         ),
<span style="margin-left:8px;"></span>731                        `ifdef NDS_AXI_BUSER_SUPPORT
<span style="margin-left:8px;"></span>732                     	.buser   ('h0),
<span style="margin-left:8px;"></span>733                        `endif
<span style="margin-left:8px;"></span>734                     	.arid    (config_ss_tb.DUT.acpu.u_kv_core_top0.arid           ),
<span style="margin-left:8px;"></span>735                     	.araddr  (config_ss_tb.DUT.acpu.u_kv_core_top0.araddr         ),
<span style="margin-left:8px;"></span>736                     	.arlen   (config_ss_tb.DUT.acpu.u_kv_core_top0.arlen          ),
<span style="margin-left:8px;"></span>737                     	.arsize  (config_ss_tb.DUT.acpu.u_kv_core_top0.arsize         ),
<span style="margin-left:8px;"></span>738                     	.arburst (config_ss_tb.DUT.acpu.u_kv_core_top0.arburst        ),
<span style="margin-left:8px;"></span>739                     	.arlock  ({1'b0,config_ss_tb.DUT.acpu.u_kv_core_top0.arlock}  ),
<span style="margin-left:8px;"></span>740                     	.arcache (config_ss_tb.DUT.acpu.u_kv_core_top0.arcache        ),
<span style="margin-left:8px;"></span>741                     	.arprot  (config_ss_tb.DUT.acpu.u_kv_core_top0.arprot         ),
<span style="margin-left:8px;"></span>742                     	.arvalid (config_ss_tb.DUT.acpu.u_kv_core_top0.arvalid        ),
<span style="margin-left:8px;"></span>743                     	.arready (config_ss_tb.DUT.acpu.u_kv_core_top0.arready        ),
<span style="margin-left:8px;"></span>744                        `ifdef NDS_AXI_ARREGION_SUPPORT
<span style="margin-left:8px;"></span>745                     	.arregion('h0),
<span style="margin-left:8px;"></span>746                        `endif
<span style="margin-left:8px;"></span>747                        `ifdef NDS_AXI_ARQOS_SUPPORT
<span style="margin-left:8px;"></span>748                     	.arqos   ('h0),
<span style="margin-left:8px;"></span>749                        `endif
<span style="margin-left:8px;"></span>750                        `ifdef NDS_AXI_ARUSER_SUPPORT
<span style="margin-left:8px;"></span>751                     	.aruser  ('h0),
<span style="margin-left:8px;"></span>752                        `endif
<span style="margin-left:8px;"></span>753                     	.rid     (config_ss_tb.DUT.acpu.u_kv_core_top0.rid            ),
<span style="margin-left:8px;"></span>754                     	.rdata   (config_ss_tb.DUT.acpu.u_kv_core_top0.rdata          ),
<span style="margin-left:8px;"></span>755                     	.rresp   (config_ss_tb.DUT.acpu.u_kv_core_top0.rresp          ),
<span style="margin-left:8px;"></span>756                     	.rlast   (config_ss_tb.DUT.acpu.u_kv_core_top0.rlast          ),
<span style="margin-left:8px;"></span>757                     	.rvalid  (config_ss_tb.DUT.acpu.u_kv_core_top0.rvalid         ),
<span style="margin-left:8px;"></span>758                        `ifdef NDS_AXI_RUSER_SUPPORT
<span style="margin-left:8px;"></span>759                     	.ruser   ('h0),
<span style="margin-left:8px;"></span>760                        `endif
<span style="margin-left:8px;"></span>761                     	.rready  (config_ss_tb.DUT.acpu.u_kv_core_top0.rready         )
<span style="margin-left:8px;"></span>762                     );
<span style="margin-left:8px;"></span>763                     
<span style="margin-left:8px;"></span>764                     `ifdef NDS_AE350_MULTI_HART
<span style="margin-left:8px;"></span>765                       `ifdef AE350_ONLY_HART0_RESETRUN
<span style="margin-left:8px;"></span>766                         `ifdef NDS_HART0_RUN
<span style="margin-left:8px;"></span>767                           parameter RUN_HART_NUM = 1;
<span style="margin-left:8px;"></span>768                         `else
<span style="margin-left:8px;"></span>769                           parameter RUN_HART_NUM = 2;
<span style="margin-left:8px;"></span>770                         `endif
<span style="margin-left:8px;"></span>771                       `else
<span style="margin-left:8px;"></span>772                         parameter RUN_HART_NUM = `NDS_NHART;
<span style="margin-left:8px;"></span>773                       `endif
<span style="margin-left:8px;"></span>774                     `else
<span style="margin-left:8px;"></span>775                       parameter RUN_HART_NUM = 1;
<span style="margin-left:8px;"></span>776                     `endif
<span style="margin-left:8px;"></span>777                     
<span style="margin-left:8px;"></span>778                     wire [31:0] sys2hbmc_haddr;
<span style="margin-left:8px;"></span>779                     wire [2:0] sys2hbmc_hburst;
<span style="margin-left:8px;"></span>780                     wire [3:0] sys2hbmc_hprot;
<span style="margin-left:8px;"></span>781                     wire [2:0] sys2hbmc_hsize;
<span style="margin-left:8px;"></span>782                     wire [1:0] sys2hbmc_htrans;
<span style="margin-left:8px;"></span>783                     wire [63:0] sys2hbmc_hwdata;
<span style="margin-left:8px;"></span>784                     wire sys2hbmc_hwrite;
<span style="margin-left:8px;"></span>785                     wire hbmc2sys_hready;
<span style="margin-left:8px;"></span>786                     wire [63:0] hbmc2sys_hrdata;
<span style="margin-left:8px;"></span>787                     wire [1:0] hbmc2sys_hresp;
<span style="margin-left:8px;"></span>788                     
<span style="margin-left:8px;"></span>789                     atcaxi2ahb200 #(
<span style="margin-left:8px;"></span>790                     	.ADDR_WIDTH      (32),
<span style="margin-left:8px;"></span>791                     	.DATA_WIDTH      (64),
<span style="margin-left:8px;"></span>792                     	.ID_WIDTH        (4)
<span style="margin-left:8px;"></span>793                     ) axi2ahb_hbmc (
<span style="margin-left:8px;"></span>794                     	.araddr (config_ss_tb.DUT.acpu.u_kv_core_top0.araddr  ),
<span style="margin-left:8px;"></span>795                     	.arburst(config_ss_tb.DUT.acpu.u_kv_core_top0.arburst ),
<span style="margin-left:8px;"></span>796                     	.arcache(config_ss_tb.DUT.acpu.u_kv_core_top0.arcache ),
<span style="margin-left:8px;"></span>797                     	.arid   (config_ss_tb.DUT.acpu.u_kv_core_top0.arid    ),
<span style="margin-left:8px;"></span>798                     	.arlen  (config_ss_tb.DUT.acpu.u_kv_core_top0.arlen   ),
<span style="margin-left:8px;"></span>799                     	.arlock (config_ss_tb.DUT.acpu.u_kv_core_top0.arlock  ),
<span style="margin-left:8px;"></span>800                     	.arprot (config_ss_tb.DUT.acpu.u_kv_core_top0.arprot  ),
<span style="margin-left:8px;"></span>801                     	.arready(),
<span style="margin-left:8px;"></span>802                     	.arsize (config_ss_tb.DUT.acpu.u_kv_core_top0.arsize  ),
<span style="margin-left:8px;"></span>803                     	.arvalid(config_ss_tb.DUT.acpu.u_kv_core_top0.arvalid ),
<span style="margin-left:8px;"></span>804                     	.awaddr (config_ss_tb.DUT.acpu.u_kv_core_top0.awaddr  ),
<span style="margin-left:8px;"></span>805                     	.awburst(config_ss_tb.DUT.acpu.u_kv_core_top0.awburst ),
<span style="margin-left:8px;"></span>806                     	.awcache(config_ss_tb.DUT.acpu.u_kv_core_top0.awcache ),
<span style="margin-left:8px;"></span>807                     	.awid   (config_ss_tb.DUT.acpu.u_kv_core_top0.awid    ),
<span style="margin-left:8px;"></span>808                     	.awlen  (config_ss_tb.DUT.acpu.u_kv_core_top0.awlen   ),
<span style="margin-left:8px;"></span>809                     	.awlock (config_ss_tb.DUT.acpu.u_kv_core_top0.awlock  ),
<span style="margin-left:8px;"></span>810                     	.awprot (config_ss_tb.DUT.acpu.u_kv_core_top0.awprot  ),
<span style="margin-left:8px;"></span>811                     	.awready(),
<span style="margin-left:8px;"></span>812                     	.awsize (config_ss_tb.DUT.acpu.u_kv_core_top0.awsize  ),
<span style="margin-left:8px;"></span>813                     	.awvalid(config_ss_tb.DUT.acpu.u_kv_core_top0.awvalid ),
<span style="margin-left:8px;"></span>814                     	.bid    (),
<span style="margin-left:8px;"></span>815                     	.bready (config_ss_tb.DUT.acpu.u_kv_core_top0.bready  ),
<span style="margin-left:8px;"></span>816                     	.bresp  (),
<span style="margin-left:8px;"></span>817                     	.bvalid (),
<span style="margin-left:8px;"></span>818                     	.rdata  (),
<span style="margin-left:8px;"></span>819                     	.rid    (),
<span style="margin-left:8px;"></span>820                     	.rlast  (),
<span style="margin-left:8px;"></span>821                     	.rready (config_ss_tb.DUT.acpu.u_kv_core_top0.rready  ),
<span style="margin-left:8px;"></span>822                     	.rresp  (),
<span style="margin-left:8px;"></span>823                     	.rvalid (),
<span style="margin-left:8px;"></span>824                     	.wdata  (config_ss_tb.DUT.acpu.u_kv_core_top0.wdata   ),
<span style="margin-left:8px;"></span>825                     	.wlast  (config_ss_tb.DUT.acpu.u_kv_core_top0.wlast   ),
<span style="margin-left:8px;"></span>826                     	.wready (),
<span style="margin-left:8px;"></span>827                     	.wstrb  (config_ss_tb.DUT.acpu.u_kv_core_top0.wstrb   ),
<span style="margin-left:8px;"></span>828                     	.wvalid (config_ss_tb.DUT.acpu.u_kv_core_top0.wvalid  ),
<span style="margin-left:8px;"></span>829                     	.hclk   (config_ss_tb.DUT.acpu.u_kv_core_top0.lm_clk  ), //hclk
<span style="margin-left:8px;"></span>830                     	.hresetn(config_ss_tb.DUT.acpu.u_kv_core_top0.core_reset_n), //hresetn
<span style="margin-left:8px;"></span>831                     	.aclk   (config_ss_tb.DUT.acpu.u_kv_core_top0.lm_clk      ),
<span style="margin-left:8px;"></span>832                     	.aresetn(config_ss_tb.DUT.acpu.u_kv_core_top0.core_reset_n),
<span style="margin-left:8px;"></span>833                     	.haddr  (sys2hbmc_haddr   ),
<span style="margin-left:8px;"></span>834                     	.hburst (sys2hbmc_hburst  ),
<span style="margin-left:8px;"></span>835                     	.hprot  (sys2hbmc_hprot   ),
<span style="margin-left:8px;"></span>836                     	.hrdata (hbmc2sys_hrdata  ),
<span style="margin-left:8px;"></span>837                     	.hready (hbmc2sys_hready  ),
<span style="margin-left:8px;"></span>838                     	.hresp  (hbmc2sys_hresp[0]),
<span style="margin-left:8px;"></span>839                     	.hsize  (sys2hbmc_hsize   ),
<span style="margin-left:8px;"></span>840                     	.htrans (sys2hbmc_htrans  ),
<span style="margin-left:8px;"></span>841                     	.hwdata (sys2hbmc_hwdata  ),
<span style="margin-left:8px;"></span>842                     	.hwrite (sys2hbmc_hwrite  )
<span style="margin-left:8px;"></span>843                     );
<span style="margin-left:8px;"></span>844                     
<span style="margin-left:8px;"></span>845                     acpu_ahb_sim_control #(
<span style="margin-left:8px;"></span>846                     	.BASE            (20'h80000   ),
<span style="margin-left:8px;"></span>847                     	.HMASTER_START   (4'd0        ),
<span style="margin-left:8px;"></span>848                     	.RUN_HART_NUM    (RUN_HART_NUM)
<span style="margin-left:8px;"></span>849                     ) acpu_sim_control (
<span style="margin-left:8px;"></span>850                     	.hclk   (config_ss_tb.DUT.acpu.u_kv_core_top0.lm_clk       ),
<span style="margin-left:8px;"></span>851                     	.hresetn(config_ss_tb.DUT.acpu.u_kv_core_top0.core_reset_n ),
<span style="margin-left:8px;"></span>852                     	.haddr  (sys2hbmc_haddr    ),
<span style="margin-left:8px;"></span>853                     	.htrans (sys2hbmc_htrans   ),
<span style="margin-left:8px;"></span>854                     	.hwrite (sys2hbmc_hwrite   ),
<span style="margin-left:8px;"></span>855                     	.hsize  (sys2hbmc_hsize    ),
<span style="margin-left:8px;"></span>856                     	.hburst (sys2hbmc_hburst   ),
<span style="margin-left:8px;"></span>857                     	.hprot  (sys2hbmc_hprot    ),
<span style="margin-left:8px;"></span>858                     	.hwdata (sys2hbmc_hwdata   ),
<span style="margin-left:8px;"></span>859                     	.hreadyi(1'h1),
<span style="margin-left:8px;"></span>860                     	.hsel   (1'h1),
<span style="margin-left:8px;"></span>861                     	.hmaster(4'h0),
<span style="margin-left:8px;"></span>862                     	.hrdata (hbmc2sys_hrdata),
<span style="margin-left:8px;"></span>863                     	.hresp  (hbmc2sys_hresp ),
<span style="margin-left:8px;"></span>864                     	.hready (hbmc2sys_hready),
<span style="margin-left:8px;"></span>865                     	.hsplit (),
<span style="margin-left:8px;"></span>866                       .test_finished(config_ss_env_intf.acpu_test_finished)
<span style="margin-left:8px;"></span>867                     );
<span style="margin-left:8px;"></span>868                     
<span style="margin-left:8px;"></span>869                     `endif
<span style="margin-left:8px;"></span>870                     
<span style="margin-left:8px;"></span>871                     `ifndef BCPU_BFM_INCLUDE  
<span style="margin-left:8px;"></span>872                       bcpu_mem_init bcpu_mem_init ();
<span style="margin-left:8px;"></span>873                       
<span style="margin-left:8px;"></span>874                       defparam ahb_monitor_dmi.ADDR_WIDTH = 32;
<span style="margin-left:8px;"></span>875                       defparam ahb_monitor_dmi.ID = 3;
<span style="margin-left:8px;"></span>876                       defparam ahb_monitor_dmi.AHB_LITE = 1;
<span style="margin-left:8px;"></span>877                       defparam ahb_monitor_dmi.FORBID_UNKNOWN_READ_DATA = 1;
<span style="margin-left:8px;"></span>878                     
<span style="margin-left:8px;"></span>879                       ahb_monitor ahb_monitor_dmi (
<span style="margin-left:8px;"></span>880                         .hclk       (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_clk          ), 
<span style="margin-left:8px;"></span>881                         .hresetn    (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_reset_n      ), 
<span style="margin-left:8px;"></span>882                         .hmaster    (4'd0                                                           ),
<span style="margin-left:8px;"></span>883                         .hmastlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>884                         .hselx      (32'h1                                                          ),
<span style="margin-left:8px;"></span>885                         .haddr      (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.haddr             ),
<span style="margin-left:8px;"></span>886                         .htrans     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.htrans            ),
<span style="margin-left:8px;"></span>887                         .hwrite     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwrite            ),
<span style="margin-left:8px;"></span>888                         .hsize      (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hsize             ),
<span style="margin-left:8px;"></span>889                         .hburst     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hburst            ),
<span style="margin-left:8px;"></span>890                         .hprot      (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hprot             ),
<span style="margin-left:8px;"></span>891                         .hwdata     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwdata            ), 
<span style="margin-left:8px;"></span>892                         .hrdata     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hrdata            ),
<span style="margin-left:8px;"></span>893                         .hready     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hready            ),
<span style="margin-left:8px;"></span>894                         .hresp      ({1'b0,config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hresp}      ),
<span style="margin-left:8px;"></span>895                         .hllsc_req  (1'b0                                                           ),
<span style="margin-left:8px;"></span>896                         .hllsc_error(1'b0                                                           ),
<span style="margin-left:8px;"></span>897                         .hm0_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>898                         .hm0_hlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>899                         .hm1_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>900                         .hm1_hlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>901                         .hm2_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>902                         .hm2_hlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>903                         .hm3_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>904                         .hm3_hlock  (1'b0                                                           )
<span style="margin-left:8px;"></span>905                       );
<span style="margin-left:8px;"></span>906                     
<span style="margin-left:8px;"></span>907                       defparam bcpu_sim_control.BASE = 32'h80000;
<span style="margin-left:8px;"></span>908                       defparam bcpu_sim_control.HMASTER_START = 4'd0;
<span style="margin-left:8px;"></span>909                       bcpu_ahb_sim_control bcpu_sim_control (
<span style="margin-left:8px;"></span>910                         .hclk   (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_clk              ),
<span style="margin-left:8px;"></span>911                         .hresetn(config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_reset_n          ),
<span style="margin-left:8px;"></span>912                         .haddr  (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.haddr                 ),
<span style="margin-left:8px;"></span>913                         .htrans (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.htrans                ),
<span style="margin-left:8px;"></span>914                         .hwrite (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwrite                ),
<span style="margin-left:8px;"></span>915                         .hsize  (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hsize                 ),
<span style="margin-left:8px;"></span>916                         .hburst (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hburst                ),
<span style="margin-left:8px;"></span>917                         .hprot  (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hprot                 ),
<span style="margin-left:8px;"></span>918                         .hwdata (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwdata                ),
<span style="margin-left:8px;"></span>919                         .hreadyi(config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hready                ),
<span style="margin-left:8px;"></span>920                         .hsel   (1'b1                                                               ),
<span style="margin-left:8px;"></span>921                         .hmaster(4'h0                                                               ),
<span style="margin-left:8px;"></span>922                         .hrdata (                                                                   ),
<span style="margin-left:8px;"></span>923                         .hresp  (                                                                   ),
<span style="margin-left:8px;"></span>924                         .hready (                                                                   ),
<span style="margin-left:8px;"></span>925                         .hsplit (                                                                   ),
<span style="margin-left:8px;"></span>926                         .test_finished(config_ss_env_intf.bcpu_test_finished                        )
<span style="margin-left:8px;"></span>927                       );
<span style="margin-left:8px;"></span>928                     
<span style="margin-left:8px;"></span>929                     `endif
<span style="margin-left:8px;"></span>930                     
<span style="margin-left:8px;"></span>931                     	`include &quot;config_ss_sys_intf_inc.sv&quot;
<span style="margin-left:8px;"></span>932                     
<span style="margin-left:8px;"></span>933                     	//`include &quot;config_ss_periph_intf_inc.sv&quot;
<span style="margin-left:8px;"></span>934                       logic clk_soc_pll_ref;
<span style="margin-left:8px;"></span>935                     
<span style="margin-left:8px;"></span>936                       pll pll_model (
<span style="margin-left:8px;"></span>937                         .fref       (clk_soc_pll_ref                              ),
<span style="margin-left:8px;"></span>938                         .rst_por    (config_ss_env_intf.rs_pll_intf.rst_por       ),
<span style="margin-left:8px;"></span>939                         //input logic [5:0] refdiv ( ), // 4’b0011=divide-by-4
<span style="margin-left:8px;"></span>940                         .postdiv0   (config_ss_env_intf.rs_pll_intf.ctl_postdiv0  ), // 4’b0011=divide-by-4
<span style="margin-left:8px;"></span>941                         .postdiv1   (config_ss_env_intf.rs_pll_intf.ctl_postdiv1  ),
<span style="margin-left:8px;"></span>942                         .postdiv2   ('0 ),
<span style="margin-left:8px;"></span>943                         .postdiv3   ('0 ),
<span style="margin-left:8px;"></span>944                         .fbdiv      (config_ss_env_intf.rs_pll_intf.ctl_fbdiv     ), // 2’b11=divide-by-12 2’b10=divide-by-8 2’b01=divide-by-6 2’b00=divide-by-4
<span style="margin-left:8px;"></span>945                     
<span style="margin-left:8px;"></span>946                         .fouten     (config_ss_env_intf.rs_pll_intf.ctl_fouten    ),
<span style="margin-left:8px;"></span>947                         .fout       (config_ss_env_intf.rs_pll_intf.clk_fout      ),
<span style="margin-left:8px;"></span>948                     
<span style="margin-left:8px;"></span>949                         //.foutvco    (config_ss_env_intf.rs_pll_intf.ctl_foutvcobyp), // AI: ND: ask design team about this signal ??
<span style="margin-left:8px;"></span>950                         .foutvcoen  (config_ss_env_intf.rs_pll_intf.ctl_foutvcoen ),
<span style="margin-left:8px;"></span>951                         .lock       (config_ss_env_intf.rs_pll_intf.status_lock   ),
<span style="margin-left:8px;"></span>952                         .pllen      (config_ss_env_intf.rs_pll_intf.ctl_pllen     ) // 0 - FREF bypassed to all Outputs                                         ( except FOUTVCO) ( ) 1 -&gt;Entire PLL is enabled
<span style="margin-left:8px;"></span>953                       );
<span style="margin-left:8px;"></span>954                     
<span style="margin-left:8px;"></span>955                     `ifdef UART_VIP_INCLUDE 
<span style="margin-left:8px;"></span>956                     initial begin
<span style="margin-left:8px;"></span>957                     
<span style="margin-left:8px;"></span>958                     `ifdef UART_VIP_INCLUDE 
<span style="margin-left:8px;"></span>959                     
<span style="margin-left:8px;"></span>960                           force DUT.config_ss.uart0.uart_sin  = uart0_if.sin;
<span style="margin-left:8px;"></span>961                           force uart0_if.sout  = DUT.config_ss.uart0.uart_sout; 
<span style="margin-left:8px;"></span>962                           force DUT.config_ss.uart0.uart_ctsn = uart0_if.rts;
<span style="margin-left:8px;"></span>963                           force uart0_if.cts = ~DUT.config_ss.uart0.uart_rtsn;
<span style="margin-left:8px;"></span>964                     `else
<span style="margin-left:8px;"></span>965                           
<span style="margin-left:8px;"></span>966                           force lb0_sout = DUT.config_ss.uart0.uart_sout; 
<span style="margin-left:8px;"></span>967                           force DUT.config_ss.uart0.uart_sin = lb1_sout;
<span style="margin-left:8px;"></span>968                           force DUT.config_ss.uart0.uart_ctsn= lb1_rts ;
<span style="margin-left:8px;"></span>969                           force lb0_rts = DUT.config_ss.uart0.uart_rtsn;
<span style="margin-left:8px;"></span>970                           
<span style="margin-left:8px;"></span>971                     `endif                 
<span style="margin-left:8px;"></span>972                     
<span style="margin-left:8px;"></span>973                     //     UART1 interface signals
<span style="margin-left:8px;"></span>974                     `ifdef UART_VIP_INCLUDE 
<span style="margin-left:8px;"></span>975                     
<span style="margin-left:8px;"></span>976                           force DUT.config_ss.uart1.uart_sin  = uart1_if.sin;
<span style="margin-left:8px;"></span>977                           force uart1_if.sout = DUT.config_ss.uart1.uart_sout;
<span style="margin-left:8px;"></span>978                           force DUT.config_ss.uart1.uart_ctsn = uart1_if.rts;
<span style="margin-left:8px;"></span>979                           force uart1_if.cts = ~DUT.config_ss.uart1.uart_rtsn;      
<span style="margin-left:8px;"></span>980                     `else      
<span style="margin-left:8px;"></span>981                           
<span style="margin-left:8px;"></span>982                           force lb1_sout = DUT.config_ss.uart1.uart_sout;
<span style="margin-left:8px;"></span>983                           force DUT.config_ss.uart1.uart_sin  = lb0_sout;
<span style="margin-left:8px;"></span>984                           force DUT.config_ss.uart1.uart_ctsn = lb0_rts;
<span style="margin-left:8px;"></span>985                           force lb1_rts = DUT.config_ss.uart1.uart_rtsn;
<span style="margin-left:8px;"></span>986                           
<span style="margin-left:8px;"></span>987                     `endif 
<span style="margin-left:8px;"></span>988                     
<span style="margin-left:8px;"></span>989                     end
<span style="margin-left:8px;"></span>990                     `endif
<span style="margin-left:8px;"></span>991                     
<span style="margin-left:8px;"></span>992                     `ifdef DDR_PHY_CLK
<span style="margin-left:8px;"></span>993                     always@(config_ss_env_intf.rs_pll_intf.rst_por)
<span style="margin-left:8px;"></span>994                     begin
<span style="margin-left:8px;"></span>995                       if(config_ss_env_intf.rs_pll_intf.rst_por)
<span style="margin-left:8px;"></span>996                      	 $assertkill;
<span style="margin-left:8px;"></span>997                     end
<span style="margin-left:8px;"></span>998                       `endif
<span style="margin-left:8px;"></span>999                     
<span style="margin-left:8px;"></span>1000                      reg   [ 3:0] rgmii_rxd_buff   ;
<span style="margin-left:8px;"></span>1001                      reg          rgmii_rx_ctl_buff;
<span style="margin-left:8px;"></span>1002                      bit          buffer_en = 0    ;
<span style="margin-left:8px;"></span>1003                    
<span style="margin-left:8px;"></span>1004                    	logic [ 3:0] rgmii_txd        ;
<span style="margin-left:8px;"></span>1005                    	logic        rgmii_tx_ctl     ;
<span style="margin-left:8px;"></span>1006                    	logic [ 3:0] rgmii_rxd        ;
<span style="margin-left:8px;"></span>1007                    	logic        rgmii_rx_ctl     ;
<span style="margin-left:8px;"></span>1008                      logic        rgmii_rxc        ; 
<span style="margin-left:8px;"></span>1009                    	logic        rgmii_rx_ctl_vip ;
<span style="margin-left:8px;"></span>1010                      logic [ 3:0] rgmii_rxd_vip    ; 
<span style="margin-left:8px;"></span>1011                    
<span style="margin-left:8px;"></span>1012                      assign rgmii_rxc     =  (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 2 )        ? clk_125mhz        : 
<span style="margin-left:8px;"></span>1013                                              (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 1 )        ? clk_25mhz         :
<span style="margin-left:8px;"></span>1014                                                                                                        clk_2_5mhz        ;
<span style="margin-left:8px;"></span>1015                      assign rgmii_rxd     =  !DUT.config_ss.gbe_u.gem_top_u.loopback                 ? rgmii_rxd_vip     : 
<span style="margin-left:8px;"></span>1016                                               DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en ? rgmii_rxd_buff    :
<span style="margin-left:8px;"></span>1017                                                                                                        rgmii_txd         ;
<span style="margin-left:8px;"></span>1018                      assign rgmii_rx_ctl  =  !DUT.config_ss.gbe_u.gem_top_u.loopback                 ? rgmii_rx_ctl_vip  :
<span style="margin-left:8px;"></span>1019                                               DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en ? rgmii_rx_ctl_buff : 
<span style="margin-left:8px;"></span>1020                                                                                                        rgmii_tx_ctl      ;                                                               
<span style="margin-left:8px;"></span>1021                    `ifdef GBE_VIP_INCLUDE  
<span style="margin-left:8px;"></span>1022                      assign phy_ethernet_if.rx_lane[3:0]    = !DUT.config_ss.gbe_u.gem_top_u.loopback ? rgmii_txd    : '0;
<span style="margin-left:8px;"></span>1023                      assign phy_ethernet_if.rx_lane[4]      = !DUT.config_ss.gbe_u.gem_top_u.loopback ? rgmii_tx_ctl : '0;
<span style="margin-left:8px;"></span>1024                    
<span style="margin-left:8px;"></span>1025                      assign rgmii_rxd_vip    = phy_ethernet_if.tx_lane[3:0];
<span style="margin-left:8px;"></span>1026                      assign rgmii_rx_ctl_vip = phy_ethernet_if.tx_lane[4]  ;
<span style="margin-left:8px;"></span>1027                     `else
<span style="margin-left:8px;"></span>1028                      assign rgmii_rxd_vip    = '0;
<span style="margin-left:8px;"></span>1029                      assign rgmii_rx_ctl_vip = '0;
<span style="margin-left:8px;"></span>1030                    `endif                                                                         
<span style="margin-left:8px;"></span>1031                    
<span style="margin-left:8px;"></span>1032                    bit [3:0] ethpkt_Queue[$];
<span style="margin-left:8px;"></span>1033                    bit [31:0] cnt;
<span style="margin-left:8px;"></span>1034                    reg rgmii_tx_ctl_reg;
<span style="margin-left:8px;"></span>1035                    bit tx_done;
<span style="margin-left:8px;"></span>1036                    reg rx_send_en;
<span style="margin-left:8px;"></span>1037                    
<span style="margin-left:8px;"></span>1038                    assign tx_done = rgmii_tx_ctl_reg &amp; !rgmii_tx_ctl;
<span style="margin-left:8px;"></span>1039                    always@(posedge DUT.rgmii_rxc or negedge DUT.rgmii_rxc)
<span style="margin-left:8px;"></span>1040       1/1            rgmii_tx_ctl_reg &lt;= rgmii_tx_ctl; 
<span style="margin-left:8px;"></span>1041                    
<span style="margin-left:8px;"></span>1042                    always@(posedge DUT.rgmii_rxc or negedge DUT.rgmii_rxc)
<span style="margin-left:8px;"></span>1043       1/1            if(tx_done)
<span style="margin-left:8px;"></span>1044       <font color = "red">0/1     ==>      cnt &lt;= 100;</font>
<span style="margin-left:8px;"></span>1045       1/1            else if (cnt &gt; '0)
<span style="margin-left:8px;"></span>1046       <font color = "red">0/1     ==>      cnt &lt;= cnt - 1'b1;  </font>
                        MISSING_ELSE
<span style="margin-left:8px;"></span>1047                    
<span style="margin-left:8px;"></span>1048                    
<span style="margin-left:8px;"></span>1049                    always@(posedge DUT.rgmii_rxc or negedge DUT.rgmii_rxc)
<span style="margin-left:8px;"></span>1050       1/1            if ((cnt == 32'd1) &amp;&amp; (ethpkt_Queue.size()&gt;0) &amp;&amp; DUT.config_ss.gbe_u.gem_top_u.half_duplex)
<span style="margin-left:8px;"></span>1051       <font color = "red">0/1     ==>      rx_send_en &lt;= 1'b1;</font>
<span style="margin-left:8px;"></span>1052       1/1            else if(ethpkt_Queue.size() == 0)
<span style="margin-left:8px;"></span>1053       1/1              rx_send_en &lt;= 1'b0;
                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>1054                    
<span style="margin-left:8px;"></span>1055                    always@(posedge DUT.rgmii_rxc or negedge DUT.rgmii_rxc)
<span style="margin-left:8px;"></span>1056       1/1            if(rgmii_tx_ctl &amp;&amp; DUT.config_ss.gbe_u.gem_top_u.half_duplex)
<span style="margin-left:8px;"></span>1057       <font color = "red">0/1     ==>      ethpkt_Queue.push_back(rgmii_txd);</font>
                        MISSING_ELSE
<span style="margin-left:8px;"></span>1058                    
<span style="margin-left:8px;"></span>1059                    
<span style="margin-left:8px;"></span>1060                    always@(posedge DUT.rgmii_rxc or negedge DUT.rgmii_rxc)
<span style="margin-left:8px;"></span>1061       1/1            if(rx_send_en &amp;&amp; ethpkt_Queue.size()&gt;0 &amp;&amp; !rgmii_tx_ctl &amp;&amp; DUT.config_ss.gbe_u.gem_top_u.half_duplex)
<span style="margin-left:8px;"></span>1062                      begin
<span style="margin-left:8px;"></span>1063       <font color = "red">0/1     ==>      rgmii_rxd_buff    &lt;= ethpkt_Queue.pop_front();</font>
<span style="margin-left:8px;"></span>1064       <font color = "red">0/1     ==>      rgmii_rx_ctl_buff &lt;= 1'b1;</font>
<span style="margin-left:8px;"></span>1065                      end
<span style="margin-left:8px;"></span>1066                      else
<span style="margin-left:8px;"></span>1067                      begin
<span style="margin-left:8px;"></span>1068       1/1              rgmii_rxd_buff    &lt;= 4'h0;
<span style="margin-left:8px;"></span>1069       1/1              rgmii_rx_ctl_buff &lt;= 1'b0;
<span style="margin-left:8px;"></span>1070                      end
<span style="margin-left:8px;"></span>1071                    
<span style="margin-left:8px;"></span>1072                    
<span style="margin-left:8px;"></span>1073                    wire mdio_in,mdio_en,mdio_out,mdio_mdc;
<span style="margin-left:8px;"></span>1074                    `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>1075                    tb_inout_pad mdio_pad (.O(mdio_in),    .I(mdio_out),    .IO(phy_ethernet_if.mdio_dinout),    .E(mdio_en),    .PU(1'b1), .PD(1'b0));
<span style="margin-left:8px;"></span>1076                    assign phy_ethernet_if.mdio_clk = mdio_mdc;
<span style="margin-left:8px;"></span>1077                    assign mdio_in = phy_ethernet_if.mdio_dinout;
<span style="margin-left:8px;"></span>1078                    `else
<span style="margin-left:8px;"></span>1079                    assign mdio_in = 1'b1;
<span style="margin-left:8px;"></span>1080                    `endif
<span style="margin-left:8px;"></span>1081                    //assign mdio = (mdio_en &amp; ~mdio_out)?1'b0:1'bz;
<span style="margin-left:8px;"></span>1082                    //assign mdio = mdio_en ? mdio_out : 1'bz;
<span style="margin-left:8px;"></span>1083                      soc_ss DUT (
<span style="margin-left:8px;"></span>1084                        .clk_sel0                   (bit'(config_ss_env_intf.clk_sel[0])),
<span style="margin-left:8px;"></span>1085                        .clk_sel1                   (bit'(config_ss_env_intf.clk_sel[1])),
<span style="margin-left:8px;"></span>1086                        .clk_osc                    (config_ss_env_intf.clk_osc_intf.clock),
<span style="margin-left:8px;"></span>1087                        .clk_xtal_ref               (config_ss_env_intf.rs_pll_intf.fref),
<span style="margin-left:8px;"></span>1088                        .clk_pll_soc_ref            (clk_soc_pll_ref),
<span style="margin-left:8px;"></span>1089                        .rst_n_poweron              (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1090                      `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>1091                          .clk_soc_pll0           (clk_0), //(config_ss_env_intf.rs_pll_intf.clk_fout[3]),
<span style="margin-left:8px;"></span>1092                          .clk_soc_pll1           (clk_1), //(config_ss_env_intf.rs_pll_intf.clk_fout[1]),
<span style="margin-left:8px;"></span>1093                      `else
<span style="margin-left:8px;"></span>1094                          .clk_soc_pll0           (config_ss_env_intf.rs_pll_intf.clk_fout[0]),
<span style="margin-left:8px;"></span>1095                          .clk_soc_pll1           (config_ss_env_intf.rs_pll_intf.clk_fout[1]),
<span style="margin-left:8px;"></span>1096                      `endif
<span style="margin-left:8px;"></span>1097                    `ifdef FPGA_BFMs_INCLUDE      
<span style="margin-left:8px;"></span>1098                          // input FPGA clocks
<span style="margin-left:8px;"></span>1099                          .clk_fpga0              (fpga_clk0),
<span style="margin-left:8px;"></span>1100                          .clk_fpga1              (fpga_clk1),
<span style="margin-left:8px;"></span>1101                          .clk_fpga_fabric_m0     (fpga_clk0),
<span style="margin-left:8px;"></span>1102                          .clk_fpga_fabric_m1     (fpga_clk1),     
<span style="margin-left:8px;"></span>1103                    `else     
<span style="margin-left:8px;"></span>1104                          // input FPGA clocks
<span style="margin-left:8px;"></span>1105                          .clk_fpga0              (config_ss_env_intf.clk_fpga0_intf.clock),
<span style="margin-left:8px;"></span>1106                          .clk_fpga1              (config_ss_env_intf.clk_fpga1_intf.clock),
<span style="margin-left:8px;"></span>1107                          .clk_fpga_fabric_m0     (config_ss_env_intf.clk_fpga0_intf.clock),
<span style="margin-left:8px;"></span>1108                          .clk_fpga_fabric_m1     (config_ss_env_intf.clk_fpga1_intf.clock),
<span style="margin-left:8px;"></span>1109                    `endif       
<span style="margin-left:8px;"></span>1110                          .clk_fpga_s             (config_ss_env_intf.clk_fpga_s_intf.clock),
<span style="margin-left:8px;"></span>1111                          .clk_fpga_fabric_s0     (config_ss_env_intf.clk_fpga_s_intf.clock),
<span style="margin-left:8px;"></span>1112                          .clk_fpga_fabric_fcb_pcb(fpga_clk0),
<span style="margin-left:8px;"></span>1113                          .clk_fpga_fabric_irq    (fpga_clk0),
<span style="margin-left:8px;"></span>1114                          .clk_fpga_fabric_dma    (fpga_clk0),
<span style="margin-left:8px;"></span>1115                          .clk_fpga_fabric_ace    (fpga_clk0),
<span style="margin-left:8px;"></span>1116                          .rst_n_fpga_fabric_m0   (config_ss_env_intf.rs_pll_intf.rst_por), 
<span style="margin-left:8px;"></span>1117                          .rst_n_fpga_fabric_m1   (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1118                          .rst_n_fpga_fabric_s0   (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1119                          .rst_n_fpga_fabric_fcb_pcb(config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1120                          .rst_n_fpga_fabric_irq  (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1121                          .rst_n_fpga_fabric_dma  (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1122                          .rst_n_fpga_fabric_ace  (config_ss_env_intf.rs_pll_intf.rst_por),      
<span style="margin-left:8px;"></span>1123                          //
<span style="margin-left:8px;"></span>1124                          .test_mode              (config_ss_env_intf.test_mode),
<span style="margin-left:8px;"></span>1125                          // pll control signals
<span style="margin-left:8px;"></span>1126                          .soc_pll_ctl_dacen         (config_ss_env_intf.rs_pll_intf.ctl_dacen),
<span style="margin-left:8px;"></span>1127                          .soc_pll_ctl_dskewcalbyp   (config_ss_env_intf.rs_pll_intf.ctl_dskewcalbyp ),
<span style="margin-left:8px;"></span>1128                          .soc_pll_ctl_dskewcalcnt   (config_ss_env_intf.rs_pll_intf.ctl_dskewcalcnt ),
<span style="margin-left:8px;"></span>1129                          .soc_pll_ctl_dskewcalen    (config_ss_env_intf.rs_pll_intf.ctl_dskewcalen  ),
<span style="margin-left:8px;"></span>1130                          .soc_pll_ctl_dskewcalin    (config_ss_env_intf.rs_pll_intf.ctl_dskewcalin  ),
<span style="margin-left:8px;"></span>1131                          .soc_pll_ctl_dskewfastcal  (config_ss_env_intf.rs_pll_intf.ctl_dskewfastcal),
<span style="margin-left:8px;"></span>1132                          .soc_pll_ctl_dsmen         (config_ss_env_intf.rs_pll_intf.ctl_dsmen       ),
<span style="margin-left:8px;"></span>1133                          .soc_pll_ctl_pllen         (config_ss_env_intf.rs_pll_intf.ctl_pllen       ),
<span style="margin-left:8px;"></span>1134                          .soc_pll_ctl_fouten        (config_ss_env_intf.rs_pll_intf.ctl_fouten      ),
<span style="margin-left:8px;"></span>1135                          .soc_pll_ctl_foutvcobyp    (config_ss_env_intf.rs_pll_intf.ctl_foutvcobyp  ),
<span style="margin-left:8px;"></span>1136                          .soc_pll_ctl_foutvcoen     (config_ss_env_intf.rs_pll_intf.ctl_foutvcoen   ),
<span style="margin-left:8px;"></span>1137                          .soc_pll_ctl_refdiv        (config_ss_env_intf.rs_pll_intf.ctl_refdiv      ),
<span style="margin-left:8px;"></span>1138                          .soc_pll_ctl_frac          (config_ss_env_intf.rs_pll_intf.ctl_frac        ),
<span style="margin-left:8px;"></span>1139                          .soc_pll_ctl_postdiv0      (config_ss_env_intf.rs_pll_intf.ctl_postdiv0    ),
<span style="margin-left:8px;"></span>1140                          .soc_pll_ctl_postdiv1      (config_ss_env_intf.rs_pll_intf.ctl_postdiv1    ),
<span style="margin-left:8px;"></span>1141                          .soc_pll_ctl_fbdiv         (config_ss_env_intf.rs_pll_intf.ctl_fbdiv       ),
<span style="margin-left:8px;"></span>1142                          // pll status signals
<span style="margin-left:8px;"></span>1143                          .soc_pll_status_dskewcalout (config_ss_env_intf.rs_pll_intf.status_dskewcalout ),
<span style="margin-left:8px;"></span>1144                          .soc_pll_status_dskewcallock(config_ss_env_intf.rs_pll_intf.status_dskewcallock),
<span style="margin-left:8px;"></span>1145                    `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>1146                          .soc_pll_status_lock        (aresetn),
<span style="margin-left:8px;"></span>1147                    `else
<span style="margin-left:8px;"></span>1148                          .soc_pll_status_lock        (config_ss_env_intf.rs_pll_intf.status_lock        ),
<span style="margin-left:8px;"></span>1149                    `endif
<span style="margin-left:8px;"></span>1150                    
<span style="margin-left:8px;"></span>1151                          // I2C interface signals
<span style="margin-left:8px;"></span>1152                          .scl_o                      (scl_o),
<span style="margin-left:8px;"></span>1153                          .scl_i                      (scl_i),
<span style="margin-left:8px;"></span>1154                          // QSPI interface signals
<span style="margin-left:8px;"></span>1155                          .spi_clk_in                 (spi_clk_in  ),
<span style="margin-left:8px;"></span>1156                          .spi_clk_oe                 (spi_clk_oe  ),
<span style="margin-left:8px;"></span>1157                          .spi_clk_out                (spi_clk_out ),
<span style="margin-left:8px;"></span>1158                          // GPIO interface signals
<span style="margin-left:8px;"></span>1159                          .gpio_pulldown              (gpio_vif.gpio_pulldown ),
<span style="margin-left:8px;"></span>1160                          .gpio_pullup                (gpio_vif.gpio_pullup ),
<span style="margin-left:8px;"></span>1161                    `ifdef GPT_VIP_INCLUDE
<span style="margin-left:8px;"></span>1162                          .pit_pause                  (gpt_if.gpt_pause ),
<span style="margin-left:8px;"></span>1163                          .rtc_clk                    (gpt_if.extclk),
<span style="margin-left:8px;"></span>1164                    `else
<span style="margin-left:8px;"></span>1165                          .pit_pause                  ( '0 ),
<span style="margin-left:8px;"></span>1166                    `endif
<span style="margin-left:8px;"></span>1167                          // GbE interface signals
<span style="margin-left:8px;"></span>1168                          .rgmii_txd                  (rgmii_txd    ),
<span style="margin-left:8px;"></span>1169                          .rgmii_tx_ctl               (rgmii_tx_ctl ),
<span style="margin-left:8px;"></span>1170                          .rgmii_rxd                  (rgmii_rxd    ),
<span style="margin-left:8px;"></span>1171                          .rgmii_rx_ctl               (rgmii_rx_ctl ),
<span style="margin-left:8px;"></span>1172                          .rgmii_rxc                  (rgmii_rxc    ),
<span style="margin-left:8px;"></span>1173                    
<span style="margin-left:8px;"></span>1174                          .mdio_mdc                   (mdio_mdc),    
<span style="margin-left:8px;"></span>1175                          .mdio_in                    (mdio_in),
<span style="margin-left:8px;"></span>1176                          .mdio_out                   (mdio_out),            
<span style="margin-left:8px;"></span>1177                          .mdio_en                    (mdio_en),
<span style="margin-left:8px;"></span>1178                          
<span style="margin-left:8px;"></span>1179                          // USB interface signals
<span style="margin-left:8px;"></span>1180                          .usb_dp                     (),
<span style="margin-left:8px;"></span>1181                          .usb_dn                     (),
<span style="margin-left:8px;"></span>1182                          .usb_xtal_in                ( '0 ),
<span style="margin-left:8px;"></span>1183                          // FCB interface signals
<span style="margin-left:8px;"></span>1184                        
<span style="margin-left:8px;"></span>1185                          // PLC IOs
<span style="margin-left:8px;"></span>1186                          .pl_data_o                  (pcb_if.pl_data_o),
<span style="margin-left:8px;"></span>1187                          .pl_addr_o                  (pcb_if.pl_addr_o),
<span style="margin-left:8px;"></span>1188                          .pl_ena_o                   (pcb_if.pl_ena_o),
<span style="margin-left:8px;"></span>1189                          .pl_clk_o                   (pcb_if.pl_clk_o),
<span style="margin-left:8px;"></span>1190                          .pl_ren_o                   (pcb_if.pl_ren_o),
<span style="margin-left:8px;"></span>1191                          .pl_wen_o                   (pcb_if.pl_wen_o),
<span style="margin-left:8px;"></span>1192                          .pl_data_i                  (pcb_if.pl_data_i),
<span style="margin-left:8px;"></span>1193                          .pl_init_o                  (pcb_if.pl_init_o),
<span style="margin-left:8px;"></span>1194                    
<span style="margin-left:8px;"></span>1195                       .cfg_blsr_region_0_o     (fcb_config_if.cfg_blsr_region_0_i), 
<span style="margin-left:8px;"></span>1196                       .cfg_wlsr_region_0_o     (fcb_config_if.cfg_wlsr_region_0_i), 
<span style="margin-left:8px;"></span>1197                       .cfg_done_o              (fcb_config_if.cfg_done_i), 
<span style="margin-left:8px;"></span>1198                       .cfg_rst_no              (fcb_config_if.cfg_rst_ni), 
<span style="margin-left:8px;"></span>1199                       .cfg_blsr_region_0_clk_o (fcb_config_if.cfg_blsr_region_0_clk_i), 
<span style="margin-left:8px;"></span>1200                       .cfg_wlsr_region_0_clk_o (fcb_config_if.cfg_wlsr_region_0_clk_i), 
<span style="margin-left:8px;"></span>1201                       .cfg_blsr_region_0_wen_o (fcb_config_if.cfg_blsr_region_0_wen_i), 
<span style="margin-left:8px;"></span>1202                       .cfg_blsr_region_0_ren_o (fcb_config_if.cfg_blsr_region_0_ren_i), 
<span style="margin-left:8px;"></span>1203                       .cfg_wlsr_region_0_wen_o (fcb_config_if.cfg_wlsr_region_0_wen_i),
<span style="margin-left:8px;"></span>1204                       .cfg_wlsr_region_0_ren_o (fcb_config_if.cfg_wlsr_region_0_ren_i),
<span style="margin-left:8px;"></span>1205                       //Inputs
<span style="margin-left:8px;"></span>1206                       .cfg_blsr_region_0_i     (fcb_config_if.cfg_blsr_region_0_o), 
<span style="margin-left:8px;"></span>1207                       .cfg_wlsr_region_0_i     (fcb_config_if.cfg_wlsr_region_0_o), 
<span style="margin-left:8px;"></span>1208                    
<span style="margin-left:8px;"></span>1209                          // JTAG intf
<span style="margin-left:8px;"></span>1210                          .jtag_control (),
<span style="margin-left:8px;"></span>1211                          .acpu_jtag_tck (0),
<span style="margin-left:8px;"></span>1212                          .acpu_jtag_tdi (0),
<span style="margin-left:8px;"></span>1213                          .acpu_jtag_tdo (),
<span style="margin-left:8px;"></span>1214                          .acpu_jtag_tms (),
<span style="margin-left:8px;"></span>1215                          .bcpu_jtag_tck (0),
<span style="margin-left:8px;"></span>1216                          .bcpu_jtag_tdi (0),
<span style="margin-left:8px;"></span>1217                          .bcpu_jtag_tdo (),
<span style="margin-left:8px;"></span>1218                          .bcpu_jtag_tms (),
<span style="margin-left:8px;"></span>1219                        // ATB interface
<span style="margin-left:8px;"></span>1220                        .atclk                      ( '0 ),
<span style="margin-left:8px;"></span>1221                        .atclken                    ( '0 ),
<span style="margin-left:8px;"></span>1222                        .atresetn                   ( '0 ),
<span style="margin-left:8px;"></span>1223                        .atbytes                    ( ),
<span style="margin-left:8px;"></span>1224                        .atdata                     ( ),
<span style="margin-left:8px;"></span>1225                        .atid                       ( ),
<span style="margin-left:8px;"></span>1226                        .atready                    ( '0 ),
<span style="margin-left:8px;"></span>1227                        .atvalid                    ( ),
<span style="margin-left:8px;"></span>1228                        .afvalid                    ( '0 ),
<span style="margin-left:8px;"></span>1229                        .afready                    ( ),
<span style="margin-left:8px;"></span>1230                        // DDR interface
<span style="margin-left:8px;"></span>1231                        .pad_mem_ctl  		(ddr_model.mem_CTL),		
<span style="margin-left:8px;"></span>1232                        .pad_mem_clk  		(ddr_model.mem_CLK),
<span style="margin-left:8px;"></span>1233                        .pad_mem_clk_n		(ddr_model.mem_CLK_N),
<span style="margin-left:8px;"></span>1234                        .pad_mem_dm   		(ddr_model.mem_DM),
<span style="margin-left:8px;"></span>1235                        .pad_mem_dq   		(ddr_model.mem_DQ),
<span style="margin-left:8px;"></span>1236                        .pad_mem_dqs  		(ddr_model.mem_DQS),
<span style="margin-left:8px;"></span>1237                        .pad_mem_dqs_n		(ddr_model.mem_DQS_N),
<span style="margin-left:8px;"></span>1238                        `ifdef DDR3
<span style="margin-left:8px;"></span>1239                        .dti_ext_vref               ( '1 ),
<span style="margin-left:8px;"></span>1240                        `elsif LPDDR3
<span style="margin-left:8px;"></span>1241                        .dti_ext_vref               ( '1 ),
<span style="margin-left:8px;"></span>1242                        `else
<span style="margin-left:8px;"></span>1243                        .dti_ext_vref               ( '0 ),
<span style="margin-left:8px;"></span>1244                        `endif
<span style="margin-left:8px;"></span>1245                        .clockdr_ctl                ( '0 ),
<span style="margin-left:8px;"></span>1246                        .clockdr_clk                ( '0 ),
<span style="margin-left:8px;"></span>1247                        .clockdr_dm                 ( '0 ),
<span style="margin-left:8px;"></span>1248                        .clockdr_dq                 ( '0 ),
<span style="margin-left:8px;"></span>1249                        .clockdr_dqs                ( '0 ),
<span style="margin-left:8px;"></span>1250                        .jtag_si_ctl                ( '0 ),
<span style="margin-left:8px;"></span>1251                        .jtag_si_clk                ( '0 ),
<span style="margin-left:8px;"></span>1252                        .jtag_si_dm                 ( '0 ),
<span style="margin-left:8px;"></span>1253                        .jtag_si_dq                 ( '0 ),
<span style="margin-left:8px;"></span>1254                        .jtag_si_dqs                ( '0 ),
<span style="margin-left:8px;"></span>1255                        .jtag_so_ctl                (),
<span style="margin-left:8px;"></span>1256                        .jtag_so_clk                (),
<span style="margin-left:8px;"></span>1257                        .jtag_so_dm                 (),
<span style="margin-left:8px;"></span>1258                        .jtag_so_dq                 (),
<span style="margin-left:8px;"></span>1259                        .jtag_so_dqs                (),
<span style="margin-left:8px;"></span>1260                        .si_clk                     ( '0 ),
<span style="margin-left:8px;"></span>1261                        .si_ctl                     ( '0 ),
<span style="margin-left:8px;"></span>1262                        .si_dm                      ( '0 ),
<span style="margin-left:8px;"></span>1263                        .si_dq                      ( '0 ),
<span style="margin-left:8px;"></span>1264                        .si_rd                      ( '0 ),
<span style="margin-left:8px;"></span>1265                        .si_wr                      ( '0 ),
<span style="margin-left:8px;"></span>1266                        .so_clk                     (),
<span style="margin-left:8px;"></span>1267                        .so_ctl                     (),
<span style="margin-left:8px;"></span>1268                        .so_dm                      (),
<span style="margin-left:8px;"></span>1269                        .so_dq                      (),
<span style="margin-left:8px;"></span>1270                        .so_rd                      (),
<span style="margin-left:8px;"></span>1271                        .so_wr                      (),
<span style="margin-left:8px;"></span>1272                        .t_cgctl_ctl                ( '0  ),
<span style="margin-left:8px;"></span>1273                        .t_cgctl_dq                 ( '0  ),
<span style="margin-left:8px;"></span>1274                        .t_rctl_ctl                 ( '0  ),
<span style="margin-left:8px;"></span>1275                        .t_rctl_dq                  ( '0  ),
<span style="margin-left:8px;"></span>1276                        .mode_ctl                   ( '0 ),
<span style="margin-left:8px;"></span>1277                        .mode_clk                   ( '0 ),
<span style="margin-left:8px;"></span>1278                        .mode_dm                    ( '0 ),
<span style="margin-left:8px;"></span>1279                        .mode_dq                    ( '0 ),
<span style="margin-left:8px;"></span>1280                        .mode_dqs                   ( '0 ),
<span style="margin-left:8px;"></span>1281                        .mode_i_dm                  ( '0 ),
<span style="margin-left:8px;"></span>1282                        .mode_i_dq                  ( '0 ),
<span style="margin-left:8px;"></span>1283                        .mode_i_dqs                 ( '0 ),
<span style="margin-left:8px;"></span>1284                        .pad_ref                    ( '0 ),
<span style="margin-left:8px;"></span>1285                        .se                         ( '0 ),
<span style="margin-left:8px;"></span>1286                        .se_ck                      ( '0 ),
<span style="margin-left:8px;"></span>1287                        .shiftdr_ctl                ( '0 ),
<span style="margin-left:8px;"></span>1288                        .shiftdr_clk                ( '0 ),
<span style="margin-left:8px;"></span>1289                        .shiftdr_dm                 ( '0 ),
<span style="margin-left:8px;"></span>1290                        .shiftdr_dq                 ( '0 ),
<span style="margin-left:8px;"></span>1291                        .shiftdr_dqs                ( '0 ),
<span style="margin-left:8px;"></span>1292                        .updatedr_ctl               ( '0 ),
<span style="margin-left:8px;"></span>1293                        .updatedr_clk               ( '0 ),
<span style="margin-left:8px;"></span>1294                        .updatedr_dm                ( '0 ),
<span style="margin-left:8px;"></span>1295                        .updatedr_dq                ( '0 ),
<span style="margin-left:8px;"></span>1296                        .updatedr_dqs               ( '0 ),
<span style="margin-left:8px;"></span>1297                        .pad_comp                   (),
<span style="margin-left:8px;"></span>1298                        .yc_clk                     (),
<span style="margin-left:8px;"></span>1299                        .yc_ctl                     (),
<span style="margin-left:8px;"></span>1300                        .y_dm                       (),
<span style="margin-left:8px;"></span>1301                        .y_dq                       (),
<span style="margin-left:8px;"></span>1302                        .y_dqs                      (),
<span style="margin-left:8px;"></span>1303                        .vdd                        ( '1 ),
<span style="margin-left:8px;"></span>1304                        .vddo                       ( '1 ),
<span style="margin-left:8px;"></span>1305                        .vss                        ( '0 ),
<span style="margin-left:8px;"></span>1306                    
<span style="margin-left:8px;"></span>1307                        // FPGA signals
<span style="margin-left:8px;"></span>1308                        //interrupts
<span style="margin-left:8px;"></span>1309                        .fpga_irq_src               ( '0 ),
<span style="margin-left:8px;"></span>1310                        .fpga_irq_set               ( ),
<span style="margin-left:8px;"></span>1311                        // DMA request/acknowledge pairs for FPGA hardware handshake
<span style="margin-left:8px;"></span>1312                        .dma_req_fpga               ( '0 ),
<span style="margin-left:8px;"></span>1313                        .dma_ack_fpga               ( ),
<span style="margin-left:8px;"></span>1314                        // FPGA AHB Slave
<span style="margin-left:8px;"></span>1315                        .fpga_ahb_s0_haddr          ( ),
<span style="margin-left:8px;"></span>1316                        .fpga_ahb_s0_hburst         ( ),
<span style="margin-left:8px;"></span>1317                        .fpga_ahb_s0_hmastlock      ( ),
<span style="margin-left:8px;"></span>1318                        .fpga_ahb_s0_hprot          ( ),
<span style="margin-left:8px;"></span>1319                        .fpga_ahb_s0_hrdata         ( '0 ),
<span style="margin-left:8px;"></span>1320                        .fpga_ahb_s0_hready         ( '0 ),
<span style="margin-left:8px;"></span>1321                        .fpga_ahb_s0_hresp          ( '0 ),
<span style="margin-left:8px;"></span>1322                        .fpga_ahb_s0_hsel           ( ),
<span style="margin-left:8px;"></span>1323                        .fpga_ahb_s0_hsize          ( ),
<span style="margin-left:8px;"></span>1324                        .fpga_ahb_s0_htrans         ( ),
<span style="margin-left:8px;"></span>1325                        .fpga_ahb_s0_hwbe           ( ),
<span style="margin-left:8px;"></span>1326                        .fpga_ahb_s0_hwdata         ( ),
<span style="margin-left:8px;"></span>1327                        .fpga_ahb_s0_hwrite         ( ),
<span style="margin-left:8px;"></span>1328                    `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>1329                        // FPGA AXI Master 0
<span style="margin-left:8px;"></span>1330                        .fpga_axi_m0_ar_addr        ( fpga_axi0_if.araddr ),
<span style="margin-left:8px;"></span>1331                        .fpga_axi_m0_ar_burst       ( fpga_axi0_if.arburst ),
<span style="margin-left:8px;"></span>1332                        .fpga_axi_m0_ar_cache       ( fpga_axi0_if.arcache ),
<span style="margin-left:8px;"></span>1333                        .fpga_axi_m0_ar_id          ( fpga_axi0_if.arid   ),
<span style="margin-left:8px;"></span>1334                        .fpga_axi_m0_ar_len         ( fpga_axi0_if.arlen  ),
<span style="margin-left:8px;"></span>1335                        .fpga_axi_m0_ar_lock        ( fpga_axi0_if.arlock ),
<span style="margin-left:8px;"></span>1336                        .fpga_axi_m0_ar_prot        ( fpga_axi0_if.arprot ),
<span style="margin-left:8px;"></span>1337                        .fpga_axi_m0_ar_ready       (fpga_axi0_if.arready ),
<span style="margin-left:8px;"></span>1338                        .fpga_axi_m0_ar_size        ( fpga_axi0_if.arsize ),
<span style="margin-left:8px;"></span>1339                        .fpga_axi_m0_ar_valid       ( fpga_axi0_if.arvalid ),
<span style="margin-left:8px;"></span>1340                        .fpga_axi_m0_aw_addr        ( fpga_axi0_if.awaddr  ),
<span style="margin-left:8px;"></span>1341                        .fpga_axi_m0_aw_burst       ( fpga_axi0_if.awburst ),
<span style="margin-left:8px;"></span>1342                        .fpga_axi_m0_aw_cache       ( fpga_axi0_if.awcache ),
<span style="margin-left:8px;"></span>1343                        .fpga_axi_m0_aw_id          ( fpga_axi0_if.awid    ),
<span style="margin-left:8px;"></span>1344                        .fpga_axi_m0_aw_len         ( fpga_axi0_if.awlen   ),
<span style="margin-left:8px;"></span>1345                        .fpga_axi_m0_aw_lock        ( fpga_axi0_if.awlock  ),
<span style="margin-left:8px;"></span>1346                        .fpga_axi_m0_aw_prot        ( fpga_axi0_if.awprot  ),
<span style="margin-left:8px;"></span>1347                        .fpga_axi_m0_aw_ready       ( fpga_axi0_if.awready ),
<span style="margin-left:8px;"></span>1348                        .fpga_axi_m0_aw_size        ( fpga_axi0_if.awsize  ),
<span style="margin-left:8px;"></span>1349                        .fpga_axi_m0_aw_valid       ( fpga_axi0_if.awvalid ),
<span style="margin-left:8px;"></span>1350                        .fpga_axi_m0_b_id           ( fpga_axi0_if.bid     ),
<span style="margin-left:8px;"></span>1351                        .fpga_axi_m0_b_ready        ( fpga_axi0_if.bready  ),
<span style="margin-left:8px;"></span>1352                        .fpga_axi_m0_b_resp         ( fpga_axi0_if.bresp   ),
<span style="margin-left:8px;"></span>1353                        .fpga_axi_m0_b_valid        ( fpga_axi0_if.bvalid  ),
<span style="margin-left:8px;"></span>1354                        .fpga_axi_m0_r_data         ( fpga_axi0_if.rdata   ),
<span style="margin-left:8px;"></span>1355                        .fpga_axi_m0_r_id           ( fpga_axi0_if.rid     ),
<span style="margin-left:8px;"></span>1356                        .fpga_axi_m0_r_last         ( fpga_axi0_if.rlast   ),
<span style="margin-left:8px;"></span>1357                        .fpga_axi_m0_r_ready        ( fpga_axi0_if.rready  ),
<span style="margin-left:8px;"></span>1358                        .fpga_axi_m0_r_resp         ( fpga_axi0_if.rresp   ),
<span style="margin-left:8px;"></span>1359                        .fpga_axi_m0_r_valid        ( fpga_axi0_if.rvalid  ),
<span style="margin-left:8px;"></span>1360                        .fpga_axi_m0_w_data         ( fpga_axi0_if.wdata   ),
<span style="margin-left:8px;"></span>1361                        .fpga_axi_m0_w_last         ( fpga_axi0_if.wlast   ),
<span style="margin-left:8px;"></span>1362                        .fpga_axi_m0_w_ready        ( fpga_axi0_if.wready  ),
<span style="margin-left:8px;"></span>1363                        .fpga_axi_m0_w_strb         ( fpga_axi0_if.wstrb   ),
<span style="margin-left:8px;"></span>1364                        .fpga_axi_m0_w_valid        ( fpga_axi0_if.wvalid  ),
<span style="margin-left:8px;"></span>1365                        // FPGA AXI Master 1
<span style="margin-left:8px;"></span>1366                        .fpga_axi_m1_ar_addr        (  fpga_axi1_if.araddr  ),
<span style="margin-left:8px;"></span>1367                        .fpga_axi_m1_ar_burst       (  fpga_axi1_if.arburst ),
<span style="margin-left:8px;"></span>1368                        .fpga_axi_m1_ar_cache       (  fpga_axi1_if.arcache ),
<span style="margin-left:8px;"></span>1369                        .fpga_axi_m1_ar_id          (  fpga_axi1_if.arid    ),
<span style="margin-left:8px;"></span>1370                        .fpga_axi_m1_ar_len         (  fpga_axi1_if.arlen   ),
<span style="margin-left:8px;"></span>1371                        .fpga_axi_m1_ar_lock        (  fpga_axi1_if.arlock  ),
<span style="margin-left:8px;"></span>1372                        .fpga_axi_m1_ar_prot        (  fpga_axi1_if.arprot  ),
<span style="margin-left:8px;"></span>1373                        .fpga_axi_m1_ar_ready       (  fpga_axi1_if.arready  ),
<span style="margin-left:8px;"></span>1374                        .fpga_axi_m1_ar_size        (  fpga_axi1_if.arsize  ),
<span style="margin-left:8px;"></span>1375                        .fpga_axi_m1_ar_valid       (  fpga_axi1_if.arvalid ),
<span style="margin-left:8px;"></span>1376                        .fpga_axi_m1_aw_addr        (  fpga_axi1_if.awaddr  ),
<span style="margin-left:8px;"></span>1377                        .fpga_axi_m1_aw_burst       (  fpga_axi1_if.awburst ),
<span style="margin-left:8px;"></span>1378                        .fpga_axi_m1_aw_cache       (  fpga_axi1_if.awcache ),
<span style="margin-left:8px;"></span>1379                        .fpga_axi_m1_aw_id          (  fpga_axi1_if.awid    ),
<span style="margin-left:8px;"></span>1380                        .fpga_axi_m1_aw_len         (  fpga_axi1_if.awlen   ),
<span style="margin-left:8px;"></span>1381                        .fpga_axi_m1_aw_lock        (  fpga_axi1_if.awlock  ),
<span style="margin-left:8px;"></span>1382                        .fpga_axi_m1_aw_prot        (  fpga_axi1_if.awprot  ),
<span style="margin-left:8px;"></span>1383                        .fpga_axi_m1_aw_ready       (  fpga_axi1_if.awready ),
<span style="margin-left:8px;"></span>1384                        .fpga_axi_m1_aw_size        (  fpga_axi1_if.awsize  ),
<span style="margin-left:8px;"></span>1385                        .fpga_axi_m1_aw_valid       (  fpga_axi1_if.awvalid ),
<span style="margin-left:8px;"></span>1386                        .fpga_axi_m1_b_id           (  fpga_axi1_if.bid     ),
<span style="margin-left:8px;"></span>1387                        .fpga_axi_m1_b_ready        (  fpga_axi1_if.bready  ),
<span style="margin-left:8px;"></span>1388                        .fpga_axi_m1_b_resp         (  fpga_axi1_if.bresp   ),
<span style="margin-left:8px;"></span>1389                        .fpga_axi_m1_b_valid        (  fpga_axi1_if.bvalid  ),
<span style="margin-left:8px;"></span>1390                        .fpga_axi_m1_r_data         (  fpga_axi1_if.rdata   ),
<span style="margin-left:8px;"></span>1391                        .fpga_axi_m1_r_id           (  fpga_axi1_if.rid     ),
<span style="margin-left:8px;"></span>1392                        .fpga_axi_m1_r_last         (  fpga_axi1_if.rlast   ),
<span style="margin-left:8px;"></span>1393                        .fpga_axi_m1_r_ready        (  fpga_axi1_if.rready  ),
<span style="margin-left:8px;"></span>1394                        .fpga_axi_m1_r_resp         (  fpga_axi1_if.rresp   ),
<span style="margin-left:8px;"></span>1395                        .fpga_axi_m1_r_valid        (  fpga_axi1_if.rvalid  ),
<span style="margin-left:8px;"></span>1396                        .fpga_axi_m1_w_data         (  fpga_axi1_if.wdata   ),
<span style="margin-left:8px;"></span>1397                        .fpga_axi_m1_w_last         (  fpga_axi1_if.wlast   ),
<span style="margin-left:8px;"></span>1398                        .fpga_axi_m1_w_ready        (  fpga_axi1_if.wready  ),
<span style="margin-left:8px;"></span>1399                        .fpga_axi_m1_w_strb         (  fpga_axi1_if.wstrb   ),
<span style="margin-left:8px;"></span>1400                        .fpga_axi_m1_w_valid        (  fpga_axi1_if.wvalid  ),
<span style="margin-left:8px;"></span>1401                    `else        
<span style="margin-left:8px;"></span>1402                        // FPGA AXI Master 0
<span style="margin-left:8px;"></span>1403                        .fpga_axi_m0_ar_addr        ( '0 ),
<span style="margin-left:8px;"></span>1404                        .fpga_axi_m0_ar_burst       ( '0 ),
<span style="margin-left:8px;"></span>1405                        .fpga_axi_m0_ar_cache       ( '0 ),
<span style="margin-left:8px;"></span>1406                        .fpga_axi_m0_ar_id          ( '0 ),
<span style="margin-left:8px;"></span>1407                        .fpga_axi_m0_ar_len         ( '0 ),
<span style="margin-left:8px;"></span>1408                        .fpga_axi_m0_ar_lock        ( '0 ),
<span style="margin-left:8px;"></span>1409                        .fpga_axi_m0_ar_prot        ( '0 ),
<span style="margin-left:8px;"></span>1410                        .fpga_axi_m0_ar_ready       ( ),
<span style="margin-left:8px;"></span>1411                        .fpga_axi_m0_ar_size        ( '0 ),
<span style="margin-left:8px;"></span>1412                        .fpga_axi_m0_ar_valid       ( '0 ),
<span style="margin-left:8px;"></span>1413                        .fpga_axi_m0_aw_addr        ( '0 ),
<span style="margin-left:8px;"></span>1414                        .fpga_axi_m0_aw_burst       ( '0 ),
<span style="margin-left:8px;"></span>1415                        .fpga_axi_m0_aw_cache       ( '0 ),
<span style="margin-left:8px;"></span>1416                        .fpga_axi_m0_aw_id          ( '0 ),
<span style="margin-left:8px;"></span>1417                        .fpga_axi_m0_aw_len         ( '0 ),
<span style="margin-left:8px;"></span>1418                        .fpga_axi_m0_aw_lock        ( '0 ),
<span style="margin-left:8px;"></span>1419                        .fpga_axi_m0_aw_prot        ( '0 ),
<span style="margin-left:8px;"></span>1420                        .fpga_axi_m0_aw_ready       ( ),
<span style="margin-left:8px;"></span>1421                        .fpga_axi_m0_aw_size        ( '0 ),
<span style="margin-left:8px;"></span>1422                        .fpga_axi_m0_aw_valid       ( '0 ),
<span style="margin-left:8px;"></span>1423                        .fpga_axi_m0_b_id           ( ),
<span style="margin-left:8px;"></span>1424                        .fpga_axi_m0_b_ready        ( '0 ),
<span style="margin-left:8px;"></span>1425                        .fpga_axi_m0_b_resp         ( ),
<span style="margin-left:8px;"></span>1426                        .fpga_axi_m0_b_valid        ( ),
<span style="margin-left:8px;"></span>1427                        .fpga_axi_m0_r_data         ( ),
<span style="margin-left:8px;"></span>1428                        .fpga_axi_m0_r_id           ( ),
<span style="margin-left:8px;"></span>1429                        .fpga_axi_m0_r_last         ( ),
<span style="margin-left:8px;"></span>1430                        .fpga_axi_m0_r_ready        ( '0 ),
<span style="margin-left:8px;"></span>1431                        .fpga_axi_m0_r_resp         ( ),
<span style="margin-left:8px;"></span>1432                        .fpga_axi_m0_r_valid        ( ),
<span style="margin-left:8px;"></span>1433                        .fpga_axi_m0_w_data         ( '0 ),
<span style="margin-left:8px;"></span>1434                        .fpga_axi_m0_w_last         ( '0 ),
<span style="margin-left:8px;"></span>1435                        .fpga_axi_m0_w_ready        ( ),
<span style="margin-left:8px;"></span>1436                        .fpga_axi_m0_w_strb         ( '0 ),
<span style="margin-left:8px;"></span>1437                        .fpga_axi_m0_w_valid        ( '0 ),
<span style="margin-left:8px;"></span>1438                        // FPGA AXI Master 0
<span style="margin-left:8px;"></span>1439                        .fpga_axi_m1_ar_addr        ( '0 ),
<span style="margin-left:8px;"></span>1440                        .fpga_axi_m1_ar_burst       ( '0 ),
<span style="margin-left:8px;"></span>1441                        .fpga_axi_m1_ar_cache       ( '0 ),
<span style="margin-left:8px;"></span>1442                        .fpga_axi_m1_ar_id          ( '0 ),
<span style="margin-left:8px;"></span>1443                        .fpga_axi_m1_ar_len         ( '0 ),
<span style="margin-left:8px;"></span>1444                        .fpga_axi_m1_ar_lock        ( '0 ),
<span style="margin-left:8px;"></span>1445                        .fpga_axi_m1_ar_prot        ( '0 ),
<span style="margin-left:8px;"></span>1446                        .fpga_axi_m1_ar_ready       ( ),
<span style="margin-left:8px;"></span>1447                        .fpga_axi_m1_ar_size        ( '0 ),
<span style="margin-left:8px;"></span>1448                        .fpga_axi_m1_ar_valid       ( '0 ),
<span style="margin-left:8px;"></span>1449                        .fpga_axi_m1_aw_addr        ( '0 ),
<span style="margin-left:8px;"></span>1450                        .fpga_axi_m1_aw_burst       ( '0 ),
<span style="margin-left:8px;"></span>1451                        .fpga_axi_m1_aw_cache       ( '0 ),
<span style="margin-left:8px;"></span>1452                        .fpga_axi_m1_aw_id          ( '0 ),
<span style="margin-left:8px;"></span>1453                        .fpga_axi_m1_aw_len         ( '0 ),
<span style="margin-left:8px;"></span>1454                        .fpga_axi_m1_aw_lock        ( '0 ),
<span style="margin-left:8px;"></span>1455                        .fpga_axi_m1_aw_prot        ( '0 ),
<span style="margin-left:8px;"></span>1456                        .fpga_axi_m1_aw_ready       ( ),
<span style="margin-left:8px;"></span>1457                        .fpga_axi_m1_aw_size        ( '0 ),
<span style="margin-left:8px;"></span>1458                        .fpga_axi_m1_aw_valid       ( '0 ),
<span style="margin-left:8px;"></span>1459                        .fpga_axi_m1_b_id           ( ),
<span style="margin-left:8px;"></span>1460                        .fpga_axi_m1_b_ready        ( '0 ),
<span style="margin-left:8px;"></span>1461                        .fpga_axi_m1_b_resp         ( ),
<span style="margin-left:8px;"></span>1462                        .fpga_axi_m1_b_valid        ( ),
<span style="margin-left:8px;"></span>1463                        .fpga_axi_m1_r_data         ( ),
<span style="margin-left:8px;"></span>1464                        .fpga_axi_m1_r_id           ( ),
<span style="margin-left:8px;"></span>1465                        .fpga_axi_m1_r_last         ( ),
<span style="margin-left:8px;"></span>1466                        .fpga_axi_m1_r_ready        ( '0 ),
<span style="margin-left:8px;"></span>1467                        .fpga_axi_m1_r_resp         ( ),
<span style="margin-left:8px;"></span>1468                        .fpga_axi_m1_r_valid        ( ),
<span style="margin-left:8px;"></span>1469                        .fpga_axi_m1_w_data         ( '0 ),
<span style="margin-left:8px;"></span>1470                        .fpga_axi_m1_w_last         ( '0 ),
<span style="margin-left:8px;"></span>1471                        .fpga_axi_m1_w_ready        ( ),
<span style="margin-left:8px;"></span>1472                        .fpga_axi_m1_w_strb         ( '0 ),
<span style="margin-left:8px;"></span>1473                        .fpga_axi_m1_w_valid        ( '0 ),
<span style="margin-left:8px;"></span>1474                    `endif
<span style="margin-left:8px;"></span>1475                        .pad_c                      (C   ),
<span style="margin-left:8px;"></span>1476                        .pad_st                     (ST  ),
<span style="margin-left:8px;"></span>1477                        .pad_pull_en                (PE  ),
<span style="margin-left:8px;"></span>1478                        .pad_pull_dir               (PS  ),
<span style="margin-left:8px;"></span>1479                        .pad_i                      (I   ),
<span style="margin-left:8px;"></span>1480                        .pad_ie                     (    ),
<span style="margin-left:8px;"></span>1481                        .pad_oen                    (OEN ),
<span style="margin-left:8px;"></span>1482                        .pad_ds0                    (DS0 ),
<span style="margin-left:8px;"></span>1483                        .pad_ds1                    (DS1 ),
<span style="margin-left:8px;"></span>1484                        .pad_ds2                    (DS2 )
<span style="margin-left:8px;"></span>1485                      );
<span style="margin-left:8px;"></span>1486                    //---------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1487                    // PL outputs
<span style="margin-left:8px;"></span>1488                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1489                      logic PL_INIT_o, PL_ENA_o, PL_REN_o, PL_CLK_o;
<span style="margin-left:8px;"></span>1490                      logic [1:0]  PL_WEN_o;
<span style="margin-left:8px;"></span>1491                      logic [31:0] PL_ADDR_o;
<span style="margin-left:8px;"></span>1492                    
<span style="margin-left:8px;"></span>1493                      bit pad_io_mux_ctrl = 1'b1;
<span style="margin-left:8px;"></span>1494                      // PADs Configuration and Integration As per TMSC-GPIO Model
<span style="margin-left:8px;"></span>1495                      assign HE 	= `he_PadStatus;
<span style="margin-left:8px;"></span>1496                      assign ST1 	= `st0_PadStatus;
<span style="margin-left:8px;"></span>1497                      assign ST0 	= `st0_PadStatus;
<span style="margin-left:8px;"></span>1498                      assign SL 	= `sl_PadStatus;
<span style="margin-left:8px;"></span>1499                      assign IE   = `ie_PadStatus;
<span style="margin-left:8px;"></span>1500                    
<span style="margin-left:8px;"></span>1501                      // GPIO Model Instantiation as per 32 - GPIO PADs Registers
<span style="margin-left:8px;"></span>1502                      reg [31:0] pads;
<span style="margin-left:8px;"></span>1503                      reg uart0_sin, uart1_sin;
<span style="margin-left:8px;"></span>1504                      reg spi_cs, spi_si, spi_so, spi_wp, spi_sio3;
<span style="margin-left:8px;"></span>1505                    
<span style="margin-left:8px;"></span>1506                      always @ (*) begin
<span style="margin-left:8px;"></span>1507       1/1              if (pad_io_mux_ctrl == 1) begin
<span style="margin-left:8px;"></span>1508                          `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>1509                              pads[0] = uart0_if.sout;
<span style="margin-left:8px;"></span>1510                              uart0_sin = PAD[1];
<span style="margin-left:8px;"></span>1511                              pads[2] = uart1_if.sout;
<span style="margin-left:8px;"></span>1512                              uart1_sin = PAD[3];
<span style="margin-left:8px;"></span>1513                          `endif
<span style="margin-left:8px;"></span>1514                          `ifdef I2C_VIP_INCLUDE
<span style="margin-left:8px;"></span>1515                              pads[4] = i2c_if.sda;
<span style="margin-left:8px;"></span>1516                              i2c_if.sda = PAD[4];
<span style="margin-left:8px;"></span>1517                          `endif
<span style="margin-left:8px;"></span>1518                          `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>1519                              pads[6] = spi_flash_model_inst.CS;
<span style="margin-left:8px;"></span>1520                              spi_cs = PAD[6];
<span style="margin-left:8px;"></span>1521                              pads[7] = spi_flash_model_inst.SI ;
<span style="margin-left:8px;"></span>1522                              spi_si = PAD[7];
<span style="margin-left:8px;"></span>1523                              pads[8] =  spi_flash_model_inst.SO ;
<span style="margin-left:8px;"></span>1524                              spi_so = PAD[8];
<span style="margin-left:8px;"></span>1525                              pads[9] =  spi_flash_model_inst.WP ;
<span style="margin-left:8px;"></span>1526                              spi_wp =  PAD[9];
<span style="margin-left:8px;"></span>1527                              pads[11] = spi_flash_model_inst.SIO3;
<span style="margin-left:8px;"></span>1528                              spi_sio3 = PAD[11];
<span style="margin-left:8px;"></span>1529                          `endif
<span style="margin-left:8px;"></span>1530                          `ifdef GPT_VIP_INCLUDE
<span style="margin-left:8px;"></span>1531                            // GPT VIP Instance Not available at the moment in Config TB Top
<span style="margin-left:8px;"></span>1532                          `endif
<span style="margin-left:8px;"></span>1533                        end
<span style="margin-left:8px;"></span>1534                        else begin
<span style="margin-left:8px;"></span>1535       <font color = "red">0/1     ==>        for (int j = 0; j &lt; 32; j++) begin</font>
<span style="margin-left:8px;"></span>1536       <font color = "red">0/1     ==>          pads[j] = gpio_vif.o_gpio_pads[j];</font>
<span style="margin-left:8px;"></span>1537       <font color = "red">0/1     ==>          gpio_vif.i_gpio_pads[j] = PAD[j];</font>
<span style="margin-left:8px;"></span>1538                          end
<span style="margin-left:8px;"></span>1539                        end
<span style="margin-left:8px;"></span>1540                      end
<span style="margin-left:8px;"></span>1541                     `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>1542                        assign uart0_if.sin = uart0_sin;
<span style="margin-left:8px;"></span>1543                        assign uart1_if.sin = uart1_sin;
<span style="margin-left:8px;"></span>1544                      `endif
<span style="margin-left:8px;"></span>1545                      `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>1546                      assign spi_flash_model_inst.CS = spi_cs;
<span style="margin-left:8px;"></span>1547                      assign spi_flash_model_inst.SI = spi_si;
<span style="margin-left:8px;"></span>1548                      assign spi_flash_model_inst.SO = spi_so;
<span style="margin-left:8px;"></span>1549                      assign spi_flash_model_inst.WP = spi_wp;
<span style="margin-left:8px;"></span>1550                      assign spi_flash_model_inst.SIO3 = spi_sio3;
<span style="margin-left:8px;"></span>1551                      `endif
<span style="margin-left:8px;"></span>1552                      
<span style="margin-left:8px;"></span>1553                      generate
<span style="margin-left:8px;"></span>1554                        for (genvar i = 0; i &lt; 32; i=i+1) begin: mod_gen
<span style="margin-left:8px;"></span>1555                          PRWDWUWHWSWDGE_H_G gpio_pads( .PAD(PAD[i]),.PE(PE[i]),.IE(IE[i]),.C(C[i]),.DS0(DS0[i]),.DS1(DS1[i]),
<span style="margin-left:8px;"></span>1556                                                        .I(I[i]),.OEN(OEN[i]),.PS(PS[i]),.SL(SL[i]),.ST0(ST0[i]),.ST1(ST1[i]),
<span style="margin-left:8px;"></span>1557                                                        .HE(HE[i]));
<span style="margin-left:8px;"></span>1558                          assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
<span style="margin-left:8px;"></span>1559                          //assign gpio_vif.i_gpio_pads[i] =  pad_io_mux_ctrl ? gpio_vif.i_gpio_pads[i] : PAD[i];
<span style="margin-left:8px;"></span>1560                        end
<span style="margin-left:8px;"></span>1561                      endgenerate
<span style="margin-left:8px;"></span>1562                      
<span style="margin-left:8px;"></span>1563                      // GPIO PAD pin assignment force for test bcpu_bfm_gpio_config_loopback_test
<span style="margin-left:8px;"></span>1564                      bit switch_loopback;
<span style="margin-left:8px;"></span>1565                      bit [15:0] temp_gpio_pad_data;
<span style="margin-left:8px;"></span>1566                    
<span style="margin-left:8px;"></span>1567                      initial begin
<span style="margin-left:8px;"></span>1568       <font color = "red">1/2     ==>      wait(switch_loopback);</font>
<span style="margin-left:8px;"></span>1569       <font color = "red">0/1     ==>      force DUT.config_ss.gpio.gpio_out = PAD[15:0] &lt;&lt; 16;</font>
<span style="margin-left:8px;"></span>1570       <font color = "red">0/2     ==>      wait(!switch_loopback);</font>
<span style="margin-left:8px;"></span>1571       <font color = "red">0/1     ==>      release DUT.config_ss.gpio.gpio_out;</font>
<span style="margin-left:8px;"></span>1572                      end
<span style="margin-left:8px;"></span>1573                    
<span style="margin-left:8px;"></span>1574                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1575                    // Failing bist
<span style="margin-left:8px;"></span>1576                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1577                      bit fail_bist=0;
<span style="margin-left:8px;"></span>1578                      logic [35:0] PL_DATA_o;
<span style="margin-left:8px;"></span>1579                      assign pcb_if.pl_data_i = fail_bist? $urandom():PL_DATA_o;
<span style="margin-left:8px;"></span>1580                    
<span style="margin-left:8px;"></span>1581                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1582                    // Providing paddr and pclk to pcb assertions
<span style="margin-left:8px;"></span>1583                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1584                      //assign pcb_if.paddr = apb_if_0.paddr;
<span style="margin-left:8px;"></span>1585                      assign pcb_if.pclk = DUT.soc_fpga_intf_u.fcb_u.fcb_clk_i;
<span style="margin-left:8px;"></span>1586                    //-----------------------------------------------------------------------------  
<span style="margin-left:8px;"></span>1587                    // BRAM Model
<span style="margin-left:8px;"></span>1588                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1589                      bram_dchain2x2_model brams(
<span style="margin-left:8px;"></span>1590                        .GRESET_i(~DUT.soc_fpga_intf_u.fcb_u.fcb_rst_ni),
<span style="margin-left:8px;"></span>1591                    	  .PL_DATA_i(pcb_if.pl_data_o),
<span style="margin-left:8px;"></span>1592                    	  .PL_ADDR_i(pcb_if.pl_addr_o),
<span style="margin-left:8px;"></span>1593                    	  .PL_ENA_i (pcb_if.pl_ena_o),
<span style="margin-left:8px;"></span>1594                    	  .PL_CLK_i (pcb_if.pl_clk_o),
<span style="margin-left:8px;"></span>1595                    	  .PL_REN_i (pcb_if.pl_ren_o),
<span style="margin-left:8px;"></span>1596                    	  .PL_WEN_i (pcb_if.pl_wen_o),
<span style="margin-left:8px;"></span>1597                    	  .PL_INIT_i(pcb_if.pl_init_o),
<span style="margin-left:8px;"></span>1598                    	  .PL_DATA_o(PL_DATA_o)
<span style="margin-left:8px;"></span>1599                    );
<span style="margin-left:8px;"></span>1600                      
<span style="margin-left:8px;"></span>1601                    `ifdef VCD
<span style="margin-left:8px;"></span>1602                    initial
<span style="margin-left:8px;"></span>1603                    begin
<span style="margin-left:8px;"></span>1604                      $dumpfile(&quot;tb_waves.vcd&quot;);
<span style="margin-left:8px;"></span>1605                      $dumpvars();
<span style="margin-left:8px;"></span>1606                    end
<span style="margin-left:8px;"></span>1607                    `endif
<span style="margin-left:8px;"></span>1608                    
<span style="margin-left:8px;"></span>1609                    `ifdef FSDB
<span style="margin-left:8px;"></span>1610                    initial begin
<span style="margin-left:8px;"></span>1611                     $fsdbDumpfile(&quot;tb_waves.fsdb&quot;);
<span style="margin-left:8px;"></span>1612                     $fsdbDumpvars(0,&quot;+struct&quot;,&quot;+mda&quot;,&quot;+all&quot;);
<span style="margin-left:8px;"></span>1613                    end
<span style="margin-left:8px;"></span>1614                    `endif
<span style="margin-left:8px;"></span>1615                    
<span style="margin-left:8px;"></span>1616                    // integer i;
<span style="margin-left:8px;"></span>1617                    
<span style="margin-left:8px;"></span>1618                    initial begin
<span style="margin-left:8px;"></span>1619                      //force config_ss_tb.DUT.memory_ss.sramb0_awlen[7:4] = 4'h0;
<span style="margin-left:8px;"></span>1620       1/1            for (int i = 0; i &lt; 128 ; i=i+1)
<span style="margin-left:8px;"></span>1621       1/1              config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo.mem[i] = 'b0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1154.html" >config_ss_tb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>87</td><td>38</td><td>43.68</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>87</td><td>38</td><td>43.68</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1012
 EXPRESSION 
 Number  Term
      1  (config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.speed_mode == 4'h2) ? clk_125mhz : ((config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.speed_mode == 4'b1) ? clk_25mhz : clk_2_5mhz))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1012
 SUB-EXPRESSION ((config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.speed_mode == 4'b1) ? clk_25mhz : clk_2_5mhz)
                 -------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1015
 EXPRESSION 
 Number  Term
      1  ((!config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.loopback)) ? rgmii_rxd_vip : ((config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en) ? rgmii_rxd_buff : rgmii_txd))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1015
 SUB-EXPRESSION ((config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en) ? rgmii_rxd_buff : rgmii_txd)
                 ----------------------------------1----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1015
 SUB-EXPRESSION (config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en)
                 ---------------------------1--------------------------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1018
 EXPRESSION 
 Number  Term
      1  ((!config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.loopback)) ? rgmii_rx_ctl_vip : ((config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en) ? rgmii_rx_ctl_buff : rgmii_tx_ctl))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1018
 SUB-EXPRESSION ((config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en) ? rgmii_rx_ctl_buff : rgmii_tx_ctl)
                 ----------------------------------1----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1018
 SUB-EXPRESSION (config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en)
                 ---------------------------1--------------------------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1056
 EXPRESSION (rgmii_tx_ctl &amp;&amp; config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.half_duplex)
             ------1-----    ---------------------------2--------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[0] ? pads[0] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[1] ? pads[1] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[2] ? pads[2] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[3] ? pads[3] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[4] ? pads[4] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[5] ? pads[5] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[6] ? pads[6] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[7] ? pads[7] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[8] ? pads[8] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[9] ? pads[9] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[10] ? pads[10] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[11] ? pads[11] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[12] ? pads[12] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[13] ? pads[13] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[14] ? pads[14] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[15] ? pads[15] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[16] ? pads[16] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[17] ? pads[17] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[18] ? pads[18] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[19] ? pads[19] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[20] ? pads[20] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[21] ? pads[21] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[22] ? pads[22] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[23] ? pads[23] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[24] ? pads[24] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[25] ? pads[25] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[26] ? pads[26] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[27] ? pads[27] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[28] ? pads[28] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[29] ? pads[29] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[30] ? pads[30] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1558
 EXPRESSION (config_ss_tb.DUT.pad_oen[31] ? pads[31] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1579
 EXPRESSION (fail_bist ? $urandom : PL_DATA_o)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1154.html" >config_ss_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">93</td>
<td class="rt">43</td>
<td class="rt">46.24 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">1018</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1579</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">603</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">653</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">655</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1043</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1050</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1056</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1061</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1507</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012         assign rgmii_rxc     =  (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 2 )        ? clk_125mhz        : 
                                                                                             <font color = "red">-1-</font>  
                                                                                             <font color = "red">==></font>  
1013                                 (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 1 )        ? clk_25mhz         :
                                                                                             <font color = "red">-2-</font>  
                                                                                             <font color = "red">==></font>  
                                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015         assign rgmii_rxd     =  !DUT.config_ss.gbe_u.gem_top_u.loopback                 ? rgmii_rxd_vip     : 
                                                                                             <font color = "red">-1-</font>  
                                                                                             <font color = "green">==></font>  
1016                                  DUT.config_ss.gbe_u.gem_top_u.half_duplex && buffer_en ? rgmii_rxd_buff    :
                                                                                             <font color = "red">-2-</font>  
                                                                                             <font color = "red">==></font>  
                                                                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1018         assign rgmii_rx_ctl  =  !DUT.config_ss.gbe_u.gem_top_u.loopback                 ? rgmii_rx_ctl_vip  :
                                                                                             <font color = "red">-1-</font>  
                                                                                             <font color = "green">==></font>  
1019                                  DUT.config_ss.gbe_u.gem_top_u.half_duplex && buffer_en ? rgmii_rx_ctl_buff : 
                                                                                             <font color = "red">-2-</font>  
                                                                                             <font color = "red">==></font>  
                                                                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1579         assign pcb_if.pl_data_i = fail_bist? $urandom():PL_DATA_o;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                <font color = "red">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[1]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[2]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[3]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[4]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[5]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[6]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[7]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[8]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[9]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[10]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[11]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[12]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                <font color = "red">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[14]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[15]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[16]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[17]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[18]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[19]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[20]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[21]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[22]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[23]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[24]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[25]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                <font color = "red">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[27]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[28]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[29]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[30]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[31]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
603        		`uvm_info("DBG", $sformatf("SEED = %0d", seed), UVM_NONE)
           		<font color = "red">-1-</font>                                                         
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
653            `uvm_info("FCB CONFIG DONE TRIG WAIT","", UVM_LOW)
               <font color = "red">-1-</font>                                                  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
655            `uvm_info("FCB CONFIG DONE TRIGGERED","", UVM_LOW)
               <font color = "red">-1-</font>                                                  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1043         if(tx_done)
             <font color = "red">-1-</font>  
1044           cnt <= 100;
           <font color = "red">    ==></font>
1045         else if (cnt > '0)
                  <font color = "red">-2-</font>  
1046           cnt <= cnt - 1'b1;  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1050         if ((cnt == 32'd1) && (ethpkt_Queue.size()>0) && DUT.config_ss.gbe_u.gem_top_u.half_duplex)
             <font color = "red">-1-</font>  
1051           rx_send_en <= 1'b1;
           <font color = "red">    ==></font>
1052         else if(ethpkt_Queue.size() == 0)
                  <font color = "red">-2-</font>  
1053           rx_send_en <= 1'b0;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1056         if(rgmii_tx_ctl && DUT.config_ss.gbe_u.gem_top_u.half_duplex)
             <font color = "red">-1-</font>  
1057           ethpkt_Queue.push_back(rgmii_txd);
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1061         if(rx_send_en && ethpkt_Queue.size()>0 && !rgmii_tx_ctl && DUT.config_ss.gbe_u.gem_top_u.half_duplex)
             <font color = "red">-1-</font>  
1062         begin
1063           rgmii_rxd_buff    <= ethpkt_Queue.pop_front();
           <font color = "red">    ==></font>
1064           rgmii_rx_ctl_buff <= 1'b1;
1065         end
1066         else
1067         begin
1068           rgmii_rxd_buff    <= 4'h0;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1507           if (pad_io_mux_ctrl == 1) begin
               <font color = "red">-1-</font>  
           <font color = "green">    ==></font>
1508             `ifdef UART_VIP_INCLUDE
1509                 pads[0] = uart0_if.sout;
1510                 uart0_sin = PAD[1];
1511                 pads[2] = uart1_if.sout;
1512                 uart1_sin = PAD[3];
1513             `endif
1514             `ifdef I2C_VIP_INCLUDE
1515                 pads[4] = i2c_if.sda;
1516                 i2c_if.sda = PAD[4];
1517             `endif
1518             `ifdef SPI_VIP_INCLUDE
1519                 pads[6] = spi_flash_model_inst.CS;
1520                 spi_cs = PAD[6];
1521                 pads[7] = spi_flash_model_inst.SI ;
1522                 spi_si = PAD[7];
1523                 pads[8] =  spi_flash_model_inst.SO ;
1524                 spi_so = PAD[8];
1525                 pads[9] =  spi_flash_model_inst.WP ;
1526                 spi_wp =  PAD[9];
1527                 pads[11] = spi_flash_model_inst.SIO3;
1528                 spi_sio3 = PAD[11];
1529             `endif
1530             `ifdef GPT_VIP_INCLUDE
1531               // GPT VIP Instance Not available at the moment in Config TB Top
1532             `endif
1533           end
1534           else begin
1535             for (int j = 0; j < 32; j++) begin
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_158487">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_config_ss_tb">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
