 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : Design_Top
Version: K-2015.06
Date   : Fri Aug 19 08:43:44 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: u_UART/u_RX1/u_RX_FSM/Error_REG_reg
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_RX_FSM/data_valid_reg
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_RX1/u_RX_FSM/Error_REG_reg/CK (DFFRQX2M)       0.00       0.00 r
  u_UART/u_RX1/u_RX_FSM/Error_REG_reg/Q (DFFRQX2M)        0.31       0.31 r
  u_UART/u_RX1/u_RX_FSM/U10/Y (NOR3XLM)                   0.11       0.43 f
  u_UART/u_RX1/u_RX_FSM/data_valid_reg/D (DFFRQX2M)       0.00       0.43 f
  data arrival time                                                  0.43

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART/u_RX1/u_RX_FSM/data_valid_reg/CK (DFFRQX2M)      0.00       0.05 r
  library hold time                                      -0.03       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: u_UART/u_RX1/u_Data_Sampling/bits_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Data_Sampling/bits_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/QN (DFFRX1M)
                                                          0.33       0.33 r
  u_UART/u_RX1/u_Data_Sampling/U5/Y (OAI2BB2XLM)          0.16       0.49 f
  u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/D (DFFRX1M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.02       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: u_UART/u_RX1/u_Data_Sampling/bits_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Data_Sampling/bits_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/QN (DFFRX1M)
                                                          0.33       0.33 r
  u_UART/u_RX1/u_Data_Sampling/U4/Y (OAI22XLM)            0.15       0.48 f
  u_UART/u_RX1/u_Data_Sampling/bits_reg[1]/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART/u_RX1/u_Data_Sampling/bits_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.05 r
  library hold time                                      -0.03       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: u_Clock_Divider/couter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_Clock_Divider/couter_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_Clock_Divider/couter_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  u_Clock_Divider/couter_reg[0]/Q (DFFRQX2M)              0.37       0.37 r
  u_Clock_Divider/U14/Y (OAI32X1M)                        0.13       0.49 f
  u_Clock_Divider/couter_reg[0]/D (DFFRQX2M)              0.00       0.49 f
  data arrival time                                                  0.49

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_Clock_Divider/couter_reg[0]/CK (DFFRQX2M)             0.00       0.05 r
  library hold time                                      -0.02       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: u_Clock_Divider/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_Clock_Divider/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_Clock_Divider/odd_edge_tog_reg/CK (DFFSX1M)           0.00       0.00 r
  u_Clock_Divider/odd_edge_tog_reg/Q (DFFSX1M)            0.36       0.36 f
  u_Clock_Divider/U20/Y (CLKXOR2X2M)                      0.16       0.52 f
  u_Clock_Divider/odd_edge_tog_reg/D (DFFSX1M)            0.00       0.52 f
  data arrival time                                                  0.52

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_Clock_Divider/odd_edge_tog_reg/CK (DFFSX1M)           0.00       0.05 r
  library hold time                                       0.00       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: u_Clock_Divider/div_clk_reg
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_Clock_Divider/div_clk_reg
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_Clock_Divider/div_clk_reg/CK (DFFRQX2M)               0.00       0.00 r
  u_Clock_Divider/div_clk_reg/Q (DFFRQX2M)                0.35       0.35 f
  u_Clock_Divider/U17/Y (CLKXOR2X2M)                      0.16       0.51 f
  u_Clock_Divider/div_clk_reg/D (DFFRQX2M)                0.00       0.51 f
  data arrival time                                                  0.51

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_Clock_Divider/div_clk_reg/CK (DFFRQX2M)               0.00       0.05 r
  library hold time                                      -0.02       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: u_UART/u_RX1/u_Deserializer/Data_reg[3]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Deserializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_RX1/u_Deserializer/Data_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_RX1/u_Deserializer/Data_reg[3]/Q (DFFRQX2M)
                                                          0.37       0.37 f
  u_UART/u_RX1/u_Deserializer/U21/Y (OAI21X2M)            0.10       0.48 r
  u_UART/u_RX1/u_Deserializer/U20/Y (OAI21X2M)            0.06       0.54 f
  u_UART/u_RX1/u_Deserializer/Data_reg[3]/D (DFFRQX2M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART/u_RX1/u_Deserializer/Data_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: u_UART/u_RX1/u_Deserializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Deserializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_RX1/u_Deserializer/Data_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_RX1/u_Deserializer/Data_reg[6]/Q (DFFRQX2M)
                                                          0.37       0.37 f
  u_UART/u_RX1/u_Deserializer/U13/Y (OAI21X2M)            0.10       0.48 r
  u_UART/u_RX1/u_Deserializer/U12/Y (OAI21X2M)            0.06       0.54 f
  u_UART/u_RX1/u_Deserializer/Data_reg[6]/D (DFFRQX2M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART/u_RX1/u_Deserializer/Data_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: u_UART/u_RX1/u_Deserializer/Data_reg[2]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Deserializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_RX1/u_Deserializer/Data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_RX1/u_Deserializer/Data_reg[2]/Q (DFFRQX2M)
                                                          0.37       0.37 f
  u_UART/u_RX1/u_Deserializer/U19/Y (OAI21X2M)            0.10       0.48 r
  u_UART/u_RX1/u_Deserializer/U18/Y (OAI21X2M)            0.06       0.54 f
  u_UART/u_RX1/u_Deserializer/Data_reg[2]/D (DFFRQX2M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART/u_RX1/u_Deserializer/Data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: u_UART/u_RX1/u_Deserializer/Data_reg[1]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Deserializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_RX1/u_Deserializer/Data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_RX1/u_Deserializer/Data_reg[1]/Q (DFFRQX2M)
                                                          0.37       0.37 f
  u_UART/u_RX1/u_Deserializer/U17/Y (OAI21X2M)            0.10       0.48 r
  u_UART/u_RX1/u_Deserializer/U16/Y (OAI21X2M)            0.06       0.54 f
  u_UART/u_RX1/u_Deserializer/Data_reg[1]/D (DFFRQX2M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART/u_RX1/u_Deserializer/Data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/Q_reg[0]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/sync_reg
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/Q_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/Q_reg[0]/Q (DFFRQX2M)
                                                          0.30       0.30 f
  u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/sync_reg/D (DFFRQX2M)
                                                          0.00       0.30 f
  data arrival time                                                  0.30

  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/sync_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/sync_reg
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_Tx_Data_Syn/u_Pulse_Gen/Q_reg
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/sync_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/sync_reg/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/sync (Multi_Flop_Synchronizer_NUM_STAGES2_0)
                                                          0.00       0.33 f
  u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/SYNC[0] (Multi_Flop_Synchronizer_Multi_bits_NUM_STAGES2_BUS_WIDTH1_0)
                                                          0.00       0.33 f
  u_Tx_Data_Syn/u_Pulse_Gen/Signal_in (Pulse_Gen_0)       0.00       0.33 f
  u_Tx_Data_Syn/u_Pulse_Gen/Q_reg/D (DFFRQX2M)            0.00       0.33 f
  data arrival time                                                  0.33

  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_Tx_Data_Syn/u_Pulse_Gen/Q_reg/CK (DFFRQX2M)           0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/U5/Y (NOR2X2M)
                                                          0.07       0.43 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U18/Y (OAI2BB1X2M)
                                                          0.14       0.47 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U16/Y (OAI2BB1X2M)
                                                          0.14       0.47 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U14/Y (OAI2BB1X2M)
                                                          0.14       0.47 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U12/Y (OAI2BB1X2M)
                                                          0.14       0.47 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U10/Y (OAI2BB1X2M)
                                                          0.14       0.47 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U8/Y (OAI2BB1X2M)
                                                          0.15       0.48 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Path Group: DIV_CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U6/Y (OAI2BB1X2M)
                                                          0.16       0.49 f
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: RX_IN (input port clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Data_Sampling/bits_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 f
  RX_IN (in)                                              0.12   20833.31 f
  u_UART/RX_IN_S (UART)                                   0.00   20833.31 f
  u_UART/u_RX1/RX_IN_Top (RX)                             0.00   20833.31 f
  u_UART/u_RX1/u_Data_Sampling/RX_in (Data_Sampling)      0.00   20833.31 f
  u_UART/u_RX1/u_Data_Sampling/U5/Y (OAI2BB2XLM)          0.21   20833.52 f
  u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/D (DFFRX1M)
                                                          0.00   20833.52 f
  data arrival time                                              20833.52

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.02       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                              -20833.52
  --------------------------------------------------------------------------
  slack (MET)                                                    20833.49


  Startpoint: RX_IN (input port clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 r
  RX_IN (in)                                              0.19   20833.39 r
  u_UART/RX_IN_S (UART)                                   0.00   20833.39 r
  u_UART/u_RX1/RX_IN_Top (RX)                             0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/RX_IN (RX_FSM)                    0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/U27/Y (NAND2BX1M)                 0.15   20833.54 r
  u_UART/u_RX1/u_RX_FSM/U19/Y (OAI211X1M)                 0.15   20833.69 f
  u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]/D (DFFRX1M)
                                                          0.00   20833.69 f
  data arrival time                                              20833.69

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.03       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                              -20833.69
  --------------------------------------------------------------------------
  slack (MET)                                                    20833.66


  Startpoint: RX_IN (input port clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 r
  RX_IN (in)                                              0.19   20833.39 r
  u_UART/RX_IN_S (UART)                                   0.00   20833.39 r
  u_UART/u_RX1/RX_IN_Top (RX)                             0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/RX_IN (RX_FSM)                    0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                   0.12   20833.50 f
  u_UART/u_RX1/u_RX_FSM/U20/Y (AOI32X1M)                  0.30   20833.81 r
  u_UART/u_RX1/u_RX_FSM/U14/Y (OAI21X1M)                  0.13   20833.94 f
  u_UART/u_RX1/u_RX_FSM/counter_en (RX_FSM)               0.00   20833.94 f
  u_UART/u_RX1/u_Counter_Unit/enable (Counter_Unit)       0.00   20833.94 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00   20833.94 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.31   20834.25 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U3/Y (NOR2BX2M)
                                                          0.09   20834.33 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/D (DFFRX1M)
                                                          0.00   20834.33 f
  data arrival time                                              20834.33

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                              -20834.33
  --------------------------------------------------------------------------
  slack (MET)                                                    20834.29


  Startpoint: RX_IN (input port clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 r
  RX_IN (in)                                              0.19   20833.39 r
  u_UART/RX_IN_S (UART)                                   0.00   20833.39 r
  u_UART/u_RX1/RX_IN_Top (RX)                             0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/RX_IN (RX_FSM)                    0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                   0.12   20833.50 f
  u_UART/u_RX1/u_RX_FSM/U20/Y (AOI32X1M)                  0.30   20833.81 r
  u_UART/u_RX1/u_RX_FSM/U14/Y (OAI21X1M)                  0.13   20833.94 f
  u_UART/u_RX1/u_RX_FSM/counter_en (RX_FSM)               0.00   20833.94 f
  u_UART/u_RX1/u_Counter_Unit/enable (Counter_Unit)       0.00   20833.94 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00   20833.94 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.31   20834.25 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U4/Y (NOR2BX2M)
                                                          0.09   20834.33 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/D (DFFRX1M)
                                                          0.00   20834.33 f
  data arrival time                                              20834.33

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                              -20834.33
  --------------------------------------------------------------------------
  slack (MET)                                                    20834.29


  Startpoint: RX_IN (input port clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 r
  RX_IN (in)                                              0.19   20833.39 r
  u_UART/RX_IN_S (UART)                                   0.00   20833.39 r
  u_UART/u_RX1/RX_IN_Top (RX)                             0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/RX_IN (RX_FSM)                    0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                   0.12   20833.50 f
  u_UART/u_RX1/u_RX_FSM/U20/Y (AOI32X1M)                  0.30   20833.81 r
  u_UART/u_RX1/u_RX_FSM/U14/Y (OAI21X1M)                  0.13   20833.94 f
  u_UART/u_RX1/u_RX_FSM/counter_en (RX_FSM)               0.00   20833.94 f
  u_UART/u_RX1/u_Counter_Unit/enable (Counter_Unit)       0.00   20833.94 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00   20833.94 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.31   20834.25 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U5/Y (NOR2BX2M)
                                                          0.09   20834.33 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/D (DFFRX1M)
                                                          0.00   20834.33 f
  data arrival time                                              20834.33

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                              -20834.33
  --------------------------------------------------------------------------
  slack (MET)                                                    20834.29


  Startpoint: RX_IN (input port clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 r
  RX_IN (in)                                              0.19   20833.39 r
  u_UART/RX_IN_S (UART)                                   0.00   20833.39 r
  u_UART/u_RX1/RX_IN_Top (RX)                             0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/RX_IN (RX_FSM)                    0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                   0.12   20833.50 f
  u_UART/u_RX1/u_RX_FSM/U20/Y (AOI32X1M)                  0.30   20833.81 r
  u_UART/u_RX1/u_RX_FSM/U14/Y (OAI21X1M)                  0.13   20833.94 f
  u_UART/u_RX1/u_RX_FSM/counter_en (RX_FSM)               0.00   20833.94 f
  u_UART/u_RX1/u_Counter_Unit/enable (Counter_Unit)       0.00   20833.94 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00   20833.94 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.31   20834.25 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U7/Y (NOR2X2M)
                                                          0.09   20834.34 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/D (DFFRX1M)
                                                          0.00   20834.34 f
  data arrival time                                              20834.34

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.01       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                              -20834.34
  --------------------------------------------------------------------------
  slack (MET)                                                    20834.30


  Startpoint: RX_IN (input port clocked by CLK1)
  Endpoint: u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                20833.20   20833.20 r
  RX_IN (in)                                              0.19   20833.39 r
  u_UART/RX_IN_S (UART)                                   0.00   20833.39 r
  u_UART/u_RX1/RX_IN_Top (RX)                             0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/RX_IN (RX_FSM)                    0.00   20833.39 r
  u_UART/u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                   0.12   20833.50 f
  u_UART/u_RX1/u_RX_FSM/U20/Y (AOI32X1M)                  0.30   20833.81 r
  u_UART/u_RX1/u_RX_FSM/U14/Y (OAI21X1M)                  0.13   20833.94 f
  u_UART/u_RX1/u_RX_FSM/counter_en (RX_FSM)               0.00   20833.94 f
  u_UART/u_RX1/u_Counter_Unit/enable (Counter_Unit)       0.00   20833.94 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter)
                                                          0.00   20833.94 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U6/Y (NAND2BX2M)
                                                          0.31   20834.25 r
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U9/Y (NOR2X2M)
                                                          0.09   20834.34 f
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/D (DFFRX1M)
                                                          0.00   20834.34 f
  data arrival time                                              20834.34

  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.02       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                              -20834.34
  --------------------------------------------------------------------------
  slack (MET)                                                    20834.31


  Startpoint: u_UART/u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg
              (rising edge-triggered flip-flop clocked by DIV_CLOCK)
  Endpoint: TX_OUT (output port clocked by DIV_CLOCK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Design_Top         tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART/u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/CK (DFFQX2M)
                                                          0.00       0.00 r
  u_UART/u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/Q (DFFQX2M)
                                                          0.23       0.23 f
  u_UART/u_UART_TX_Top1/u_Parity_Unit/Par_Bit (Parity_Unit)
                                                          0.00       0.23 f
  u_UART/u_UART_TX_Top1/u_Mux_4/Par_Bit (Mux_4)           0.00       0.23 f
  u_UART/u_UART_TX_Top1/u_Mux_4/U8/Y (NOR2BX2M)           0.16       0.39 r
  u_UART/u_UART_TX_Top1/u_Mux_4/U3/Y (OAI21X2M)           0.09       0.48 f
  u_UART/u_UART_TX_Top1/u_Mux_4/U4/Y (CLKINVX1M)          0.39       0.87 r
  u_UART/u_UART_TX_Top1/u_Mux_4/U5/Y (CLKINVX40M)         8.90       9.77 f
  u_UART/u_UART_TX_Top1/u_Mux_4/TX_Out (Mux_4)            0.00       9.77 f
  u_UART/u_UART_TX_Top1/TX_Out_UART (UART_TX_Top)         0.00       9.77 f
  u_UART/TX_OUT_S (UART)                                  0.00       9.77 f
  TX_OUT (out)                                            0.00       9.77 f
  data arrival time                                                  9.77

  clock DIV_CLOCK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                               -2604.00   -2604.00
  data required time                                             -2604.00
  --------------------------------------------------------------------------
  data required time                                             -2604.00
  data arrival time                                                 -9.77
  --------------------------------------------------------------------------
  slack (MET)                                                     2613.77


1
