//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28540450
// Cuda compilation tools, release 11.0, V11.0.194
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_80
.address_size 64

	// .globl	_Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.const .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.const .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};

.visible .entry _Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii(
	.param .u64 _Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_0,
	.param .u64 _Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_1,
	.param .u64 _Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_2,
	.param .u64 _Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_3,
	.param .u64 _Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_4,
	.param .f32 _Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_5,
	.param .u64 _Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_6,
	.param .u64 _Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_7,
	.param .u32 _Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_8,
	.param .u32 _Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_9,
	.param .u32 _Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_10,
	.param .u32 _Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_11,
	.param .u32 _Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_12,
	.param .u32 _Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_13
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<33>;
	.reg .f32 	%f<108>;
	.reg .b32 	%r<159>;
	.reg .f64 	%fd<6>;
	.reg .b64 	%rd<99>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd32, [_Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_0];
	ld.param.u64 	%rd33, [_Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_1];
	ld.param.u64 	%rd34, [_Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_2];
	ld.param.u64 	%rd35, [_Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_3];
	ld.param.u64 	%rd36, [_Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_4];
	ld.param.f32 	%f34, [_Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_5];
	ld.param.u64 	%rd37, [_Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_6];
	ld.param.u64 	%rd38, [_Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_7];
	ld.param.u32 	%r57, [_Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_8];
	ld.param.u32 	%r58, [_Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_9];
	ld.param.u32 	%r61, [_Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_10];
	ld.param.u32 	%r59, [_Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_11];
	ld.param.u32 	%r62, [_Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_12];
	ld.param.u32 	%r60, [_Z21triatriaDynamicGreenfPfS_PKfS1_S1_fS1_S1_iiiiii_param_13];
	mov.u32 	%r63, %ctaid.x;
	mov.u32 	%r64, %ntid.x;
	mov.u32 	%r65, %tid.x;
	mad.lo.s32 	%r66, %r58, %r57, %r65;
	mad.lo.s32 	%r67, %r63, %r64, %r66;
	cvt.u64.u32	%rd1, %r67;
	mov.u32 	%r68, %ctaid.y;
	mov.u32 	%r69, %ntid.y;
	mov.u32 	%r70, %tid.y;
	mad.lo.s32 	%r71, %r59, %r57, %r70;
	mad.lo.s32 	%r72, %r68, %r69, %r71;
	cvt.u64.u32	%rd2, %r72;
	mul.lo.s32 	%r73, %r61, %r57;
	cvt.s64.s32	%rd39, %r73;
	mul.lo.s32 	%r74, %r62, %r57;
	cvt.s64.s32	%rd40, %r74;
	setp.ge.u64	%p1, %rd2, %rd40;
	setp.ge.u64	%p2, %rd1, %rd39;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB0_50;

	cvt.s64.s32	%rd3, %r57;
	and.b64  	%rd41, %rd3, -4294967296;
	setp.eq.s64	%p4, %rd41, 0;
	@%p4 bra 	BB0_3;

	div.u64 	%rd91, %rd2, %rd3;
	bra.uni 	BB0_4;

BB0_3:
	cvt.u32.u64	%r75, %rd3;
	cvt.u32.u64	%r76, %rd2;
	div.u32 	%r77, %r76, %r75;
	cvt.u64.u32	%rd91, %r77;

BB0_4:
	cvt.rn.f32.u64	%f35, %rd91;
	cvt.rmi.f32.f32	%f36, %f35;
	cvt.rzi.u64.f32	%rd7, %f36;
	@%p4 bra 	BB0_6;

	div.u64 	%rd92, %rd1, %rd3;
	bra.uni 	BB0_7;

BB0_6:
	cvt.u32.u64	%r78, %rd3;
	cvt.u32.u64	%r79, %rd1;
	div.u32 	%r80, %r79, %r78;
	cvt.u64.u32	%rd92, %r80;

BB0_7:
	cvt.rn.f32.u64	%f37, %rd92;
	cvt.rmi.f32.f32	%f38, %f37;
	cvt.rzi.u64.f32	%rd11, %f38;
	setp.gt.u64	%p6, %rd7, %rd11;
	@%p6 bra 	BB0_50;

	@%p4 bra 	BB0_10;

	rem.u64 	%rd93, %rd2, %rd3;
	bra.uni 	BB0_11;

BB0_10:
	cvt.u32.u64	%r81, %rd3;
	cvt.u32.u64	%r82, %rd2;
	rem.u32 	%r83, %r82, %r81;
	cvt.u64.u32	%rd93, %r83;

BB0_11:
	@%p4 bra 	BB0_13;

	rem.u64 	%rd94, %rd1, %rd3;
	bra.uni 	BB0_14;

BB0_13:
	cvt.u32.u64	%r84, %rd3;
	cvt.u32.u64	%r85, %rd1;
	rem.u32 	%r86, %r85, %r84;
	cvt.u64.u32	%rd94, %r86;

BB0_14:
	cvta.to.global.u64 	%rd45, %rd36;
	cvta.to.global.u64 	%rd46, %rd35;
	cvta.to.global.u64 	%rd47, %rd34;
	mul.lo.s64 	%rd48, %rd7, %rd3;
	add.s64 	%rd49, %rd93, %rd48;
	shl.b64 	%rd50, %rd49, 2;
	add.s64 	%rd51, %rd47, %rd50;
	add.s64 	%rd52, %rd46, %rd50;
	add.s64 	%rd53, %rd45, %rd50;
	mul.lo.s64 	%rd54, %rd11, %rd3;
	add.s64 	%rd55, %rd94, %rd54;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd57, %rd47, %rd56;
	add.s64 	%rd58, %rd46, %rd56;
	add.s64 	%rd59, %rd45, %rd56;
	ld.global.f32 	%f39, [%rd57];
	ld.global.f32 	%f40, [%rd51];
	sub.f32 	%f41, %f39, %f40;
	ld.global.f32 	%f42, [%rd58];
	ld.global.f32 	%f43, [%rd52];
	sub.f32 	%f44, %f42, %f43;
	mul.f32 	%f45, %f44, %f44;
	fma.rn.f32 	%f46, %f41, %f41, %f45;
	ld.global.f32 	%f47, [%rd59];
	ld.global.f32 	%f48, [%rd53];
	sub.f32 	%f49, %f47, %f48;
	fma.rn.f32 	%f50, %f49, %f49, %f46;
	sqrt.rn.f32 	%f51, %f50;
	mul.f32 	%f1, %f51, %f34;
	cvt.f64.f32	%fd1, %f1;
	setp.lt.f64	%p9, %fd1, 0d3EE4F8B588E368F1;
	@%p9 bra 	BB0_46;
	bra.uni 	BB0_15;

BB0_46:
	mul.f32 	%f106, %f1, 0fBF000000;
	mul.f32 	%f87, %f1, %f1;
	div.rn.f32 	%f88, %f87, 0f40C00000;
	add.f32 	%f107, %f88, 0fBF800000;
	bra.uni 	BB0_47;

BB0_15:
	add.u64 	%rd18, %SPL, 0;
	mul.f32 	%f52, %f1, 0f3F22F983;
	cvt.rni.s32.f32	%r158, %f52;
	cvt.rn.f32.s32	%f53, %r158;
	mov.f32 	%f54, 0fBFC90FDA;
	fma.rn.f32 	%f55, %f53, %f54, %f1;
	mov.f32 	%f56, 0fB3A22168;
	fma.rn.f32 	%f57, %f53, %f56, %f55;
	mov.f32 	%f58, 0fA7C234C5;
	fma.rn.f32 	%f103, %f53, %f58, %f57;
	abs.f32 	%f3, %f1;
	add.s64 	%rd19, %rd18, 24;
	setp.leu.f32	%p10, %f3, 0f47CE4780;
	mov.u32 	%r150, %r158;
	mov.f32 	%f100, %f103;
	@%p10 bra 	BB0_26;

	setp.eq.f32	%p11, %f3, 0f7F800000;
	@%p11 bra 	BB0_25;
	bra.uni 	BB0_17;

BB0_25:
	mov.f32 	%f61, 0f00000000;
	mul.rn.f32 	%f100, %f1, %f61;
	mov.u32 	%r150, %r158;
	bra.uni 	BB0_26;

BB0_17:
	mov.b32 	 %r2, %f1;
	shr.u32 	%r3, %r2, 23;
	shl.b32 	%r89, %r2, 8;
	or.b32  	%r4, %r89, -2147483648;
	mov.u32 	%r144, 0;
	mov.u64 	%rd95, __cudart_i2opi_f;
	mov.u32 	%r143, -6;
	mov.u64 	%rd96, %rd18;

BB0_18:
	.pragma "nounroll";
	ld.const.u32 	%r92, [%rd95];
	// inline asm
	{
	mad.lo.cc.u32   %r90, %r92, %r4, %r144;
	madc.hi.u32     %r144, %r92, %r4,  0;
	}
	// inline asm
	st.local.u32 	[%rd96], %r90;
	add.s64 	%rd96, %rd96, 4;
	add.s64 	%rd95, %rd95, 4;
	add.s32 	%r143, %r143, 1;
	setp.ne.s32	%p12, %r143, 0;
	@%p12 bra 	BB0_18;

	and.b32  	%r95, %r3, 255;
	add.s32 	%r96, %r95, -128;
	shr.u32 	%r97, %r96, 5;
	and.b32  	%r9, %r2, -2147483648;
	st.local.u32 	[%rd19], %r144;
	mov.u32 	%r98, 6;
	sub.s32 	%r99, %r98, %r97;
	mul.wide.s32 	%rd62, %r99, 4;
	add.s64 	%rd24, %rd18, %rd62;
	ld.local.u32 	%r146, [%rd24];
	ld.local.u32 	%r145, [%rd24+-4];
	and.b32  	%r12, %r3, 31;
	setp.eq.s32	%p13, %r12, 0;
	@%p13 bra 	BB0_21;

	mov.u32 	%r100, 32;
	sub.s32 	%r101, %r100, %r12;
	shr.u32 	%r102, %r145, %r101;
	shl.b32 	%r103, %r146, %r12;
	add.s32 	%r146, %r102, %r103;
	ld.local.u32 	%r104, [%rd24+-8];
	shr.u32 	%r105, %r104, %r101;
	shl.b32 	%r106, %r145, %r12;
	add.s32 	%r145, %r105, %r106;

BB0_21:
	shr.u32 	%r107, %r145, 30;
	shl.b32 	%r108, %r146, 2;
	add.s32 	%r148, %r108, %r107;
	shl.b32 	%r18, %r145, 2;
	shr.u32 	%r109, %r148, 31;
	shr.u32 	%r110, %r146, 30;
	add.s32 	%r19, %r109, %r110;
	setp.eq.s32	%p14, %r109, 0;
	@%p14 bra 	BB0_22;

	not.b32 	%r111, %r148;
	neg.s32 	%r147, %r18;
	setp.eq.s32	%p15, %r18, 0;
	selp.u32	%r112, 1, 0, %p15;
	add.s32 	%r148, %r112, %r111;
	xor.b32  	%r149, %r9, -2147483648;
	bra.uni 	BB0_24;

BB0_22:
	mov.u32 	%r147, %r18;
	mov.u32 	%r149, %r9;

BB0_24:
	cvt.u64.u32	%rd63, %r148;
	cvt.u64.u32	%rd64, %r147;
	bfi.b64 	%rd65, %rd63, %rd64, 32, 32;
	cvt.rn.f64.s64	%fd2, %rd65;
	mul.f64 	%fd3, %fd2, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f59, %fd3;
	neg.f32 	%f60, %f59;
	setp.eq.s32	%p16, %r149, 0;
	selp.f32	%f100, %f59, %f60, %p16;
	setp.eq.s32	%p17, %r9, 0;
	neg.s32 	%r113, %r19;
	selp.b32	%r150, %r19, %r113, %p17;

BB0_26:
	add.s32 	%r28, %r150, 1;
	and.b32  	%r29, %r28, 1;
	setp.eq.s32	%p18, %r29, 0;
	selp.f32	%f7, %f100, 0f3F800000, %p18;
	mul.rn.f32 	%f8, %f100, %f100;
	mov.f32 	%f63, 0f00000000;
	fma.rn.f32 	%f9, %f8, %f7, %f63;
	mov.f32 	%f101, 0fB94D4153;
	@%p18 bra 	BB0_28;

	mov.f32 	%f64, 0fBAB607ED;
	mov.f32 	%f65, 0f37CBAC00;
	fma.rn.f32 	%f101, %f65, %f8, %f64;

BB0_28:
	selp.f32	%f66, 0f3C0885E4, 0f3D2AAABB, %p18;
	fma.rn.f32 	%f67, %f101, %f8, %f66;
	selp.f32	%f68, 0fBE2AAAA8, 0fBEFFFFFF, %p18;
	fma.rn.f32 	%f69, %f67, %f8, %f68;
	fma.rn.f32 	%f102, %f69, %f9, %f7;
	and.b32  	%r114, %r28, 2;
	setp.eq.s32	%p20, %r114, 0;
	@%p20 bra 	BB0_30;

	mov.f32 	%f71, 0fBF800000;
	fma.rn.f32 	%f102, %f102, %f71, %f63;

BB0_30:
	@%p10 bra 	BB0_41;

	setp.eq.f32	%p22, %f3, 0f7F800000;
	@%p22 bra 	BB0_40;
	bra.uni 	BB0_32;

BB0_40:
	mul.rn.f32 	%f103, %f1, %f63;
	bra.uni 	BB0_41;

BB0_32:
	mov.b32 	 %r30, %f1;
	shr.u32 	%r31, %r30, 23;
	shl.b32 	%r117, %r30, 8;
	or.b32  	%r32, %r117, -2147483648;
	mov.u32 	%r152, 0;
	mov.u64 	%rd97, __cudart_i2opi_f;
	mov.u32 	%r151, -6;
	mov.u64 	%rd98, %rd18;

BB0_33:
	.pragma "nounroll";
	ld.const.u32 	%r120, [%rd97];
	// inline asm
	{
	mad.lo.cc.u32   %r118, %r120, %r32, %r152;
	madc.hi.u32     %r152, %r120, %r32,  0;
	}
	// inline asm
	st.local.u32 	[%rd98], %r118;
	add.s64 	%rd98, %rd98, 4;
	add.s64 	%rd97, %rd97, 4;
	add.s32 	%r151, %r151, 1;
	setp.ne.s32	%p23, %r151, 0;
	@%p23 bra 	BB0_33;

	and.b32  	%r123, %r31, 255;
	add.s32 	%r124, %r123, -128;
	shr.u32 	%r125, %r124, 5;
	and.b32  	%r37, %r30, -2147483648;
	st.local.u32 	[%rd19], %r152;
	mov.u32 	%r126, 6;
	sub.s32 	%r127, %r126, %r125;
	mul.wide.s32 	%rd67, %r127, 4;
	add.s64 	%rd29, %rd18, %rd67;
	ld.local.u32 	%r154, [%rd29];
	ld.local.u32 	%r153, [%rd29+-4];
	and.b32  	%r40, %r31, 31;
	setp.eq.s32	%p24, %r40, 0;
	@%p24 bra 	BB0_36;

	mov.u32 	%r128, 32;
	sub.s32 	%r129, %r128, %r40;
	shr.u32 	%r130, %r153, %r129;
	shl.b32 	%r131, %r154, %r40;
	add.s32 	%r154, %r130, %r131;
	ld.local.u32 	%r132, [%rd29+-8];
	shr.u32 	%r133, %r132, %r129;
	shl.b32 	%r134, %r153, %r40;
	add.s32 	%r153, %r133, %r134;

BB0_36:
	shr.u32 	%r135, %r153, 30;
	shl.b32 	%r136, %r154, 2;
	add.s32 	%r156, %r136, %r135;
	shl.b32 	%r46, %r153, 2;
	shr.u32 	%r137, %r156, 31;
	shr.u32 	%r138, %r154, 30;
	add.s32 	%r47, %r137, %r138;
	setp.eq.s32	%p25, %r137, 0;
	@%p25 bra 	BB0_37;

	not.b32 	%r139, %r156;
	neg.s32 	%r155, %r46;
	setp.eq.s32	%p26, %r46, 0;
	selp.u32	%r140, 1, 0, %p26;
	add.s32 	%r156, %r140, %r139;
	xor.b32  	%r157, %r37, -2147483648;
	bra.uni 	BB0_39;

BB0_37:
	mov.u32 	%r155, %r46;
	mov.u32 	%r157, %r37;

BB0_39:
	cvt.u64.u32	%rd68, %r156;
	cvt.u64.u32	%rd69, %r155;
	bfi.b64 	%rd70, %rd68, %rd69, 32, 32;
	cvt.rn.f64.s64	%fd4, %rd70;
	mul.f64 	%fd5, %fd4, 0d3BF921FB54442D19;
	cvt.rn.f32.f64	%f72, %fd5;
	neg.f32 	%f73, %f72;
	setp.eq.s32	%p27, %r157, 0;
	selp.f32	%f103, %f72, %f73, %p27;
	setp.eq.s32	%p28, %r37, 0;
	neg.s32 	%r141, %r47;
	selp.b32	%r158, %r47, %r141, %p28;

BB0_41:
	and.b32  	%r56, %r158, 1;
	setp.eq.s32	%p29, %r56, 0;
	selp.f32	%f18, %f103, 0f3F800000, %p29;
	mul.rn.f32 	%f19, %f103, %f103;
	fma.rn.f32 	%f20, %f19, %f18, %f63;
	mov.f32 	%f104, 0fB94D4153;
	@%p29 bra 	BB0_43;

	mov.f32 	%f77, 0fBAB607ED;
	mov.f32 	%f78, 0f37CBAC00;
	fma.rn.f32 	%f104, %f78, %f19, %f77;

BB0_43:
	selp.f32	%f79, 0f3C0885E4, 0f3D2AAABB, %p29;
	fma.rn.f32 	%f80, %f104, %f19, %f79;
	selp.f32	%f81, 0fBE2AAAA8, 0fBEFFFFFF, %p29;
	fma.rn.f32 	%f82, %f80, %f19, %f81;
	fma.rn.f32 	%f105, %f82, %f20, %f18;
	and.b32  	%r142, %r158, 2;
	setp.eq.s32	%p31, %r142, 0;
	@%p31 bra 	BB0_45;

	mov.f32 	%f84, 0fBF800000;
	fma.rn.f32 	%f105, %f105, %f84, %f63;

BB0_45:
	neg.f32 	%f85, %f105;
	div.rn.f32 	%f107, %f85, %f1;
	add.f32 	%f86, %f102, 0fBF800000;
	div.rn.f32 	%f106, %f86, %f1;

BB0_47:
	cvta.to.global.u64 	%rd71, %rd38;
	cvta.to.global.u64 	%rd72, %rd37;
	cvt.s64.s32	%rd73, %r59;
	sub.s64 	%rd74, %rd7, %rd73;
	cvt.s64.s32	%rd75, %r58;
	sub.s64 	%rd76, %rd11, %rd75;
	shl.b64 	%rd77, %rd93, 2;
	add.s64 	%rd78, %rd72, %rd77;
	ld.global.f32 	%f89, [%rd78];
	mul.f32 	%f90, %f89, %f34;
	shl.b64 	%rd79, %rd94, 2;
	add.s64 	%rd80, %rd72, %rd79;
	ld.global.f32 	%f91, [%rd80];
	mul.f32 	%f92, %f90, %f91;
	shl.b64 	%rd81, %rd11, 2;
	add.s64 	%rd82, %rd71, %rd81;
	ld.global.f32 	%f93, [%rd82];
	shl.b64 	%rd83, %rd7, 2;
	add.s64 	%rd84, %rd71, %rd83;
	ld.global.f32 	%f94, [%rd84];
	mul.f32 	%f95, %f94, %f93;
	div.rn.f32 	%f96, %f95, 0f40490FDB;
	mul.f32 	%f97, %f92, %f96;
	mul.f32 	%f32, %f106, %f97;
	cvt.s64.s32	%rd85, %r60;
	mul.lo.s64 	%rd86, %rd74, %rd85;
	add.s64 	%rd87, %rd76, %rd86;
	cvta.to.global.u64 	%rd88, %rd32;
	shl.b64 	%rd89, %rd87, 2;
	add.s64 	%rd30, %rd88, %rd89;
	mul.f32 	%f33, %f107, %f97;
	cvta.to.global.u64 	%rd90, %rd33;
	add.s64 	%rd31, %rd90, %rd89;
	setp.eq.s32	%p32, %r57, 1;
	@%p32 bra 	BB0_49;
	bra.uni 	BB0_48;

BB0_49:
	st.global.f32 	[%rd30], %f32;
	st.global.f32 	[%rd31], %f33;
	bra.uni 	BB0_50;

BB0_48:
	atom.global.add.f32 	%f98, [%rd30], %f32;
	atom.global.add.f32 	%f99, [%rd31], %f33;

BB0_50:
	ret;
}

	// .globl	_Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii
.visible .entry _Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii(
	.param .u64 _Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_0,
	.param .u64 _Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_1,
	.param .u64 _Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_2,
	.param .u64 _Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_3,
	.param .u64 _Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_4,
	.param .f64 _Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_5,
	.param .u64 _Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_6,
	.param .u64 _Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_7,
	.param .u32 _Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_8,
	.param .u32 _Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_9,
	.param .u32 _Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_10,
	.param .u32 _Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_11,
	.param .u32 _Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_12,
	.param .u32 _Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_13
)
{
	.local .align 4 .b8 	__local_depot1[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<21>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<54>;
	.reg .f64 	%fd<121>;
	.reg .b64 	%rd<84>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd22, [_Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_0];
	ld.param.u64 	%rd23, [_Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_1];
	ld.param.u64 	%rd24, [_Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_2];
	ld.param.u64 	%rd25, [_Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_3];
	ld.param.u64 	%rd26, [_Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_4];
	ld.param.f64 	%fd34, [_Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_5];
	ld.param.u64 	%rd27, [_Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_6];
	ld.param.u64 	%rd28, [_Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_7];
	ld.param.u32 	%r9, [_Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_8];
	ld.param.u32 	%r10, [_Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_9];
	ld.param.u32 	%r13, [_Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_10];
	ld.param.u32 	%r11, [_Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_11];
	ld.param.u32 	%r14, [_Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_12];
	ld.param.u32 	%r12, [_Z21triatriaDynamicGreendPdS_PKdS1_S1_dS1_S1_iiiiii_param_13];
	add.u64 	%rd29, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd30, %SP, 4;
	add.u64 	%rd2, %SPL, 4;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %ntid.x;
	mov.u32 	%r17, %tid.x;
	mad.lo.s32 	%r18, %r10, %r9, %r17;
	mad.lo.s32 	%r19, %r15, %r16, %r18;
	cvt.u64.u32	%rd3, %r19;
	mov.u32 	%r20, %ctaid.y;
	mov.u32 	%r21, %ntid.y;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r11, %r9, %r22;
	mad.lo.s32 	%r24, %r20, %r21, %r23;
	cvt.u64.u32	%rd4, %r24;
	mul.lo.s32 	%r25, %r13, %r9;
	cvt.s64.s32	%rd31, %r25;
	mul.lo.s32 	%r26, %r14, %r9;
	cvt.s64.s32	%rd32, %r26;
	setp.ge.u64	%p1, %rd4, %rd32;
	setp.ge.u64	%p2, %rd3, %rd31;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB1_38;

	cvt.s64.s32	%rd5, %r9;
	and.b64  	%rd33, %rd5, -4294967296;
	setp.eq.s64	%p4, %rd33, 0;
	@%p4 bra 	BB1_3;

	div.u64 	%rd80, %rd4, %rd5;
	bra.uni 	BB1_4;

BB1_3:
	cvt.u32.u64	%r27, %rd5;
	cvt.u32.u64	%r28, %rd4;
	div.u32 	%r29, %r28, %r27;
	cvt.u64.u32	%rd80, %r29;

BB1_4:
	cvt.rn.f32.u64	%f1, %rd80;
	cvt.rmi.f32.f32	%f2, %f1;
	cvt.rzi.u64.f32	%rd9, %f2;
	@%p4 bra 	BB1_6;

	div.u64 	%rd81, %rd3, %rd5;
	bra.uni 	BB1_7;

BB1_6:
	cvt.u32.u64	%r30, %rd5;
	cvt.u32.u64	%r31, %rd3;
	div.u32 	%r32, %r31, %r30;
	cvt.u64.u32	%rd81, %r32;

BB1_7:
	cvt.rn.f32.u64	%f3, %rd81;
	cvt.rmi.f32.f32	%f4, %f3;
	cvt.rzi.u64.f32	%rd13, %f4;
	setp.gt.u64	%p6, %rd9, %rd13;
	@%p6 bra 	BB1_38;

	@%p4 bra 	BB1_10;

	rem.u64 	%rd82, %rd4, %rd5;
	bra.uni 	BB1_11;

BB1_10:
	cvt.u32.u64	%r33, %rd5;
	cvt.u32.u64	%r34, %rd4;
	rem.u32 	%r35, %r34, %r33;
	cvt.u64.u32	%rd82, %r35;

BB1_11:
	@%p4 bra 	BB1_13;

	rem.u64 	%rd83, %rd3, %rd5;
	bra.uni 	BB1_14;

BB1_13:
	cvt.u32.u64	%r36, %rd5;
	cvt.u32.u64	%r37, %rd3;
	rem.u32 	%r38, %r37, %r36;
	cvt.u64.u32	%rd83, %r38;

BB1_14:
	cvta.to.global.u64 	%rd37, %rd26;
	cvta.to.global.u64 	%rd38, %rd25;
	cvta.to.global.u64 	%rd39, %rd24;
	mul.lo.s64 	%rd40, %rd9, %rd5;
	add.s64 	%rd41, %rd82, %rd40;
	shl.b64 	%rd42, %rd41, 3;
	add.s64 	%rd43, %rd39, %rd42;
	add.s64 	%rd44, %rd38, %rd42;
	add.s64 	%rd45, %rd37, %rd42;
	mul.lo.s64 	%rd46, %rd13, %rd5;
	add.s64 	%rd47, %rd83, %rd46;
	shl.b64 	%rd48, %rd47, 3;
	add.s64 	%rd49, %rd39, %rd48;
	add.s64 	%rd50, %rd38, %rd48;
	add.s64 	%rd51, %rd37, %rd48;
	ld.global.f64 	%fd35, [%rd49];
	ld.global.f64 	%fd36, [%rd43];
	sub.f64 	%fd37, %fd35, %fd36;
	ld.global.f64 	%fd38, [%rd50];
	ld.global.f64 	%fd39, [%rd44];
	sub.f64 	%fd40, %fd38, %fd39;
	mul.f64 	%fd41, %fd40, %fd40;
	fma.rn.f64 	%fd42, %fd37, %fd37, %fd41;
	ld.global.f64 	%fd43, [%rd51];
	ld.global.f64 	%fd44, [%rd45];
	sub.f64 	%fd45, %fd43, %fd44;
	fma.rn.f64 	%fd46, %fd45, %fd45, %fd42;
	sqrt.rn.f64 	%fd47, %fd46;
	mul.f64 	%fd1, %fd47, %fd34;
	setp.lt.f64	%p9, %fd1, 0d3EE4F8B588E368F1;
	@%p9 bra 	BB1_34;
	bra.uni 	BB1_15;

BB1_34:
	mul.f64 	%fd119, %fd1, 0dBFE0000000000000;
	mul.f64 	%fd98, %fd1, %fd1;
	div.rn.f64 	%fd99, %fd98, 0d4018000000000000;
	add.f64 	%fd120, %fd99, 0dBFF0000000000000;
	bra.uni 	BB1_35;

BB1_15:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd1;
	}
	and.b32  	%r1, %r39, 2147483647;
	setp.ne.s32	%p10, %r1, 2146435072;
	mov.f64 	%fd111, %fd1;
	@%p10 bra 	BB1_18;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r40, %temp}, %fd1;
	}
	setp.ne.s32	%p11, %r40, 0;
	mov.f64 	%fd111, %fd1;
	@%p11 bra 	BB1_18;

	mov.f64 	%fd48, 0d0000000000000000;
	mul.rn.f64 	%fd111, %fd1, %fd48;

BB1_18:
	mul.f64 	%fd49, %fd111, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r52, %fd49;
	st.local.u32 	[%rd2], %r52;
	cvt.rn.f64.s32	%fd50, %r52;
	neg.f64 	%fd51, %fd50;
	mov.f64 	%fd52, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd53, %fd51, %fd52, %fd111;
	mov.f64 	%fd54, 0d3C91A62633145C00;
	fma.rn.f64 	%fd55, %fd51, %fd54, %fd53;
	mov.f64 	%fd56, 0d397B839A252049C0;
	fma.rn.f64 	%fd112, %fd51, %fd56, %fd55;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd111;
	}
	and.b32  	%r42, %r41, 2145386496;
	setp.lt.u32	%p12, %r42, 1105199104;
	@%p12 bra 	BB1_20;

	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd111;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd30;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd112, [retval0+0];
	
	//{
	}// Callseq End 0
	ld.local.u32 	%r52, [%rd2];

BB1_20:
	add.s32 	%r5, %r52, 1;
	and.b32  	%r43, %r5, 1;
	shl.b32 	%r44, %r43, 3;
	setp.eq.s32	%p13, %r43, 0;
	selp.f64	%fd57, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p13;
	mul.wide.u32 	%rd53, %r44, 8;
	mov.u64 	%rd54, __cudart_sin_cos_coeffs;
	add.s64 	%rd55, %rd53, %rd54;
	ld.const.f64 	%fd58, [%rd55+8];
	mul.rn.f64 	%fd7, %fd112, %fd112;
	fma.rn.f64 	%fd59, %fd57, %fd7, %fd58;
	ld.const.f64 	%fd60, [%rd55+16];
	fma.rn.f64 	%fd61, %fd59, %fd7, %fd60;
	ld.const.f64 	%fd62, [%rd55+24];
	fma.rn.f64 	%fd63, %fd61, %fd7, %fd62;
	ld.const.f64 	%fd64, [%rd55+32];
	fma.rn.f64 	%fd65, %fd63, %fd7, %fd64;
	ld.const.f64 	%fd66, [%rd55+40];
	fma.rn.f64 	%fd67, %fd65, %fd7, %fd66;
	ld.const.f64 	%fd68, [%rd55+48];
	fma.rn.f64 	%fd8, %fd67, %fd7, %fd68;
	fma.rn.f64 	%fd113, %fd8, %fd112, %fd112;
	@%p13 bra 	BB1_22;

	mov.f64 	%fd69, 0d3FF0000000000000;
	fma.rn.f64 	%fd113, %fd8, %fd7, %fd69;

BB1_22:
	and.b32  	%r45, %r5, 2;
	setp.eq.s32	%p14, %r45, 0;
	@%p14 bra 	BB1_24;

	mov.f64 	%fd70, 0d0000000000000000;
	mov.f64 	%fd71, 0dBFF0000000000000;
	fma.rn.f64 	%fd113, %fd113, %fd71, %fd70;

BB1_24:
	mov.f64 	%fd115, %fd1;
	@%p10 bra 	BB1_27;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r46, %temp}, %fd1;
	}
	setp.ne.s32	%p16, %r46, 0;
	mov.f64 	%fd115, %fd1;
	@%p16 bra 	BB1_27;

	mov.f64 	%fd72, 0d0000000000000000;
	mul.rn.f64 	%fd115, %fd1, %fd72;

BB1_27:
	mul.f64 	%fd73, %fd115, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r53, %fd73;
	st.local.u32 	[%rd1], %r53;
	cvt.rn.f64.s32	%fd74, %r53;
	neg.f64 	%fd75, %fd74;
	fma.rn.f64 	%fd77, %fd75, %fd52, %fd115;
	fma.rn.f64 	%fd79, %fd75, %fd54, %fd77;
	fma.rn.f64 	%fd116, %fd75, %fd56, %fd79;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r47}, %fd115;
	}
	and.b32  	%r48, %r47, 2145386496;
	setp.lt.u32	%p17, %r48, 1105199104;
	@%p17 bra 	BB1_29;

	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd115;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd29;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd116, [retval0+0];
	
	//{
	}// Callseq End 1
	ld.local.u32 	%r53, [%rd1];

BB1_29:
	and.b32  	%r49, %r53, 1;
	shl.b32 	%r50, %r49, 3;
	setp.eq.s32	%p18, %r49, 0;
	selp.f64	%fd81, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p18;
	mul.wide.u32 	%rd57, %r50, 8;
	add.s64 	%rd59, %rd57, %rd54;
	ld.const.f64 	%fd82, [%rd59+8];
	mul.rn.f64 	%fd19, %fd116, %fd116;
	fma.rn.f64 	%fd83, %fd81, %fd19, %fd82;
	ld.const.f64 	%fd84, [%rd59+16];
	fma.rn.f64 	%fd85, %fd83, %fd19, %fd84;
	ld.const.f64 	%fd86, [%rd59+24];
	fma.rn.f64 	%fd87, %fd85, %fd19, %fd86;
	ld.const.f64 	%fd88, [%rd59+32];
	fma.rn.f64 	%fd89, %fd87, %fd19, %fd88;
	ld.const.f64 	%fd90, [%rd59+40];
	fma.rn.f64 	%fd91, %fd89, %fd19, %fd90;
	ld.const.f64 	%fd92, [%rd59+48];
	fma.rn.f64 	%fd20, %fd91, %fd19, %fd92;
	fma.rn.f64 	%fd117, %fd20, %fd116, %fd116;
	@%p18 bra 	BB1_31;

	mov.f64 	%fd93, 0d3FF0000000000000;
	fma.rn.f64 	%fd117, %fd20, %fd19, %fd93;

BB1_31:
	and.b32  	%r51, %r53, 2;
	setp.eq.s32	%p19, %r51, 0;
	@%p19 bra 	BB1_33;

	mov.f64 	%fd94, 0d0000000000000000;
	mov.f64 	%fd95, 0dBFF0000000000000;
	fma.rn.f64 	%fd117, %fd117, %fd95, %fd94;

BB1_33:
	neg.f64 	%fd96, %fd117;
	div.rn.f64 	%fd120, %fd96, %fd1;
	add.f64 	%fd97, %fd113, 0dBFF0000000000000;
	div.rn.f64 	%fd119, %fd97, %fd1;

BB1_35:
	cvta.to.global.u64 	%rd60, %rd28;
	cvta.to.global.u64 	%rd61, %rd27;
	cvt.s64.s32	%rd62, %r11;
	sub.s64 	%rd63, %rd9, %rd62;
	cvt.s64.s32	%rd64, %r10;
	sub.s64 	%rd65, %rd13, %rd64;
	shl.b64 	%rd66, %rd82, 3;
	add.s64 	%rd67, %rd61, %rd66;
	ld.global.f64 	%fd100, [%rd67];
	mul.f64 	%fd101, %fd100, %fd34;
	shl.b64 	%rd68, %rd83, 3;
	add.s64 	%rd69, %rd61, %rd68;
	ld.global.f64 	%fd102, [%rd69];
	mul.f64 	%fd103, %fd101, %fd102;
	shl.b64 	%rd70, %rd13, 3;
	add.s64 	%rd71, %rd60, %rd70;
	ld.global.f64 	%fd104, [%rd71];
	shl.b64 	%rd72, %rd9, 3;
	add.s64 	%rd73, %rd60, %rd72;
	ld.global.f64 	%fd105, [%rd73];
	mul.f64 	%fd106, %fd105, %fd104;
	div.rn.f64 	%fd107, %fd106, 0d400921FB54442D18;
	mul.f64 	%fd108, %fd103, %fd107;
	mul.f64 	%fd32, %fd119, %fd108;
	cvt.s64.s32	%rd74, %r12;
	mul.lo.s64 	%rd75, %rd63, %rd74;
	add.s64 	%rd76, %rd65, %rd75;
	cvta.to.global.u64 	%rd77, %rd22;
	shl.b64 	%rd78, %rd76, 3;
	add.s64 	%rd20, %rd77, %rd78;
	mul.f64 	%fd33, %fd120, %fd108;
	cvta.to.global.u64 	%rd79, %rd23;
	add.s64 	%rd21, %rd79, %rd78;
	setp.eq.s32	%p20, %r9, 1;
	@%p20 bra 	BB1_37;
	bra.uni 	BB1_36;

BB1_37:
	st.global.f64 	[%rd20], %fd32;
	st.global.f64 	[%rd21], %fd33;
	bra.uni 	BB1_38;

BB1_36:
	atom.global.add.f64 	%fd109, [%rd20], %fd32;
	atom.global.add.f64 	%fd110, [%rd21], %fd33;

BB1_38:
	ret;
}

.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot2[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .b32 	%r<42>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<101>;


	mov.u64 	%SPL, __local_depot2;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd37, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	and.b32  	%r40, %r1, -2147483648;
	shr.u32 	%r3, %r1, 20;
	bfe.u32 	%r4, %r1, 20, 11;
	setp.eq.s32	%p1, %r4, 2047;
	@%p1 bra 	BB2_13;

	add.s32 	%r15, %r4, -1024;
	shr.u32 	%r16, %r15, 6;
	mov.u32 	%r17, 15;
	sub.s32 	%r5, %r17, %r16;
	mov.u32 	%r18, 19;
	sub.s32 	%r19, %r18, %r16;
	mov.u32 	%r20, 18;
	min.s32 	%r6, %r20, %r19;
	mov.u64 	%rd94, 0;
	setp.ge.s32	%p2, %r5, %r6;
	mov.u64 	%rd93, %rd1;
	@%p2 bra 	BB2_4;

	bfe.u32 	%r21, %r1, 20, 11;
	add.s32 	%r22, %r21, -1024;
	shr.u32 	%r23, %r22, 6;
	sub.s32 	%r25, %r17, %r23;
	mul.wide.s32 	%rd41, %r25, 8;
	mov.u64 	%rd42, __cudart_i2opi_d;
	add.s64 	%rd89, %rd42, %rd41;
	mov.b64 	 %rd43, %fd4;
	shl.b64 	%rd44, %rd43, 11;
	or.b64  	%rd5, %rd44, -9223372036854775808;
	mov.u64 	%rd94, 0;
	mov.u64 	%rd93, %rd1;
	mov.u64 	%rd91, %rd1;
	mov.u32 	%r39, %r5;

BB2_3:
	.pragma "nounroll";
	ld.const.u64 	%rd47, [%rd89];
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi, clo, chi;
	mov.b64         {alo,ahi}, %rd47;    
	mov.b64         {blo,bhi}, %rd5;    
	mov.b64         {clo,chi}, %rd94;    
	mad.lo.cc.u32   r0, alo, blo, clo;
	madc.hi.cc.u32  r1, alo, blo, chi;
	madc.hi.u32     r2, alo, bhi,   0;
	mad.lo.cc.u32   r1, alo, bhi,  r1;
	madc.hi.cc.u32  r2, ahi, blo,  r2;
	madc.hi.u32     r3, ahi, bhi,   0;
	mad.lo.cc.u32   r1, ahi, blo,  r1;
	madc.lo.cc.u32  r2, ahi, bhi,  r2;
	addc.u32        r3,  r3,   0;     
	mov.b64         %rd45, {r0,r1};      
	mov.b64         %rd94, {r2,r3};      
	}
	// inline asm
	st.local.u64 	[%rd91], %rd45;
	add.s32 	%r39, %r39, 1;
	sub.s32 	%r26, %r39, %r5;
	mul.wide.s32 	%rd50, %r26, 8;
	add.s64 	%rd91, %rd1, %rd50;
	add.s64 	%rd93, %rd93, 8;
	add.s64 	%rd89, %rd89, 8;
	setp.lt.s32	%p3, %r39, %r6;
	@%p3 bra 	BB2_3;

BB2_4:
	st.local.u64 	[%rd93], %rd94;
	ld.local.u64 	%rd95, [%rd1+16];
	ld.local.u64 	%rd96, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32	%p4, %r9, 0;
	@%p4 bra 	BB2_6;

	mov.u32 	%r27, 64;
	sub.s32 	%r28, %r27, %r9;
	shl.b64 	%rd51, %rd96, %r9;
	shr.u64 	%rd52, %rd95, %r28;
	or.b64  	%rd96, %rd51, %rd52;
	shl.b64 	%rd53, %rd95, %r9;
	ld.local.u64 	%rd54, [%rd1+8];
	shr.u64 	%rd55, %rd54, %r28;
	or.b64  	%rd95, %rd55, %rd53;

BB2_6:
	shr.u64 	%rd56, %rd96, 62;
	cvt.u32.u64	%r29, %rd56;
	shr.u64 	%rd57, %rd95, 62;
	shl.b64 	%rd58, %rd96, 2;
	or.b64  	%rd98, %rd58, %rd57;
	shl.b64 	%rd97, %rd95, 2;
	shr.u64 	%rd59, %rd96, 61;
	cvt.u32.u64	%r30, %rd59;
	and.b32  	%r31, %r30, 1;
	add.s32 	%r32, %r31, %r29;
	neg.s32 	%r33, %r32;
	setp.eq.s32	%p5, %r40, 0;
	selp.b32	%r34, %r32, %r33, %p5;
	cvta.to.local.u64 	%rd60, %rd37;
	st.local.u32 	[%rd60], %r34;
	setp.eq.s32	%p6, %r31, 0;
	@%p6 bra 	BB2_8;

	mov.u64 	%rd64, 0;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd64;
	mov.b64         {a2,a3}, %rd64;
	mov.b64         {b0,b1}, %rd97;
	mov.b64         {b2,b3}, %rd98;
	sub.cc.u32      r0, a0, b0; 
	subc.cc.u32     r1, a1, b1; 
	subc.cc.u32     r2, a2, b2; 
	subc.u32        r3, a3, b3; 
	mov.b64         %rd97, {r0,r1};
	mov.b64         %rd98, {r2,r3};
	}
	// inline asm
	xor.b32  	%r40, %r40, -2147483648;

BB2_8:
	clz.b64 	%r41, %rd98;
	setp.eq.s32	%p7, %r41, 0;
	@%p7 bra 	BB2_10;

	shl.b64 	%rd67, %rd98, %r41;
	mov.u32 	%r35, 64;
	sub.s32 	%r36, %r35, %r41;
	shr.u64 	%rd68, %rd97, %r36;
	or.b64  	%rd98, %rd68, %rd67;

BB2_10:
	mov.u64 	%rd72, -3958705157555305931;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi;
	mov.b64         {alo,ahi}, %rd98;   
	mov.b64         {blo,bhi}, %rd72;   
	mul.lo.u32      r0, alo, blo;    
	mul.hi.u32      r1, alo, blo;    
	mad.lo.cc.u32   r1, alo, bhi, r1;
	madc.hi.u32     r2, alo, bhi,  0;
	mad.lo.cc.u32   r1, ahi, blo, r1;
	madc.hi.cc.u32  r2, ahi, blo, r2;
	madc.hi.u32     r3, ahi, bhi,  0;
	mad.lo.cc.u32   r2, ahi, bhi, r2;
	addc.u32        r3, r3,  0;      
	mov.b64         %rd69, {r0,r1};     
	mov.b64         %rd100, {r2,r3};     
	}
	// inline asm
	setp.lt.s64	%p8, %rd100, 1;
	@%p8 bra 	BB2_12;

	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd69;
	mov.b64         {a2,a3}, %rd100;
	mov.b64         {b0,b1}, %rd69;
	mov.b64         {b2,b3}, %rd100;
	add.cc.u32      r0, a0, b0; 
	addc.cc.u32     r1, a1, b1; 
	addc.cc.u32     r2, a2, b2; 
	addc.u32        r3, a3, b3; 
	mov.b64         %rd73, {r0,r1};
	mov.b64         %rd100, {r2,r3};
	}
	// inline asm
	add.s32 	%r41, %r41, 1;

BB2_12:
	cvt.u64.u32	%rd79, %r40;
	shl.b64 	%rd80, %rd79, 32;
	mov.u32 	%r37, 1022;
	sub.s32 	%r38, %r37, %r41;
	cvt.u64.u32	%rd81, %r38;
	shl.b64 	%rd82, %rd81, 52;
	add.s64 	%rd83, %rd100, 1;
	shr.u64 	%rd84, %rd83, 10;
	add.s64 	%rd85, %rd84, 1;
	shr.u64 	%rd86, %rd85, 1;
	add.s64 	%rd87, %rd86, %rd82;
	or.b64  	%rd88, %rd87, %rd80;
	mov.b64 	 %fd4, %rd88;

BB2_13:
	st.param.f64	[func_retval0+0], %fd4;
	ret;
}


