Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Jun 24 07:42:58 2023
| Host         : davide-N552VW running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.029        0.000                      0                45433        0.020        0.000                      0                45433       48.750        0.000                       0                 16483  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          7.029        0.000                      0                44985        0.020        0.000                      0                44985       48.750        0.000                       0                 16483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              94.788        0.000                      0                  448        0.485        0.000                      0                  448  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/reg_985_reg[172]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        91.038ns  (logic 38.916ns (42.747%)  route 52.122ns (57.253%))
  Logic Levels:           102  (CARRY4=57 DSP48E1=1 LUT2=5 LUT3=17 LUT4=12 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 102.712 - 100.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.654     2.948    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X43Y28         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.404 f  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=26, routed)          2.234     5.638    design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.149     5.787 f  design_1_i/runge_kutta_45_0/inst/reg_1315[84]_i_3/O
                         net (fo=16, routed)          1.602     7.389    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993_result_V_read4
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.381     7.770 f  design_1_i/runge_kutta_45_0/inst/dout_i_112/O
                         net (fo=1, routed)           0.433     8.204    design_1_i/runge_kutta_45_0/inst/dout_i_112_n_815
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.530 r  design_1_i/runge_kutta_45_0/inst/dout_i_64/O
                         net (fo=195, routed)         1.667    10.196    design_1_i/runge_kutta_45_0/inst/dout_i_64_n_815
    SLICE_X58Y56         LUT3 (Prop_lut3_I2_O)        0.116    10.312 f  design_1_i/runge_kutta_45_0/inst/dout_i_69/O
                         net (fo=1, routed)           1.485    11.797    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__0_24
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.328    12.125 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_16__0/O
                         net (fo=152, routed)         1.997    14.122    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/A[10]
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      3.841    17.963 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout/P[0]
                         net (fo=1, routed)           0.886    18.849    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__10_0[0]
    SLICE_X102Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    19.486 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry/CO[3]
                         net (fo=1, routed)           0.000    19.486    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry_n_815
    SLICE_X102Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.603    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0_n_815
    SLICE_X102Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.720    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1_n_815
    SLICE_X102Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.837    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2_n_815
    SLICE_X102Y4         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.152 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3/O[3]
                         net (fo=3, routed)           0.776    20.927    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3_n_819
    SLICE_X104Y9         LUT2 (Prop_lut2_I0_O)        0.307    21.234 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12/O
                         net (fo=2, routed)           0.855    22.089    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12_n_815
    SLICE_X104Y9         LUT3 (Prop_lut3_I0_O)        0.152    22.241 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4/O
                         net (fo=2, routed)           0.677    22.918    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4_n_815
    SLICE_X103Y9         LUT4 (Prop_lut4_I0_O)        0.348    23.266 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8/O
                         net (fo=1, routed)           0.000    23.266    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8_n_815
    SLICE_X103Y9         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_n_815
    SLICE_X103Y10        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.037 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5/O[2]
                         net (fo=1, routed)           1.276    25.313    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5_n_820
    SLICE_X80Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    26.165 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.165    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1_n_815
    SLICE_X80Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.279    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2_n_815
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.393    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3_n_815
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.615 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4/O[0]
                         net (fo=2, routed)           0.996    27.611    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4_n_822
    SLICE_X78Y7          LUT2 (Prop_lut2_I1_O)        0.327    27.938 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3/O
                         net (fo=2, routed)           0.613    28.551    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3_n_815
    SLICE_X79Y8          LUT4 (Prop_lut4_I3_O)        0.332    28.883 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7/O
                         net (fo=1, routed)           0.000    28.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7_n_815
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.433 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_n_815
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.547 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.547    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5_n_815
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6/O[1]
                         net (fo=1, routed)           0.917    30.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6_n_821
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.633 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.633    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2_n_815
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.946 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3/O[3]
                         net (fo=3, routed)           1.132    33.078    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3_n_819
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.306    33.384 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12/O
                         net (fo=2, routed)           0.872    34.256    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12_n_815
    SLICE_X71Y11         LUT4 (Prop_lut4_I0_O)        0.149    34.405 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4/O
                         net (fo=2, routed)           0.498    34.903    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4_n_815
    SLICE_X70Y12         LUT5 (Prop_lut5_I0_O)        0.332    35.235 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8/O
                         net (fo=1, routed)           0.000    35.235    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8_n_815
    SLICE_X70Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.767 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_n_815
    SLICE_X70Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.881    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5_n_815
    SLICE_X70Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.215 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6/O[1]
                         net (fo=1, routed)           0.633    36.848    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6_n_821
    SLICE_X68Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    37.683 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.683    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2_n_815
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.017 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3/O[1]
                         net (fo=1, routed)           0.670    38.687    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3_n_821
    SLICE_X78Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    39.540 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.540    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3_n_815
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.853 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4/O[3]
                         net (fo=2, routed)           0.714    40.567    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4_n_819
    SLICE_X76Y20         LUT3 (Prop_lut3_I0_O)        0.331    40.898 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4/O
                         net (fo=2, routed)           0.437    41.335    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4_n_815
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.332    41.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8/O
                         net (fo=1, routed)           0.000    41.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8_n_815
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.199 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.199    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_n_815
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6/O[1]
                         net (fo=1, routed)           0.602    43.135    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6_n_821
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    43.970 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.970    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2_n_815
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3/O[3]
                         net (fo=3, routed)           1.038    45.321    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3_n_819
    SLICE_X78Y31         LUT3 (Prop_lut3_I0_O)        0.306    45.627 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12/O
                         net (fo=2, routed)           0.695    46.322    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12_n_815
    SLICE_X78Y30         LUT4 (Prop_lut4_I0_O)        0.149    46.471 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4/O
                         net (fo=2, routed)           0.813    47.284    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4_n_815
    SLICE_X79Y31         LUT5 (Prop_lut5_I0_O)        0.332    47.616 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8/O
                         net (fo=1, routed)           0.000    47.616    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8_n_815
    SLICE_X79Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.148    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_n_815
    SLICE_X79Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.262 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.262    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5_n_815
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.596 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6/O[1]
                         net (fo=2, routed)           0.826    49.422    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6_n_821
    SLICE_X66Y36         LUT2 (Prop_lut2_I1_O)        0.298    49.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3/O
                         net (fo=2, routed)           0.658    50.378    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3_n_815
    SLICE_X64Y37         LUT3 (Prop_lut3_I2_O)        0.355    50.733 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7/O
                         net (fo=1, routed)           0.000    50.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7_n_815
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.283    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_n_815
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.397 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.397    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3_n_815
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.511 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4/CO[3]
                         net (fo=1, routed)           0.000    51.511    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4_n_815
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5/O[3]
                         net (fo=2, routed)           1.072    52.896    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5_n_819
    SLICE_X54Y41         LUT3 (Prop_lut3_I2_O)        0.331    53.227 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4/O
                         net (fo=2, routed)           0.607    53.833    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4_n_815
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.355    54.188 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8/O
                         net (fo=1, routed)           0.000    54.188    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8_n_815
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.701 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.701    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_n_815
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.818 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7/CO[3]
                         net (fo=1, routed)           0.000    54.818    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7_n_815
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.141 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8/O[1]
                         net (fo=2, routed)           1.511    56.653    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8_n_821
    SLICE_X84Y44         LUT3 (Prop_lut3_I2_O)        0.332    56.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3/O
                         net (fo=2, routed)           0.634    57.619    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3_n_815
    SLICE_X86Y44         LUT4 (Prop_lut4_I3_O)        0.326    57.945 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7/O
                         net (fo=1, routed)           0.000    57.945    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7_n_815
    SLICE_X86Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.478 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.478    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_n_815
    SLICE_X86Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    58.793 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5/O[3]
                         net (fo=3, routed)           1.156    59.949    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5_n_819
    SLICE_X93Y28         LUT3 (Prop_lut3_I2_O)        0.307    60.256 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12/O
                         net (fo=2, routed)           1.170    61.427    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12_n_815
    SLICE_X89Y24         LUT5 (Prop_lut5_I1_O)        0.149    61.576 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4/O
                         net (fo=2, routed)           0.660    62.236    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4_n_815
    SLICE_X86Y28         LUT6 (Prop_lut6_I0_O)        0.332    62.568 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8/O
                         net (fo=1, routed)           0.000    62.568    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8_n_815
    SLICE_X86Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.081 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.081    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_n_815
    SLICE_X86Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.198 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7/CO[3]
                         net (fo=1, routed)           0.000    63.198    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7_n_815
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8/O[1]
                         net (fo=2, routed)           1.213    64.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8_n_821
    SLICE_X84Y45         LUT3 (Prop_lut3_I2_O)        0.334    65.067 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3/O
                         net (fo=2, routed)           0.637    65.704    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3_n_815
    SLICE_X83Y45         LUT4 (Prop_lut4_I3_O)        0.332    66.036 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7/O
                         net (fo=1, routed)           0.000    66.036    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7_n_815
    SLICE_X83Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.586 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.586    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_n_815
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.899 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5/O[3]
                         net (fo=2, routed)           0.918    67.817    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5_n_819
    SLICE_X82Y46         LUT3 (Prop_lut3_I1_O)        0.331    68.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4/O
                         net (fo=2, routed)           0.502    68.651    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4_n_815
    SLICE_X82Y47         LUT4 (Prop_lut4_I3_O)        0.355    69.006 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8/O
                         net (fo=1, routed)           0.000    69.006    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8_n_815
    SLICE_X82Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.519 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6/CO[3]
                         net (fo=1, routed)           0.000    69.519    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_n_815
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.834 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7/O[3]
                         net (fo=2, routed)           1.580    71.414    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7_n_819
    SLICE_X66Y68         LUT3 (Prop_lut3_I2_O)        0.336    71.750 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1/O
                         net (fo=2, routed)           0.679    72.429    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1_n_815
    SLICE_X66Y68         LUT4 (Prop_lut4_I3_O)        0.331    72.760 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5/O
                         net (fo=1, routed)           0.000    72.760    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5_n_815
    SLICE_X66Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.136 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.136    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_n_815
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.253 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.253    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4_n_815
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.370 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5_n_815
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    73.589 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6/O[0]
                         net (fo=3, routed)           1.492    75.082    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6_n_822
    SLICE_X82Y53         LUT3 (Prop_lut3_I1_O)        0.295    75.377 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11/O
                         net (fo=2, routed)           1.094    76.470    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11_n_815
    SLICE_X82Y64         LUT5 (Prop_lut5_I1_O)        0.150    76.620 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3/O
                         net (fo=2, routed)           1.079    77.700    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3_n_815
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.328    78.028 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7/O
                         net (fo=1, routed)           0.000    78.028    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7_n_815
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.578 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6/CO[3]
                         net (fo=1, routed)           0.000    78.578    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_n_815
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.912 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7/O[1]
                         net (fo=2, routed)           1.235    80.147    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7_n_821
    SLICE_X80Y75         LUT3 (Prop_lut3_I2_O)        0.329    80.476 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3/O
                         net (fo=2, routed)           0.484    80.960    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3_n_815
    SLICE_X80Y75         LUT4 (Prop_lut4_I3_O)        0.326    81.286 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7/O
                         net (fo=1, routed)           0.000    81.286    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7_n_815
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.926 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3/O[3]
                         net (fo=2, routed)           1.275    83.201    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_n_819
    SLICE_X100Y75        LUT3 (Prop_lut3_I0_O)        0.332    83.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4/O
                         net (fo=2, routed)           0.607    84.139    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4_n_815
    SLICE_X100Y76        LUT4 (Prop_lut4_I3_O)        0.355    84.494 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8/O
                         net (fo=1, routed)           0.000    84.494    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8_n_815
    SLICE_X100Y76        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    84.921 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4/O[1]
                         net (fo=2, routed)           1.381    86.302    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_n_821
    SLICE_X81Y83         LUT5 (Prop_lut5_I0_O)        0.300    86.602 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2/O
                         net (fo=2, routed)           0.484    87.087    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2_n_815
    SLICE_X82Y83         LUT6 (Prop_lut6_I0_O)        0.326    87.413 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6/O
                         net (fo=1, routed)           0.000    87.413    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6_n_815
    SLICE_X82Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    87.991 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0/O[2]
                         net (fo=2, routed)           2.151    90.142    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/out[169]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.301    90.443 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50[168]_i_12/O
                         net (fo=1, routed)           0.000    90.443    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50[168]_i_12_n_815
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.844 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[168]_i_3/CO[3]
                         net (fo=1, routed)           0.000    90.844    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[168]_i_3_n_815
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    91.157 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]_i_3/O[3]
                         net (fo=1, routed)           1.362    92.519    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[172]_1[3]
    SLICE_X56Y53         LUT3 (Prop_lut3_I2_O)        0.331    92.850 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/err_squared_sum_V_1_fu_50[172]_i_1/O
                         net (fo=3, routed)           1.136    93.986    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993_ap_return[172]
    SLICE_X63Y66         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_985_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.533   102.712    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X63Y66         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_985_reg[172]/C
                         clock pessimism              0.115   102.827    
                         clock uncertainty           -1.500   101.326    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)       -0.311   101.015    design_1_i/runge_kutta_45_0/inst/reg_985_reg[172]
  -------------------------------------------------------------------
                         required time                        101.015    
                         arrival time                         -93.986    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/reg_985_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        91.031ns  (logic 39.137ns (42.993%)  route 51.894ns (57.007%))
  Logic Levels:           102  (CARRY4=57 DSP48E1=1 LUT2=5 LUT3=17 LUT4=12 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 102.714 - 100.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.654     2.948    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X43Y28         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.404 f  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=26, routed)          2.234     5.638    design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.149     5.787 f  design_1_i/runge_kutta_45_0/inst/reg_1315[84]_i_3/O
                         net (fo=16, routed)          1.602     7.389    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993_result_V_read4
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.381     7.770 f  design_1_i/runge_kutta_45_0/inst/dout_i_112/O
                         net (fo=1, routed)           0.433     8.204    design_1_i/runge_kutta_45_0/inst/dout_i_112_n_815
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.530 r  design_1_i/runge_kutta_45_0/inst/dout_i_64/O
                         net (fo=195, routed)         1.667    10.196    design_1_i/runge_kutta_45_0/inst/dout_i_64_n_815
    SLICE_X58Y56         LUT3 (Prop_lut3_I2_O)        0.116    10.312 f  design_1_i/runge_kutta_45_0/inst/dout_i_69/O
                         net (fo=1, routed)           1.485    11.797    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__0_24
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.328    12.125 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_16__0/O
                         net (fo=152, routed)         1.997    14.122    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/A[10]
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      3.841    17.963 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout/P[0]
                         net (fo=1, routed)           0.886    18.849    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__10_0[0]
    SLICE_X102Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    19.486 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry/CO[3]
                         net (fo=1, routed)           0.000    19.486    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry_n_815
    SLICE_X102Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.603    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0_n_815
    SLICE_X102Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.720    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1_n_815
    SLICE_X102Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.837    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2_n_815
    SLICE_X102Y4         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.152 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3/O[3]
                         net (fo=3, routed)           0.776    20.927    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3_n_819
    SLICE_X104Y9         LUT2 (Prop_lut2_I0_O)        0.307    21.234 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12/O
                         net (fo=2, routed)           0.855    22.089    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12_n_815
    SLICE_X104Y9         LUT3 (Prop_lut3_I0_O)        0.152    22.241 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4/O
                         net (fo=2, routed)           0.677    22.918    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4_n_815
    SLICE_X103Y9         LUT4 (Prop_lut4_I0_O)        0.348    23.266 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8/O
                         net (fo=1, routed)           0.000    23.266    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8_n_815
    SLICE_X103Y9         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_n_815
    SLICE_X103Y10        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.037 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5/O[2]
                         net (fo=1, routed)           1.276    25.313    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5_n_820
    SLICE_X80Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    26.165 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.165    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1_n_815
    SLICE_X80Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.279    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2_n_815
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.393    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3_n_815
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.615 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4/O[0]
                         net (fo=2, routed)           0.996    27.611    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4_n_822
    SLICE_X78Y7          LUT2 (Prop_lut2_I1_O)        0.327    27.938 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3/O
                         net (fo=2, routed)           0.613    28.551    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3_n_815
    SLICE_X79Y8          LUT4 (Prop_lut4_I3_O)        0.332    28.883 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7/O
                         net (fo=1, routed)           0.000    28.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7_n_815
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.433 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_n_815
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.547 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.547    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5_n_815
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6/O[1]
                         net (fo=1, routed)           0.917    30.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6_n_821
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.633 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.633    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2_n_815
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.946 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3/O[3]
                         net (fo=3, routed)           1.132    33.078    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3_n_819
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.306    33.384 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12/O
                         net (fo=2, routed)           0.872    34.256    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12_n_815
    SLICE_X71Y11         LUT4 (Prop_lut4_I0_O)        0.149    34.405 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4/O
                         net (fo=2, routed)           0.498    34.903    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4_n_815
    SLICE_X70Y12         LUT5 (Prop_lut5_I0_O)        0.332    35.235 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8/O
                         net (fo=1, routed)           0.000    35.235    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8_n_815
    SLICE_X70Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.767 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_n_815
    SLICE_X70Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.881    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5_n_815
    SLICE_X70Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.215 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6/O[1]
                         net (fo=1, routed)           0.633    36.848    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6_n_821
    SLICE_X68Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    37.683 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.683    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2_n_815
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.017 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3/O[1]
                         net (fo=1, routed)           0.670    38.687    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3_n_821
    SLICE_X78Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    39.540 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.540    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3_n_815
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.853 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4/O[3]
                         net (fo=2, routed)           0.714    40.567    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4_n_819
    SLICE_X76Y20         LUT3 (Prop_lut3_I0_O)        0.331    40.898 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4/O
                         net (fo=2, routed)           0.437    41.335    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4_n_815
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.332    41.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8/O
                         net (fo=1, routed)           0.000    41.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8_n_815
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.199 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.199    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_n_815
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6/O[1]
                         net (fo=1, routed)           0.602    43.135    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6_n_821
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    43.970 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.970    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2_n_815
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3/O[3]
                         net (fo=3, routed)           1.038    45.321    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3_n_819
    SLICE_X78Y31         LUT3 (Prop_lut3_I0_O)        0.306    45.627 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12/O
                         net (fo=2, routed)           0.695    46.322    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12_n_815
    SLICE_X78Y30         LUT4 (Prop_lut4_I0_O)        0.149    46.471 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4/O
                         net (fo=2, routed)           0.813    47.284    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4_n_815
    SLICE_X79Y31         LUT5 (Prop_lut5_I0_O)        0.332    47.616 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8/O
                         net (fo=1, routed)           0.000    47.616    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8_n_815
    SLICE_X79Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.148    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_n_815
    SLICE_X79Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.262 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.262    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5_n_815
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.596 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6/O[1]
                         net (fo=2, routed)           0.826    49.422    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6_n_821
    SLICE_X66Y36         LUT2 (Prop_lut2_I1_O)        0.298    49.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3/O
                         net (fo=2, routed)           0.658    50.378    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3_n_815
    SLICE_X64Y37         LUT3 (Prop_lut3_I2_O)        0.355    50.733 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7/O
                         net (fo=1, routed)           0.000    50.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7_n_815
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.283    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_n_815
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.397 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.397    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3_n_815
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.511 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4/CO[3]
                         net (fo=1, routed)           0.000    51.511    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4_n_815
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5/O[3]
                         net (fo=2, routed)           1.072    52.896    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5_n_819
    SLICE_X54Y41         LUT3 (Prop_lut3_I2_O)        0.331    53.227 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4/O
                         net (fo=2, routed)           0.607    53.833    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4_n_815
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.355    54.188 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8/O
                         net (fo=1, routed)           0.000    54.188    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8_n_815
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.701 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.701    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_n_815
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.818 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7/CO[3]
                         net (fo=1, routed)           0.000    54.818    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7_n_815
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.141 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8/O[1]
                         net (fo=2, routed)           1.511    56.653    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8_n_821
    SLICE_X84Y44         LUT3 (Prop_lut3_I2_O)        0.332    56.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3/O
                         net (fo=2, routed)           0.634    57.619    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3_n_815
    SLICE_X86Y44         LUT4 (Prop_lut4_I3_O)        0.326    57.945 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7/O
                         net (fo=1, routed)           0.000    57.945    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7_n_815
    SLICE_X86Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.478 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.478    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_n_815
    SLICE_X86Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    58.793 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5/O[3]
                         net (fo=3, routed)           1.156    59.949    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5_n_819
    SLICE_X93Y28         LUT3 (Prop_lut3_I2_O)        0.307    60.256 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12/O
                         net (fo=2, routed)           1.170    61.427    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12_n_815
    SLICE_X89Y24         LUT5 (Prop_lut5_I1_O)        0.149    61.576 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4/O
                         net (fo=2, routed)           0.660    62.236    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4_n_815
    SLICE_X86Y28         LUT6 (Prop_lut6_I0_O)        0.332    62.568 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8/O
                         net (fo=1, routed)           0.000    62.568    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8_n_815
    SLICE_X86Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.081 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.081    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_n_815
    SLICE_X86Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.198 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7/CO[3]
                         net (fo=1, routed)           0.000    63.198    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7_n_815
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8/O[1]
                         net (fo=2, routed)           1.213    64.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8_n_821
    SLICE_X84Y45         LUT3 (Prop_lut3_I2_O)        0.334    65.067 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3/O
                         net (fo=2, routed)           0.637    65.704    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3_n_815
    SLICE_X83Y45         LUT4 (Prop_lut4_I3_O)        0.332    66.036 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7/O
                         net (fo=1, routed)           0.000    66.036    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7_n_815
    SLICE_X83Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.586 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.586    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_n_815
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.899 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5/O[3]
                         net (fo=2, routed)           0.918    67.817    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5_n_819
    SLICE_X82Y46         LUT3 (Prop_lut3_I1_O)        0.331    68.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4/O
                         net (fo=2, routed)           0.502    68.651    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4_n_815
    SLICE_X82Y47         LUT4 (Prop_lut4_I3_O)        0.355    69.006 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8/O
                         net (fo=1, routed)           0.000    69.006    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8_n_815
    SLICE_X82Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.519 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6/CO[3]
                         net (fo=1, routed)           0.000    69.519    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_n_815
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.834 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7/O[3]
                         net (fo=2, routed)           1.580    71.414    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7_n_819
    SLICE_X66Y68         LUT3 (Prop_lut3_I2_O)        0.336    71.750 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1/O
                         net (fo=2, routed)           0.679    72.429    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1_n_815
    SLICE_X66Y68         LUT4 (Prop_lut4_I3_O)        0.331    72.760 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5/O
                         net (fo=1, routed)           0.000    72.760    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5_n_815
    SLICE_X66Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.136 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.136    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_n_815
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.253 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.253    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4_n_815
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.370 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5_n_815
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    73.589 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6/O[0]
                         net (fo=3, routed)           1.492    75.082    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6_n_822
    SLICE_X82Y53         LUT3 (Prop_lut3_I1_O)        0.295    75.377 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11/O
                         net (fo=2, routed)           1.094    76.470    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11_n_815
    SLICE_X82Y64         LUT5 (Prop_lut5_I1_O)        0.150    76.620 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3/O
                         net (fo=2, routed)           1.079    77.700    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3_n_815
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.328    78.028 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7/O
                         net (fo=1, routed)           0.000    78.028    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7_n_815
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.578 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6/CO[3]
                         net (fo=1, routed)           0.000    78.578    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_n_815
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.912 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7/O[1]
                         net (fo=2, routed)           1.235    80.147    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7_n_821
    SLICE_X80Y75         LUT3 (Prop_lut3_I2_O)        0.329    80.476 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3/O
                         net (fo=2, routed)           0.484    80.960    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3_n_815
    SLICE_X80Y75         LUT4 (Prop_lut4_I3_O)        0.326    81.286 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7/O
                         net (fo=1, routed)           0.000    81.286    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7_n_815
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.926 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3/O[3]
                         net (fo=2, routed)           1.275    83.201    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_n_819
    SLICE_X100Y75        LUT3 (Prop_lut3_I0_O)        0.332    83.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4/O
                         net (fo=2, routed)           0.607    84.139    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4_n_815
    SLICE_X100Y76        LUT4 (Prop_lut4_I3_O)        0.355    84.494 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8/O
                         net (fo=1, routed)           0.000    84.494    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8_n_815
    SLICE_X100Y76        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    84.921 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4/O[1]
                         net (fo=2, routed)           1.381    86.302    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_n_821
    SLICE_X81Y83         LUT5 (Prop_lut5_I0_O)        0.300    86.602 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2/O
                         net (fo=2, routed)           0.484    87.087    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2_n_815
    SLICE_X82Y83         LUT6 (Prop_lut6_I0_O)        0.326    87.413 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6/O
                         net (fo=1, routed)           0.000    87.413    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6_n_815
    SLICE_X82Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    88.056 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0/O[3]
                         net (fo=8, routed)           2.134    90.190    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/out_0[170]
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.307    90.497 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/err_squared_sum_V_1_fu_50[172]_i_14/O
                         net (fo=1, routed)           0.000    90.497    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/sum_V_fu_66_reg[172]_0[1]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.047 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]_i_3/CO[3]
                         net (fo=1, routed)           0.000    91.047    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]_i_3_n_815
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    91.360 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[176]_i_4/O[3]
                         net (fo=1, routed)           1.393    92.753    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[176]_1[3]
    SLICE_X58Y54         LUT3 (Prop_lut3_I2_O)        0.332    93.085 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/err_squared_sum_V_1_fu_50[176]_i_2/O
                         net (fo=3, routed)           0.894    93.979    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993_ap_return[176]
    SLICE_X65Y65         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_985_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.535   102.714    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X65Y65         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_985_reg[176]/C
                         clock pessimism              0.115   102.829    
                         clock uncertainty           -1.500   101.328    
    SLICE_X65Y65         FDRE (Setup_fdre_C_D)       -0.282   101.046    design_1_i/runge_kutta_45_0/inst/reg_985_reg[176]
  -------------------------------------------------------------------
                         required time                        101.046    
                         arrival time                         -93.979    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.068ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        91.032ns  (logic 39.137ns (42.993%)  route 51.895ns (57.007%))
  Logic Levels:           102  (CARRY4=57 DSP48E1=1 LUT2=5 LUT3=17 LUT4=12 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 102.715 - 100.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.654     2.948    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X43Y28         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.404 f  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=26, routed)          2.234     5.638    design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.149     5.787 f  design_1_i/runge_kutta_45_0/inst/reg_1315[84]_i_3/O
                         net (fo=16, routed)          1.602     7.389    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993_result_V_read4
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.381     7.770 f  design_1_i/runge_kutta_45_0/inst/dout_i_112/O
                         net (fo=1, routed)           0.433     8.204    design_1_i/runge_kutta_45_0/inst/dout_i_112_n_815
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.530 r  design_1_i/runge_kutta_45_0/inst/dout_i_64/O
                         net (fo=195, routed)         1.667    10.196    design_1_i/runge_kutta_45_0/inst/dout_i_64_n_815
    SLICE_X58Y56         LUT3 (Prop_lut3_I2_O)        0.116    10.312 f  design_1_i/runge_kutta_45_0/inst/dout_i_69/O
                         net (fo=1, routed)           1.485    11.797    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__0_24
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.328    12.125 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_16__0/O
                         net (fo=152, routed)         1.997    14.122    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/A[10]
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      3.841    17.963 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout/P[0]
                         net (fo=1, routed)           0.886    18.849    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__10_0[0]
    SLICE_X102Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    19.486 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry/CO[3]
                         net (fo=1, routed)           0.000    19.486    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry_n_815
    SLICE_X102Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.603    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0_n_815
    SLICE_X102Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.720    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1_n_815
    SLICE_X102Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.837    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2_n_815
    SLICE_X102Y4         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.152 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3/O[3]
                         net (fo=3, routed)           0.776    20.927    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3_n_819
    SLICE_X104Y9         LUT2 (Prop_lut2_I0_O)        0.307    21.234 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12/O
                         net (fo=2, routed)           0.855    22.089    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12_n_815
    SLICE_X104Y9         LUT3 (Prop_lut3_I0_O)        0.152    22.241 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4/O
                         net (fo=2, routed)           0.677    22.918    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4_n_815
    SLICE_X103Y9         LUT4 (Prop_lut4_I0_O)        0.348    23.266 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8/O
                         net (fo=1, routed)           0.000    23.266    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8_n_815
    SLICE_X103Y9         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_n_815
    SLICE_X103Y10        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.037 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5/O[2]
                         net (fo=1, routed)           1.276    25.313    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5_n_820
    SLICE_X80Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    26.165 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.165    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1_n_815
    SLICE_X80Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.279    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2_n_815
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.393    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3_n_815
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.615 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4/O[0]
                         net (fo=2, routed)           0.996    27.611    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4_n_822
    SLICE_X78Y7          LUT2 (Prop_lut2_I1_O)        0.327    27.938 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3/O
                         net (fo=2, routed)           0.613    28.551    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3_n_815
    SLICE_X79Y8          LUT4 (Prop_lut4_I3_O)        0.332    28.883 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7/O
                         net (fo=1, routed)           0.000    28.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7_n_815
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.433 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_n_815
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.547 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.547    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5_n_815
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6/O[1]
                         net (fo=1, routed)           0.917    30.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6_n_821
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.633 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.633    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2_n_815
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.946 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3/O[3]
                         net (fo=3, routed)           1.132    33.078    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3_n_819
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.306    33.384 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12/O
                         net (fo=2, routed)           0.872    34.256    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12_n_815
    SLICE_X71Y11         LUT4 (Prop_lut4_I0_O)        0.149    34.405 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4/O
                         net (fo=2, routed)           0.498    34.903    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4_n_815
    SLICE_X70Y12         LUT5 (Prop_lut5_I0_O)        0.332    35.235 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8/O
                         net (fo=1, routed)           0.000    35.235    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8_n_815
    SLICE_X70Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.767 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_n_815
    SLICE_X70Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.881    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5_n_815
    SLICE_X70Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.215 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6/O[1]
                         net (fo=1, routed)           0.633    36.848    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6_n_821
    SLICE_X68Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    37.683 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.683    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2_n_815
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.017 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3/O[1]
                         net (fo=1, routed)           0.670    38.687    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3_n_821
    SLICE_X78Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    39.540 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.540    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3_n_815
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.853 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4/O[3]
                         net (fo=2, routed)           0.714    40.567    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4_n_819
    SLICE_X76Y20         LUT3 (Prop_lut3_I0_O)        0.331    40.898 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4/O
                         net (fo=2, routed)           0.437    41.335    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4_n_815
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.332    41.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8/O
                         net (fo=1, routed)           0.000    41.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8_n_815
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.199 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.199    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_n_815
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6/O[1]
                         net (fo=1, routed)           0.602    43.135    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6_n_821
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    43.970 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.970    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2_n_815
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3/O[3]
                         net (fo=3, routed)           1.038    45.321    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3_n_819
    SLICE_X78Y31         LUT3 (Prop_lut3_I0_O)        0.306    45.627 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12/O
                         net (fo=2, routed)           0.695    46.322    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12_n_815
    SLICE_X78Y30         LUT4 (Prop_lut4_I0_O)        0.149    46.471 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4/O
                         net (fo=2, routed)           0.813    47.284    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4_n_815
    SLICE_X79Y31         LUT5 (Prop_lut5_I0_O)        0.332    47.616 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8/O
                         net (fo=1, routed)           0.000    47.616    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8_n_815
    SLICE_X79Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.148    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_n_815
    SLICE_X79Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.262 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.262    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5_n_815
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.596 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6/O[1]
                         net (fo=2, routed)           0.826    49.422    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6_n_821
    SLICE_X66Y36         LUT2 (Prop_lut2_I1_O)        0.298    49.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3/O
                         net (fo=2, routed)           0.658    50.378    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3_n_815
    SLICE_X64Y37         LUT3 (Prop_lut3_I2_O)        0.355    50.733 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7/O
                         net (fo=1, routed)           0.000    50.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7_n_815
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.283    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_n_815
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.397 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.397    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3_n_815
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.511 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4/CO[3]
                         net (fo=1, routed)           0.000    51.511    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4_n_815
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5/O[3]
                         net (fo=2, routed)           1.072    52.896    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5_n_819
    SLICE_X54Y41         LUT3 (Prop_lut3_I2_O)        0.331    53.227 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4/O
                         net (fo=2, routed)           0.607    53.833    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4_n_815
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.355    54.188 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8/O
                         net (fo=1, routed)           0.000    54.188    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8_n_815
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.701 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.701    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_n_815
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.818 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7/CO[3]
                         net (fo=1, routed)           0.000    54.818    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7_n_815
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.141 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8/O[1]
                         net (fo=2, routed)           1.511    56.653    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8_n_821
    SLICE_X84Y44         LUT3 (Prop_lut3_I2_O)        0.332    56.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3/O
                         net (fo=2, routed)           0.634    57.619    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3_n_815
    SLICE_X86Y44         LUT4 (Prop_lut4_I3_O)        0.326    57.945 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7/O
                         net (fo=1, routed)           0.000    57.945    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7_n_815
    SLICE_X86Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.478 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.478    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_n_815
    SLICE_X86Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    58.793 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5/O[3]
                         net (fo=3, routed)           1.156    59.949    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5_n_819
    SLICE_X93Y28         LUT3 (Prop_lut3_I2_O)        0.307    60.256 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12/O
                         net (fo=2, routed)           1.170    61.427    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12_n_815
    SLICE_X89Y24         LUT5 (Prop_lut5_I1_O)        0.149    61.576 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4/O
                         net (fo=2, routed)           0.660    62.236    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4_n_815
    SLICE_X86Y28         LUT6 (Prop_lut6_I0_O)        0.332    62.568 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8/O
                         net (fo=1, routed)           0.000    62.568    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8_n_815
    SLICE_X86Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.081 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.081    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_n_815
    SLICE_X86Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.198 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7/CO[3]
                         net (fo=1, routed)           0.000    63.198    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7_n_815
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8/O[1]
                         net (fo=2, routed)           1.213    64.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8_n_821
    SLICE_X84Y45         LUT3 (Prop_lut3_I2_O)        0.334    65.067 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3/O
                         net (fo=2, routed)           0.637    65.704    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3_n_815
    SLICE_X83Y45         LUT4 (Prop_lut4_I3_O)        0.332    66.036 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7/O
                         net (fo=1, routed)           0.000    66.036    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7_n_815
    SLICE_X83Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.586 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.586    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_n_815
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.899 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5/O[3]
                         net (fo=2, routed)           0.918    67.817    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5_n_819
    SLICE_X82Y46         LUT3 (Prop_lut3_I1_O)        0.331    68.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4/O
                         net (fo=2, routed)           0.502    68.651    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4_n_815
    SLICE_X82Y47         LUT4 (Prop_lut4_I3_O)        0.355    69.006 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8/O
                         net (fo=1, routed)           0.000    69.006    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8_n_815
    SLICE_X82Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.519 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6/CO[3]
                         net (fo=1, routed)           0.000    69.519    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_n_815
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.834 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7/O[3]
                         net (fo=2, routed)           1.580    71.414    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7_n_819
    SLICE_X66Y68         LUT3 (Prop_lut3_I2_O)        0.336    71.750 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1/O
                         net (fo=2, routed)           0.679    72.429    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1_n_815
    SLICE_X66Y68         LUT4 (Prop_lut4_I3_O)        0.331    72.760 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5/O
                         net (fo=1, routed)           0.000    72.760    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5_n_815
    SLICE_X66Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.136 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.136    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_n_815
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.253 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.253    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4_n_815
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.370 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5_n_815
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    73.589 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6/O[0]
                         net (fo=3, routed)           1.492    75.082    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6_n_822
    SLICE_X82Y53         LUT3 (Prop_lut3_I1_O)        0.295    75.377 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11/O
                         net (fo=2, routed)           1.094    76.470    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11_n_815
    SLICE_X82Y64         LUT5 (Prop_lut5_I1_O)        0.150    76.620 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3/O
                         net (fo=2, routed)           1.079    77.700    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3_n_815
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.328    78.028 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7/O
                         net (fo=1, routed)           0.000    78.028    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7_n_815
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.578 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6/CO[3]
                         net (fo=1, routed)           0.000    78.578    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_n_815
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.912 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7/O[1]
                         net (fo=2, routed)           1.235    80.147    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7_n_821
    SLICE_X80Y75         LUT3 (Prop_lut3_I2_O)        0.329    80.476 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3/O
                         net (fo=2, routed)           0.484    80.960    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3_n_815
    SLICE_X80Y75         LUT4 (Prop_lut4_I3_O)        0.326    81.286 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7/O
                         net (fo=1, routed)           0.000    81.286    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7_n_815
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.926 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3/O[3]
                         net (fo=2, routed)           1.275    83.201    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_n_819
    SLICE_X100Y75        LUT3 (Prop_lut3_I0_O)        0.332    83.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4/O
                         net (fo=2, routed)           0.607    84.139    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4_n_815
    SLICE_X100Y76        LUT4 (Prop_lut4_I3_O)        0.355    84.494 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8/O
                         net (fo=1, routed)           0.000    84.494    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8_n_815
    SLICE_X100Y76        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    84.921 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4/O[1]
                         net (fo=2, routed)           1.381    86.302    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_n_821
    SLICE_X81Y83         LUT5 (Prop_lut5_I0_O)        0.300    86.602 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2/O
                         net (fo=2, routed)           0.484    87.087    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2_n_815
    SLICE_X82Y83         LUT6 (Prop_lut6_I0_O)        0.326    87.413 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6/O
                         net (fo=1, routed)           0.000    87.413    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6_n_815
    SLICE_X82Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    88.056 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0/O[3]
                         net (fo=8, routed)           2.134    90.190    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/out_0[170]
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.307    90.497 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/err_squared_sum_V_1_fu_50[172]_i_14/O
                         net (fo=1, routed)           0.000    90.497    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/sum_V_fu_66_reg[172]_0[1]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.047 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]_i_3/CO[3]
                         net (fo=1, routed)           0.000    91.047    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]_i_3_n_815
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    91.360 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[176]_i_4/O[3]
                         net (fo=1, routed)           1.393    92.753    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[176]_1[3]
    SLICE_X58Y54         LUT3 (Prop_lut3_I2_O)        0.332    93.085 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/err_squared_sum_V_1_fu_50[176]_i_2/O
                         net (fo=3, routed)           0.895    93.980    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/grp_macply_fu_993_p_dout0[143]
    SLICE_X64Y64         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.536   102.715    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/ap_clk
    SLICE_X64Y64         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[176]/C
                         clock pessimism              0.115   102.830    
                         clock uncertainty           -1.500   101.329    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)       -0.282   101.047    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[176]
  -------------------------------------------------------------------
                         required time                        101.047    
                         arrival time                         -93.980    
  -------------------------------------------------------------------
                         slack                                  7.068    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        91.029ns  (logic 39.137ns (42.994%)  route 51.892ns (57.006%))
  Logic Levels:           102  (CARRY4=57 DSP48E1=1 LUT2=5 LUT3=17 LUT4=12 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 102.715 - 100.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.654     2.948    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X43Y28         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.404 f  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=26, routed)          2.234     5.638    design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.149     5.787 f  design_1_i/runge_kutta_45_0/inst/reg_1315[84]_i_3/O
                         net (fo=16, routed)          1.602     7.389    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993_result_V_read4
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.381     7.770 f  design_1_i/runge_kutta_45_0/inst/dout_i_112/O
                         net (fo=1, routed)           0.433     8.204    design_1_i/runge_kutta_45_0/inst/dout_i_112_n_815
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.530 r  design_1_i/runge_kutta_45_0/inst/dout_i_64/O
                         net (fo=195, routed)         1.667    10.196    design_1_i/runge_kutta_45_0/inst/dout_i_64_n_815
    SLICE_X58Y56         LUT3 (Prop_lut3_I2_O)        0.116    10.312 f  design_1_i/runge_kutta_45_0/inst/dout_i_69/O
                         net (fo=1, routed)           1.485    11.797    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__0_24
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.328    12.125 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_16__0/O
                         net (fo=152, routed)         1.997    14.122    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/A[10]
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      3.841    17.963 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout/P[0]
                         net (fo=1, routed)           0.886    18.849    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__10_0[0]
    SLICE_X102Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    19.486 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry/CO[3]
                         net (fo=1, routed)           0.000    19.486    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry_n_815
    SLICE_X102Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.603    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0_n_815
    SLICE_X102Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.720    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1_n_815
    SLICE_X102Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.837    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2_n_815
    SLICE_X102Y4         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.152 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3/O[3]
                         net (fo=3, routed)           0.776    20.927    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3_n_819
    SLICE_X104Y9         LUT2 (Prop_lut2_I0_O)        0.307    21.234 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12/O
                         net (fo=2, routed)           0.855    22.089    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12_n_815
    SLICE_X104Y9         LUT3 (Prop_lut3_I0_O)        0.152    22.241 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4/O
                         net (fo=2, routed)           0.677    22.918    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4_n_815
    SLICE_X103Y9         LUT4 (Prop_lut4_I0_O)        0.348    23.266 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8/O
                         net (fo=1, routed)           0.000    23.266    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8_n_815
    SLICE_X103Y9         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_n_815
    SLICE_X103Y10        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.037 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5/O[2]
                         net (fo=1, routed)           1.276    25.313    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5_n_820
    SLICE_X80Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    26.165 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.165    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1_n_815
    SLICE_X80Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.279    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2_n_815
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.393    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3_n_815
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.615 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4/O[0]
                         net (fo=2, routed)           0.996    27.611    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4_n_822
    SLICE_X78Y7          LUT2 (Prop_lut2_I1_O)        0.327    27.938 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3/O
                         net (fo=2, routed)           0.613    28.551    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3_n_815
    SLICE_X79Y8          LUT4 (Prop_lut4_I3_O)        0.332    28.883 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7/O
                         net (fo=1, routed)           0.000    28.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7_n_815
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.433 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_n_815
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.547 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.547    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5_n_815
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6/O[1]
                         net (fo=1, routed)           0.917    30.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6_n_821
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.633 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.633    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2_n_815
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.946 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3/O[3]
                         net (fo=3, routed)           1.132    33.078    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3_n_819
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.306    33.384 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12/O
                         net (fo=2, routed)           0.872    34.256    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12_n_815
    SLICE_X71Y11         LUT4 (Prop_lut4_I0_O)        0.149    34.405 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4/O
                         net (fo=2, routed)           0.498    34.903    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4_n_815
    SLICE_X70Y12         LUT5 (Prop_lut5_I0_O)        0.332    35.235 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8/O
                         net (fo=1, routed)           0.000    35.235    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8_n_815
    SLICE_X70Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.767 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_n_815
    SLICE_X70Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.881    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5_n_815
    SLICE_X70Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.215 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6/O[1]
                         net (fo=1, routed)           0.633    36.848    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6_n_821
    SLICE_X68Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    37.683 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.683    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2_n_815
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.017 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3/O[1]
                         net (fo=1, routed)           0.670    38.687    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3_n_821
    SLICE_X78Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    39.540 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.540    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3_n_815
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.853 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4/O[3]
                         net (fo=2, routed)           0.714    40.567    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4_n_819
    SLICE_X76Y20         LUT3 (Prop_lut3_I0_O)        0.331    40.898 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4/O
                         net (fo=2, routed)           0.437    41.335    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4_n_815
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.332    41.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8/O
                         net (fo=1, routed)           0.000    41.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8_n_815
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.199 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.199    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_n_815
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6/O[1]
                         net (fo=1, routed)           0.602    43.135    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6_n_821
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    43.970 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.970    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2_n_815
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3/O[3]
                         net (fo=3, routed)           1.038    45.321    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3_n_819
    SLICE_X78Y31         LUT3 (Prop_lut3_I0_O)        0.306    45.627 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12/O
                         net (fo=2, routed)           0.695    46.322    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12_n_815
    SLICE_X78Y30         LUT4 (Prop_lut4_I0_O)        0.149    46.471 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4/O
                         net (fo=2, routed)           0.813    47.284    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4_n_815
    SLICE_X79Y31         LUT5 (Prop_lut5_I0_O)        0.332    47.616 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8/O
                         net (fo=1, routed)           0.000    47.616    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8_n_815
    SLICE_X79Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.148    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_n_815
    SLICE_X79Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.262 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.262    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5_n_815
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.596 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6/O[1]
                         net (fo=2, routed)           0.826    49.422    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6_n_821
    SLICE_X66Y36         LUT2 (Prop_lut2_I1_O)        0.298    49.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3/O
                         net (fo=2, routed)           0.658    50.378    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3_n_815
    SLICE_X64Y37         LUT3 (Prop_lut3_I2_O)        0.355    50.733 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7/O
                         net (fo=1, routed)           0.000    50.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7_n_815
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.283    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_n_815
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.397 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.397    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3_n_815
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.511 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4/CO[3]
                         net (fo=1, routed)           0.000    51.511    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4_n_815
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5/O[3]
                         net (fo=2, routed)           1.072    52.896    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5_n_819
    SLICE_X54Y41         LUT3 (Prop_lut3_I2_O)        0.331    53.227 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4/O
                         net (fo=2, routed)           0.607    53.833    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4_n_815
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.355    54.188 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8/O
                         net (fo=1, routed)           0.000    54.188    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8_n_815
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.701 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.701    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_n_815
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.818 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7/CO[3]
                         net (fo=1, routed)           0.000    54.818    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7_n_815
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.141 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8/O[1]
                         net (fo=2, routed)           1.511    56.653    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8_n_821
    SLICE_X84Y44         LUT3 (Prop_lut3_I2_O)        0.332    56.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3/O
                         net (fo=2, routed)           0.634    57.619    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3_n_815
    SLICE_X86Y44         LUT4 (Prop_lut4_I3_O)        0.326    57.945 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7/O
                         net (fo=1, routed)           0.000    57.945    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7_n_815
    SLICE_X86Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.478 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.478    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_n_815
    SLICE_X86Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    58.793 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5/O[3]
                         net (fo=3, routed)           1.156    59.949    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5_n_819
    SLICE_X93Y28         LUT3 (Prop_lut3_I2_O)        0.307    60.256 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12/O
                         net (fo=2, routed)           1.170    61.427    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12_n_815
    SLICE_X89Y24         LUT5 (Prop_lut5_I1_O)        0.149    61.576 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4/O
                         net (fo=2, routed)           0.660    62.236    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4_n_815
    SLICE_X86Y28         LUT6 (Prop_lut6_I0_O)        0.332    62.568 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8/O
                         net (fo=1, routed)           0.000    62.568    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8_n_815
    SLICE_X86Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.081 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.081    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_n_815
    SLICE_X86Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.198 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7/CO[3]
                         net (fo=1, routed)           0.000    63.198    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7_n_815
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8/O[1]
                         net (fo=2, routed)           1.213    64.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8_n_821
    SLICE_X84Y45         LUT3 (Prop_lut3_I2_O)        0.334    65.067 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3/O
                         net (fo=2, routed)           0.637    65.704    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3_n_815
    SLICE_X83Y45         LUT4 (Prop_lut4_I3_O)        0.332    66.036 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7/O
                         net (fo=1, routed)           0.000    66.036    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7_n_815
    SLICE_X83Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.586 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.586    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_n_815
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.899 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5/O[3]
                         net (fo=2, routed)           0.918    67.817    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5_n_819
    SLICE_X82Y46         LUT3 (Prop_lut3_I1_O)        0.331    68.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4/O
                         net (fo=2, routed)           0.502    68.651    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4_n_815
    SLICE_X82Y47         LUT4 (Prop_lut4_I3_O)        0.355    69.006 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8/O
                         net (fo=1, routed)           0.000    69.006    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8_n_815
    SLICE_X82Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.519 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6/CO[3]
                         net (fo=1, routed)           0.000    69.519    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_n_815
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.834 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7/O[3]
                         net (fo=2, routed)           1.580    71.414    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7_n_819
    SLICE_X66Y68         LUT3 (Prop_lut3_I2_O)        0.336    71.750 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1/O
                         net (fo=2, routed)           0.679    72.429    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1_n_815
    SLICE_X66Y68         LUT4 (Prop_lut4_I3_O)        0.331    72.760 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5/O
                         net (fo=1, routed)           0.000    72.760    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5_n_815
    SLICE_X66Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.136 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.136    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_n_815
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.253 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.253    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4_n_815
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.370 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5_n_815
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    73.589 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6/O[0]
                         net (fo=3, routed)           1.492    75.082    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6_n_822
    SLICE_X82Y53         LUT3 (Prop_lut3_I1_O)        0.295    75.377 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11/O
                         net (fo=2, routed)           1.094    76.470    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11_n_815
    SLICE_X82Y64         LUT5 (Prop_lut5_I1_O)        0.150    76.620 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3/O
                         net (fo=2, routed)           1.079    77.700    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3_n_815
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.328    78.028 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7/O
                         net (fo=1, routed)           0.000    78.028    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7_n_815
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.578 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6/CO[3]
                         net (fo=1, routed)           0.000    78.578    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_n_815
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.912 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7/O[1]
                         net (fo=2, routed)           1.235    80.147    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7_n_821
    SLICE_X80Y75         LUT3 (Prop_lut3_I2_O)        0.329    80.476 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3/O
                         net (fo=2, routed)           0.484    80.960    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3_n_815
    SLICE_X80Y75         LUT4 (Prop_lut4_I3_O)        0.326    81.286 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7/O
                         net (fo=1, routed)           0.000    81.286    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7_n_815
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.926 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3/O[3]
                         net (fo=2, routed)           1.275    83.201    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_n_819
    SLICE_X100Y75        LUT3 (Prop_lut3_I0_O)        0.332    83.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4/O
                         net (fo=2, routed)           0.607    84.139    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4_n_815
    SLICE_X100Y76        LUT4 (Prop_lut4_I3_O)        0.355    84.494 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8/O
                         net (fo=1, routed)           0.000    84.494    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8_n_815
    SLICE_X100Y76        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    84.921 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4/O[1]
                         net (fo=2, routed)           1.381    86.302    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_n_821
    SLICE_X81Y83         LUT5 (Prop_lut5_I0_O)        0.300    86.602 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2/O
                         net (fo=2, routed)           0.484    87.087    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2_n_815
    SLICE_X82Y83         LUT6 (Prop_lut6_I0_O)        0.326    87.413 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6/O
                         net (fo=1, routed)           0.000    87.413    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6_n_815
    SLICE_X82Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    88.056 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0/O[3]
                         net (fo=8, routed)           2.134    90.190    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/out_0[170]
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.307    90.497 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/err_squared_sum_V_1_fu_50[172]_i_14/O
                         net (fo=1, routed)           0.000    90.497    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/sum_V_fu_66_reg[172]_0[1]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.047 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]_i_3/CO[3]
                         net (fo=1, routed)           0.000    91.047    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]_i_3_n_815
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    91.360 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[176]_i_4/O[3]
                         net (fo=1, routed)           1.393    92.753    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[176]_1[3]
    SLICE_X58Y54         LUT3 (Prop_lut3_I2_O)        0.332    93.085 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/err_squared_sum_V_1_fu_50[176]_i_2/O
                         net (fo=3, routed)           0.892    93.977    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[176]_0[143]
    SLICE_X65Y64         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.536   102.715    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/ap_clk
    SLICE_X65Y64         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[176]/C
                         clock pessimism              0.115   102.830    
                         clock uncertainty           -1.500   101.329    
    SLICE_X65Y64         FDRE (Setup_fdre_C_D)       -0.282   101.047    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[176]
  -------------------------------------------------------------------
                         required time                        101.047    
                         arrival time                         -93.977    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/reg_985_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        91.005ns  (logic 39.057ns (42.917%)  route 51.948ns (57.083%))
  Logic Levels:           102  (CARRY4=57 DSP48E1=1 LUT2=5 LUT3=17 LUT4=12 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 102.713 - 100.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.654     2.948    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X43Y28         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.404 f  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=26, routed)          2.234     5.638    design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.149     5.787 f  design_1_i/runge_kutta_45_0/inst/reg_1315[84]_i_3/O
                         net (fo=16, routed)          1.602     7.389    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993_result_V_read4
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.381     7.770 f  design_1_i/runge_kutta_45_0/inst/dout_i_112/O
                         net (fo=1, routed)           0.433     8.204    design_1_i/runge_kutta_45_0/inst/dout_i_112_n_815
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.530 r  design_1_i/runge_kutta_45_0/inst/dout_i_64/O
                         net (fo=195, routed)         1.667    10.196    design_1_i/runge_kutta_45_0/inst/dout_i_64_n_815
    SLICE_X58Y56         LUT3 (Prop_lut3_I2_O)        0.116    10.312 f  design_1_i/runge_kutta_45_0/inst/dout_i_69/O
                         net (fo=1, routed)           1.485    11.797    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__0_24
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.328    12.125 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_16__0/O
                         net (fo=152, routed)         1.997    14.122    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/A[10]
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      3.841    17.963 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout/P[0]
                         net (fo=1, routed)           0.886    18.849    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__10_0[0]
    SLICE_X102Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    19.486 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry/CO[3]
                         net (fo=1, routed)           0.000    19.486    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry_n_815
    SLICE_X102Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.603    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0_n_815
    SLICE_X102Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.720    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1_n_815
    SLICE_X102Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.837    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2_n_815
    SLICE_X102Y4         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.152 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3/O[3]
                         net (fo=3, routed)           0.776    20.927    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3_n_819
    SLICE_X104Y9         LUT2 (Prop_lut2_I0_O)        0.307    21.234 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12/O
                         net (fo=2, routed)           0.855    22.089    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12_n_815
    SLICE_X104Y9         LUT3 (Prop_lut3_I0_O)        0.152    22.241 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4/O
                         net (fo=2, routed)           0.677    22.918    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4_n_815
    SLICE_X103Y9         LUT4 (Prop_lut4_I0_O)        0.348    23.266 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8/O
                         net (fo=1, routed)           0.000    23.266    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8_n_815
    SLICE_X103Y9         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_n_815
    SLICE_X103Y10        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.037 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5/O[2]
                         net (fo=1, routed)           1.276    25.313    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5_n_820
    SLICE_X80Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    26.165 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.165    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1_n_815
    SLICE_X80Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.279    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2_n_815
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.393    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3_n_815
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.615 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4/O[0]
                         net (fo=2, routed)           0.996    27.611    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4_n_822
    SLICE_X78Y7          LUT2 (Prop_lut2_I1_O)        0.327    27.938 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3/O
                         net (fo=2, routed)           0.613    28.551    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3_n_815
    SLICE_X79Y8          LUT4 (Prop_lut4_I3_O)        0.332    28.883 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7/O
                         net (fo=1, routed)           0.000    28.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7_n_815
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.433 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_n_815
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.547 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.547    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5_n_815
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6/O[1]
                         net (fo=1, routed)           0.917    30.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6_n_821
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.633 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.633    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2_n_815
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.946 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3/O[3]
                         net (fo=3, routed)           1.132    33.078    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3_n_819
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.306    33.384 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12/O
                         net (fo=2, routed)           0.872    34.256    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12_n_815
    SLICE_X71Y11         LUT4 (Prop_lut4_I0_O)        0.149    34.405 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4/O
                         net (fo=2, routed)           0.498    34.903    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4_n_815
    SLICE_X70Y12         LUT5 (Prop_lut5_I0_O)        0.332    35.235 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8/O
                         net (fo=1, routed)           0.000    35.235    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8_n_815
    SLICE_X70Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.767 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_n_815
    SLICE_X70Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.881    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5_n_815
    SLICE_X70Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.215 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6/O[1]
                         net (fo=1, routed)           0.633    36.848    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6_n_821
    SLICE_X68Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    37.683 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.683    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2_n_815
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.017 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3/O[1]
                         net (fo=1, routed)           0.670    38.687    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3_n_821
    SLICE_X78Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    39.540 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.540    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3_n_815
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.853 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4/O[3]
                         net (fo=2, routed)           0.714    40.567    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4_n_819
    SLICE_X76Y20         LUT3 (Prop_lut3_I0_O)        0.331    40.898 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4/O
                         net (fo=2, routed)           0.437    41.335    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4_n_815
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.332    41.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8/O
                         net (fo=1, routed)           0.000    41.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8_n_815
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.199 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.199    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_n_815
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6/O[1]
                         net (fo=1, routed)           0.602    43.135    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6_n_821
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    43.970 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.970    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2_n_815
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3/O[3]
                         net (fo=3, routed)           1.038    45.321    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3_n_819
    SLICE_X78Y31         LUT3 (Prop_lut3_I0_O)        0.306    45.627 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12/O
                         net (fo=2, routed)           0.695    46.322    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12_n_815
    SLICE_X78Y30         LUT4 (Prop_lut4_I0_O)        0.149    46.471 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4/O
                         net (fo=2, routed)           0.813    47.284    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4_n_815
    SLICE_X79Y31         LUT5 (Prop_lut5_I0_O)        0.332    47.616 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8/O
                         net (fo=1, routed)           0.000    47.616    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8_n_815
    SLICE_X79Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.148    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_n_815
    SLICE_X79Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.262 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.262    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5_n_815
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.596 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6/O[1]
                         net (fo=2, routed)           0.826    49.422    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6_n_821
    SLICE_X66Y36         LUT2 (Prop_lut2_I1_O)        0.298    49.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3/O
                         net (fo=2, routed)           0.658    50.378    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3_n_815
    SLICE_X64Y37         LUT3 (Prop_lut3_I2_O)        0.355    50.733 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7/O
                         net (fo=1, routed)           0.000    50.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7_n_815
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.283    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_n_815
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.397 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.397    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3_n_815
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.511 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4/CO[3]
                         net (fo=1, routed)           0.000    51.511    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4_n_815
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5/O[3]
                         net (fo=2, routed)           1.072    52.896    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5_n_819
    SLICE_X54Y41         LUT3 (Prop_lut3_I2_O)        0.331    53.227 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4/O
                         net (fo=2, routed)           0.607    53.833    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4_n_815
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.355    54.188 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8/O
                         net (fo=1, routed)           0.000    54.188    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8_n_815
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.701 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.701    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_n_815
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.818 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7/CO[3]
                         net (fo=1, routed)           0.000    54.818    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7_n_815
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.141 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8/O[1]
                         net (fo=2, routed)           1.511    56.653    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8_n_821
    SLICE_X84Y44         LUT3 (Prop_lut3_I2_O)        0.332    56.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3/O
                         net (fo=2, routed)           0.634    57.619    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3_n_815
    SLICE_X86Y44         LUT4 (Prop_lut4_I3_O)        0.326    57.945 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7/O
                         net (fo=1, routed)           0.000    57.945    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7_n_815
    SLICE_X86Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.478 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.478    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_n_815
    SLICE_X86Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    58.793 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5/O[3]
                         net (fo=3, routed)           1.156    59.949    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5_n_819
    SLICE_X93Y28         LUT3 (Prop_lut3_I2_O)        0.307    60.256 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12/O
                         net (fo=2, routed)           1.170    61.427    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12_n_815
    SLICE_X89Y24         LUT5 (Prop_lut5_I1_O)        0.149    61.576 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4/O
                         net (fo=2, routed)           0.660    62.236    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4_n_815
    SLICE_X86Y28         LUT6 (Prop_lut6_I0_O)        0.332    62.568 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8/O
                         net (fo=1, routed)           0.000    62.568    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8_n_815
    SLICE_X86Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.081 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.081    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_n_815
    SLICE_X86Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.198 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7/CO[3]
                         net (fo=1, routed)           0.000    63.198    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7_n_815
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8/O[1]
                         net (fo=2, routed)           1.213    64.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8_n_821
    SLICE_X84Y45         LUT3 (Prop_lut3_I2_O)        0.334    65.067 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3/O
                         net (fo=2, routed)           0.637    65.704    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3_n_815
    SLICE_X83Y45         LUT4 (Prop_lut4_I3_O)        0.332    66.036 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7/O
                         net (fo=1, routed)           0.000    66.036    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7_n_815
    SLICE_X83Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.586 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.586    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_n_815
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.899 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5/O[3]
                         net (fo=2, routed)           0.918    67.817    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5_n_819
    SLICE_X82Y46         LUT3 (Prop_lut3_I1_O)        0.331    68.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4/O
                         net (fo=2, routed)           0.502    68.651    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4_n_815
    SLICE_X82Y47         LUT4 (Prop_lut4_I3_O)        0.355    69.006 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8/O
                         net (fo=1, routed)           0.000    69.006    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8_n_815
    SLICE_X82Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.519 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6/CO[3]
                         net (fo=1, routed)           0.000    69.519    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_n_815
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.834 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7/O[3]
                         net (fo=2, routed)           1.580    71.414    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7_n_819
    SLICE_X66Y68         LUT3 (Prop_lut3_I2_O)        0.336    71.750 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1/O
                         net (fo=2, routed)           0.679    72.429    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1_n_815
    SLICE_X66Y68         LUT4 (Prop_lut4_I3_O)        0.331    72.760 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5/O
                         net (fo=1, routed)           0.000    72.760    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5_n_815
    SLICE_X66Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.136 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.136    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_n_815
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.253 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.253    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4_n_815
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.370 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5_n_815
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    73.589 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6/O[0]
                         net (fo=3, routed)           1.492    75.082    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6_n_822
    SLICE_X82Y53         LUT3 (Prop_lut3_I1_O)        0.295    75.377 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11/O
                         net (fo=2, routed)           1.094    76.470    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11_n_815
    SLICE_X82Y64         LUT5 (Prop_lut5_I1_O)        0.150    76.620 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3/O
                         net (fo=2, routed)           1.079    77.700    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3_n_815
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.328    78.028 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7/O
                         net (fo=1, routed)           0.000    78.028    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7_n_815
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.578 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6/CO[3]
                         net (fo=1, routed)           0.000    78.578    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_n_815
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.912 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7/O[1]
                         net (fo=2, routed)           1.235    80.147    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7_n_821
    SLICE_X80Y75         LUT3 (Prop_lut3_I2_O)        0.329    80.476 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3/O
                         net (fo=2, routed)           0.484    80.960    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3_n_815
    SLICE_X80Y75         LUT4 (Prop_lut4_I3_O)        0.326    81.286 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7/O
                         net (fo=1, routed)           0.000    81.286    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7_n_815
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.926 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3/O[3]
                         net (fo=2, routed)           1.275    83.201    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_n_819
    SLICE_X100Y75        LUT3 (Prop_lut3_I0_O)        0.332    83.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4/O
                         net (fo=2, routed)           0.607    84.139    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4_n_815
    SLICE_X100Y76        LUT4 (Prop_lut4_I3_O)        0.355    84.494 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8/O
                         net (fo=1, routed)           0.000    84.494    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8_n_815
    SLICE_X100Y76        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    84.921 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4/O[1]
                         net (fo=2, routed)           1.381    86.302    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_n_821
    SLICE_X81Y83         LUT5 (Prop_lut5_I0_O)        0.300    86.602 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2/O
                         net (fo=2, routed)           0.484    87.087    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2_n_815
    SLICE_X82Y83         LUT6 (Prop_lut6_I0_O)        0.326    87.413 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6/O
                         net (fo=1, routed)           0.000    87.413    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6_n_815
    SLICE_X82Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    88.056 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0/O[3]
                         net (fo=8, routed)           2.134    90.190    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/out_0[170]
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.307    90.497 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/err_squared_sum_V_1_fu_50[172]_i_14/O
                         net (fo=1, routed)           0.000    90.497    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/sum_V_fu_66_reg[172]_0[1]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.047 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]_i_3/CO[3]
                         net (fo=1, routed)           0.000    91.047    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]_i_3_n_815
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.286 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[176]_i_4/O[2]
                         net (fo=1, routed)           1.424    92.711    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[176]_1[2]
    SLICE_X58Y54         LUT3 (Prop_lut3_I2_O)        0.326    93.037 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/err_squared_sum_V_1_fu_50[175]_i_1/O
                         net (fo=3, routed)           0.917    93.953    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993_ap_return[175]
    SLICE_X64Y66         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_985_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.534   102.713    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X64Y66         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_985_reg[175]/C
                         clock pessimism              0.115   102.828    
                         clock uncertainty           -1.500   101.327    
    SLICE_X64Y66         FDRE (Setup_fdre_C_D)       -0.285   101.042    design_1_i/runge_kutta_45_0/inst/reg_985_reg[175]
  -------------------------------------------------------------------
                         required time                        101.042    
                         arrival time                         -93.953    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        91.006ns  (logic 39.057ns (42.917%)  route 51.949ns (57.083%))
  Logic Levels:           102  (CARRY4=57 DSP48E1=1 LUT2=5 LUT3=17 LUT4=12 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 102.715 - 100.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.654     2.948    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X43Y28         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.404 f  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=26, routed)          2.234     5.638    design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.149     5.787 f  design_1_i/runge_kutta_45_0/inst/reg_1315[84]_i_3/O
                         net (fo=16, routed)          1.602     7.389    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993_result_V_read4
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.381     7.770 f  design_1_i/runge_kutta_45_0/inst/dout_i_112/O
                         net (fo=1, routed)           0.433     8.204    design_1_i/runge_kutta_45_0/inst/dout_i_112_n_815
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.530 r  design_1_i/runge_kutta_45_0/inst/dout_i_64/O
                         net (fo=195, routed)         1.667    10.196    design_1_i/runge_kutta_45_0/inst/dout_i_64_n_815
    SLICE_X58Y56         LUT3 (Prop_lut3_I2_O)        0.116    10.312 f  design_1_i/runge_kutta_45_0/inst/dout_i_69/O
                         net (fo=1, routed)           1.485    11.797    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__0_24
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.328    12.125 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_16__0/O
                         net (fo=152, routed)         1.997    14.122    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/A[10]
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      3.841    17.963 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout/P[0]
                         net (fo=1, routed)           0.886    18.849    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__10_0[0]
    SLICE_X102Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    19.486 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry/CO[3]
                         net (fo=1, routed)           0.000    19.486    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry_n_815
    SLICE_X102Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.603    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0_n_815
    SLICE_X102Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.720    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1_n_815
    SLICE_X102Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.837    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2_n_815
    SLICE_X102Y4         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.152 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3/O[3]
                         net (fo=3, routed)           0.776    20.927    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3_n_819
    SLICE_X104Y9         LUT2 (Prop_lut2_I0_O)        0.307    21.234 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12/O
                         net (fo=2, routed)           0.855    22.089    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12_n_815
    SLICE_X104Y9         LUT3 (Prop_lut3_I0_O)        0.152    22.241 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4/O
                         net (fo=2, routed)           0.677    22.918    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4_n_815
    SLICE_X103Y9         LUT4 (Prop_lut4_I0_O)        0.348    23.266 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8/O
                         net (fo=1, routed)           0.000    23.266    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8_n_815
    SLICE_X103Y9         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_n_815
    SLICE_X103Y10        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.037 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5/O[2]
                         net (fo=1, routed)           1.276    25.313    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5_n_820
    SLICE_X80Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    26.165 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.165    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1_n_815
    SLICE_X80Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.279    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2_n_815
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.393    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3_n_815
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.615 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4/O[0]
                         net (fo=2, routed)           0.996    27.611    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4_n_822
    SLICE_X78Y7          LUT2 (Prop_lut2_I1_O)        0.327    27.938 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3/O
                         net (fo=2, routed)           0.613    28.551    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3_n_815
    SLICE_X79Y8          LUT4 (Prop_lut4_I3_O)        0.332    28.883 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7/O
                         net (fo=1, routed)           0.000    28.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7_n_815
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.433 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_n_815
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.547 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.547    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5_n_815
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6/O[1]
                         net (fo=1, routed)           0.917    30.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6_n_821
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.633 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.633    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2_n_815
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.946 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3/O[3]
                         net (fo=3, routed)           1.132    33.078    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3_n_819
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.306    33.384 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12/O
                         net (fo=2, routed)           0.872    34.256    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12_n_815
    SLICE_X71Y11         LUT4 (Prop_lut4_I0_O)        0.149    34.405 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4/O
                         net (fo=2, routed)           0.498    34.903    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4_n_815
    SLICE_X70Y12         LUT5 (Prop_lut5_I0_O)        0.332    35.235 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8/O
                         net (fo=1, routed)           0.000    35.235    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8_n_815
    SLICE_X70Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.767 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_n_815
    SLICE_X70Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.881    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5_n_815
    SLICE_X70Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.215 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6/O[1]
                         net (fo=1, routed)           0.633    36.848    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6_n_821
    SLICE_X68Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    37.683 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.683    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2_n_815
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.017 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3/O[1]
                         net (fo=1, routed)           0.670    38.687    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3_n_821
    SLICE_X78Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    39.540 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.540    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3_n_815
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.853 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4/O[3]
                         net (fo=2, routed)           0.714    40.567    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4_n_819
    SLICE_X76Y20         LUT3 (Prop_lut3_I0_O)        0.331    40.898 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4/O
                         net (fo=2, routed)           0.437    41.335    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4_n_815
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.332    41.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8/O
                         net (fo=1, routed)           0.000    41.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8_n_815
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.199 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.199    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_n_815
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6/O[1]
                         net (fo=1, routed)           0.602    43.135    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6_n_821
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    43.970 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.970    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2_n_815
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3/O[3]
                         net (fo=3, routed)           1.038    45.321    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3_n_819
    SLICE_X78Y31         LUT3 (Prop_lut3_I0_O)        0.306    45.627 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12/O
                         net (fo=2, routed)           0.695    46.322    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12_n_815
    SLICE_X78Y30         LUT4 (Prop_lut4_I0_O)        0.149    46.471 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4/O
                         net (fo=2, routed)           0.813    47.284    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4_n_815
    SLICE_X79Y31         LUT5 (Prop_lut5_I0_O)        0.332    47.616 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8/O
                         net (fo=1, routed)           0.000    47.616    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8_n_815
    SLICE_X79Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.148    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_n_815
    SLICE_X79Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.262 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.262    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5_n_815
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.596 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6/O[1]
                         net (fo=2, routed)           0.826    49.422    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6_n_821
    SLICE_X66Y36         LUT2 (Prop_lut2_I1_O)        0.298    49.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3/O
                         net (fo=2, routed)           0.658    50.378    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3_n_815
    SLICE_X64Y37         LUT3 (Prop_lut3_I2_O)        0.355    50.733 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7/O
                         net (fo=1, routed)           0.000    50.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7_n_815
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.283    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_n_815
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.397 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.397    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3_n_815
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.511 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4/CO[3]
                         net (fo=1, routed)           0.000    51.511    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4_n_815
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5/O[3]
                         net (fo=2, routed)           1.072    52.896    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5_n_819
    SLICE_X54Y41         LUT3 (Prop_lut3_I2_O)        0.331    53.227 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4/O
                         net (fo=2, routed)           0.607    53.833    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4_n_815
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.355    54.188 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8/O
                         net (fo=1, routed)           0.000    54.188    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8_n_815
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.701 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.701    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_n_815
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.818 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7/CO[3]
                         net (fo=1, routed)           0.000    54.818    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7_n_815
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.141 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8/O[1]
                         net (fo=2, routed)           1.511    56.653    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8_n_821
    SLICE_X84Y44         LUT3 (Prop_lut3_I2_O)        0.332    56.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3/O
                         net (fo=2, routed)           0.634    57.619    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3_n_815
    SLICE_X86Y44         LUT4 (Prop_lut4_I3_O)        0.326    57.945 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7/O
                         net (fo=1, routed)           0.000    57.945    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7_n_815
    SLICE_X86Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.478 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.478    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_n_815
    SLICE_X86Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    58.793 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5/O[3]
                         net (fo=3, routed)           1.156    59.949    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5_n_819
    SLICE_X93Y28         LUT3 (Prop_lut3_I2_O)        0.307    60.256 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12/O
                         net (fo=2, routed)           1.170    61.427    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12_n_815
    SLICE_X89Y24         LUT5 (Prop_lut5_I1_O)        0.149    61.576 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4/O
                         net (fo=2, routed)           0.660    62.236    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4_n_815
    SLICE_X86Y28         LUT6 (Prop_lut6_I0_O)        0.332    62.568 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8/O
                         net (fo=1, routed)           0.000    62.568    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8_n_815
    SLICE_X86Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.081 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.081    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_n_815
    SLICE_X86Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.198 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7/CO[3]
                         net (fo=1, routed)           0.000    63.198    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7_n_815
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8/O[1]
                         net (fo=2, routed)           1.213    64.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8_n_821
    SLICE_X84Y45         LUT3 (Prop_lut3_I2_O)        0.334    65.067 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3/O
                         net (fo=2, routed)           0.637    65.704    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3_n_815
    SLICE_X83Y45         LUT4 (Prop_lut4_I3_O)        0.332    66.036 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7/O
                         net (fo=1, routed)           0.000    66.036    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7_n_815
    SLICE_X83Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.586 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.586    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_n_815
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.899 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5/O[3]
                         net (fo=2, routed)           0.918    67.817    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5_n_819
    SLICE_X82Y46         LUT3 (Prop_lut3_I1_O)        0.331    68.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4/O
                         net (fo=2, routed)           0.502    68.651    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4_n_815
    SLICE_X82Y47         LUT4 (Prop_lut4_I3_O)        0.355    69.006 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8/O
                         net (fo=1, routed)           0.000    69.006    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8_n_815
    SLICE_X82Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.519 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6/CO[3]
                         net (fo=1, routed)           0.000    69.519    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_n_815
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.834 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7/O[3]
                         net (fo=2, routed)           1.580    71.414    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7_n_819
    SLICE_X66Y68         LUT3 (Prop_lut3_I2_O)        0.336    71.750 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1/O
                         net (fo=2, routed)           0.679    72.429    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1_n_815
    SLICE_X66Y68         LUT4 (Prop_lut4_I3_O)        0.331    72.760 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5/O
                         net (fo=1, routed)           0.000    72.760    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5_n_815
    SLICE_X66Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.136 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.136    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_n_815
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.253 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.253    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4_n_815
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.370 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5_n_815
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    73.589 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6/O[0]
                         net (fo=3, routed)           1.492    75.082    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6_n_822
    SLICE_X82Y53         LUT3 (Prop_lut3_I1_O)        0.295    75.377 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11/O
                         net (fo=2, routed)           1.094    76.470    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11_n_815
    SLICE_X82Y64         LUT5 (Prop_lut5_I1_O)        0.150    76.620 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3/O
                         net (fo=2, routed)           1.079    77.700    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3_n_815
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.328    78.028 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7/O
                         net (fo=1, routed)           0.000    78.028    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7_n_815
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.578 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6/CO[3]
                         net (fo=1, routed)           0.000    78.578    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_n_815
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.912 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7/O[1]
                         net (fo=2, routed)           1.235    80.147    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7_n_821
    SLICE_X80Y75         LUT3 (Prop_lut3_I2_O)        0.329    80.476 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3/O
                         net (fo=2, routed)           0.484    80.960    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3_n_815
    SLICE_X80Y75         LUT4 (Prop_lut4_I3_O)        0.326    81.286 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7/O
                         net (fo=1, routed)           0.000    81.286    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7_n_815
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.926 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3/O[3]
                         net (fo=2, routed)           1.275    83.201    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_n_819
    SLICE_X100Y75        LUT3 (Prop_lut3_I0_O)        0.332    83.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4/O
                         net (fo=2, routed)           0.607    84.139    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4_n_815
    SLICE_X100Y76        LUT4 (Prop_lut4_I3_O)        0.355    84.494 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8/O
                         net (fo=1, routed)           0.000    84.494    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8_n_815
    SLICE_X100Y76        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    84.921 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4/O[1]
                         net (fo=2, routed)           1.381    86.302    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_n_821
    SLICE_X81Y83         LUT5 (Prop_lut5_I0_O)        0.300    86.602 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2/O
                         net (fo=2, routed)           0.484    87.087    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2_n_815
    SLICE_X82Y83         LUT6 (Prop_lut6_I0_O)        0.326    87.413 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6/O
                         net (fo=1, routed)           0.000    87.413    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6_n_815
    SLICE_X82Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    88.056 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0/O[3]
                         net (fo=8, routed)           2.134    90.190    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/out_0[170]
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.307    90.497 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/err_squared_sum_V_1_fu_50[172]_i_14/O
                         net (fo=1, routed)           0.000    90.497    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/sum_V_fu_66_reg[172]_0[1]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.047 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]_i_3/CO[3]
                         net (fo=1, routed)           0.000    91.047    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]_i_3_n_815
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.286 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[176]_i_4/O[2]
                         net (fo=1, routed)           1.424    92.711    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[176]_1[2]
    SLICE_X58Y54         LUT3 (Prop_lut3_I2_O)        0.326    93.037 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/err_squared_sum_V_1_fu_50[175]_i_1/O
                         net (fo=3, routed)           0.918    93.954    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[176]_0[142]
    SLICE_X65Y64         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.536   102.715    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/ap_clk
    SLICE_X65Y64         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[175]/C
                         clock pessimism              0.115   102.830    
                         clock uncertainty           -1.500   101.329    
    SLICE_X65Y64         FDRE (Setup_fdre_C_D)       -0.265   101.064    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[175]
  -------------------------------------------------------------------
                         required time                        101.064    
                         arrival time                         -93.954    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        90.945ns  (logic 38.916ns (42.791%)  route 52.029ns (57.209%))
  Logic Levels:           102  (CARRY4=57 DSP48E1=1 LUT2=5 LUT3=17 LUT4=12 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 102.714 - 100.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.654     2.948    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X43Y28         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.404 f  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=26, routed)          2.234     5.638    design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.149     5.787 f  design_1_i/runge_kutta_45_0/inst/reg_1315[84]_i_3/O
                         net (fo=16, routed)          1.602     7.389    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993_result_V_read4
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.381     7.770 f  design_1_i/runge_kutta_45_0/inst/dout_i_112/O
                         net (fo=1, routed)           0.433     8.204    design_1_i/runge_kutta_45_0/inst/dout_i_112_n_815
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.530 r  design_1_i/runge_kutta_45_0/inst/dout_i_64/O
                         net (fo=195, routed)         1.667    10.196    design_1_i/runge_kutta_45_0/inst/dout_i_64_n_815
    SLICE_X58Y56         LUT3 (Prop_lut3_I2_O)        0.116    10.312 f  design_1_i/runge_kutta_45_0/inst/dout_i_69/O
                         net (fo=1, routed)           1.485    11.797    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__0_24
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.328    12.125 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_16__0/O
                         net (fo=152, routed)         1.997    14.122    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/A[10]
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      3.841    17.963 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout/P[0]
                         net (fo=1, routed)           0.886    18.849    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__10_0[0]
    SLICE_X102Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    19.486 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry/CO[3]
                         net (fo=1, routed)           0.000    19.486    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry_n_815
    SLICE_X102Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.603    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0_n_815
    SLICE_X102Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.720    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1_n_815
    SLICE_X102Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.837    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2_n_815
    SLICE_X102Y4         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.152 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3/O[3]
                         net (fo=3, routed)           0.776    20.927    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3_n_819
    SLICE_X104Y9         LUT2 (Prop_lut2_I0_O)        0.307    21.234 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12/O
                         net (fo=2, routed)           0.855    22.089    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12_n_815
    SLICE_X104Y9         LUT3 (Prop_lut3_I0_O)        0.152    22.241 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4/O
                         net (fo=2, routed)           0.677    22.918    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4_n_815
    SLICE_X103Y9         LUT4 (Prop_lut4_I0_O)        0.348    23.266 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8/O
                         net (fo=1, routed)           0.000    23.266    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8_n_815
    SLICE_X103Y9         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_n_815
    SLICE_X103Y10        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.037 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5/O[2]
                         net (fo=1, routed)           1.276    25.313    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5_n_820
    SLICE_X80Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    26.165 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.165    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1_n_815
    SLICE_X80Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.279    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2_n_815
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.393    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3_n_815
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.615 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4/O[0]
                         net (fo=2, routed)           0.996    27.611    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4_n_822
    SLICE_X78Y7          LUT2 (Prop_lut2_I1_O)        0.327    27.938 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3/O
                         net (fo=2, routed)           0.613    28.551    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3_n_815
    SLICE_X79Y8          LUT4 (Prop_lut4_I3_O)        0.332    28.883 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7/O
                         net (fo=1, routed)           0.000    28.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7_n_815
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.433 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_n_815
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.547 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.547    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5_n_815
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6/O[1]
                         net (fo=1, routed)           0.917    30.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6_n_821
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.633 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.633    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2_n_815
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.946 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3/O[3]
                         net (fo=3, routed)           1.132    33.078    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3_n_819
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.306    33.384 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12/O
                         net (fo=2, routed)           0.872    34.256    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12_n_815
    SLICE_X71Y11         LUT4 (Prop_lut4_I0_O)        0.149    34.405 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4/O
                         net (fo=2, routed)           0.498    34.903    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4_n_815
    SLICE_X70Y12         LUT5 (Prop_lut5_I0_O)        0.332    35.235 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8/O
                         net (fo=1, routed)           0.000    35.235    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8_n_815
    SLICE_X70Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.767 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_n_815
    SLICE_X70Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.881    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5_n_815
    SLICE_X70Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.215 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6/O[1]
                         net (fo=1, routed)           0.633    36.848    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6_n_821
    SLICE_X68Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    37.683 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.683    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2_n_815
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.017 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3/O[1]
                         net (fo=1, routed)           0.670    38.687    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3_n_821
    SLICE_X78Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    39.540 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.540    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3_n_815
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.853 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4/O[3]
                         net (fo=2, routed)           0.714    40.567    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4_n_819
    SLICE_X76Y20         LUT3 (Prop_lut3_I0_O)        0.331    40.898 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4/O
                         net (fo=2, routed)           0.437    41.335    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4_n_815
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.332    41.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8/O
                         net (fo=1, routed)           0.000    41.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8_n_815
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.199 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.199    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_n_815
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6/O[1]
                         net (fo=1, routed)           0.602    43.135    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6_n_821
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    43.970 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.970    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2_n_815
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3/O[3]
                         net (fo=3, routed)           1.038    45.321    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3_n_819
    SLICE_X78Y31         LUT3 (Prop_lut3_I0_O)        0.306    45.627 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12/O
                         net (fo=2, routed)           0.695    46.322    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12_n_815
    SLICE_X78Y30         LUT4 (Prop_lut4_I0_O)        0.149    46.471 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4/O
                         net (fo=2, routed)           0.813    47.284    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4_n_815
    SLICE_X79Y31         LUT5 (Prop_lut5_I0_O)        0.332    47.616 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8/O
                         net (fo=1, routed)           0.000    47.616    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8_n_815
    SLICE_X79Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.148    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_n_815
    SLICE_X79Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.262 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.262    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5_n_815
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.596 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6/O[1]
                         net (fo=2, routed)           0.826    49.422    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6_n_821
    SLICE_X66Y36         LUT2 (Prop_lut2_I1_O)        0.298    49.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3/O
                         net (fo=2, routed)           0.658    50.378    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3_n_815
    SLICE_X64Y37         LUT3 (Prop_lut3_I2_O)        0.355    50.733 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7/O
                         net (fo=1, routed)           0.000    50.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7_n_815
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.283    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_n_815
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.397 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.397    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3_n_815
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.511 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4/CO[3]
                         net (fo=1, routed)           0.000    51.511    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4_n_815
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5/O[3]
                         net (fo=2, routed)           1.072    52.896    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5_n_819
    SLICE_X54Y41         LUT3 (Prop_lut3_I2_O)        0.331    53.227 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4/O
                         net (fo=2, routed)           0.607    53.833    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4_n_815
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.355    54.188 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8/O
                         net (fo=1, routed)           0.000    54.188    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8_n_815
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.701 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.701    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_n_815
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.818 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7/CO[3]
                         net (fo=1, routed)           0.000    54.818    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7_n_815
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.141 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8/O[1]
                         net (fo=2, routed)           1.511    56.653    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8_n_821
    SLICE_X84Y44         LUT3 (Prop_lut3_I2_O)        0.332    56.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3/O
                         net (fo=2, routed)           0.634    57.619    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3_n_815
    SLICE_X86Y44         LUT4 (Prop_lut4_I3_O)        0.326    57.945 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7/O
                         net (fo=1, routed)           0.000    57.945    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7_n_815
    SLICE_X86Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.478 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.478    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_n_815
    SLICE_X86Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    58.793 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5/O[3]
                         net (fo=3, routed)           1.156    59.949    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5_n_819
    SLICE_X93Y28         LUT3 (Prop_lut3_I2_O)        0.307    60.256 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12/O
                         net (fo=2, routed)           1.170    61.427    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12_n_815
    SLICE_X89Y24         LUT5 (Prop_lut5_I1_O)        0.149    61.576 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4/O
                         net (fo=2, routed)           0.660    62.236    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4_n_815
    SLICE_X86Y28         LUT6 (Prop_lut6_I0_O)        0.332    62.568 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8/O
                         net (fo=1, routed)           0.000    62.568    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8_n_815
    SLICE_X86Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.081 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.081    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_n_815
    SLICE_X86Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.198 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7/CO[3]
                         net (fo=1, routed)           0.000    63.198    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7_n_815
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8/O[1]
                         net (fo=2, routed)           1.213    64.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8_n_821
    SLICE_X84Y45         LUT3 (Prop_lut3_I2_O)        0.334    65.067 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3/O
                         net (fo=2, routed)           0.637    65.704    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3_n_815
    SLICE_X83Y45         LUT4 (Prop_lut4_I3_O)        0.332    66.036 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7/O
                         net (fo=1, routed)           0.000    66.036    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7_n_815
    SLICE_X83Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.586 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.586    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_n_815
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.899 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5/O[3]
                         net (fo=2, routed)           0.918    67.817    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5_n_819
    SLICE_X82Y46         LUT3 (Prop_lut3_I1_O)        0.331    68.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4/O
                         net (fo=2, routed)           0.502    68.651    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4_n_815
    SLICE_X82Y47         LUT4 (Prop_lut4_I3_O)        0.355    69.006 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8/O
                         net (fo=1, routed)           0.000    69.006    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8_n_815
    SLICE_X82Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.519 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6/CO[3]
                         net (fo=1, routed)           0.000    69.519    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_n_815
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.834 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7/O[3]
                         net (fo=2, routed)           1.580    71.414    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7_n_819
    SLICE_X66Y68         LUT3 (Prop_lut3_I2_O)        0.336    71.750 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1/O
                         net (fo=2, routed)           0.679    72.429    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1_n_815
    SLICE_X66Y68         LUT4 (Prop_lut4_I3_O)        0.331    72.760 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5/O
                         net (fo=1, routed)           0.000    72.760    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5_n_815
    SLICE_X66Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.136 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.136    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_n_815
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.253 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.253    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4_n_815
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.370 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5_n_815
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    73.589 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6/O[0]
                         net (fo=3, routed)           1.492    75.082    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6_n_822
    SLICE_X82Y53         LUT3 (Prop_lut3_I1_O)        0.295    75.377 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11/O
                         net (fo=2, routed)           1.094    76.470    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11_n_815
    SLICE_X82Y64         LUT5 (Prop_lut5_I1_O)        0.150    76.620 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3/O
                         net (fo=2, routed)           1.079    77.700    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3_n_815
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.328    78.028 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7/O
                         net (fo=1, routed)           0.000    78.028    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7_n_815
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.578 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6/CO[3]
                         net (fo=1, routed)           0.000    78.578    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_n_815
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.912 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7/O[1]
                         net (fo=2, routed)           1.235    80.147    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7_n_821
    SLICE_X80Y75         LUT3 (Prop_lut3_I2_O)        0.329    80.476 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3/O
                         net (fo=2, routed)           0.484    80.960    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3_n_815
    SLICE_X80Y75         LUT4 (Prop_lut4_I3_O)        0.326    81.286 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7/O
                         net (fo=1, routed)           0.000    81.286    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7_n_815
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.926 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3/O[3]
                         net (fo=2, routed)           1.275    83.201    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_n_819
    SLICE_X100Y75        LUT3 (Prop_lut3_I0_O)        0.332    83.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4/O
                         net (fo=2, routed)           0.607    84.139    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4_n_815
    SLICE_X100Y76        LUT4 (Prop_lut4_I3_O)        0.355    84.494 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8/O
                         net (fo=1, routed)           0.000    84.494    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8_n_815
    SLICE_X100Y76        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    84.921 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4/O[1]
                         net (fo=2, routed)           1.381    86.302    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_n_821
    SLICE_X81Y83         LUT5 (Prop_lut5_I0_O)        0.300    86.602 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2/O
                         net (fo=2, routed)           0.484    87.087    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2_n_815
    SLICE_X82Y83         LUT6 (Prop_lut6_I0_O)        0.326    87.413 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6/O
                         net (fo=1, routed)           0.000    87.413    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6_n_815
    SLICE_X82Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    87.991 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0/O[2]
                         net (fo=2, routed)           2.151    90.142    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/out[169]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.301    90.443 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50[168]_i_12/O
                         net (fo=1, routed)           0.000    90.443    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50[168]_i_12_n_815
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.844 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[168]_i_3/CO[3]
                         net (fo=1, routed)           0.000    90.844    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[168]_i_3_n_815
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    91.157 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]_i_3/O[3]
                         net (fo=1, routed)           1.362    92.519    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[172]_1[3]
    SLICE_X56Y53         LUT3 (Prop_lut3_I2_O)        0.331    92.850 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/err_squared_sum_V_1_fu_50[172]_i_1/O
                         net (fo=3, routed)           1.043    93.893    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[176]_0[139]
    SLICE_X61Y63         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.535   102.714    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/ap_clk
    SLICE_X61Y63         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]/C
                         clock pessimism              0.115   102.829    
                         clock uncertainty           -1.500   101.328    
    SLICE_X61Y63         FDRE (Setup_fdre_C_D)       -0.309   101.019    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]
  -------------------------------------------------------------------
                         required time                        101.019    
                         arrival time                         -93.893    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.198ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        90.905ns  (logic 39.057ns (42.965%)  route 51.848ns (57.035%))
  Logic Levels:           102  (CARRY4=57 DSP48E1=1 LUT2=5 LUT3=17 LUT4=12 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 102.713 - 100.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.654     2.948    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X43Y28         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.404 f  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=26, routed)          2.234     5.638    design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.149     5.787 f  design_1_i/runge_kutta_45_0/inst/reg_1315[84]_i_3/O
                         net (fo=16, routed)          1.602     7.389    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993_result_V_read4
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.381     7.770 f  design_1_i/runge_kutta_45_0/inst/dout_i_112/O
                         net (fo=1, routed)           0.433     8.204    design_1_i/runge_kutta_45_0/inst/dout_i_112_n_815
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.530 r  design_1_i/runge_kutta_45_0/inst/dout_i_64/O
                         net (fo=195, routed)         1.667    10.196    design_1_i/runge_kutta_45_0/inst/dout_i_64_n_815
    SLICE_X58Y56         LUT3 (Prop_lut3_I2_O)        0.116    10.312 f  design_1_i/runge_kutta_45_0/inst/dout_i_69/O
                         net (fo=1, routed)           1.485    11.797    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__0_24
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.328    12.125 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_16__0/O
                         net (fo=152, routed)         1.997    14.122    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/A[10]
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      3.841    17.963 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout/P[0]
                         net (fo=1, routed)           0.886    18.849    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__10_0[0]
    SLICE_X102Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    19.486 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry/CO[3]
                         net (fo=1, routed)           0.000    19.486    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry_n_815
    SLICE_X102Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.603    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0_n_815
    SLICE_X102Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.720    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1_n_815
    SLICE_X102Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.837    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2_n_815
    SLICE_X102Y4         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.152 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3/O[3]
                         net (fo=3, routed)           0.776    20.927    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3_n_819
    SLICE_X104Y9         LUT2 (Prop_lut2_I0_O)        0.307    21.234 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12/O
                         net (fo=2, routed)           0.855    22.089    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12_n_815
    SLICE_X104Y9         LUT3 (Prop_lut3_I0_O)        0.152    22.241 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4/O
                         net (fo=2, routed)           0.677    22.918    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4_n_815
    SLICE_X103Y9         LUT4 (Prop_lut4_I0_O)        0.348    23.266 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8/O
                         net (fo=1, routed)           0.000    23.266    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8_n_815
    SLICE_X103Y9         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_n_815
    SLICE_X103Y10        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.037 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5/O[2]
                         net (fo=1, routed)           1.276    25.313    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5_n_820
    SLICE_X80Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    26.165 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.165    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1_n_815
    SLICE_X80Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.279    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2_n_815
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.393    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3_n_815
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.615 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4/O[0]
                         net (fo=2, routed)           0.996    27.611    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4_n_822
    SLICE_X78Y7          LUT2 (Prop_lut2_I1_O)        0.327    27.938 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3/O
                         net (fo=2, routed)           0.613    28.551    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3_n_815
    SLICE_X79Y8          LUT4 (Prop_lut4_I3_O)        0.332    28.883 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7/O
                         net (fo=1, routed)           0.000    28.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7_n_815
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.433 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_n_815
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.547 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.547    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5_n_815
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6/O[1]
                         net (fo=1, routed)           0.917    30.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6_n_821
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.633 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.633    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2_n_815
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.946 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3/O[3]
                         net (fo=3, routed)           1.132    33.078    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3_n_819
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.306    33.384 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12/O
                         net (fo=2, routed)           0.872    34.256    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12_n_815
    SLICE_X71Y11         LUT4 (Prop_lut4_I0_O)        0.149    34.405 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4/O
                         net (fo=2, routed)           0.498    34.903    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4_n_815
    SLICE_X70Y12         LUT5 (Prop_lut5_I0_O)        0.332    35.235 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8/O
                         net (fo=1, routed)           0.000    35.235    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8_n_815
    SLICE_X70Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.767 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_n_815
    SLICE_X70Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.881    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5_n_815
    SLICE_X70Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.215 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6/O[1]
                         net (fo=1, routed)           0.633    36.848    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6_n_821
    SLICE_X68Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    37.683 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.683    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2_n_815
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.017 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3/O[1]
                         net (fo=1, routed)           0.670    38.687    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3_n_821
    SLICE_X78Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    39.540 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.540    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3_n_815
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.853 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4/O[3]
                         net (fo=2, routed)           0.714    40.567    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4_n_819
    SLICE_X76Y20         LUT3 (Prop_lut3_I0_O)        0.331    40.898 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4/O
                         net (fo=2, routed)           0.437    41.335    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4_n_815
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.332    41.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8/O
                         net (fo=1, routed)           0.000    41.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8_n_815
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.199 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.199    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_n_815
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6/O[1]
                         net (fo=1, routed)           0.602    43.135    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6_n_821
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    43.970 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.970    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2_n_815
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3/O[3]
                         net (fo=3, routed)           1.038    45.321    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3_n_819
    SLICE_X78Y31         LUT3 (Prop_lut3_I0_O)        0.306    45.627 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12/O
                         net (fo=2, routed)           0.695    46.322    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12_n_815
    SLICE_X78Y30         LUT4 (Prop_lut4_I0_O)        0.149    46.471 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4/O
                         net (fo=2, routed)           0.813    47.284    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4_n_815
    SLICE_X79Y31         LUT5 (Prop_lut5_I0_O)        0.332    47.616 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8/O
                         net (fo=1, routed)           0.000    47.616    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8_n_815
    SLICE_X79Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.148    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_n_815
    SLICE_X79Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.262 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.262    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5_n_815
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.596 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6/O[1]
                         net (fo=2, routed)           0.826    49.422    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6_n_821
    SLICE_X66Y36         LUT2 (Prop_lut2_I1_O)        0.298    49.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3/O
                         net (fo=2, routed)           0.658    50.378    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3_n_815
    SLICE_X64Y37         LUT3 (Prop_lut3_I2_O)        0.355    50.733 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7/O
                         net (fo=1, routed)           0.000    50.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7_n_815
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.283    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_n_815
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.397 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.397    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3_n_815
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.511 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4/CO[3]
                         net (fo=1, routed)           0.000    51.511    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4_n_815
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5/O[3]
                         net (fo=2, routed)           1.072    52.896    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5_n_819
    SLICE_X54Y41         LUT3 (Prop_lut3_I2_O)        0.331    53.227 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4/O
                         net (fo=2, routed)           0.607    53.833    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4_n_815
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.355    54.188 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8/O
                         net (fo=1, routed)           0.000    54.188    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8_n_815
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.701 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.701    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_n_815
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.818 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7/CO[3]
                         net (fo=1, routed)           0.000    54.818    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7_n_815
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.141 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8/O[1]
                         net (fo=2, routed)           1.511    56.653    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8_n_821
    SLICE_X84Y44         LUT3 (Prop_lut3_I2_O)        0.332    56.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3/O
                         net (fo=2, routed)           0.634    57.619    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3_n_815
    SLICE_X86Y44         LUT4 (Prop_lut4_I3_O)        0.326    57.945 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7/O
                         net (fo=1, routed)           0.000    57.945    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7_n_815
    SLICE_X86Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.478 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.478    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_n_815
    SLICE_X86Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    58.793 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5/O[3]
                         net (fo=3, routed)           1.156    59.949    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5_n_819
    SLICE_X93Y28         LUT3 (Prop_lut3_I2_O)        0.307    60.256 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12/O
                         net (fo=2, routed)           1.170    61.427    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12_n_815
    SLICE_X89Y24         LUT5 (Prop_lut5_I1_O)        0.149    61.576 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4/O
                         net (fo=2, routed)           0.660    62.236    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4_n_815
    SLICE_X86Y28         LUT6 (Prop_lut6_I0_O)        0.332    62.568 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8/O
                         net (fo=1, routed)           0.000    62.568    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8_n_815
    SLICE_X86Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.081 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.081    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_n_815
    SLICE_X86Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.198 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7/CO[3]
                         net (fo=1, routed)           0.000    63.198    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7_n_815
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8/O[1]
                         net (fo=2, routed)           1.213    64.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8_n_821
    SLICE_X84Y45         LUT3 (Prop_lut3_I2_O)        0.334    65.067 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3/O
                         net (fo=2, routed)           0.637    65.704    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3_n_815
    SLICE_X83Y45         LUT4 (Prop_lut4_I3_O)        0.332    66.036 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7/O
                         net (fo=1, routed)           0.000    66.036    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7_n_815
    SLICE_X83Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.586 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.586    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_n_815
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.899 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5/O[3]
                         net (fo=2, routed)           0.918    67.817    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5_n_819
    SLICE_X82Y46         LUT3 (Prop_lut3_I1_O)        0.331    68.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4/O
                         net (fo=2, routed)           0.502    68.651    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4_n_815
    SLICE_X82Y47         LUT4 (Prop_lut4_I3_O)        0.355    69.006 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8/O
                         net (fo=1, routed)           0.000    69.006    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8_n_815
    SLICE_X82Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.519 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6/CO[3]
                         net (fo=1, routed)           0.000    69.519    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_n_815
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.834 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7/O[3]
                         net (fo=2, routed)           1.580    71.414    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7_n_819
    SLICE_X66Y68         LUT3 (Prop_lut3_I2_O)        0.336    71.750 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1/O
                         net (fo=2, routed)           0.679    72.429    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1_n_815
    SLICE_X66Y68         LUT4 (Prop_lut4_I3_O)        0.331    72.760 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5/O
                         net (fo=1, routed)           0.000    72.760    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5_n_815
    SLICE_X66Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.136 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.136    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_n_815
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.253 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.253    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4_n_815
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.370 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5_n_815
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    73.589 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6/O[0]
                         net (fo=3, routed)           1.492    75.082    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6_n_822
    SLICE_X82Y53         LUT3 (Prop_lut3_I1_O)        0.295    75.377 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11/O
                         net (fo=2, routed)           1.094    76.470    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11_n_815
    SLICE_X82Y64         LUT5 (Prop_lut5_I1_O)        0.150    76.620 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3/O
                         net (fo=2, routed)           1.079    77.700    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3_n_815
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.328    78.028 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7/O
                         net (fo=1, routed)           0.000    78.028    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7_n_815
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.578 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6/CO[3]
                         net (fo=1, routed)           0.000    78.578    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_n_815
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.912 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7/O[1]
                         net (fo=2, routed)           1.235    80.147    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7_n_821
    SLICE_X80Y75         LUT3 (Prop_lut3_I2_O)        0.329    80.476 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3/O
                         net (fo=2, routed)           0.484    80.960    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3_n_815
    SLICE_X80Y75         LUT4 (Prop_lut4_I3_O)        0.326    81.286 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7/O
                         net (fo=1, routed)           0.000    81.286    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7_n_815
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.926 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3/O[3]
                         net (fo=2, routed)           1.275    83.201    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_n_819
    SLICE_X100Y75        LUT3 (Prop_lut3_I0_O)        0.332    83.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4/O
                         net (fo=2, routed)           0.607    84.139    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4_n_815
    SLICE_X100Y76        LUT4 (Prop_lut4_I3_O)        0.355    84.494 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8/O
                         net (fo=1, routed)           0.000    84.494    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8_n_815
    SLICE_X100Y76        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    84.921 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4/O[1]
                         net (fo=2, routed)           1.381    86.302    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_n_821
    SLICE_X81Y83         LUT5 (Prop_lut5_I0_O)        0.300    86.602 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2/O
                         net (fo=2, routed)           0.484    87.087    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2_n_815
    SLICE_X82Y83         LUT6 (Prop_lut6_I0_O)        0.326    87.413 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6/O
                         net (fo=1, routed)           0.000    87.413    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6_n_815
    SLICE_X82Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    88.056 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0/O[3]
                         net (fo=8, routed)           2.134    90.190    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/out_0[170]
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.307    90.497 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/err_squared_sum_V_1_fu_50[172]_i_14/O
                         net (fo=1, routed)           0.000    90.497    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/sum_V_fu_66_reg[172]_0[1]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.047 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]_i_3/CO[3]
                         net (fo=1, routed)           0.000    91.047    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]_i_3_n_815
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.286 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[176]_i_4/O[2]
                         net (fo=1, routed)           1.424    92.711    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[176]_1[2]
    SLICE_X58Y54         LUT3 (Prop_lut3_I2_O)        0.326    93.037 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/err_squared_sum_V_1_fu_50[175]_i_1/O
                         net (fo=3, routed)           0.816    93.853    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/grp_macply_fu_993_p_dout0[142]
    SLICE_X63Y65         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.534   102.713    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/ap_clk
    SLICE_X63Y65         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[175]/C
                         clock pessimism              0.115   102.828    
                         clock uncertainty           -1.500   101.327    
    SLICE_X63Y65         FDRE (Setup_fdre_C_D)       -0.276   101.051    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[175]
  -------------------------------------------------------------------
                         required time                        101.051    
                         arrival time                         -93.853    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.231ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/reg_985_reg[168]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        90.874ns  (logic 38.451ns (42.313%)  route 52.423ns (57.687%))
  Logic Levels:           101  (CARRY4=56 DSP48E1=1 LUT2=5 LUT3=17 LUT4=12 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 102.713 - 100.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.654     2.948    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X43Y28         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.404 f  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=26, routed)          2.234     5.638    design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.149     5.787 f  design_1_i/runge_kutta_45_0/inst/reg_1315[84]_i_3/O
                         net (fo=16, routed)          1.602     7.389    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993_result_V_read4
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.381     7.770 f  design_1_i/runge_kutta_45_0/inst/dout_i_112/O
                         net (fo=1, routed)           0.433     8.204    design_1_i/runge_kutta_45_0/inst/dout_i_112_n_815
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.530 r  design_1_i/runge_kutta_45_0/inst/dout_i_64/O
                         net (fo=195, routed)         1.667    10.196    design_1_i/runge_kutta_45_0/inst/dout_i_64_n_815
    SLICE_X58Y56         LUT3 (Prop_lut3_I2_O)        0.116    10.312 f  design_1_i/runge_kutta_45_0/inst/dout_i_69/O
                         net (fo=1, routed)           1.485    11.797    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__0_24
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.328    12.125 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_16__0/O
                         net (fo=152, routed)         1.997    14.122    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/A[10]
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      3.841    17.963 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout/P[0]
                         net (fo=1, routed)           0.886    18.849    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__10_0[0]
    SLICE_X102Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    19.486 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry/CO[3]
                         net (fo=1, routed)           0.000    19.486    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry_n_815
    SLICE_X102Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.603    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0_n_815
    SLICE_X102Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.720    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1_n_815
    SLICE_X102Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.837    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2_n_815
    SLICE_X102Y4         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.152 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3/O[3]
                         net (fo=3, routed)           0.776    20.927    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3_n_819
    SLICE_X104Y9         LUT2 (Prop_lut2_I0_O)        0.307    21.234 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12/O
                         net (fo=2, routed)           0.855    22.089    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12_n_815
    SLICE_X104Y9         LUT3 (Prop_lut3_I0_O)        0.152    22.241 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4/O
                         net (fo=2, routed)           0.677    22.918    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4_n_815
    SLICE_X103Y9         LUT4 (Prop_lut4_I0_O)        0.348    23.266 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8/O
                         net (fo=1, routed)           0.000    23.266    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8_n_815
    SLICE_X103Y9         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_n_815
    SLICE_X103Y10        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.037 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5/O[2]
                         net (fo=1, routed)           1.276    25.313    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5_n_820
    SLICE_X80Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    26.165 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.165    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1_n_815
    SLICE_X80Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.279    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2_n_815
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.393    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3_n_815
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.615 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4/O[0]
                         net (fo=2, routed)           0.996    27.611    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4_n_822
    SLICE_X78Y7          LUT2 (Prop_lut2_I1_O)        0.327    27.938 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3/O
                         net (fo=2, routed)           0.613    28.551    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3_n_815
    SLICE_X79Y8          LUT4 (Prop_lut4_I3_O)        0.332    28.883 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7/O
                         net (fo=1, routed)           0.000    28.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7_n_815
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.433 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_n_815
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.547 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.547    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5_n_815
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6/O[1]
                         net (fo=1, routed)           0.917    30.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6_n_821
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.633 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.633    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2_n_815
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.946 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3/O[3]
                         net (fo=3, routed)           1.132    33.078    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3_n_819
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.306    33.384 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12/O
                         net (fo=2, routed)           0.872    34.256    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12_n_815
    SLICE_X71Y11         LUT4 (Prop_lut4_I0_O)        0.149    34.405 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4/O
                         net (fo=2, routed)           0.498    34.903    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4_n_815
    SLICE_X70Y12         LUT5 (Prop_lut5_I0_O)        0.332    35.235 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8/O
                         net (fo=1, routed)           0.000    35.235    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8_n_815
    SLICE_X70Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.767 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_n_815
    SLICE_X70Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.881    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5_n_815
    SLICE_X70Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.215 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6/O[1]
                         net (fo=1, routed)           0.633    36.848    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6_n_821
    SLICE_X68Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    37.683 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.683    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2_n_815
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.017 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3/O[1]
                         net (fo=1, routed)           0.670    38.687    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3_n_821
    SLICE_X78Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    39.540 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.540    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3_n_815
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.853 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4/O[3]
                         net (fo=2, routed)           0.714    40.567    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4_n_819
    SLICE_X76Y20         LUT3 (Prop_lut3_I0_O)        0.331    40.898 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4/O
                         net (fo=2, routed)           0.437    41.335    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4_n_815
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.332    41.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8/O
                         net (fo=1, routed)           0.000    41.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8_n_815
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.199 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.199    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_n_815
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6/O[1]
                         net (fo=1, routed)           0.602    43.135    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6_n_821
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    43.970 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.970    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2_n_815
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3/O[3]
                         net (fo=3, routed)           1.038    45.321    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3_n_819
    SLICE_X78Y31         LUT3 (Prop_lut3_I0_O)        0.306    45.627 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12/O
                         net (fo=2, routed)           0.695    46.322    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12_n_815
    SLICE_X78Y30         LUT4 (Prop_lut4_I0_O)        0.149    46.471 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4/O
                         net (fo=2, routed)           0.813    47.284    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4_n_815
    SLICE_X79Y31         LUT5 (Prop_lut5_I0_O)        0.332    47.616 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8/O
                         net (fo=1, routed)           0.000    47.616    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8_n_815
    SLICE_X79Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.148    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_n_815
    SLICE_X79Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.262 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.262    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5_n_815
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.596 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6/O[1]
                         net (fo=2, routed)           0.826    49.422    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6_n_821
    SLICE_X66Y36         LUT2 (Prop_lut2_I1_O)        0.298    49.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3/O
                         net (fo=2, routed)           0.658    50.378    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3_n_815
    SLICE_X64Y37         LUT3 (Prop_lut3_I2_O)        0.355    50.733 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7/O
                         net (fo=1, routed)           0.000    50.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7_n_815
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.283    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_n_815
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.397 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.397    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3_n_815
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.511 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4/CO[3]
                         net (fo=1, routed)           0.000    51.511    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4_n_815
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5/O[3]
                         net (fo=2, routed)           1.072    52.896    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5_n_819
    SLICE_X54Y41         LUT3 (Prop_lut3_I2_O)        0.331    53.227 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4/O
                         net (fo=2, routed)           0.607    53.833    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4_n_815
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.355    54.188 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8/O
                         net (fo=1, routed)           0.000    54.188    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8_n_815
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.701 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.701    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_n_815
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.818 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7/CO[3]
                         net (fo=1, routed)           0.000    54.818    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7_n_815
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.141 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8/O[1]
                         net (fo=2, routed)           1.511    56.653    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8_n_821
    SLICE_X84Y44         LUT3 (Prop_lut3_I2_O)        0.332    56.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3/O
                         net (fo=2, routed)           0.634    57.619    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3_n_815
    SLICE_X86Y44         LUT4 (Prop_lut4_I3_O)        0.326    57.945 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7/O
                         net (fo=1, routed)           0.000    57.945    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7_n_815
    SLICE_X86Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.478 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.478    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_n_815
    SLICE_X86Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    58.793 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5/O[3]
                         net (fo=3, routed)           1.156    59.949    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5_n_819
    SLICE_X93Y28         LUT3 (Prop_lut3_I2_O)        0.307    60.256 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12/O
                         net (fo=2, routed)           1.170    61.427    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12_n_815
    SLICE_X89Y24         LUT5 (Prop_lut5_I1_O)        0.149    61.576 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4/O
                         net (fo=2, routed)           0.660    62.236    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4_n_815
    SLICE_X86Y28         LUT6 (Prop_lut6_I0_O)        0.332    62.568 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8/O
                         net (fo=1, routed)           0.000    62.568    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8_n_815
    SLICE_X86Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.081 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.081    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_n_815
    SLICE_X86Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.198 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7/CO[3]
                         net (fo=1, routed)           0.000    63.198    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7_n_815
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8/O[1]
                         net (fo=2, routed)           1.213    64.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8_n_821
    SLICE_X84Y45         LUT3 (Prop_lut3_I2_O)        0.334    65.067 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3/O
                         net (fo=2, routed)           0.637    65.704    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3_n_815
    SLICE_X83Y45         LUT4 (Prop_lut4_I3_O)        0.332    66.036 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7/O
                         net (fo=1, routed)           0.000    66.036    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7_n_815
    SLICE_X83Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.586 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.586    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_n_815
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.899 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5/O[3]
                         net (fo=2, routed)           0.918    67.817    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5_n_819
    SLICE_X82Y46         LUT3 (Prop_lut3_I1_O)        0.331    68.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4/O
                         net (fo=2, routed)           0.502    68.651    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4_n_815
    SLICE_X82Y47         LUT4 (Prop_lut4_I3_O)        0.355    69.006 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8/O
                         net (fo=1, routed)           0.000    69.006    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8_n_815
    SLICE_X82Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.519 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6/CO[3]
                         net (fo=1, routed)           0.000    69.519    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_n_815
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.834 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7/O[3]
                         net (fo=2, routed)           1.580    71.414    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7_n_819
    SLICE_X66Y68         LUT3 (Prop_lut3_I2_O)        0.336    71.750 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1/O
                         net (fo=2, routed)           0.679    72.429    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1_n_815
    SLICE_X66Y68         LUT4 (Prop_lut4_I3_O)        0.331    72.760 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5/O
                         net (fo=1, routed)           0.000    72.760    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5_n_815
    SLICE_X66Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.136 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.136    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_n_815
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.253 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.253    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4_n_815
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.370 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5_n_815
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    73.589 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6/O[0]
                         net (fo=3, routed)           1.492    75.082    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6_n_822
    SLICE_X82Y53         LUT3 (Prop_lut3_I1_O)        0.295    75.377 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11/O
                         net (fo=2, routed)           1.094    76.470    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11_n_815
    SLICE_X82Y64         LUT5 (Prop_lut5_I1_O)        0.150    76.620 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3/O
                         net (fo=2, routed)           1.079    77.700    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3_n_815
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.328    78.028 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7/O
                         net (fo=1, routed)           0.000    78.028    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7_n_815
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.578 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6/CO[3]
                         net (fo=1, routed)           0.000    78.578    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_n_815
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.912 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7/O[1]
                         net (fo=2, routed)           1.235    80.147    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7_n_821
    SLICE_X80Y75         LUT3 (Prop_lut3_I2_O)        0.329    80.476 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3/O
                         net (fo=2, routed)           0.484    80.960    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3_n_815
    SLICE_X80Y75         LUT4 (Prop_lut4_I3_O)        0.326    81.286 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7/O
                         net (fo=1, routed)           0.000    81.286    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7_n_815
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.926 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3/O[3]
                         net (fo=2, routed)           1.275    83.201    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_n_819
    SLICE_X100Y75        LUT3 (Prop_lut3_I0_O)        0.332    83.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4/O
                         net (fo=2, routed)           0.607    84.139    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4_n_815
    SLICE_X100Y76        LUT4 (Prop_lut4_I3_O)        0.355    84.494 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8/O
                         net (fo=1, routed)           0.000    84.494    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8_n_815
    SLICE_X100Y76        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    84.921 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4/O[1]
                         net (fo=2, routed)           1.381    86.302    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_n_821
    SLICE_X81Y83         LUT5 (Prop_lut5_I0_O)        0.300    86.602 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2/O
                         net (fo=2, routed)           0.484    87.087    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2_n_815
    SLICE_X82Y83         LUT6 (Prop_lut6_I0_O)        0.326    87.413 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6/O
                         net (fo=1, routed)           0.000    87.413    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6_n_815
    SLICE_X82Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    87.991 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0/O[2]
                         net (fo=2, routed)           2.151    90.142    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/out[169]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.301    90.443 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50[168]_i_12/O
                         net (fo=1, routed)           0.000    90.443    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50[168]_i_12_n_815
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    90.691 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[168]_i_3/O[3]
                         net (fo=1, routed)           1.408    92.099    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[168]_1[3]
    SLICE_X59Y52         LUT3 (Prop_lut3_I2_O)        0.332    92.431 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/err_squared_sum_V_1_fu_50[168]_i_1/O
                         net (fo=3, routed)           1.391    93.822    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993_ap_return[168]
    SLICE_X64Y66         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_985_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.534   102.713    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X64Y66         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_985_reg[168]/C
                         clock pessimism              0.115   102.828    
                         clock uncertainty           -1.500   101.327    
    SLICE_X64Y66         FDRE (Setup_fdre_C_D)       -0.275   101.052    design_1_i/runge_kutta_45_0/inst/reg_985_reg[168]
  -------------------------------------------------------------------
                         required time                        101.052    
                         arrival time                         -93.822    
  -------------------------------------------------------------------
                         slack                                  7.231    

Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        90.988ns  (logic 39.129ns (43.004%)  route 51.859ns (56.996%))
  Logic Levels:           102  (CARRY4=57 DSP48E1=1 LUT2=5 LUT3=17 LUT4=12 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 102.713 - 100.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.654     2.948    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X43Y28         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.404 f  design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=26, routed)          2.234     5.638    design_1_i/runge_kutta_45_0/inst/ap_enable_reg_pp0_iter0
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.149     5.787 f  design_1_i/runge_kutta_45_0/inst/reg_1315[84]_i_3/O
                         net (fo=16, routed)          1.602     7.389    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993_result_V_read4
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.381     7.770 f  design_1_i/runge_kutta_45_0/inst/dout_i_112/O
                         net (fo=1, routed)           0.433     8.204    design_1_i/runge_kutta_45_0/inst/dout_i_112_n_815
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.530 r  design_1_i/runge_kutta_45_0/inst/dout_i_64/O
                         net (fo=195, routed)         1.667    10.196    design_1_i/runge_kutta_45_0/inst/dout_i_64_n_815
    SLICE_X58Y56         LUT3 (Prop_lut3_I2_O)        0.116    10.312 f  design_1_i/runge_kutta_45_0/inst/dout_i_69/O
                         net (fo=1, routed)           1.485    11.797    design_1_i/runge_kutta_45_0/inst/k_V_U/dout__0_24
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.328    12.125 r  design_1_i/runge_kutta_45_0/inst/k_V_U/dout_i_16__0/O
                         net (fo=152, routed)         1.997    14.122    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/A[10]
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      3.841    17.963 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout/P[0]
                         net (fo=1, routed)           0.886    18.849    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__10_0[0]
    SLICE_X102Y0         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    19.486 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry/CO[3]
                         net (fo=1, routed)           0.000    19.486    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry_n_815
    SLICE_X102Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.603    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__0_n_815
    SLICE_X102Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.720    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__1_n_815
    SLICE_X102Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.837    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__2_n_815
    SLICE_X102Y4         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.152 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3/O[3]
                         net (fo=3, routed)           0.776    20.927    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1342_carry__3_n_819
    SLICE_X104Y9         LUT2 (Prop_lut2_I0_O)        0.307    21.234 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12/O
                         net (fo=2, routed)           0.855    22.089    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__3_i_12_n_815
    SLICE_X104Y9         LUT3 (Prop_lut3_I0_O)        0.152    22.241 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4/O
                         net (fo=2, routed)           0.677    22.918    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_4_n_815
    SLICE_X103Y9         LUT4 (Prop_lut4_I0_O)        0.348    23.266 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8/O
                         net (fo=1, routed)           0.000    23.266    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_i_8_n_815
    SLICE_X103Y9         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.798 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__4_n_815
    SLICE_X103Y10        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.037 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5/O[2]
                         net (fo=1, routed)           1.276    25.313    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1486_carry__5_n_820
    SLICE_X80Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    26.165 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.165    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__1_n_815
    SLICE_X80Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.279 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.279    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__2_n_815
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.393 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.393    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__3_n_815
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.615 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4/O[0]
                         net (fo=2, routed)           0.996    27.611    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__1622_carry__4_n_822
    SLICE_X78Y7          LUT2 (Prop_lut2_I1_O)        0.327    27.938 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3/O
                         net (fo=2, routed)           0.613    28.551    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_3_n_815
    SLICE_X79Y8          LUT4 (Prop_lut4_I3_O)        0.332    28.883 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7/O
                         net (fo=1, routed)           0.000    28.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_i_7_n_815
    SLICE_X79Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.433 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.433    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__4_n_815
    SLICE_X79Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.547 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.547    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__5_n_815
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6/O[1]
                         net (fo=1, routed)           0.917    30.798    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2048_carry__6_n_821
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.633 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.633    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__2_n_815
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.946 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3/O[3]
                         net (fo=3, routed)           1.132    33.078    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2190_carry__3_n_819
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.306    33.384 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12/O
                         net (fo=2, routed)           0.872    34.256    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__3_i_12_n_815
    SLICE_X71Y11         LUT4 (Prop_lut4_I0_O)        0.149    34.405 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4/O
                         net (fo=2, routed)           0.498    34.903    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_4_n_815
    SLICE_X70Y12         LUT5 (Prop_lut5_I0_O)        0.332    35.235 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8/O
                         net (fo=1, routed)           0.000    35.235    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_i_8_n_815
    SLICE_X70Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.767 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.767    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__4_n_815
    SLICE_X70Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.881 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.881    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__5_n_815
    SLICE_X70Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.215 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6/O[1]
                         net (fo=1, routed)           0.633    36.848    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2618_carry__6_n_821
    SLICE_X68Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    37.683 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.683    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__2_n_815
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.017 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3/O[1]
                         net (fo=1, routed)           0.670    38.687    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__2761_carry__3_n_821
    SLICE_X78Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    39.540 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.540    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__3_n_815
    SLICE_X78Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.853 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4/O[3]
                         net (fo=2, routed)           0.714    40.567    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3187_carry__4_n_819
    SLICE_X76Y20         LUT3 (Prop_lut3_I0_O)        0.331    40.898 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4/O
                         net (fo=2, routed)           0.437    41.335    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_4_n_815
    SLICE_X76Y21         LUT4 (Prop_lut4_I3_O)        0.332    41.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8/O
                         net (fo=1, routed)           0.000    41.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_i_8_n_815
    SLICE_X76Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.199 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.199    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__5_n_815
    SLICE_X76Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6/O[1]
                         net (fo=1, routed)           0.602    43.135    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3329_carry__6_n_821
    SLICE_X77Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    43.970 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.970    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__2_n_815
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3/O[3]
                         net (fo=3, routed)           1.038    45.321    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3471_carry__3_n_819
    SLICE_X78Y31         LUT3 (Prop_lut3_I0_O)        0.306    45.627 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12/O
                         net (fo=2, routed)           0.695    46.322    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__3_i_12_n_815
    SLICE_X78Y30         LUT4 (Prop_lut4_I0_O)        0.149    46.471 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4/O
                         net (fo=2, routed)           0.813    47.284    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_4_n_815
    SLICE_X79Y31         LUT5 (Prop_lut5_I0_O)        0.332    47.616 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8/O
                         net (fo=1, routed)           0.000    47.616    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_i_8_n_815
    SLICE_X79Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4/CO[3]
                         net (fo=1, routed)           0.000    48.148    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__4_n_815
    SLICE_X79Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.262 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5/CO[3]
                         net (fo=1, routed)           0.000    48.262    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__5_n_815
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.596 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6/O[1]
                         net (fo=2, routed)           0.826    49.422    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__3899_carry__6_n_821
    SLICE_X66Y36         LUT2 (Prop_lut2_I1_O)        0.298    49.720 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3/O
                         net (fo=2, routed)           0.658    50.378    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_3_n_815
    SLICE_X64Y37         LUT3 (Prop_lut3_I2_O)        0.355    50.733 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7/O
                         net (fo=1, routed)           0.000    50.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_i_7_n_815
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.283 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2/CO[3]
                         net (fo=1, routed)           0.000    51.283    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__2_n_815
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.397 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3/CO[3]
                         net (fo=1, routed)           0.000    51.397    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__3_n_815
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.511 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4/CO[3]
                         net (fo=1, routed)           0.000    51.511    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__4_n_815
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.824 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5/O[3]
                         net (fo=2, routed)           1.072    52.896    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4042_carry__5_n_819
    SLICE_X54Y41         LUT3 (Prop_lut3_I2_O)        0.331    53.227 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4/O
                         net (fo=2, routed)           0.607    53.833    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_4_n_815
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.355    54.188 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8/O
                         net (fo=1, routed)           0.000    54.188    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_i_8_n_815
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.701 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6/CO[3]
                         net (fo=1, routed)           0.000    54.701    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__6_n_815
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.818 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7/CO[3]
                         net (fo=1, routed)           0.000    54.818    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__7_n_815
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    55.141 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8/O[1]
                         net (fo=2, routed)           1.511    56.653    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4468_carry__8_n_821
    SLICE_X84Y44         LUT3 (Prop_lut3_I2_O)        0.332    56.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3/O
                         net (fo=2, routed)           0.634    57.619    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_3_n_815
    SLICE_X86Y44         LUT4 (Prop_lut4_I3_O)        0.326    57.945 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7/O
                         net (fo=1, routed)           0.000    57.945    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_i_7_n_815
    SLICE_X86Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.478 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.478    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__4_n_815
    SLICE_X86Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    58.793 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5/O[3]
                         net (fo=3, routed)           1.156    59.949    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4610_carry__5_n_819
    SLICE_X93Y28         LUT3 (Prop_lut3_I2_O)        0.307    60.256 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12/O
                         net (fo=2, routed)           1.170    61.427    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__5_i_12_n_815
    SLICE_X89Y24         LUT5 (Prop_lut5_I1_O)        0.149    61.576 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4/O
                         net (fo=2, routed)           0.660    62.236    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_4_n_815
    SLICE_X86Y28         LUT6 (Prop_lut6_I0_O)        0.332    62.568 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8/O
                         net (fo=1, routed)           0.000    62.568    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_i_8_n_815
    SLICE_X86Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.081 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6/CO[3]
                         net (fo=1, routed)           0.000    63.081    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__6_n_815
    SLICE_X86Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.198 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7/CO[3]
                         net (fo=1, routed)           0.000    63.198    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__7_n_815
    SLICE_X86Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8/O[1]
                         net (fo=2, routed)           1.213    64.733    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__4896_carry__8_n_821
    SLICE_X84Y45         LUT3 (Prop_lut3_I2_O)        0.334    65.067 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3/O
                         net (fo=2, routed)           0.637    65.704    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_3_n_815
    SLICE_X83Y45         LUT4 (Prop_lut4_I3_O)        0.332    66.036 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7/O
                         net (fo=1, routed)           0.000    66.036    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_i_7_n_815
    SLICE_X83Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.586 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.586    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__4_n_815
    SLICE_X83Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.899 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5/O[3]
                         net (fo=2, routed)           0.918    67.817    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5039_carry__5_n_819
    SLICE_X82Y46         LUT3 (Prop_lut3_I1_O)        0.331    68.148 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4/O
                         net (fo=2, routed)           0.502    68.651    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_4_n_815
    SLICE_X82Y47         LUT4 (Prop_lut4_I3_O)        0.355    69.006 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8/O
                         net (fo=1, routed)           0.000    69.006    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_i_8_n_815
    SLICE_X82Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.519 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6/CO[3]
                         net (fo=1, routed)           0.000    69.519    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__6_n_815
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    69.834 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7/O[3]
                         net (fo=2, routed)           1.580    71.414    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5323_carry__7_n_819
    SLICE_X66Y68         LUT3 (Prop_lut3_I2_O)        0.336    71.750 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1/O
                         net (fo=2, routed)           0.679    72.429    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_1_n_815
    SLICE_X66Y68         LUT4 (Prop_lut4_I3_O)        0.331    72.760 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5/O
                         net (fo=1, routed)           0.000    72.760    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_i_5_n_815
    SLICE_X66Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.136 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3/CO[3]
                         net (fo=1, routed)           0.000    73.136    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__3_n_815
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.253 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4/CO[3]
                         net (fo=1, routed)           0.000    73.253    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__4_n_815
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.370 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5/CO[3]
                         net (fo=1, routed)           0.000    73.370    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__5_n_815
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    73.589 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6/O[0]
                         net (fo=3, routed)           1.492    75.082    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5465_carry__6_n_822
    SLICE_X82Y53         LUT3 (Prop_lut3_I1_O)        0.295    75.377 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11/O
                         net (fo=2, routed)           1.094    76.470    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_11_n_815
    SLICE_X82Y64         LUT5 (Prop_lut5_I1_O)        0.150    76.620 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3/O
                         net (fo=2, routed)           1.079    77.700    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_3_n_815
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.328    78.028 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7/O
                         net (fo=1, routed)           0.000    78.028    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_i_7_n_815
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.578 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6/CO[3]
                         net (fo=1, routed)           0.000    78.578    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__6_n_815
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.912 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7/O[1]
                         net (fo=2, routed)           1.235    80.147    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5591_carry__7_n_821
    SLICE_X80Y75         LUT3 (Prop_lut3_I2_O)        0.329    80.476 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3/O
                         net (fo=2, routed)           0.484    80.960    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_3_n_815
    SLICE_X80Y75         LUT4 (Prop_lut4_I3_O)        0.326    81.286 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7/O
                         net (fo=1, routed)           0.000    81.286    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_i_7_n_815
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.926 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3/O[3]
                         net (fo=2, routed)           1.275    83.201    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5716_carry__3_n_819
    SLICE_X100Y75        LUT3 (Prop_lut3_I0_O)        0.332    83.533 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4/O
                         net (fo=2, routed)           0.607    84.139    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_4_n_815
    SLICE_X100Y76        LUT4 (Prop_lut4_I3_O)        0.355    84.494 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8/O
                         net (fo=1, routed)           0.000    84.494    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_i_8_n_815
    SLICE_X100Y76        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    84.921 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4/O[1]
                         net (fo=2, routed)           1.381    86.302    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5789_carry__4_n_821
    SLICE_X81Y83         LUT5 (Prop_lut5_I0_O)        0.300    86.602 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2/O
                         net (fo=2, routed)           0.484    87.087    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_2_n_815
    SLICE_X82Y83         LUT6 (Prop_lut6_I0_O)        0.326    87.413 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6/O
                         net (fo=1, routed)           0.000    87.413    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0_i_6_n_815
    SLICE_X82Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    88.056 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/dout__5864_carry__0/O[3]
                         net (fo=8, routed)           2.134    90.190    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/out_0[170]
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.307    90.497 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_993/mul_177s_177s_280_1_1_U68/err_squared_sum_V_1_fu_50[172]_i_14/O
                         net (fo=1, routed)           0.000    90.497    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/sum_V_fu_66_reg[172]_0[1]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.047 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]_i_3/CO[3]
                         net (fo=1, routed)           0.000    91.047    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[172]_i_3_n_815
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.381 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242/err_squared_sum_V_1_fu_50_reg[176]_i_4/O[1]
                         net (fo=1, routed)           1.263    92.644    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[176]_1[1]
    SLICE_X58Y54         LUT3 (Prop_lut3_I2_O)        0.303    92.947 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/err_squared_sum_V_1_fu_50[174]_i_1/O
                         net (fo=3, routed)           0.990    93.936    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/grp_macply_fu_993_p_dout0[141]
    SLICE_X63Y65         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.534   102.713    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/ap_clk
    SLICE_X63Y65         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[174]/C
                         clock pessimism              0.115   102.828    
                         clock uncertainty           -1.500   101.327    
    SLICE_X63Y65         FDRE (Setup_fdre_C_D)       -0.103   101.224    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1229/sum_V_fu_66_reg[174]
  -------------------------------------------------------------------
                         required time                        101.224    
                         arrival time                         -93.936    
  -------------------------------------------------------------------
                         slack                                  7.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.625     0.961    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.092     1.194    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD4
    SLICE_X6Y46          RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X6Y46          RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.174    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.625     0.961    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.092     1.194    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD4
    SLICE_X6Y46          RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X6Y46          RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.174    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.625     0.961    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.092     1.194    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD4
    SLICE_X6Y46          RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X6Y46          RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.174    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.625     0.961    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.092     1.194    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD4
    SLICE_X6Y46          RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X6Y46          RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.174    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.625     0.961    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.092     1.194    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD4
    SLICE_X6Y46          RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X6Y46          RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.174    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.625     0.961    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.092     1.194    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD4
    SLICE_X6Y46          RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X6Y46          RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.174    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.625     0.961    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.092     1.194    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD4
    SLICE_X6Y46          RAMS32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X6Y46          RAMS32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X6Y46          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.174    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.625     0.961    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.092     1.194    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/ADDRD4
    SLICE_X6Y46          RAMS32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X6Y46          RAMS32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/CLK
                         clock pessimism             -0.286     0.974    
    SLICE_X6Y46          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.174    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.595     0.931    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.141     1.072 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.134     1.206    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X22Y45         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.863     1.229    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X22Y45         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X22Y45         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.184    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.595     0.931    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.141     1.072 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.134     1.206    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X22Y45         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.863     1.229    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X22Y45         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X22Y45         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.184    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X3Y16  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X3Y16  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X0Y8   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X0Y8   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X1Y6   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X1Y6   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X1Y7   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X1Y7   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X3Y8   design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X3Y8   design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       94.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.788ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.773ns (23.797%)  route 2.475ns (76.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 102.825 - 100.000 ) 
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.818     3.112    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y24          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDPE (Prop_fdpe_C_Q)         0.478     3.590 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.879     4.469    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y24          LUT3 (Prop_lut3_I2_O)        0.295     4.764 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.596     6.360    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y27          FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.645   102.825    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y27          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230   103.054    
                         clock uncertainty           -1.500   101.554    
    SLICE_X1Y27          FDCE (Recov_fdce_C_CLR)     -0.405   101.149    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                        101.149    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 94.788    

Slack (MET) :             94.788ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.773ns (23.797%)  route 2.475ns (76.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 102.825 - 100.000 ) 
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.818     3.112    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y24          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDPE (Prop_fdpe_C_Q)         0.478     3.590 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.879     4.469    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y24          LUT3 (Prop_lut3_I2_O)        0.295     4.764 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.596     6.360    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y27          FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.645   102.825    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y27          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.230   103.054    
                         clock uncertainty           -1.500   101.554    
    SLICE_X1Y27          FDCE (Recov_fdce_C_CLR)     -0.405   101.149    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                        101.149    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 94.788    

Slack (MET) :             94.788ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.773ns (23.797%)  route 2.475ns (76.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 102.825 - 100.000 ) 
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.818     3.112    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y24          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDPE (Prop_fdpe_C_Q)         0.478     3.590 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.879     4.469    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y24          LUT3 (Prop_lut3_I2_O)        0.295     4.764 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.596     6.360    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y27          FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.645   102.825    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y27          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.230   103.054    
                         clock uncertainty           -1.500   101.554    
    SLICE_X1Y27          FDCE (Recov_fdce_C_CLR)     -0.405   101.149    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                        101.149    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 94.788    

Slack (MET) :             94.788ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.773ns (23.797%)  route 2.475ns (76.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 102.825 - 100.000 ) 
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.818     3.112    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y24          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDPE (Prop_fdpe_C_Q)         0.478     3.590 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.879     4.469    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y24          LUT3 (Prop_lut3_I2_O)        0.295     4.764 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.596     6.360    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y27          FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.645   102.825    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y27          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.230   103.054    
                         clock uncertainty           -1.500   101.554    
    SLICE_X1Y27          FDCE (Recov_fdce_C_CLR)     -0.405   101.149    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                        101.149    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 94.788    

Slack (MET) :             94.846ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.773ns (24.290%)  route 2.409ns (75.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 102.838 - 100.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.839     3.133    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y49          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDPE (Prop_fdpe_C_Q)         0.478     3.611 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.822     4.433    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.295     4.728 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.588     6.315    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y46          FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.658   102.838    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.230   103.067    
                         clock uncertainty           -1.500   101.567    
    SLICE_X7Y46          FDCE (Recov_fdce_C_CLR)     -0.405   101.162    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                        101.162    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                 94.846    

Slack (MET) :             94.846ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.773ns (24.290%)  route 2.409ns (75.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 102.838 - 100.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.839     3.133    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y49          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDPE (Prop_fdpe_C_Q)         0.478     3.611 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.822     4.433    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.295     4.728 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.588     6.315    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y46          FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.658   102.838    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.230   103.067    
                         clock uncertainty           -1.500   101.567    
    SLICE_X7Y46          FDCE (Recov_fdce_C_CLR)     -0.405   101.162    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                        101.162    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                 94.846    

Slack (MET) :             94.846ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.773ns (24.290%)  route 2.409ns (75.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 102.838 - 100.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.839     3.133    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y49          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDPE (Prop_fdpe_C_Q)         0.478     3.611 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.822     4.433    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.295     4.728 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.588     6.315    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y46          FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.658   102.838    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.230   103.067    
                         clock uncertainty           -1.500   101.567    
    SLICE_X7Y46          FDCE (Recov_fdce_C_CLR)     -0.405   101.162    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                        101.162    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                 94.846    

Slack (MET) :             94.846ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.773ns (24.290%)  route 2.409ns (75.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 102.838 - 100.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.839     3.133    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y49          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDPE (Prop_fdpe_C_Q)         0.478     3.611 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.822     4.433    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.295     4.728 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.588     6.315    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y46          FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.658   102.838    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.230   103.067    
                         clock uncertainty           -1.500   101.567    
    SLICE_X7Y46          FDCE (Recov_fdce_C_CLR)     -0.405   101.162    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                        101.162    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                 94.846    

Slack (MET) :             94.846ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.773ns (24.290%)  route 2.409ns (75.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 102.838 - 100.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.839     3.133    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y49          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDPE (Prop_fdpe_C_Q)         0.478     3.611 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.822     4.433    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.295     4.728 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.588     6.315    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y46          FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.658   102.838    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.230   103.067    
                         clock uncertainty           -1.500   101.567    
    SLICE_X7Y46          FDCE (Recov_fdce_C_CLR)     -0.405   101.162    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                        101.162    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                 94.846    

Slack (MET) :             94.846ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.773ns (24.290%)  route 2.409ns (75.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 102.838 - 100.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.839     3.133    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y49          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDPE (Prop_fdpe_C_Q)         0.478     3.611 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.822     4.433    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.295     4.728 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.588     6.315    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y46          FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.658   102.838    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.230   103.067    
                         clock uncertainty           -1.500   101.567    
    SLICE_X7Y46          FDCE (Recov_fdce_C_CLR)     -0.405   101.162    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                        101.162    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                 94.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.818%)  route 0.194ns (48.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.564     0.900    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y79         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.127    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X27Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.172 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.131     1.303    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y79         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.832     1.198    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y79         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.285     0.913    
    SLICE_X27Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     0.818    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.818%)  route 0.194ns (48.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.564     0.900    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y79         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.127    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X27Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.172 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.131     1.303    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y79         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.832     1.198    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y79         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.285     0.913    
    SLICE_X27Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     0.818    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.813%)  route 0.247ns (54.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.564     0.900    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y79         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.127    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X27Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.172 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.184     1.356    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X26Y78         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.831     1.197    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y78         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.284     0.913    
    SLICE_X26Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.846    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.813%)  route 0.247ns (54.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.564     0.900    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y79         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.127    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X27Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.172 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.184     1.356    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X26Y78         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.831     1.197    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y78         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.284     0.913    
    SLICE_X26Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.846    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.813%)  route 0.247ns (54.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.564     0.900    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y79         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.127    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X27Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.172 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.184     1.356    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X26Y78         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.831     1.197    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y78         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.284     0.913    
    SLICE_X26Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     0.842    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.245%)  route 0.276ns (59.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.618     0.954    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.095 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.145     1.240    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.045     1.285 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.131     1.416    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y31          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.886     1.252    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y31          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.285     0.967    
    SLICE_X0Y31          FDPE (Remov_fdpe_C_PRE)     -0.071     0.896    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.245%)  route 0.276ns (59.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.618     0.954    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.095 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.145     1.240    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.045     1.285 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.131     1.416    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X0Y31          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.886     1.252    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y31          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.285     0.967    
    SLICE_X0Y31          FDPE (Remov_fdpe_C_PRE)     -0.071     0.896    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.245%)  route 0.276ns (59.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.618     0.954    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.095 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.145     1.240    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.045     1.285 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.131     1.416    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X0Y31          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.886     1.252    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y31          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.285     0.967    
    SLICE_X0Y31          FDPE (Remov_fdpe_C_PRE)     -0.071     0.896    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.189%)  route 0.277ns (59.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.122     1.194    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X13Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.239 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.155     1.394    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y46         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y46         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X13Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.189%)  route 0.277ns (59.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.596     0.932    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.122     1.194    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X13Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.239 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.155     1.394    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y46         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y46         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X13Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     0.853    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.542    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.408ns  (logic 0.124ns (5.149%)  route 2.284ns (94.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.284     2.284    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y130        LUT1 (Prop_lut1_I0_O)        0.124     2.408 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.408    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y130        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.684     2.863    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y130        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.045ns (4.766%)  route 0.899ns (95.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.899     0.899    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y130        LUT1 (Prop_lut1_I0_O)        0.045     0.944 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.944    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y130        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.919     1.285    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y130        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.054ns  (logic 0.642ns (4.568%)  route 13.412ns (95.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.833     3.127    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         4.725     8.370    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X37Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.494 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         8.687    17.181    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y14          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.654     2.833    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y14          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.054ns  (logic 0.642ns (4.568%)  route 13.412ns (95.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.833     3.127    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         4.725     8.370    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X37Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.494 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         8.687    17.181    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y14          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.654     2.833    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y14          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.054ns  (logic 0.642ns (4.568%)  route 13.412ns (95.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.833     3.127    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         4.725     8.370    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X37Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.494 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         8.687    17.181    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y14          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.654     2.833    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y14          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.054ns  (logic 0.642ns (4.568%)  route 13.412ns (95.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.833     3.127    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         4.725     8.370    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X37Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.494 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         8.687    17.181    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y14          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.654     2.833    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y14          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.205ns  (logic 0.642ns (4.862%)  route 12.563ns (95.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.833     3.127    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         4.725     8.370    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X37Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.494 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         7.838    16.332    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y24          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.642     2.821    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y24          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.205ns  (logic 0.642ns (4.862%)  route 12.563ns (95.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.833     3.127    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         4.725     8.370    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X37Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.494 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         7.838    16.332    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y24          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.642     2.821    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y24          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.119ns  (logic 0.642ns (4.894%)  route 12.477ns (95.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.833     3.127    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         4.725     8.370    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X37Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.494 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         7.752    16.246    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y30          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.648     2.827    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y30          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.119ns  (logic 0.642ns (4.894%)  route 12.477ns (95.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.833     3.127    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         4.725     8.370    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X37Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.494 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         7.752    16.246    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y30          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.648     2.827    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y30          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.388ns  (logic 0.642ns (5.638%)  route 10.746ns (94.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.833     3.127    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         9.793    13.438    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.124    13.562 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          0.953    14.515    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y41          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.658     2.837    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y41          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.388ns  (logic 0.642ns (5.638%)  route 10.746ns (94.362%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.833     3.127    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.518     3.645 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         9.793    13.438    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.124    13.562 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          0.953    14.515    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y41          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       1.658     2.837    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y41          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.209ns (14.597%)  route 1.223ns (85.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.633     0.969    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         0.880     2.013    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.058 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.343     2.401    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y78         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.831     1.197    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y78         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.209ns (14.597%)  route 1.223ns (85.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.633     0.969    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         0.880     2.013    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.058 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.343     2.401    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y78         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.831     1.197    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y78         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.209ns (12.940%)  route 1.406ns (87.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.633     0.969    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         0.880     2.013    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.058 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.526     2.584    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y75         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.827     1.193    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.209ns (12.940%)  route 1.406ns (87.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.633     0.969    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         0.880     2.013    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.058 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.526     2.584    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y75         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.827     1.193    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.209ns (11.786%)  route 1.564ns (88.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.633     0.969    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         0.880     2.013    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.058 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.684     2.742    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y110        FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.909     1.275    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y110        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.209ns (11.786%)  route 1.564ns (88.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.633     0.969    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         0.880     2.013    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.058 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.684     2.742    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y110        FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.909     1.275    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y110        FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.852ns  (logic 0.209ns (7.328%)  route 2.643ns (92.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.633     0.969    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         0.880     2.013    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.058 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         1.763     3.821    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X43Y70         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.813     1.179    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y70         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.852ns  (logic 0.209ns (7.328%)  route 2.643ns (92.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.633     0.969    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         0.880     2.013    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.058 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         1.763     3.821    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X43Y70         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.813     1.179    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y70         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.108ns  (logic 0.209ns (6.724%)  route 2.899ns (93.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.633     0.969    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         0.880     2.013    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.058 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         2.019     4.077    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y49          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.896     1.262    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y49          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.108ns  (logic 0.209ns (6.724%)  route 2.899ns (93.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.633     0.969    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=108, routed)         0.880     2.013    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.058 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         2.019     4.077    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y49          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16536, routed)       0.896     1.262    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y49          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





