<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'state' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-12T09:32:24.484+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls" solutionName="solution1" date="2020-02-12T09:35:55.586+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls" solutionName="solution1" date="2020-02-12T09:35:49.182+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:36.126+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:36.115+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tdata[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tdata[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:36.094+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tdata[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tdata[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:36.082+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:36.067+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:36.059+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:36.051+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:36.041+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tkeep[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tkeep[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:36.035+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tkeep[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tkeep[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:36.027+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tkeep[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tkeep[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:36.022+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tkeep[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tkeep[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:36.013+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tkeep[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tkeep[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:36.001+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tdata[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tdata[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.991+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.985+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tdata[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tdata[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.973+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tdata[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tdata[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.967+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tdata[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tdata[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.960+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.953+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.945+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.938+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tkeep[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tkeep[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.929+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tkeep[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tkeep[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.922+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tkeep[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tkeep[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.913+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tdata[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tdata[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.907+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.901+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tkeep[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tkeep[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.892+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tkeep[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tkeep[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.882+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tkeep[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tkeep[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.874+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tkeep[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tkeep[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.862+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tkeep[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tkeep[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.856+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.849+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.842+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.836+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.829+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.823+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tkeep[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tkeep[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.813+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.797+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.790+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.781+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.775+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tstrb[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tstrb[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.769+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tstrb[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tstrb[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.759+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tstrb[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tstrb[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.749+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tstrb[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tstrb[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.742+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tstrb[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tstrb[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.707+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tstrb[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tstrb[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.699+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tstrb[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tstrb[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.691+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tkeep[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tkeep[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.683+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tstrb[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tstrb[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.675+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tkeep[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tkeep[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.667+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.648+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.641+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.632+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.627+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.621+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.612+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.603+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.593+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.588+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.583+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.578+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.573+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.568+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.563+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.558+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_araddr[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_araddr[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.553+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_araddr[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_araddr[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.546+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_araddr[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_araddr[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.541+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_araddr[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_araddr[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.536+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_arvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_arvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.510+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_rready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_rready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.503+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tstrb[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tstrb[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.489+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tstrb[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tstrb[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.482+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tstrb[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tstrb[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.475+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tstrb[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tstrb[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.469+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tstrb[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tstrb[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.454+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tstrb[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tstrb[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.444+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tstrb[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tstrb[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.438+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.430+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.425+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_wdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_wdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.416+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_bready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_bready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.411+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_wdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_wdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.405+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_wdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_wdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.397+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;out_2_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;out_2_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.388+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_3_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_3_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.376+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_2_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_2_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.359+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_awaddr[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_awaddr[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.345+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_awaddr[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_awaddr[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.335+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_awaddr[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_awaddr[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.322+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_awaddr[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_awaddr[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.317+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_wstrb[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_wstrb[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.310+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tstrb[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tstrb[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.305+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;out_1_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;out_1_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.295+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;out_3_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;out_3_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.288+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.282+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;out_0_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;out_0_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.267+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.252+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_wvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_wvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.244+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_awvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_awvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2020-02-12T09:35:35.213+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2470.684 ; gain = 298.949 ; free physical = 6431 ; free virtual = 26451&#xA;Contents of report file './report/multi_axi_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.&#xA;------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020&#xA;| Date         : Wed Feb 12 09:34:54 2020&#xA;| Host         : david running 64-bit Ubuntu 22.04.2 LTS&#xA;| Command      : report_timing_summary -file ./report/multi_axi_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7z020-clg400&#xA;| Speed File   : -1  PRODUCTION 1.12 2019-11-22&#xA;------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;  Merge Timing Exceptions                    :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock (0)&#xA;2. checking constant_clock (0)&#xA;3. checking pulse_width_clock (0)&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;5. checking no_input_delay (186)&#xA;6. checking no_output_delay (183)&#xA;7. checking multiple_clock (0)&#xA;8. checking generated_clocks (0)&#xA;9. checking loops (0)&#xA;10. checking partial_input_delay (0)&#xA;11. checking partial_output_delay (0)&#xA;12. checking latch_loops (0)&#xA;&#xA;&#xA;1. checking no_clock (0)&#xA;------------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock (0)&#xA;---------------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;------------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay (186)&#xA;--------------------------------&#xA; There are 186 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay (183)&#xA;---------------------------------&#xA; There are 183 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks (0)&#xA;--------------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops (0)&#xA;---------------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay (0)&#xA;------------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay (0)&#xA;-------------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops (0)&#xA;----------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      6.549        0.000                      0                 1047        0.256        0.000                      0                 1047        4.500        0.000                       0                   522  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----   ------------       ----------      --------------&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              6.549        0.000                      0                 1047        0.256        0.000                      0                 1047        4.500        0.000                       0                   522  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        6.549ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             6.549ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/regslice_both_out_3_V_data_V_U/count_reg[1]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/D&#xA;                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        3.444ns  (logic 1.061ns (30.807%)  route 2.383ns (69.193%))&#xA;  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xA;    Source Clock Delay      (SCD):    0.973ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=521, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_out_3_V_data_V_U/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_out_3_V_data_V_U/count_reg[1]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/regslice_both_out_3_V_data_V_U/count_reg[1]/Q&#xA;                         net (fo=4, unplaced)         0.989     2.480    bd_0_i/hls_inst/U0/regslice_both_out_3_V_data_V_U/count_reg_n_0_[1]&#xA;                         LUT6 (Prop_lut6_I0_O)        0.295     2.775 f  bd_0_i/hls_inst/U0/regslice_both_out_3_V_data_V_U/int_ap_ready_i_3/O&#xA;                         net (fo=2, unplaced)         0.913     3.688    bd_0_i/hls_inst/U0/regslice_both_out_2_V_data_V_U/ibuf_inst/int_ap_ready_reg_0&#xA;                         LUT5 (Prop_lut5_I2_O)        0.124     3.812 r  bd_0_i/hls_inst/U0/regslice_both_out_2_V_data_V_U/ibuf_inst/int_ap_ready_i_1/O&#xA;                         net (fo=6, unplaced)         0.481     4.293    bd_0_i/hls_inst/U0/regslice_both_out_2_V_data_V_U/ibuf_inst/ap_done&#xA;                         LUT3 (Prop_lut3_I0_O)        0.124     4.417 r  bd_0_i/hls_inst/U0/regslice_both_out_2_V_data_V_U/ibuf_inst/ap_CS_fsm[0]_i_1/O&#xA;                         net (fo=1, unplaced)         0.000     4.417    bd_0_i/hls_inst/U0/ap_NS_fsm[0]&#xA;                         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xA;                         net (fo=521, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk&#xA;                         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C&#xA;                         clock pessimism              0.000    10.924    &#xA;                         clock uncertainty           -0.035    10.889    &#xA;                         FDSE (Setup_fdse_C_D)        0.077    10.966    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         10.966    &#xA;                         arrival time                          -4.417    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  6.549    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.256ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/multi_axi_control_s_axi_U/FSM_onehot_wstate_reg[3]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/multi_axi_control_s_axi_U/FSM_onehot_wstate_reg[3]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.398ns  (logic 0.262ns (65.874%)  route 0.136ns (34.126%))&#xA;  Logic Levels:           1  (LUT4=1)&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.432ns&#xA;    Source Clock Delay      (SCD):    0.410ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=521, unset)          0.410     0.410    bd_0_i/hls_inst/U0/multi_axi_control_s_axi_U/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/multi_axi_control_s_axi_U/FSM_onehot_wstate_reg[3]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/multi_axi_control_s_axi_U/FSM_onehot_wstate_reg[3]/Q&#xA;                         net (fo=2, unplaced)         0.136     0.710    bd_0_i/hls_inst/U0/multi_axi_control_s_axi_U/s_axi_control_BVALID&#xA;                         LUT4 (Prop_lut4_I3_O)        0.098     0.808 r  bd_0_i/hls_inst/U0/multi_axi_control_s_axi_U/FSM_onehot_wstate[3]_i_1/O&#xA;                         net (fo=1, unplaced)         0.000     0.808    bd_0_i/hls_inst/U0/multi_axi_control_s_axi_U/FSM_onehot_wstate[3]_i_1_n_0&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/multi_axi_control_s_axi_U/FSM_onehot_wstate_reg[3]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=521, unset)          0.432     0.432    bd_0_i/hls_inst/U0/multi_axi_control_s_axi_U/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/multi_axi_control_s_axi_U/FSM_onehot_wstate_reg[3]/C&#xA;                         clock pessimism              0.000     0.432    &#xA;                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/multi_axi_control_s_axi_U/FSM_onehot_wstate_reg[3]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.552    &#xA;                         arrival time                           0.808    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.256    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 5.000 }&#xA;Period(ns):         10.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000                bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C&#xA;Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C&#xA;High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;" projectName="hls" solutionName="solution1" date="2020-02-12T09:34:54.880+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
