v 20110115 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
T 22000 17900 15 8 1 0 0 4 1
11
T 20000 17900 15 8 1 0 0 4 1
10
T 18000 17900 15 8 1 0 0 4 1
9
T 16000 17900 15 8 1 0 0 4 1
8
T 14000 17900 15 8 1 0 0 4 1
7
T 12000 17900 15 8 1 0 0 4 1
6
T 10000 17900 15 8 1 0 0 4 1
5
T 8000 17900 15 8 1 0 0 4 1
4
T 6000 17900 15 8 1 0 0 4 1
3
T 4000 17900 15 8 1 0 0 4 1
2
T 2000 17900 15 8 1 0 0 4 1
1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 3000 18000 3000 17800 15 0 0 0 -1 -1
T 18000 1100 15 8 1 0 0 4 1
9
T 20000 1100 15 8 1 0 0 4 1
10
T 22000 1100 15 8 1 0 0 4 1
11
L 19000 1200 19000 1000 15 0 0 0 -1 -1
L 21000 1200 21000 1000 15 0 0 0 -1 -1
T 22900 2000 15 8 1 0 0 4 1
A
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 17500 15 8 1 0 0 4 1
I
L 23000 3000 22800 3000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 17000 22800 17000 15 0 0 0 -1 -1
T 1100 17500 15 8 1 0 0 4 1
I
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 12000 15 8 1 0 0 4 1
F
L 1200 17000 1000 17000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 13000 1000 13000 15 0 0 0 -1 -1
T 16000 1100 15 8 1 0 0 4 1
8
T 14000 1100 15 8 1 0 0 4 1
7
T 12000 1100 15 8 1 0 0 4 1
6
T 10000 1100 15 8 1 0 0 4 1
5
T 8000 1100 15 8 1 0 0 4 1
4
T 6000 1100 15 8 1 0 0 4 1
3
T 4000 1100 15 8 1 0 0 4 1
2
T 2000 1100 15 8 1 0 0 4 1
1
T 1100 2000 15 8 1 0 0 4 1
A
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 10000 15 8 1 0 0 4 1
E
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15300 1900 15 8 1 0 0 0 1
TITLE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 15300 1600 15 8 1 0 0 0 1
FILE:
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 19800 1300 5 10 1 1 0 0 1
author=Tom King
T 15900 1600 5 10 1 1 0 0 1
file=Bone_JTAG_PG2.sch
}
T 15900 1300 9 10 1 0 0 0 1
4
T 17400 1300 9 10 1 0 0 0 1
4
T 19800 1600 9 10 1 0 0 0 1
0.9
T 16000 2000 9 10 1 0 0 0 1
BeagleBone JTAG Programmer/Debugger
B 14900 13100 3700 2800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 14400 15400 14900 15400 1 0 0
{
T 14400 15400 5 10 0 0 0 0 1
pintype=unknown
T 14955 15395 5 10 1 1 0 0 1
pinlabel=SCL
T 14805 15445 5 10 1 1 0 6 1
pinnumber=0
T 14400 15400 5 10 0 0 0 0 1
pinseq=0
}
P 14400 14900 14900 14900 1 0 0
{
T 14400 14900 5 10 0 0 0 0 1
pintype=unknown
T 14955 14895 5 10 1 1 0 0 1
pinlabel=SDA
T 14805 14945 5 10 1 1 0 6 1
pinnumber=0
T 14400 14900 5 10 0 0 0 0 1
pinseq=0
}
P 16400 16300 16400 15900 1 0 0
{
T 16400 16300 5 10 0 0 0 0 1
pintype=unknown
T 16400 15845 5 10 1 1 90 6 1
pinlabel=Vcc
T 16350 15995 5 10 1 1 90 0 1
pinnumber=0
T 16400 16300 5 10 0 0 0 0 1
pinseq=0
}
P 16200 12500 16200 13100 1 0 0
{
T 16200 12500 5 10 0 0 0 0 1
pintype=unknown
T 16400 13155 5 10 1 1 90 0 1
pinlabel=GND
T 16150 13005 5 10 1 1 90 6 1
pinnumber=0
T 16200 12500 5 10 0 0 0 0 1
pinseq=0
}
P 19200 15400 18600 15400 1 0 0
{
T 19200 15400 5 10 0 0 0 0 1
pintype=unknown
T 18545 15395 5 10 1 1 0 6 1
pinlabel=OUT
T 18695 15445 5 10 1 1 0 0 1
pinnumber=0
T 19200 15400 5 10 0 0 0 0 1
pinseq=0
}
P 17200 12600 17200 13100 1 0 0
{
T 17200 12600 5 10 0 0 0 0 1
pintype=unknown
T 17400 13155 5 10 1 1 90 0 1
pinlabel=*EN
T 17150 13005 5 10 1 1 90 6 1
pinnumber=0
T 17200 12600 5 10 0 0 0 0 1
pinseq=0
}
T 16500 14400 9 10 1 0 0 0 1
Si570
C 12800 15300 1 0 0 EMBEDDEDinput-1.sym
[
P 13400 15400 13600 15400 1 0 1
{
T 13250 15350 5 6 0 1 0 0 1
pinnumber=1
T 13250 15350 5 6 0 0 0 0 1
pinseq=1
}
L 12800 15500 12800 15300 3 0 0 0 -1 -1
L 12800 15500 13300 15500 3 0 0 0 -1 -1
L 13300 15500 13400 15400 3 0 0 0 -1 -1
L 13400 15400 13300 15300 3 0 0 0 -1 -1
L 13300 15300 12800 15300 3 0 0 0 -1 -1
T 12800 15600 5 10 0 0 0 0 1
device=INPUT
]
{
T 12800 15600 5 10 0 0 0 0 1
device=I2C1-SCL
T 11900 15400 5 10 1 1 0 0 1
netname=I2C1-SCL
}
C 17300 11400 1 90 0 EMBEDDEDinput-1.sym
[
P 17200 12000 17200 12200 1 0 1
{
T 17250 11850 5 6 0 1 90 0 1
pinnumber=1
T 17250 11850 5 6 0 0 90 0 1
pinseq=1
}
L 17100 11400 17300 11400 3 0 0 0 -1 -1
L 17100 11400 17100 11900 3 0 0 0 -1 -1
L 17100 11900 17200 12000 3 0 0 0 -1 -1
L 17200 12000 17300 11900 3 0 0 0 -1 -1
L 17300 11900 17300 11400 3 0 0 0 -1 -1
T 17000 11400 5 10 0 0 90 0 1
device=INPUT
]
{
T 17000 11400 5 10 0 0 90 0 1
device=INPUT
T 17300 10400 5 10 1 1 90 0 1
netname=GPIO2_1
}
C 13600 14800 1 0 1 EMBEDDEDio-1.sym
[
P 13600 14900 13400 14900 1 0 0
{
T 13450 14950 5 10 0 1 0 0 1
pinnumber=1
T 13350 15050 9 10 0 0 0 6 1
pinlabel=I/O
T 13350 15250 5 10 0 0 0 6 1
pinseq=1
T 13350 15150 5 10 0 0 0 6 1
pintype=io
}
L 12900 15000 12800 14900 3 0 0 0 -1 -1
L 12800 14900 12900 14800 3 0 0 0 -1 -1
L 13400 14900 13300 14800 3 0 0 0 -1 -1
L 13300 15000 13400 14900 3 0 0 0 -1 -1
L 13300 15000 12900 15000 3 0 0 0 -1 -1
L 13300 14800 12900 14800 3 0 0 0 -1 -1
T 12700 15000 5 10 0 0 0 6 1
net=IO:1
T 13400 15400 5 10 0 0 0 6 1
device=none
T 13400 15500 5 10 0 0 0 6 1
description=I/O module port
T 12700 14900 5 10 0 1 0 7 1
value=IO
]
{
T 12700 14900 5 10 1 1 0 6 1
netname=I2C1-SDA
T 13400 15400 5 10 0 0 0 6 1
device=none
T 12700 14900 5 10 0 1 0 7 1
value=IO
}
C 16200 16700 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 16400 16700 16400 16900 1 0 0
{
T 16450 16750 5 6 0 1 0 0 1
pinnumber=1
T 16450 16750 5 6 0 0 0 0 1
pinseq=1
T 16450 16750 5 6 0 1 0 0 1
pinlabel=1
T 16450 16750 5 6 0 1 0 0 1
pintype=pwr
}
L 16250 16900 16550 16900 3 0 0 0 -1 -1
T 16275 16950 9 8 1 0 0 0 1
+3.3V
T 16500 16700 8 8 0 0 0 0 1
net=+3.3V:1
]
C 16100 11600 1 0 0 EMBEDDEDgnd-1.sym
[
P 16200 11700 16200 11900 1 0 1
{
T 16258 11761 5 4 0 1 0 0 1
pinnumber=1
T 16258 11761 5 4 0 0 0 0 1
pinseq=1
T 16258 11761 5 4 0 1 0 0 1
pinlabel=1
T 16258 11761 5 4 0 1 0 0 1
pintype=pwr
}
L 16100 11700 16300 11700 3 0 0 0 -1 -1
L 16155 11650 16245 11650 3 0 0 0 -1 -1
L 16180 11610 16220 11610 3 0 0 0 -1 -1
T 16400 11650 8 10 0 0 0 0 1
net=GND:1
]
C 19500 15300 1 0 0 EMBEDDEDoutput-1.sym
[
P 19500 15400 19700 15400 1 0 0
{
T 19750 15350 5 6 0 1 0 0 1
pinnumber=1
T 19750 15350 5 6 0 0 0 0 1
pinseq=1
}
L 19700 15500 19700 15300 3 0 0 0 -1 -1
L 19700 15500 20200 15500 3 0 0 0 -1 -1
L 20200 15500 20300 15400 3 0 0 0 -1 -1
L 20300 15400 20200 15300 3 0 0 0 -1 -1
L 20200 15300 19700 15300 3 0 0 0 -1 -1
T 19600 15600 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 19600 15600 5 10 0 0 0 0 1
device=OUTPUT
T 20400 15300 5 10 1 1 0 0 1
netname=CPLD_CLK
}
N 13600 15400 14400 15400 4
N 13600 14900 14400 14900 4
N 16200 11900 16200 12500 4
N 16400 16300 16400 16700 4
N 19200 15400 19500 15400 4
N 17200 12200 17200 12600 4
