--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml mig_30.twx mig_30.ncd -o mig_30.twr mig_30.pcf

Design file:              mig_30.ncd
Physical constraint file: mig_30.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY 
   FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO        TIMEGRP "RAMS" TS_SYS_CLK * 
   4; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y111.DQ                   IODELAY_X0Y222.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y222.DATAOUT            ILOGIC_X0Y222.SR                      0.838  
IODELAY_X0Y222.DATAOUT            ILOGIC_X0Y222.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y110.DQ                   IODELAY_X0Y220.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y220.DATAOUT            ILOGIC_X0Y220.SR                      0.803  
IODELAY_X0Y220.DATAOUT            ILOGIC_X0Y220.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y109.DQ                   IODELAY_X0Y218.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y218.DATAOUT            ILOGIC_X0Y218.SR                      0.805  
IODELAY_X0Y218.DATAOUT            ILOGIC_X0Y218.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.532ns.
--------------------------------------------------------------------------------
Slack:                  0.068ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
Report:    0.532ns delay meets   0.600ns timing constraint by 0.068ns
From                              To                                Delay(ns)
SLICE_X0Y91.DQ                    IODELAY_X0Y182.DATAIN                 0.532  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y182.DATAOUT            ILOGIC_X0Y182.SR                      0.803  
IODELAY_X0Y182.DATAOUT            ILOGIC_X0Y182.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y90.DQ                    IODELAY_X0Y180.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y180.DATAOUT            ILOGIC_X0Y180.SR                      0.803  
IODELAY_X0Y180.DATAOUT            ILOGIC_X0Y180.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y89.DQ                    IODELAY_X0Y178.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.835ns delay meets   0.850ns timing constraint by 0.015ns
From                              To                                Delay(ns)
IODELAY_X0Y178.DATAOUT            ILOGIC_X0Y178.SR                      0.835  
IODELAY_X0Y178.DATAOUT            ILOGIC_X0Y178.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y71.DQ                    IODELAY_X0Y142.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y142.DATAOUT            ILOGIC_X0Y142.SR                      0.838  
IODELAY_X0Y142.DATAOUT            ILOGIC_X0Y142.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y70.DQ                    IODELAY_X0Y140.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y140.DATAOUT            ILOGIC_X0Y140.SR                      0.803  
IODELAY_X0Y140.DATAOUT            ILOGIC_X0Y140.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 3.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.416ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 1.167ns (Tdcmpw_CLKIN_250_300)
  Physical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Logical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: u_ddr2_infrastructure/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 1.416ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.167ns (Tdcmpw_CLKIN_250_300)
  Physical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Logical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: u_ddr2_infrastructure/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 3.750ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0
  Logical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y5.CLKOUT0
  Clock network: u_ddr2_infrastructure/clk0_bufg_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK_200 = PERIOD TIMEGRP "SYS_CLK_200" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_4 (SLICE_X27Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_infrastructure/rst200_sync_r_3 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.246ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (0.141 - 0.179)
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_infrastructure/rst200_sync_r_3 to u_ddr2_infrastructure/rst200_sync_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y77.DQ      Tcko                  0.450   u_ddr2_infrastructure/rst200_sync_r<3>
                                                       u_ddr2_infrastructure/rst200_sync_r_3
    SLICE_X27Y77.AX      net (fanout=1)        0.804   u_ddr2_infrastructure/rst200_sync_r<3>
    SLICE_X27Y77.CLK     Tdick                -0.008   u_ddr2_infrastructure/rst200_sync_r<7>
                                                       u_ddr2_infrastructure/rst200_sync_r_4
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (0.442ns logic, 0.804ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_14 (SLICE_X24Y80.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_infrastructure/rst200_sync_r_13 to u_ddr2_infrastructure/rst200_sync_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y80.BQ      Tcko                  0.471   u_ddr2_infrastructure/rst200_sync_r<15>
                                                       u_ddr2_infrastructure/rst200_sync_r_13
    SLICE_X24Y80.CX      net (fanout=1)        0.814   u_ddr2_infrastructure/rst200_sync_r<13>
    SLICE_X24Y80.CLK     Tdick                -0.005   u_ddr2_infrastructure/rst200_sync_r<15>
                                                       u_ddr2_infrastructure/rst200_sync_r_14
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X26Y77.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_infrastructure/rst200_sync_r_1 to u_ddr2_infrastructure/rst200_sync_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y77.BQ      Tcko                  0.450   u_ddr2_infrastructure/rst200_sync_r<3>
                                                       u_ddr2_infrastructure/rst200_sync_r_1
    SLICE_X26Y77.CX      net (fanout=1)        0.821   u_ddr2_infrastructure/rst200_sync_r<1>
    SLICE_X26Y77.CLK     Tdick                 0.004   u_ddr2_infrastructure/rst200_sync_r<3>
                                                       u_ddr2_infrastructure/rst200_sync_r_2
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS_CLK_200 = PERIOD TIMEGRP "SYS_CLK_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X24Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (1.302 - 1.146)
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst200_sync_r_11 to u_ddr2_infrastructure/rst200_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y78.DQ      Tcko                  0.414   u_ddr2_infrastructure/rst200_sync_r<11>
                                                       u_ddr2_infrastructure/rst200_sync_r_11
    SLICE_X24Y80.AX      net (fanout=1)        0.427   u_ddr2_infrastructure/rst200_sync_r<11>
    SLICE_X24Y80.CLK     Tckdi       (-Th)     0.236   u_ddr2_infrastructure/rst200_sync_r<15>
                                                       u_ddr2_infrastructure/rst200_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.178ns logic, 0.427ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X15Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst200_sync_r_20 to u_ddr2_infrastructure/rst200_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.AQ      Tcko                  0.414   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_20
    SLICE_X15Y83.BX      net (fanout=1)        0.282   u_ddr2_infrastructure/rst200_sync_r<20>
    SLICE_X15Y83.CLK     Tckdi       (-Th)     0.231   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X23Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst200_sync_r_16 to u_ddr2_infrastructure/rst200_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y80.AQ      Tcko                  0.414   u_ddr2_infrastructure/rst200_sync_r<19>
                                                       u_ddr2_infrastructure/rst200_sync_r_16
    SLICE_X23Y80.BX      net (fanout=1)        0.282   u_ddr2_infrastructure/rst200_sync_r<16>
    SLICE_X23Y80.CLK     Tckdi       (-Th)     0.231   u_ddr2_infrastructure/rst200_sync_r<19>
                                                       u_ddr2_infrastructure/rst200_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK_200 = PERIOD TIMEGRP "SYS_CLK_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: u_ddr2_infrastructure/CLK_200_BUFG/I0
  Logical resource: u_ddr2_infrastructure/CLK_200_BUFG/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: u_ddr2_infrastructure/clk200_ibufg
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: u_ddr2_infrastructure/rst200_sync_r<24>/SR
  Logical resource: u_ddr2_infrastructure/rst200_sync_r_24/SR
  Location pin: SLICE_X14Y85.SR
  Clock network: u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: u_ddr2_infrastructure/rst200_sync_r<24>/SR
  Logical resource: u_ddr2_infrastructure/rst200_sync_r_24/SR
  Location pin: SLICE_X14Y85.SR
  Clock network: u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 384 paths analyzed, 384 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.799ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_32 (SLICE_X10Y92.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_32 (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.401ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (3.348 - 3.554)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y78.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X9Y93.D4       net (fanout=32)       2.235   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<4>
    SLICE_X9Y93.D        Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_n_180_r1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/rd_data_fall1
    SLICE_X10Y92.AX      net (fanout=2)        0.634   u_ddr2_top_0/u_mem_if_top/rd_data_fall<32>
    SLICE_X10Y92.CLK     Tdick                -0.012   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<35>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_32
    -------------------------------------------------  ---------------------------
    Total                                      3.401ns (0.532ns logic, 2.869ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_36 (SLICE_X7Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_36 (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.365ns (Levels of Logic = 1)
  Clock Path Skew:      -0.188ns (3.366 - 3.554)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y78.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X6Y91.D4       net (fanout=32)       1.809   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<4>
    SLICE_X6Y91.D        Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/rd_data_fall1
    SLICE_X7Y87.AX       net (fanout=2)        1.020   u_ddr2_top_0/u_mem_if_top/rd_data_fall<36>
    SLICE_X7Y87.CLK      Tdick                -0.008   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<39>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_36
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (0.536ns logic, 2.829ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_34 (SLICE_X10Y92.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_34 (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.223ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (3.348 - 3.554)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y78.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X9Y93.A4       net (fanout=32)       2.062   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<4>
    SLICE_X9Y93.A        Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_n_180_r1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/rd_data_fall1
    SLICE_X10Y92.CX      net (fanout=2)        0.622   u_ddr2_top_0/u_mem_if_top/rd_data_fall<34>
    SLICE_X10Y92.CLK     Tdick                -0.005   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<35>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_34
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (0.539ns logic, 2.684ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22 (SLICE_X19Y102.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.743ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.310ns (3.630 - 3.320)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.CQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel
    SLICE_X19Y102.C5     net (fanout=32)       0.524   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<2>
    SLICE_X19Y102.CLK    Tah         (-Th)     0.195   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<23>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_22_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22
    -------------------------------------------------  ---------------------------
    Total                                      0.743ns (0.219ns logic, 0.524ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_52 (SLICE_X8Y73.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.235ns (3.540 - 3.305)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y78.CQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X8Y73.A6       net (fanout=32)       0.546   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X8Y73.CLK      Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<55>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_52_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_52
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.195ns logic, 0.546ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53 (SLICE_X8Y73.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.744ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.235ns (3.540 - 3.305)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y78.CQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X8Y73.B6       net (fanout=32)       0.552   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X8Y73.CLK      Tah         (-Th)     0.222   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<55>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_53_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53
    -------------------------------------------------  ---------------------------
    Total                                      0.744ns (0.192ns logic, 0.552ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP 
"TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.991ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_33 (SLICE_X11Y92.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_33 (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.910ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (1.250 - 1.266)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y75.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux
    SLICE_X11Y92.B2      net (fanout=16)       2.433   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<4>
    SLICE_X11Y92.CLK     Tas                   0.027   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<35>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_33_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_33
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (0.477ns logic, 2.433ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62 (SLICE_X3Y64.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62 (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.721ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.570 - 0.544)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y75.DQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    SLICE_X3Y64.C2       net (fanout=16)       2.242   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
    SLICE_X3Y64.CLK      Tas                   0.029   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<63>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_62_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62
    -------------------------------------------------  ---------------------------
    Total                                      2.721ns (0.479ns logic, 2.242ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_58 (SLICE_X9Y74.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_58 (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.675ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.527 - 0.544)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y75.DQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    SLICE_X9Y74.C1       net (fanout=16)       2.196   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
    SLICE_X9Y74.CLK      Tas                   0.029   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<59>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_58_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_58
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (0.479ns logic, 2.196ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_56 (SLICE_X19Y73.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.644ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.016ns (0.523 - 0.507)
  Source Clock:         clk0_tb_OBUF rising at 3.750ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y75.DQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    SLICE_X19Y73.A6      net (fanout=16)       0.443   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
    SLICE_X19Y73.CLK     Tah         (-Th)     0.197   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<59>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_56_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_56
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.217ns logic, 0.443ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_57 (SLICE_X19Y73.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.648ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_57 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.664ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.016ns (0.523 - 0.507)
  Source Clock:         clk0_tb_OBUF rising at 3.750ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y75.DQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    SLICE_X19Y73.B6      net (fanout=16)       0.446   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
    SLICE_X19Y73.CLK     Tah         (-Th)     0.196   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<59>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_57_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_57
    -------------------------------------------------  ---------------------------
    Total                                      0.664ns (0.218ns logic, 0.446ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31 (SLICE_X12Y94.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.835ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.918ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.083ns (0.544 - 0.461)
  Source Clock:         clk0_tb_OBUF rising at 3.750ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y94.DQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    SLICE_X12Y94.D5      net (fanout=16)       0.720   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
    SLICE_X12Y94.CLK     Tah         (-Th)     0.216   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<31>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_31_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31
    -------------------------------------------------  ---------------------------
    Total                                      0.918ns (0.198ns logic, 0.720ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 295 paths analyzed, 295 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.453ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64 (SLICE_X13Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64 (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.052ns (Levels of Logic = 1)
  Clock Path Skew:      -0.209ns (3.338 - 3.547)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at 0.937ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y64.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y80.A6      net (fanout=154)      2.244   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y80.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X13Y96.SR      net (fanout=14)       1.717   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X13Y96.CLK     Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<64>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64
    -------------------------------------------------  ---------------------------
    Total                                      5.052ns (1.091ns logic, 3.961ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39 (SLICE_X24Y70.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.928ns (Levels of Logic = 1)
  Clock Path Skew:      -0.324ns (3.223 - 3.547)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at 0.937ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y64.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X13Y81.A6      net (fanout=154)      2.100   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X13Y81.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X24Y70.SR      net (fanout=16)       1.737   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X24Y70.CLK     Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<39>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39
    -------------------------------------------------  ---------------------------
    Total                                      4.928ns (1.091ns logic, 3.837ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38 (SLICE_X24Y70.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.925ns (Levels of Logic = 1)
  Clock Path Skew:      -0.324ns (3.223 - 3.547)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at 0.937ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y64.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X13Y81.A6      net (fanout=154)      2.100   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X13Y81.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X24Y70.SR      net (fanout=16)       1.737   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X24Y70.CLK     Tsrck                 0.544   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<39>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38
    -------------------------------------------------  ---------------------------
    Total                                      4.925ns (1.088ns logic, 3.837ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121 (SLICE_X20Y64.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.213ns (3.512 - 3.299)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at -2.813ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y64.AQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X20Y64.A6      net (fanout=154)      0.560   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X20Y64.CLK     Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<123>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<121>11
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.195ns logic, 0.560ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122 (SLICE_X20Y64.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.759ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.213ns (3.512 - 3.299)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at -2.813ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y64.AQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X20Y64.B6      net (fanout=154)      0.567   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X20Y64.CLK     Tah         (-Th)     0.222   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<123>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<122>11
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.192ns logic, 0.567ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117 (SLICE_X21Y64.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.764ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.213ns (3.512 - 3.299)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at -2.813ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y64.AQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X21Y64.A6      net (fanout=154)      0.547   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X21Y64.CLK     Tah         (-Th)     0.197   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<119>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<117>11
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117
    -------------------------------------------------  ---------------------------
    Total                                      0.764ns (0.217ns logic, 0.547ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS"         TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.243ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y74.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.865ns (Levels of Logic = 1)
  Clock Path Skew:      -0.186ns (3.251 - 3.437)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y74.BQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly
    SLICE_X24Y74.A2      net (fanout=1)        1.387   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<25>
    SLICE_X24Y74.CLK     Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<4>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.865ns (0.478ns logic, 1.387ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y77.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.844ns (Levels of Logic = 1)
  Clock Path Skew:      -0.187ns (3.260 - 3.447)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.BQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly
    SLICE_X24Y77.B2      net (fanout=1)        1.370   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<5>
    SLICE_X24Y77.CLK     Tas                   0.003   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.844ns (0.474ns logic, 1.370ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y74.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.681ns (Levels of Logic = 1)
  Clock Path Skew:      -0.186ns (3.251 - 3.437)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y74.CQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly
    SLICE_X24Y74.A3      net (fanout=1)        1.203   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<26>
    SLICE_X24Y74.CLK     Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<4>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.681ns (0.478ns logic, 1.203ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y76.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.228ns (3.502 - 3.274)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.CQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly
    SLICE_X24Y76.B6      net (fanout=1)        0.282   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<14>
    SLICE_X24Y76.CLK     Tah         (-Th)     0.222   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.192ns logic, 0.282ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y74.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.250ns (3.495 - 3.245)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.DQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly
    SLICE_X24Y74.B5      net (fanout=1)        0.358   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
    SLICE_X24Y74.CLK     Tah         (-Th)     0.222   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<4>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.192ns logic, 0.358ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y76.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.542ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.228ns (3.502 - 3.274)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.BQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly
    SLICE_X24Y76.B5      net (fanout=1)        0.350   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<13>
    SLICE_X24Y76.CLK     Tah         (-Th)     0.222   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.542ns (0.192ns logic, 0.350ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS"         TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.886ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y86.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.442ns (Levels of Logic = 1)
  Clock Path Skew:      -0.252ns (3.293 - 3.545)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y85.AQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly
    SLICE_X44Y86.A2      net (fanout=1)        0.964   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<0>
    SLICE_X44Y86.CLK     Tas                   0.007   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.442ns (0.478ns logic, 0.964ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y86.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.250ns (Levels of Logic = 1)
  Clock Path Skew:      -0.252ns (3.293 - 3.545)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y85.BQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X44Y86.A3      net (fanout=1)        0.772   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<1>
    SLICE_X44Y86.CLK     Tas                   0.007   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.478ns logic, 0.772ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y86.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.046ns (Levels of Logic = 1)
  Clock Path Skew:      -0.252ns (3.293 - 3.545)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y85.DQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X44Y86.A5      net (fanout=1)        0.568   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
    SLICE_X44Y86.CLK     Tas                   0.007   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.478ns logic, 0.568ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y86.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.243ns (3.540 - 3.297)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y85.CQ      Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X44Y86.A4      net (fanout=1)        0.490   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<2>
    SLICE_X44Y86.CLK     Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.214ns logic, 0.490ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y86.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.731ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.261ns (3.540 - 3.279)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y85.CQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X44Y86.A6      net (fanout=1)        0.536   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
    SLICE_X44Y86.CLK     Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.731ns (0.195ns logic, 0.536ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y86.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.243ns (3.540 - 3.297)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y85.DQ      Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X44Y86.A5      net (fanout=1)        0.523   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
    SLICE_X44Y86.CLK     Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.214ns logic, 0.523ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.860ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X48Y67.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.415ns (Levels of Logic = 1)
  Clock Path Skew:      -0.253ns (3.235 - 3.488)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly
    SLICE_X48Y67.A2      net (fanout=1)        0.958   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<0>
    SLICE_X48Y67.CLK     Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.415ns (0.457ns logic, 0.958ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X48Y67.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.238ns (Levels of Logic = 1)
  Clock Path Skew:      -0.253ns (3.235 - 3.488)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.BQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X48Y67.A3      net (fanout=1)        0.781   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<1>
    SLICE_X48Y67.CLK     Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.457ns logic, 0.781ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X48Y67.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.148ns (Levels of Logic = 1)
  Clock Path Skew:      -0.253ns (3.235 - 3.488)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.CQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X48Y67.A4      net (fanout=1)        0.691   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<2>
    SLICE_X48Y67.CLK     Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.148ns (0.457ns logic, 0.691ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X48Y67.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.244ns (3.478 - 3.234)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y68.AQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X48Y67.A6      net (fanout=1)        0.272   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
    SLICE_X48Y67.CLK     Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.195ns logic, 0.272ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X48Y67.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.234ns (3.478 - 3.244)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.DQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X48Y67.A5      net (fanout=1)        0.361   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
    SLICE_X48Y67.CLK     Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.195ns logic, 0.361ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X48Y67.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.234ns (3.478 - 3.244)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.CQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X48Y67.A4      net (fanout=1)        0.636   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<2>
    SLICE_X48Y67.CLK     Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.195ns logic, 0.636ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         1.9 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.710ns.
 Maximum delay is   1.879ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y154.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.911ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.290 - 0.223)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y142.Q2     Tickq                 0.530   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y154.CE1    net (fanout=8)        0.800   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y154.CLK    Tice1ck               0.581   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (1.111ns logic, 0.800ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.887ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.290 - 0.223)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y142.Q2     Tickq                 0.530   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y154.CE1    net (fanout=8)        0.800   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y154.CLKB   Tice1ck               0.557   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (1.087ns logic, 0.800ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y203.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y218.Q2     Tickq                 0.530   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y203.CE1    net (fanout=8)        0.819   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y203.CLK    Tice1ck               0.581   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.930ns (1.111ns logic, 0.819ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.906ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y218.Q2     Tickq                 0.530   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y203.CE1    net (fanout=8)        0.819   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y203.CLKB   Tice1ck               0.557   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (1.087ns logic, 0.819ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y202.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y218.Q2     Tickq                 0.530   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y202.CE1    net (fanout=8)        0.819   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y202.CLK    Tice1ck               0.581   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.930ns (1.111ns logic, 0.819ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.906ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y218.Q2     Tickq                 0.530   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y202.CE1    net (fanout=8)        0.819   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y202.CLKB   Tice1ck               0.557   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (1.087ns logic, 0.819ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         1.9 ns;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y224.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.076ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q2     Tickq                 0.488   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y224.CE1    net (fanout=8)        0.327   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y224.CLKB   Tickce1     (-Th)    -0.261   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.076ns (0.749ns logic, 0.327ns route)
                                                       (69.6% logic, 30.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q2     Tickq                 0.488   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y224.CE1    net (fanout=8)        0.327   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y224.CLK    Tickce1     (-Th)    -0.287   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.775ns logic, 0.327ns route)
                                                       (70.3% logic, 29.7% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y184.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.076ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y180.Q2     Tickq                 0.488   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y184.CE1    net (fanout=8)        0.327   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y184.CLKB   Tickce1     (-Th)    -0.261   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.076ns (0.749ns logic, 0.327ns route)
                                                       (69.6% logic, 30.4% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y184.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y180.Q2     Tickq                 0.488   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y184.CE1    net (fanout=8)        0.327   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y184.CLK    Tickce1     (-Th)    -0.287   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.775ns logic, 0.327ns route)
                                                       (70.3% logic, 29.7% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y144.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y140.Q2     Tickq                 0.488   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y144.CE1    net (fanout=8)        0.339   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y144.CLKB   Tickce1     (-Th)    -0.261   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.749ns logic, 0.339ns route)
                                                       (68.8% logic, 31.2% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y144.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.114ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y140.Q2     Tickq                 0.488   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y144.CE1    net (fanout=8)        0.339   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y144.CLK    Tickce1     (-Th)    -0.287   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.114ns (0.775ns logic, 0.339ns route)
                                                       (69.6% logic, 30.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP       
  "u_ddr2_infrastructure_clk0_bufg_in" TS_SYS_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3109 paths analyzed, 1789 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.520ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11 (SLICE_X6Y68.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.401ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (1.226 - 1.280)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2 to u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.CQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
    SLICE_X11Y59.D4      net (fanout=16)       1.521   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
    SLICE_X11Y59.D       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv1
    SLICE_X6Y68.SR       net (fanout=1)        0.789   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv
    SLICE_X6Y68.CLK      Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<12>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11
    -------------------------------------------------  ---------------------------
    Total                                      3.401ns (1.091ns logic, 2.310ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.273ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (1.226 - 1.283)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X11Y59.D5      net (fanout=28)       1.393   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X11Y59.D       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv1
    SLICE_X6Y68.SR       net (fanout=1)        0.789   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv
    SLICE_X6Y68.CLK      Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<12>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.091ns logic, 2.182ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.241ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (1.226 - 1.286)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y53.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X11Y59.D2      net (fanout=31)       1.361   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X11Y59.D       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv1
    SLICE_X6Y68.SR       net (fanout=1)        0.789   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv
    SLICE_X6Y68.CLK      Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<12>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.091ns logic, 2.150ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12 (SLICE_X6Y68.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.401ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (1.226 - 1.280)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2 to u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.CQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
    SLICE_X11Y59.D4      net (fanout=16)       1.521   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2
    SLICE_X11Y59.D       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv1
    SLICE_X6Y68.SR       net (fanout=1)        0.789   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv
    SLICE_X6Y68.CLK      Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<12>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12
    -------------------------------------------------  ---------------------------
    Total                                      3.401ns (1.091ns logic, 2.310ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.273ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (1.226 - 1.283)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X11Y59.D5      net (fanout=28)       1.393   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X11Y59.D       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv1
    SLICE_X6Y68.SR       net (fanout=1)        0.789   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv
    SLICE_X6Y68.CLK      Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<12>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.091ns logic, 2.182ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.241ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (1.226 - 1.286)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y53.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X11Y59.D2      net (fanout=31)       1.361   u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X11Y59.D       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv1
    SLICE_X6Y68.SR       net (fanout=1)        0.789   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv
    SLICE_X6Y68.CLK      Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<12>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.091ns logic, 2.150ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr (OLOGIC_X0Y200.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (1.386 - 1.317)
  Source Clock:         clk0_tb_OBUF rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y68.CQ       Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<12>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12
    SLICE_X6Y85.D5       net (fanout=1)        1.174   u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<12>
    SLICE_X6Y85.D        Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<11>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<12>1
    OLOGIC_X0Y200.D1     net (fanout=1)        1.339   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<12>
    OLOGIC_X0Y200.CLK    Todck                 0.434   ddr2_a_12_OBUF
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr
    -------------------------------------------------  ---------------------------
    Total                                      3.491ns (0.978ns logic, 2.513ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clk0_bufg_in" TS_SYS_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (SLICE_X22Y75.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.202ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.667ns (Levels of Logic = 0)
  Clock Path Skew:      0.273ns (3.522 - 3.249)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6 to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y79.CQ      Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6
    SLICE_X22Y75.CX      net (fanout=1)        0.452   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<6>
    SLICE_X22Y75.CLK     Tckdi       (-Th)     0.218   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.667ns (0.215ns logic, 0.452ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r (SLICE_X11Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.657ns (Levels of Logic = 0)
  Clock Path Skew:      0.251ns (3.560 - 3.309)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y60.AQ      Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X11Y56.AX      net (fanout=2)        0.453   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X11Y56.CLK     Tckdi       (-Th)     0.229   u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
    -------------------------------------------------  ---------------------------
    Total                                      0.657ns (0.204ns logic, 0.453ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (SLICE_X22Y75.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.690ns (Levels of Logic = 0)
  Clock Path Skew:      0.273ns (3.522 - 3.249)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0_tb_OBUF rising at 0.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7 to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y79.DQ      Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7
    SLICE_X22Y75.DX      net (fanout=1)        0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
    SLICE_X22Y75.CLK     Tckdi       (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.214ns logic, 0.476ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clk0_bufg_in" TS_SYS_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y223.SR
  Clock network: u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y221.SR
  Clock network: u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y219.SR
  Clock network: u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP      
   "u_ddr2_infrastructure_clk90_bufg_in" TS_SYS_CLK PHASE 0.9375 ns HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 648 paths analyzed, 641 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.487ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39 (SLICE_X24Y70.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.209ns (Levels of Logic = 1)
  Clock Path Skew:      -0.213ns (1.125 - 1.338)
  Source Clock:         clk90 rising at 0.937ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y80.DQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X13Y81.A5      net (fanout=1)        0.381   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X13Y81.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X24Y70.SR      net (fanout=16)       1.737   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X24Y70.CLK     Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<39>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (1.091ns logic, 2.118ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38 (SLICE_X24Y70.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.206ns (Levels of Logic = 1)
  Clock Path Skew:      -0.213ns (1.125 - 1.338)
  Source Clock:         clk90 rising at 0.937ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y80.DQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X13Y81.A5      net (fanout=1)        0.381   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X13Y81.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X24Y70.SR      net (fanout=16)       1.737   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X24Y70.CLK     Tsrck                 0.544   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<39>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38
    -------------------------------------------------  ---------------------------
    Total                                      3.206ns (1.088ns logic, 2.118ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37 (SLICE_X24Y70.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.203ns (Levels of Logic = 1)
  Clock Path Skew:      -0.213ns (1.125 - 1.338)
  Source Clock:         clk90 rising at 0.937ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y80.DQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X13Y81.A5      net (fanout=1)        0.381   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X13Y81.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X24Y70.SR      net (fanout=16)       1.737   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X24Y70.CLK     Tsrck                 0.541   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<39>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37
    -------------------------------------------------  ---------------------------
    Total                                      3.203ns (1.085ns logic, 2.118ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clk90_bufg_in" TS_SYS_CLK PHASE 0.9375 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (SLICE_X13Y80.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_2 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.153ns (1.338 - 1.185)
  Source Clock:         clk90 rising at 4.687ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_2 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.CQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_2
    SLICE_X13Y80.C5      net (fanout=6)        0.374   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<2>
    SLICE_X13Y80.CLK     Tah         (-Th)     0.195   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_mux0000<11>1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.219ns logic, 0.374ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (SLICE_X13Y80.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_2 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.153ns (1.338 - 1.185)
  Source Clock:         clk90 rising at 4.687ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_2 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.CQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_2
    SLICE_X13Y80.D5      net (fanout=6)        0.378   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<2>
    SLICE_X13Y80.CLK     Tah         (-Th)     0.195   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_mux0000<0>1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.219ns logic, 0.378ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1 (SLICE_X4Y91.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.130 - 0.115)
  Source Clock:         clk90 rising at 4.687ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y90.AQ       Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
    SLICE_X4Y91.BX       net (fanout=1)        0.278   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1<1>
    SLICE_X4Y91.CLK      Tckdi       (-Th)     0.242   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.191ns logic, 0.278ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clk90_bufg_in" TS_SYS_CLK PHASE 0.9375 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/dq_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y239.SR
  Clock network: u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/dq_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y238.SR
  Clock network: u_ddr2_infrastructure/rst90_sync_r_24_6
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/dq_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y237.SR
  Clock network: u_ddr2_infrastructure/rst90_sync_r_24_5
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP    
     "u_ddr2_infrastructure_clkdiv0_bufg_in" TS_SYS_CLK / 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10905 paths analyzed, 3876 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.712ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1 (SLICE_X32Y93.A1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_2 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.481ns (Levels of Logic = 2)
  Clock Path Skew:      -0.159ns (1.155 - 1.314)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_2 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y93.AQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_2
    SLICE_X6Y78.B1       net (fanout=65)       3.042   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs<2>
    SLICE_X6Y78.B        Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq<62>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_cmp_eq00001
    SLICE_X32Y93.A1      net (fanout=10)       2.867   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_cmp_eq0000
    SLICE_X32Y93.CLK     Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_rstpot
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1
    -------------------------------------------------  ---------------------------
    Total                                      6.481ns (0.572ns logic, 5.909ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      5.986ns (Levels of Logic = 2)
  Clock Path Skew:      -0.154ns (1.155 - 1.309)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y92.BQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1
    SLICE_X6Y78.B4       net (fanout=66)       2.547   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs<1>
    SLICE_X6Y78.B        Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq<62>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_cmp_eq00001
    SLICE_X32Y93.A1      net (fanout=10)       2.867   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_cmp_eq0000
    SLICE_X32Y93.CLK     Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_rstpot
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1
    -------------------------------------------------  ---------------------------
    Total                                      5.986ns (0.572ns logic, 5.414ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_0 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      5.486ns (Levels of Logic = 2)
  Clock Path Skew:      -0.154ns (1.155 - 1.309)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_0 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y92.AQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_0
    SLICE_X6Y78.B3       net (fanout=41)       2.047   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs<0>
    SLICE_X6Y78.B        Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq<62>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_cmp_eq00001
    SLICE_X32Y93.A1      net (fanout=10)       2.867   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_cmp_eq0000
    SLICE_X32Y93.CLK     Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1_rstpot
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1
    -------------------------------------------------  ---------------------------
    Total                                      5.486ns (0.572ns logic, 4.914ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0 (SLICE_X12Y106.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.397ns (Levels of Logic = 1)
  Clock Path Skew:      -0.365ns (3.380 - 3.745)
  Source Clock:         clk0_tb_OBUF rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y119.BQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg3b_out_fall
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X9Y110.A4      net (fanout=2)        1.156   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg2a_out_fall
    SLICE_X9Y110.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/rd_data_fall<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/rd_data_fall1
    SLICE_X12Y106.AX     net (fanout=2)        0.688   u_ddr2_top_0/u_mem_if_top/rd_data_fall<0>
    SLICE_X12Y106.CLK    Tdick                -0.012   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (0.553ns logic, 1.844ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.261ns (Levels of Logic = 1)
  Clock Path Skew:      -0.365ns (3.380 - 3.745)
  Source Clock:         clk0_tb_OBUF rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y119.DQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg3b_out_fall
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X9Y110.A5      net (fanout=2)        1.020   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg3b_out_fall
    SLICE_X9Y110.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/rd_data_fall<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/rd_data_fall1
    SLICE_X12Y106.AX     net (fanout=2)        0.688   u_ddr2_top_0/u_mem_if_top/rd_data_fall<0>
    SLICE_X12Y106.CLK    Tdick                -0.012   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.261ns (0.553ns logic, 1.708ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1 (SLICE_X12Y106.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.379ns (Levels of Logic = 1)
  Clock Path Skew:      -0.365ns (3.380 - 3.745)
  Source Clock:         clk0_tb_OBUF rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y119.CQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg3b_out_fall
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X10Y110.A6     net (fanout=2)        1.182   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg3b_out_fall
    SLICE_X10Y110.A      Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/rd_data_fall<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/rd_data_fall1
    SLICE_X12Y106.BX     net (fanout=2)        0.650   u_ddr2_top_0/u_mem_if_top/rd_data_fall<1>
    SLICE_X12Y106.CLK    Tdick                -0.018   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (0.547ns logic, 1.832ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.334ns (Levels of Logic = 1)
  Clock Path Skew:      -0.365ns (3.380 - 3.745)
  Source Clock:         clk0_tb_OBUF rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y119.AQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg3b_out_fall
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X10Y110.A5     net (fanout=2)        1.137   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg2a_out_fall
    SLICE_X10Y110.A      Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/rd_data_fall<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/rd_data_fall1
    SLICE_X12Y106.BX     net (fanout=2)        0.650   u_ddr2_top_0/u_mem_if_top/rd_data_fall<1>
    SLICE_X12Y106.CLK    Tdick                -0.018   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.334ns (0.547ns logic, 1.787ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clkdiv0_bufg_in" TS_SYS_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2 (SLICE_X20Y91.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_16 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.756ns (Levels of Logic = 0)
  Clock Path Skew:      0.228ns (3.559 - 3.331)
  Source Clock:         clk0_tb_OBUF rising at 7.500ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_16 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y96.AQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<19>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_16
    SLICE_X20Y91.CX      net (fanout=2)        0.572   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<16>
    SLICE_X20Y91.CLK     Tckdi       (-Th)     0.230   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.756ns (0.184ns logic, 0.572ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X44Y75.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.240ns (3.485 - 3.245)
  Source Clock:         clk0_tb_OBUF rising at 7.500ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y75.AQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X44Y75.DX      net (fanout=1)        0.584   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X44Y75.CLK     Tckdi       (-Th)     0.230   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.184ns logic, 0.584ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5 (SLICE_X16Y86.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_40 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.212ns (3.571 - 3.359)
  Source Clock:         clk0_tb_OBUF rising at 7.500ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_40 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y84.AQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<43>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_40
    SLICE_X16Y86.BX      net (fanout=2)        0.602   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<40>
    SLICE_X16Y86.CLK     Tckdi       (-Th)     0.242   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.172ns logic, 0.602ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clkdiv0_bufg_in" TS_SYS_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.501ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y147.C
  Clock network: clkdiv0
--------------------------------------------------------------------------------
Slack: 3.501ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y220.C
  Clock network: clkdiv0
--------------------------------------------------------------------------------
Slack: 3.501ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y181.C
  Clock network: clkdiv0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      3.750ns|      2.334ns|      3.520ns|            0|            0|            0|        15519|
| TS_MC_RD_DATA_SEL             |     15.000ns|      3.799ns|          N/A|            0|            0|          384|            0|
| TS_MC_RDEN_SEL_MUX            |     15.000ns|      2.991ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     15.000ns|      5.453ns|          N/A|            0|            0|          295|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     15.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_GATE_DLY                |     15.000ns|      2.243ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     15.000ns|      1.886ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     15.000ns|      1.860ns|          N/A|            0|            0|            5|            0|
| TS_u_ddr2_infrastructure_clk0_|      3.750ns|      3.520ns|          N/A|            0|            0|         3109|            0|
| bufg_in                       |             |             |             |             |             |             |             |
| TS_u_ddr2_infrastructure_clk90|      3.750ns|      3.487ns|          N/A|            0|            0|          648|            0|
| _bufg_in                      |             |             |             |             |             |             |             |
| TS_u_ddr2_infrastructure_clkdi|      7.500ns|      6.712ns|          N/A|            0|            0|        10905|            0|
| v0_bufg_in                    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200_n       |    1.319|         |         |         |
clk200_p       |    1.319|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200_n       |    1.319|         |         |         |
clk200_p       |    1.319|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<0>    |         |    1.830|         |    1.854|
ddr2_dqs_n<0>  |         |    1.830|         |    1.854|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<1>    |         |    1.802|         |    1.826|
ddr2_dqs_n<1>  |         |    1.802|         |    1.826|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<2>    |         |    1.841|         |    1.865|
ddr2_dqs_n<2>  |         |    1.841|         |    1.865|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<3>    |         |    1.819|         |    1.843|
ddr2_dqs_n<3>  |         |    1.819|         |    1.843|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<4>    |         |    1.812|         |    1.836|
ddr2_dqs_n<4>  |         |    1.812|         |    1.836|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<5>    |         |    1.823|         |    1.847|
ddr2_dqs_n<5>  |         |    1.823|         |    1.847|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<6>    |         |    1.855|         |    1.879|
ddr2_dqs_n<6>  |         |    1.855|         |    1.879|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<7>    |         |    1.797|         |    1.821|
ddr2_dqs_n<7>  |         |    1.797|         |    1.821|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<0>    |         |    1.830|         |    1.854|
ddr2_dqs_n<0>  |         |    1.830|         |    1.854|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<1>    |         |    1.802|         |    1.826|
ddr2_dqs_n<1>  |         |    1.802|         |    1.826|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<2>    |         |    1.841|         |    1.865|
ddr2_dqs_n<2>  |         |    1.841|         |    1.865|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<3>    |         |    1.819|         |    1.843|
ddr2_dqs_n<3>  |         |    1.819|         |    1.843|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<4>    |         |    1.812|         |    1.836|
ddr2_dqs_n<4>  |         |    1.812|         |    1.836|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<5>    |         |    1.823|         |    1.847|
ddr2_dqs_n<5>  |         |    1.823|         |    1.847|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<6>    |         |    1.855|         |    1.879|
ddr2_dqs_n<6>  |         |    1.855|         |    1.879|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<7>    |         |    1.797|         |    1.821|
ddr2_dqs_n<7>  |         |    1.797|         |    1.821|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    6.712|    1.557|    2.413|    2.922|
sys_clk_p      |    6.712|    1.557|    2.413|    2.922|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    6.712|    1.557|    2.413|    2.922|
sys_clk_p      |    6.712|    1.557|    2.413|    2.922|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15671 paths, 16 nets, and 10449 connections

Design statistics:
   Minimum period:   6.712ns{1}   (Maximum frequency: 148.987MHz)
   Maximum path delay from/to any node:   5.453ns
   Maximum net delay:   0.838ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 18 07:10:48 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



