INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sidbrun/Documents/CVA6/HwDesigns/HwComp_SystemVerilog/Comparators/Comparators.srcs/sources_1/new/Comp4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sidbrun/Documents/CVA6/HwDesigns/HwComp_SystemVerilog/Comparators/Comparators.srcs/sources_1/new/Comp4L.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp4L
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sidbrun/Documents/CVA6/HwDesigns/HwComp_SystemVerilog/Comparators/Comparators.srcs/sources_1/new/Comp8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sidbrun/Documents/CVA6/HwDesigns/HwComp_SystemVerilog/Comparators/Comparators.srcs/sources_1/new/CompBin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CompBin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sidbrun/Documents/CVA6/HwDesigns/HwComp_SystemVerilog/Comparators/Comparators.srcs/sources_1/new/CompBinL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CompBinL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sidbrun/Documents/CVA6/HwDesigns/HwComp_SystemVerilog/Comparators/Comparators.srcs/sources_1/new/CompHL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CompHL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sidbrun/Documents/CVA6/HwDesigns/HwComp_SystemVerilog/Comparators/Comparators.srcs/sim_1/new/CompHLTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CompHLTB
