<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: ArmISA Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ArmISA Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespaceArmISA_1_1Kernel"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA_1_1Kernel.html">Kernel</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1AbortFault.html">AbortFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html">ArmFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmSev.html">ArmSev</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1AtomicGeneric2Op.html">AtomicGeneric2Op</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A generic atomic op class.  <a href="classArmISA_1_1AtomicGeneric2Op.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1AtomicGeneric3Op.html">AtomicGeneric3Op</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1AtomicGenericPair3Op.html">AtomicGenericPair3Op</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for devices that use the MiscReg interfaces.  <a href="classArmISA_1_1BaseISADevice.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BigFpMemImmOp.html">BigFpMemImmOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BigFpMemLitOp.html">BigFpMemLitOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BigFpMemPostOp.html">BigFpMemPostOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BigFpMemPreOp.html">BigFpMemPreOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BigFpMemRegOp.html">BigFpMemRegOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchEret64.html">BranchEret64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchImm.html">BranchImm</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchImm64.html">BranchImm64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchImmCond.html">BranchImmCond</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchImmCond64.html">BranchImmCond64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchImmImmReg64.html">BranchImmImmReg64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchImmReg.html">BranchImmReg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchImmReg64.html">BranchImmReg64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchReg.html">BranchReg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchReg64.html">BranchReg64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchRegCond.html">BranchRegCond</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchRegReg.html">BranchRegReg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchRet64.html">BranchRet64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Crypto.html">Crypto</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataAbort.html">DataAbort</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataImmOp.html">DataImmOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataRegOp.html">DataRegOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataRegRegOp.html">DataRegRegOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataX1Reg2ImmOp.html">DataX1Reg2ImmOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataX1RegImmOp.html">DataX1RegImmOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataX1RegOp.html">DataX1RegOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataX2RegImmOp.html">DataX2RegImmOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataX2RegOp.html">DataX2RegOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataX3RegOp.html">DataX3RegOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataXCondCompImmOp.html">DataXCondCompImmOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataXCondCompRegOp.html">DataXCondCompRegOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataXCondSelOp.html">DataXCondSelOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataXERegOp.html">DataXERegOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataXImmOnlyOp.html">DataXImmOnlyOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataXImmOp.html">DataXImmOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataXSRegOp.html">DataXSRegOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Decoder.html">Decoder</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DTLBIALL.html">DTLBIALL</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data <a class="el" href="classArmISA_1_1TLB.html">TLB</a> Invalidate All.  <a href="classArmISA_1_1DTLBIALL.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DTLBIASID.html">DTLBIASID</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data <a class="el" href="classArmISA_1_1TLB.html">TLB</a> Invalidate by ASID match.  <a href="classArmISA_1_1DTLBIASID.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DTLBIMVA.html">DTLBIMVA</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data <a class="el" href="classArmISA_1_1TLB.html">TLB</a> Invalidate by VA.  <a href="classArmISA_1_1DTLBIMVA.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DummyISADevice.html">DummyISADevice</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dummy device that prints a warning when it is accessed.  <a href="classArmISA_1_1DummyISADevice.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FastInterrupt.html">FastInterrupt</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpCondCompRegOp.html">FpCondCompRegOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpCondSelOp.html">FpCondSelOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpOp.html">FpOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpRegImmOp.html">FpRegImmOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpRegRegImmOp.html">FpRegRegImmOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpRegRegOp.html">FpRegRegOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpRegRegRegCondOp.html">FpRegRegRegCondOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpRegRegRegImmOp.html">FpRegRegRegImmOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpRegRegRegOp.html">FpRegRegRegOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpRegRegRegRegOp.html">FpRegRegRegRegOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1HypervisorCall.html">HypervisorCall</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1HypervisorTrap.html">HypervisorTrap</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1IllegalInstSetStateFault.html">IllegalInstSetStateFault</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Illegal Instruction <a class="el" href="classSet.html">Set</a> State fault (AArch64 only)  <a href="classArmISA_1_1IllegalInstSetStateFault.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupt.html">Interrupt</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html">Interrupts</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ISA.html">ISA</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ITLBIALL.html">ITLBIALL</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction <a class="el" href="classArmISA_1_1TLB.html">TLB</a> Invalidate All.  <a href="classArmISA_1_1ITLBIALL.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ITLBIASID.html">ITLBIASID</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction <a class="el" href="classArmISA_1_1TLB.html">TLB</a> Invalidate by ASID match.  <a href="classArmISA_1_1ITLBIASID.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ITLBIMVA.html">ITLBIMVA</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction <a class="el" href="classArmISA_1_1TLB.html">TLB</a> Invalidate by VA.  <a href="classArmISA_1_1ITLBIMVA.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MacroMemOp.html">MacroMemOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for microcoded integer memory instructions.  <a href="classArmISA_1_1MacroMemOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MacroVFPMemOp.html">MacroVFPMemOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for microcoded floating point memory instructions.  <a href="classArmISA_1_1MacroVFPMemOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Memory.html">Memory</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Memory64.html">Memory64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryDImm.html">MemoryDImm</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryDImm64.html">MemoryDImm64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryDImmEx64.html">MemoryDImmEx64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryDReg.html">MemoryDReg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryEx64.html">MemoryEx64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryExDImm.html">MemoryExDImm</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryExImm.html">MemoryExImm</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryImm.html">MemoryImm</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryImm64.html">MemoryImm64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryLiteral64.html">MemoryLiteral64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryOffset.html">MemoryOffset</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryPostIndex.html">MemoryPostIndex</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryPostIndex64.html">MemoryPostIndex64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryPreIndex.html">MemoryPreIndex</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryPreIndex64.html">MemoryPreIndex64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryRaw64.html">MemoryRaw64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryReg.html">MemoryReg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryReg64.html">MemoryReg64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroIntImmOp.html">MicroIntImmOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microops of the form IntRegA = IntRegB op Imm.  <a href="classArmISA_1_1MicroIntImmOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroIntImmXOp.html">MicroIntImmXOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroIntMov.html">MicroIntMov</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microops of the form IntRegA = IntRegB.  <a href="classArmISA_1_1MicroIntMov.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroIntOp.html">MicroIntOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microops of the form IntRegA = IntRegB op IntRegC.  <a href="classArmISA_1_1MicroIntOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroIntRegOp.html">MicroIntRegOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microops of the form IntRegA = IntRegB op shifted IntRegC.  <a href="classArmISA_1_1MicroIntRegOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroIntRegXOp.html">MicroIntRegXOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroMemOp.html">MicroMemOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classArmISA_1_1Memory.html">Memory</a> microops which use IntReg + Imm addressing.  <a href="classArmISA_1_1MicroMemOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroMemPairOp.html">MicroMemPairOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroNeonMemOp.html">MicroNeonMemOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microops for Neon loads/stores.  <a href="classArmISA_1_1MicroNeonMemOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroNeonMixLaneOp.html">MicroNeonMixLaneOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroNeonMixLaneOp64.html">MicroNeonMixLaneOp64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroNeonMixOp.html">MicroNeonMixOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microops for Neon load/store (de)interleaving.  <a href="classArmISA_1_1MicroNeonMixOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroNeonMixOp64.html">MicroNeonMixOp64</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microops for AArch64 NEON load/store (de)interleaving.  <a href="classArmISA_1_1MicroNeonMixOp64.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroOp.html">MicroOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for <a class="el" href="classArmISA_1_1Memory.html">Memory</a> microops.  <a href="classArmISA_1_1MicroOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroOpX.html">MicroOpX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroSetPCCPSR.html">MicroSetPCCPSR</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microops of the form PC = IntRegA CPSR = IntRegB.  <a href="classArmISA_1_1MicroSetPCCPSR.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MightBeMicro.html">MightBeMicro</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MightBeMicro64.html">MightBeMicro64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Mult3.html">Mult3</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for multipy instructions using three registers.  <a href="classArmISA_1_1Mult3.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Mult4.html">Mult4</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for multipy instructions using four registers.  <a href="classArmISA_1_1Mult4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PairMemOp.html">PairMemOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for pair load/store instructions.  <a href="classArmISA_1_1PairMemOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PCAlignmentFault.html">PCAlignmentFault</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PC alignment fault (AArch64 only)  <a href="classArmISA_1_1PCAlignmentFault.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html">PMU</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Model of an ARM <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3. ">PMU</a> version 3.  <a href="classArmISA_1_1PMU.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PredImmOp.html">PredImmOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for predicated immediate operations.  <a href="classArmISA_1_1PredImmOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PredIntOp.html">PredIntOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for predicated integer operations.  <a href="classArmISA_1_1PredIntOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for predicated macro-operations.  <a href="classArmISA_1_1PredMacroOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PredMicroop.html">PredMicroop</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for predicated micro-operations.  <a href="classArmISA_1_1PredMicroop.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PredOp.html">PredOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for predicated integer operations.  <a href="classArmISA_1_1PredOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PrefetchAbort.html">PrefetchAbort</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ProcessInfo.html">ProcessInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1PTE.html">PTE</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1RemoteGDB.html">RemoteGDB</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Reset.html">Reset</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1RfeOp.html">RfeOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SecureMonitorCall.html">SecureMonitorCall</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SecureMonitorTrap.html">SecureMonitorTrap</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SoftwareBreakpoint.html">SoftwareBreakpoint</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classSystem.html">System</a> error (AArch64 only)  <a href="classArmISA_1_1SoftwareBreakpoint.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SPAlignmentFault.html">SPAlignmentFault</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stack pointer alignment fault (AArch64 only)  <a href="classArmISA_1_1SPAlignmentFault.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SrsOp.html">SrsOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1StackTrace.html">StackTrace</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Stage2LookUp.html">Stage2LookUp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Stage2MMU.html">Stage2MMU</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SupervisorCall.html">SupervisorCall</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SupervisorTrap.html">SupervisorTrap</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveAdrOp.html">SveAdrOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADR.  <a href="classArmISA_1_1SveAdrOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveBinConstrPredOp.html">SveBinConstrPredOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Binary, constructive, predicated SVE instruction.  <a href="classArmISA_1_1SveBinConstrPredOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveBinDestrPredOp.html">SveBinDestrPredOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Binary, destructive, predicated (merging) SVE instruction.  <a href="classArmISA_1_1SveBinDestrPredOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveBinIdxUnpredOp.html">SveBinIdxUnpredOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Binary, unpredicated SVE instruction.  <a href="classArmISA_1_1SveBinIdxUnpredOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveBinImmIdxUnpredOp.html">SveBinImmIdxUnpredOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Binary with immediate index, destructive, unpredicated SVE instruction.  <a href="classArmISA_1_1SveBinImmIdxUnpredOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveBinImmPredOp.html">SveBinImmPredOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Binary with immediate, destructive, predicated (merging) SVE instruction.  <a href="classArmISA_1_1SveBinImmPredOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveBinImmUnpredConstrOp.html">SveBinImmUnpredConstrOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Binary with immediate, destructive, unpredicated SVE instruction.  <a href="classArmISA_1_1SveBinImmUnpredConstrOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveBinImmUnpredDestrOp.html">SveBinImmUnpredDestrOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE vector - immediate binary operation.  <a href="classArmISA_1_1SveBinImmUnpredDestrOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveBinUnpredOp.html">SveBinUnpredOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Binary, unpredicated SVE instruction with indexed operand.  <a href="classArmISA_1_1SveBinUnpredOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveBinWideImmUnpredOp.html">SveBinWideImmUnpredOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Binary with wide immediate, destructive, unpredicated SVE instruction.  <a href="classArmISA_1_1SveBinWideImmUnpredOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveCmpImmOp.html">SveCmpImmOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE compare-with-immediate instructions, predicated (zeroing).  <a href="classArmISA_1_1SveCmpImmOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveCmpOp.html">SveCmpOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE compare instructions, predicated (zeroing).  <a href="classArmISA_1_1SveCmpOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveComplexIdxOp.html">SveComplexIdxOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE Complex Instructions (indexed)  <a href="classArmISA_1_1SveComplexIdxOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveComplexOp.html">SveComplexOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE Complex Instructions (vectors)  <a href="classArmISA_1_1SveComplexOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveCompTermOp.html">SveCompTermOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare and terminate loop SVE instruction.  <a href="classArmISA_1_1SveCompTermOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveContigMemSI.html">SveContigMemSI</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveContigMemSS.html">SveContigMemSS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveDotProdIdxOp.html">SveDotProdIdxOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE dot product instruction (indexed)  <a href="classArmISA_1_1SveDotProdIdxOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveDotProdOp.html">SveDotProdOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE dot product instruction (vectors)  <a href="classArmISA_1_1SveDotProdOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveElemCountOp.html">SveElemCountOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Element count SVE instruction.  <a href="classArmISA_1_1SveElemCountOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveIndexedMemSV.html">SveIndexedMemSV</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveIndexedMemVI.html">SveIndexedMemVI</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveIndexIIOp.html">SveIndexIIOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Index generation instruction, immediate operands.  <a href="classArmISA_1_1SveIndexIIOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveIndexIROp.html">SveIndexIROp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveIndexRIOp.html">SveIndexRIOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveIndexRROp.html">SveIndexRROp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveIntCmpImmOp.html">SveIntCmpImmOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integer compare with immediate SVE instruction.  <a href="classArmISA_1_1SveIntCmpImmOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveIntCmpOp.html">SveIntCmpOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integer compare SVE instruction.  <a href="classArmISA_1_1SveIntCmpOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveLdStructSI.html">SveLdStructSI</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveLdStructSS.html">SveLdStructSS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveMemPredFillSpill.html">SveMemPredFillSpill</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveMemVecFillSpill.html">SveMemVecFillSpill</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveOrdReducOp.html">SveOrdReducOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE ordered reductions.  <a href="classArmISA_1_1SveOrdReducOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SvePartBrkOp.html">SvePartBrkOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Partition break SVE instruction.  <a href="classArmISA_1_1SvePartBrkOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SvePartBrkPropOp.html">SvePartBrkPropOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Partition break with propagation SVE instruction.  <a href="classArmISA_1_1SvePartBrkPropOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SvePredBinPermOp.html">SvePredBinPermOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate binary permute instruction.  <a href="classArmISA_1_1SvePredBinPermOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SvePredCountOp.html">SvePredCountOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SvePredCountPredOp.html">SvePredCountPredOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SvePredLogicalOp.html">SvePredLogicalOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate logical instruction.  <a href="classArmISA_1_1SvePredLogicalOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SvePredTestOp.html">SvePredTestOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE predicate test.  <a href="classArmISA_1_1SvePredTestOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SvePredUnaryWImplicitDstOp.html">SvePredUnaryWImplicitDstOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE unary predicate instructions with implicit destination operand.  <a href="classArmISA_1_1SvePredUnaryWImplicitDstOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SvePredUnaryWImplicitSrcOp.html">SvePredUnaryWImplicitSrcOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE unary predicate instructions with implicit source operand.  <a href="classArmISA_1_1SvePredUnaryWImplicitSrcOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SvePredUnaryWImplicitSrcPredOp.html">SvePredUnaryWImplicitSrcPredOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE unary predicate instructions, predicated, with implicit source operand.  <a href="classArmISA_1_1SvePredUnaryWImplicitSrcPredOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SvePtrueOp.html">SvePtrueOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PTRUE, PTRUES.  <a href="classArmISA_1_1SvePtrueOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveReducOp.html">SveReducOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE reductions.  <a href="classArmISA_1_1SveReducOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveSelectOp.html">SveSelectOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scalar element select SVE instruction.  <a href="classArmISA_1_1SveSelectOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveStStructSI.html">SveStStructSI</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveStStructSS.html">SveStStructSS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveTblOp.html">SveTblOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE table lookup/permute using vector of element indices (TBL)  <a href="classArmISA_1_1SveTblOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveTerImmUnpredOp.html">SveTerImmUnpredOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ternary with immediate, destructive, unpredicated SVE instruction.  <a href="classArmISA_1_1SveTerImmUnpredOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveTerPredOp.html">SveTerPredOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ternary, destructive, predicated (merging) SVE instruction.  <a href="classArmISA_1_1SveTerPredOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveUnaryPredOp.html">SveUnaryPredOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unary, constructive, predicated (merging) SVE instruction.  <a href="classArmISA_1_1SveUnaryPredOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveUnaryPredPredOp.html">SveUnaryPredPredOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE unary operation on predicate (predicated)  <a href="classArmISA_1_1SveUnaryPredPredOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveUnarySca2VecUnpredOp.html">SveUnarySca2VecUnpredOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unary unpredicated scalar to vector instruction.  <a href="classArmISA_1_1SveUnarySca2VecUnpredOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveUnaryUnpredOp.html">SveUnaryUnpredOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unary, constructive, unpredicated SVE instruction.  <a href="classArmISA_1_1SveUnaryUnpredOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveUnaryWideImmPredOp.html">SveUnaryWideImmPredOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unary with wide immediate, constructive, predicated SVE instruction.  <a href="classArmISA_1_1SveUnaryWideImmPredOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveUnaryWideImmUnpredOp.html">SveUnaryWideImmUnpredOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unary with wide immediate, constructive, unpredicated SVE instruction.  <a href="classArmISA_1_1SveUnaryWideImmUnpredOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveUnpackOp.html">SveUnpackOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE unpack and widen predicate.  <a href="classArmISA_1_1SveUnpackOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveWhileOp.html">SveWhileOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">While predicate generation SVE instruction.  <a href="classArmISA_1_1SveWhileOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SveWImplicitSrcDstOp.html">SveWImplicitSrcDstOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVE unary predicate instructions with implicit destination operand.  <a href="classArmISA_1_1SveWImplicitSrcDstOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SysDC64.html">SysDC64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SystemError.html">SystemError</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classSystem.html">System</a> error (AArch64 only)  <a href="classArmISA_1_1SystemError.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TableWalker.html">TableWalker</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html">TLB</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLBIALL.html">TLBIALL</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classArmISA_1_1TLB.html">TLB</a> Invalidate All.  <a href="classArmISA_1_1TLBIALL.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLBIALLN.html">TLBIALLN</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classArmISA_1_1TLB.html">TLB</a> Invalidate All, Non-Secure.  <a href="classArmISA_1_1TLBIALLN.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLBIASID.html">TLBIASID</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classArmISA_1_1TLB.html">TLB</a> Invalidate by ASID match.  <a href="classArmISA_1_1TLBIASID.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLBIIPA.html">TLBIIPA</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classArmISA_1_1TLB.html">TLB</a> Invalidate by Intermediate Physical Address.  <a href="classArmISA_1_1TLBIIPA.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLBIMVA.html">TLBIMVA</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classArmISA_1_1TLB.html">TLB</a> Invalidate by VA.  <a href="classArmISA_1_1TLBIMVA.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLBIMVAA.html">TLBIMVAA</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classArmISA_1_1TLB.html">TLB</a> Invalidate by VA, All ASID.  <a href="classArmISA_1_1TLBIMVAA.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLBIOp.html">TLBIOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TlbTestInterface.html">TlbTestInterface</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1UndefinedInstruction.html">UndefinedInstruction</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1VAddr.html">VAddr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VfpMacroOp.html">VfpMacroOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VirtualDataAbort.html">VirtualDataAbort</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VirtualFastInterrupt.html">VirtualFastInterrupt</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VirtualInterrupt.html">VirtualInterrupt</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VldMultOp.html">VldMultOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base classes for microcoded integer memory instructions.  <a href="classArmISA_1_1VldMultOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VldMultOp64.html">VldMultOp64</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base classes for microcoded AArch64 NEON memory instructions.  <a href="classArmISA_1_1VldMultOp64.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VldSingleOp.html">VldSingleOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VldSingleOp64.html">VldSingleOp64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1VReg.html">VReg</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">128-bit NEON vector register.  <a href="structArmISA_1_1VReg.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VstMultOp.html">VstMultOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for microcoded integer memory instructions.  <a href="classArmISA_1_1VstMultOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VstMultOp64.html">VstMultOp64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VstSingleOp.html">VstSingleOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VstSingleOp64.html">VstSingleOp64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ad36464fd90576e0a9715e3466023d998"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad36464fd90576e0a9715e3466023d998">FaultOffset</a></td></tr>
<tr class="separator:ad36464fd90576e0a9715e3466023d998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a141b82638784c86e05cb062575ea850a"><td class="memItemLeft" align="right" valign="top">typedef uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a141b82638784c86e05cb062575ea850a">XReg</a></td></tr>
<tr class="separator:a141b82638784c86e05cb062575ea850a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4bdd4dc4a14c32c25d7ac85c1429880"><td class="memItemLeft" align="right" valign="top">typedef int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa4bdd4dc4a14c32c25d7ac85c1429880">VfpSavedState</a></td></tr>
<tr class="separator:aa4bdd4dc4a14c32c25d7ac85c1429880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa4383a15e8d717cff2a67c57059d6f"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>[<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb">NUM_ARCH_INTREGS</a>]</td></tr>
<tr class="separator:adfa4383a15e8d717cff2a67c57059d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b0fc957456cbf8ff030d246d0531ae"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">VecElem</a> = uint32_t</td></tr>
<tr class="separator:a42b0fc957456cbf8ff030d246d0531ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92bc7c1e009f7354e4403d0dcf1ac5a1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a92bc7c1e009f7354e4403d0dcf1ac5a1">VecReg</a> = ::<a class="el" href="classVecRegT.html">VecRegT</a>&lt; <a class="el" href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">VecElem</a>, <a class="el" href="namespaceArmISA.html#ab218c9299a312416b15409df8845fa5d">NumVecElemPerVecReg</a>, false &gt;</td></tr>
<tr class="separator:a92bc7c1e009f7354e4403d0dcf1ac5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a416402971e2277a15c0f3a41afb79"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac6a416402971e2277a15c0f3a41afb79">ConstVecReg</a> = ::<a class="el" href="classVecRegT.html">VecRegT</a>&lt; <a class="el" href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">VecElem</a>, <a class="el" href="namespaceArmISA.html#ab218c9299a312416b15409df8845fa5d">NumVecElemPerVecReg</a>, true &gt;</td></tr>
<tr class="separator:ac6a416402971e2277a15c0f3a41afb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1194b62a5f0e3dcb7692117098c9ee81"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1194b62a5f0e3dcb7692117098c9ee81">VecRegContainer</a> = <a class="el" href="classVecRegT.html#aa06de536b226acd7b048ef0e5c9cdb75">VecReg::Container</a></td></tr>
<tr class="separator:a1194b62a5f0e3dcb7692117098c9ee81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a970f0296c4c2e80572f3486994af454c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a970f0296c4c2e80572f3486994af454c">VecPredReg</a> = ::<a class="el" href="classVecPredRegT.html">VecPredRegT</a>&lt; <a class="el" href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">VecElem</a>, <a class="el" href="namespaceArmISA.html#ab218c9299a312416b15409df8845fa5d">NumVecElemPerVecReg</a>, <a class="el" href="namespaceArmISA.html#a9aa781cc7c8b848124aed6f11be77dbc">VecPredRegHasPackedRepr</a>, false &gt;</td></tr>
<tr class="separator:a970f0296c4c2e80572f3486994af454c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72fcf2506592d17666292040d80ab941"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a72fcf2506592d17666292040d80ab941">ConstVecPredReg</a> = ::<a class="el" href="classVecPredRegT.html">VecPredRegT</a>&lt; <a class="el" href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">VecElem</a>, <a class="el" href="namespaceArmISA.html#ab218c9299a312416b15409df8845fa5d">NumVecElemPerVecReg</a>, <a class="el" href="namespaceArmISA.html#a9aa781cc7c8b848124aed6f11be77dbc">VecPredRegHasPackedRepr</a>, true &gt;</td></tr>
<tr class="separator:a72fcf2506592d17666292040d80ab941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26446c3afb165c28dc0dad67d7d0be19"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a26446c3afb165c28dc0dad67d7d0be19">VecPredRegContainer</a> = <a class="el" href="classVecPredRegT.html#a180fefb2551028d56505a9c5fe909e22">VecPredReg::Container</a></td></tr>
<tr class="separator:a26446c3afb165c28dc0dad67d7d0be19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac24a19fc8c1c73e2fe34a8702696b8d0"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac24a19fc8c1c73e2fe34a8702696b8d0">MachInst</a></td></tr>
<tr class="separator:ac24a19fc8c1c73e2fe34a8702696b8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c791f30f21bc6bdd507a12564c5294"><td class="memItemLeft" align="right" valign="top">typedef int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a22c791f30f21bc6bdd507a12564c5294">RegContextParam</a></td></tr>
<tr class="separator:a22c791f30f21bc6bdd507a12564c5294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae09700313049a69ee04461da32b5fce"><td class="memItemLeft" align="right" valign="top">typedef int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aae09700313049a69ee04461da32b5fce">RegContextVal</a></td></tr>
<tr class="separator:aae09700313049a69ee04461da32b5fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:afbab0e7d68feea024ad3248f7ad74375"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375">ccRegIndex</a> { <br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463">CCREG_NZ</a>, 
<a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504">CCREG_C</a>, 
<a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc">CCREG_V</a>, 
<a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a7f9d4587271dd31f76e51d2ae56fb317">CCREG_GE</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a1cf791afbfad527bf4df45171dabe798">CCREG_FP</a>, 
<a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a4c4df99bb3d107d981ab4ff74c4620af">CCREG_ZERO</a>, 
<a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a3b96bc8caa06e9de3e69d1b10b06c709">NUM_CCREGS</a>
<br />
 }</td></tr>
<tr class="separator:afbab0e7d68feea024ad3248f7ad74375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a579034b38a29d99f94233b886eaeca64"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a> { <br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a07216c6179e4fd49a03d6ffa3f6aef70">COND_EQ</a> = 0, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64abc12b398964d9ebbd9f7b8bdb5fe184f">COND_NE</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a72dff715536b9c7b5ac561a92feab9d2">COND_CS</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a4f5b62941425ae12f56280ca66699f6c">COND_CC</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64af630f69c524a4615fae386eecfe1a89e">COND_MI</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a4524d7f0fd6aeff4a811f5c66c4dfc76">COND_PL</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a963e579f1fd3de581a867034ee512c57">COND_VS</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64ad010a181d25e1aa3912d517adaf87537">COND_VC</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64abe203ff98a0053f5a903582e7a6b26e4">COND_HI</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a65cc8d0105e14c6251575dc1f9e911e4">COND_LS</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64ab85dd8a0f8c0297f48cbb5eafca04296">COND_GE</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a89c019f39ccd06964feb2aed0734277a">COND_LT</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a0d28c5172e64189debd2eb61b0ef7801">COND_GT</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64ad0d1215e01f27f170486371a40831127">COND_LE</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d">COND_AL</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">COND_UC</a>
<br />
 }</td></tr>
<tr class="separator:a579034b38a29d99f94233b886eaeca64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07ad256fb288410cced38c60101221fd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> { <br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fda1c7ce6822031c9512b99c53031586cf5">FPRounding_TIEEVEN</a> = 0, 
<a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fdaf71f5494d776a26aa48baffdbe7c7841">FPRounding_POSINF</a> = 1, 
<a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fda9fd77bb12388d1c90dcbb69e0fe496b8">FPRounding_NEGINF</a> = 2, 
<a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fda107dcf1a12f5b69030b73345de9ecbf8">FPRounding_ZERO</a> = 3, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fda1fde7a64fcf152f280e2e382c1df50f8">FPRounding_TIEAWAY</a> = 4, 
<a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fdac5254c552d513575d10fa2ec7236ad48">FPRounding_ODD</a> = 5
<br />
 }</td></tr>
<tr class="separator:a07ad256fb288410cced38c60101221fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0754743793ac27f62ea31d5b0cb3603"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af0754743793ac27f62ea31d5b0cb3603">FpDataType</a> { <a class="el" href="namespaceArmISA.html#af0754743793ac27f62ea31d5b0cb3603afe294cd6f9909150e9ab48cdebcc2caa">FpDataType::Fp16</a>, 
<a class="el" href="namespaceArmISA.html#af0754743793ac27f62ea31d5b0cb3603a50b21607e666f7582bcab10be3a30e13">FpDataType::Fp32</a>, 
<a class="el" href="namespaceArmISA.html#af0754743793ac27f62ea31d5b0cb3603a9827fcb63f1f5c7962e8056d676ede53">FpDataType::Fp64</a>
 }<tr class="memdesc:af0754743793ac27f62ea31d5b0cb3603"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating point data types.  <a href="namespaceArmISA.html#af0754743793ac27f62ea31d5b0cb3603">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:af0754743793ac27f62ea31d5b0cb3603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41eca30e9d158ffe1fc0245874e9f777"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a41eca30e9d158ffe1fc0245874e9f777">SvePredType</a> { <a class="el" href="namespaceArmISA.html#a41eca30e9d158ffe1fc0245874e9f777ab50339a10e1de285ac99d4c3990b8693">SvePredType::NONE</a>, 
<a class="el" href="namespaceArmISA.html#a41eca30e9d158ffe1fc0245874e9f777a97c51054c5ed46d2f88641ac57ff6347">SvePredType::MERGE</a>, 
<a class="el" href="namespaceArmISA.html#a41eca30e9d158ffe1fc0245874e9f777a529e9e0beb5f85d1f132917c1a09860c">SvePredType::ZERO</a>, 
<a class="el" href="namespaceArmISA.html#a41eca30e9d158ffe1fc0245874e9f777a63225f19fccb18e7c709f1fa11bc738e">SvePredType::SELECT</a>
 }</td></tr>
<tr class="separator:a41eca30e9d158ffe1fc0245874e9f777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7144dcba1336f514c5b9cce66fd4b318"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7144dcba1336f514c5b9cce66fd4b318">VfpMicroMode</a> { <a class="el" href="namespaceArmISA.html#a7144dcba1336f514c5b9cce66fd4b318a6858431a39d090d300b6be13c457ebae">VfpNotAMicroop</a>, 
<a class="el" href="namespaceArmISA.html#a7144dcba1336f514c5b9cce66fd4b318a7135a1b0fda35baa3d1502cb718885c7">VfpMicroop</a>, 
<a class="el" href="namespaceArmISA.html#a7144dcba1336f514c5b9cce66fd4b318abcacc884ebc5d4243f613d40a93eb843">VfpFirstMicroop</a>, 
<a class="el" href="namespaceArmISA.html#a7144dcba1336f514c5b9cce66fd4b318a91d7f9fa6a9e0d853791a3eabfcf471c">VfpLastMicroop</a>
 }</td></tr>
<tr class="separator:a7144dcba1336f514c5b9cce66fd4b318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a799572117142b00b7c1840363f331d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4a799572117142b00b7c1840363f331d">FeExceptionBit</a> { <br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a4a799572117142b00b7c1840363f331dac0158a13c1237d83a46e0dd9b5bae710">FeDivByZero</a> = FE_DIVBYZERO, 
<a class="el" href="namespaceArmISA.html#a4a799572117142b00b7c1840363f331dae74afddd36fe92ecfc6fcece0b57452e">FeInexact</a> = FE_INEXACT, 
<a class="el" href="namespaceArmISA.html#a4a799572117142b00b7c1840363f331da2336125dcae7b4ec5c4b10a2c786d6f3">FeInvalid</a> = FE_INVALID, 
<a class="el" href="namespaceArmISA.html#a4a799572117142b00b7c1840363f331dabc7a6e711c7c5c39b20be9147a6d0dc7">FeOverflow</a> = FE_OVERFLOW, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a4a799572117142b00b7c1840363f331da198afd3ab8f46c65b4a830064356bb59">FeUnderflow</a> = FE_UNDERFLOW, 
<a class="el" href="namespaceArmISA.html#a4a799572117142b00b7c1840363f331da9b93b7076b4c56d62db5defc0d9ca716">FeAllExceptions</a> = FE_ALL_EXCEPT
<br />
 }</td></tr>
<tr class="separator:a4a799572117142b00b7c1840363f331d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc381359eec27ffc1b211343bebfcd0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afbc381359eec27ffc1b211343bebfcd0">FeRoundingMode</a> { <a class="el" href="namespaceArmISA.html#afbc381359eec27ffc1b211343bebfcd0a1287b4be5e0d5360d13b290ab9e76f75">FeRoundDown</a> = FE_DOWNWARD, 
<a class="el" href="namespaceArmISA.html#afbc381359eec27ffc1b211343bebfcd0ad085545f370a4e79fb05cb5bb16e1ef7">FeRoundNearest</a> = FE_TONEAREST, 
<a class="el" href="namespaceArmISA.html#afbc381359eec27ffc1b211343bebfcd0acf7d85a93febfe8751d8c5e54c490c46">FeRoundZero</a> = FE_TOWARDZERO, 
<a class="el" href="namespaceArmISA.html#afbc381359eec27ffc1b211343bebfcd0a236da094fd14ded45f75715791e7fd52">FeRoundUpward</a> = FE_UPWARD
 }</td></tr>
<tr class="separator:afbc381359eec27ffc1b211343bebfcd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c875ad90a1fb8c2d1a1150f874244ef"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244ef">VfpRoundingMode</a> { <br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244efa0c9b4030ac762edcbe7af419a85e8a4b">VfpRoundNearest</a> = 0, 
<a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244efa9df7c56206ed014eab29454ccd017516">VfpRoundUpward</a> = 1, 
<a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244efab55b454c67a9b85612e5b923e0283471">VfpRoundDown</a> = 2, 
<a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244efa0f0dc9dd6aa221282eb2d2a150bb0cf4">VfpRoundZero</a> = 3, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244efa489294c4b00d4da069965210ae7c4c0c">VfpRoundAway</a> = 4
<br />
 }</td></tr>
<tr class="separator:a6c875ad90a1fb8c2d1a1150f874244ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f9c55fc1ae496fd36bca4b09be4a5f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> { <br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa795d26fae230cf254fdd4f77edad9551">INTREG_R0</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab86d52254a113157e481b4f5fda8d7ee">INTREG_R1</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac4b0181d6ba7e4db1e7d94f6e59cf6dc">INTREG_R2</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad97b0731b6e4679fb684f7bc788d69d8">INTREG_R3</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9242a7c30f693553a9d5307897c7a132">INTREG_R4</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faefa8f209bf4d479e04e030e8cf113dca">INTREG_R5</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad81588966893f91133b667280c0b277f">INTREG_R6</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517">INTREG_R7</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538">INTREG_R8</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7">INTREG_R9</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42">INTREG_R10</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1">INTREG_R11</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25">INTREG_R12</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f08e8c1819f191e46de90d44365e072">INTREG_R13</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188">INTREG_SP</a> = INTREG_R13, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa30d0654f15d5bc84f2c3bf5c86cacbe3">INTREG_R14</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b">INTREG_LR</a> = INTREG_R14, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa65067348a53e65a155ca20d07fd6ef40">INTREG_R15</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a> = INTREG_R15, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa17e99fa2491800d8a120768c94b3b319">INTREG_R13_SVC</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab6fff5b334286774f1e5b917de6875b1">INTREG_SP_SVC</a> = INTREG_R13_SVC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faae37161fcde032c6d3e0148c829a7997">INTREG_R14_SVC</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5afa525410446c2a4e6d6f8a22f59362">INTREG_LR_SVC</a> = INTREG_R14_SVC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0683f8e7bc06cc01104df1ad117f9a22">INTREG_R13_MON</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa378e038668be1f199952a8c6bfca88a">INTREG_SP_MON</a> = INTREG_R13_MON, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8d4424ffe6ea7fbed6e1e7fe1902fe1f">INTREG_R14_MON</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2ea9d06483bb2f534396bed9161a3656">INTREG_LR_MON</a> = INTREG_R14_MON, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6e7a059a73881b7ae9dbde7bf6afa2f2">INTREG_R13_HYP</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5c6ea3068afed69a3b63d044991946ca">INTREG_SP_HYP</a> = INTREG_R13_HYP, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa06a7e8b810ae195220681ff33b0d16f3">INTREG_R13_ABT</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa261e29325c8e9e8156483452c4702346">INTREG_SP_ABT</a> = INTREG_R13_ABT, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b85106f23d41d37cf5a8d9ad370d140">INTREG_R14_ABT</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa100ee5f4a4b15bc243eb15fef969b0e8">INTREG_LR_ABT</a> = INTREG_R14_ABT, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fafc6d80c5248dd98dc561c83891678ccd">INTREG_R13_UND</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8d2068cf3eada6761e4dc303546615b8">INTREG_SP_UND</a> = INTREG_R13_UND, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa211dcd7433181152f0df6e457ce66adb">INTREG_R14_UND</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa24efc441c7104a3ec9a627299518b727">INTREG_LR_UND</a> = INTREG_R14_UND, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa854785cd61620c8155780a019587dbe6">INTREG_R13_IRQ</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faacfcd44691bd848bffea29dbe4ce7eb4">INTREG_SP_IRQ</a> = INTREG_R13_IRQ, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2590f7bcdc5e15ede411995b95c22acb">INTREG_R14_IRQ</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae29b8fbe835bbaba4f463fb19676f966">INTREG_LR_IRQ</a> = INTREG_R14_IRQ, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad249b418489f64b734b23bf091cbbe77">INTREG_R8_FIQ</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faade65cabf1d76da2635f7cd74a6de8f8">INTREG_R9_FIQ</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa549da86b9fb9587893297f03873c5165">INTREG_R10_FIQ</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4e7cdf95aab53b3ca9b5d08bf0571994">INTREG_R11_FIQ</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7090d919b9d77cdc36dffadd735b70fd">INTREG_R12_FIQ</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fadc1058c1e9e569ce5441a0bf2e2c6c53">INTREG_R13_FIQ</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa85f18d4dc9b91325c04ae3c86312283f">INTREG_SP_FIQ</a> = INTREG_R13_FIQ, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6a69d5abf048b2db4be26a4bdb77b86f">INTREG_R14_FIQ</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2950a9c60ed946c54bccdcbde26b7bf1">INTREG_LR_FIQ</a> = INTREG_R14_FIQ, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8">INTREG_UREG1</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faef9e339f357340dc9b166162b8b05fce">INTREG_UREG2</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5ffd8f174f93ce584c127c5ac65d86b9">INTREG_DUMMY</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa21fa949889362c27926c1965bb2073aa">INTREG_SP0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faebb0b7237f827c636a9b4dcb78697c51">INTREG_SP1</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa47d7f27a4ebfdf0d925d7e413a376243">INTREG_SP2</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab9cfebf5426e4b906daf98a086725f41">INTREG_SP3</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb">NUM_ARCH_INTREGS</a> = 32, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa11667ebec0cf6e51f06c9afd1ac321a8">INTREG_X0</a> = 0, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa72e9584a5bcf36c0c6807f70a780703d">INTREG_X1</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab6a07069db4c8339b8783f2f05c0f2b9">INTREG_X2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa91a71b4e2718b8d68cae3d0360391617">INTREG_X3</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa145c8e94dae27b80afb92f88ea3f660c">INTREG_X4</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac48f9c756ef4d3faaa14db6cb6a34ac3">INTREG_X5</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf94cdb1965c8c1e683852276a68ea88a">INTREG_X6</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf274b1e03b25a482fd22652e58688f56">INTREG_X7</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa70b3a95c291f0c8f60389cff3803725b">INTREG_X8</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8cc83f64b8bc5c501c6eb8db0a8cb31b">INTREG_X9</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa27c11a411147cfc4d1ad67c0e2052523">INTREG_X10</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1146bbf221995e1b112865c13ce1997b">INTREG_X11</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fade3f7cb1af10ac73ab0369b916e50c1e">INTREG_X12</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5face5cd8b84c66c979c5700efee0d705eb">INTREG_X13</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faeb183bee58f7c49b908bcca07681a6f2">INTREG_X14</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5facc6549302b9b4414b15a3c80d2ff9c1b">INTREG_X15</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faec63bcea0ee5a673d650b4f35fe2df25">INTREG_X16</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9bc6d7c4e6cff9e64d031120b284d273">INTREG_X17</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faad79498a4941ed8317607c36503c476d">INTREG_X18</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac693208abb43d3b2d3c91e3417bed95b">INTREG_X19</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa59d159c2e897d3a8bfbf83acd8c13752">INTREG_X20</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6c3733ad34cb1f45c0847c9b901b3dcc">INTREG_X21</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa65c4099f8266341c4c7b91b4e54e689f">INTREG_X22</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa99bd4e79f31f68d55e53f39d4ef6ee07">INTREG_X23</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fadcb563774c5d1340abbc5742872bcd36">INTREG_X24</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa149fdeef30afff64167abdc7775af622">INTREG_X25</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa42a223c89ba713dc35a5ea2b268415f5">INTREG_X26</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa52b429d19699b2ae8d95adb8e34e132d">INTREG_X27</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faab69f0371928619b6e80c964e82504e3">INTREG_X28</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3929de4e5fd328ceb3a5f797a0e0e4f9">INTREG_X29</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabafdd3dbc6d6ee3fc05507f59ac36d81">INTREG_X30</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac6174e1543018b24068f89d05ad6fc18">INTREG_X31</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa67276c4a4871dba4b747f626c22ab01f">INTREG_SPX</a> = NUM_INTREGS, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa6b4eff7fb9d641124980406c410c675">INTREG_R0_USR</a> = INTREG_R0, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2d37b89d8ff28124efcc743edddef09f">INTREG_R1_USR</a> = INTREG_R1, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa477bc030d579c9920b1927baa5abc68">INTREG_R2_USR</a> = INTREG_R2, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa47ecdb30e87120804ae09a6e42d82966">INTREG_R3_USR</a> = INTREG_R3, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa12fcc33a8c858487d5b79ba7cd70dc90">INTREG_R4_USR</a> = INTREG_R4, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5facaf5a3f5e41e77fa78aa3688462579a6">INTREG_R5_USR</a> = INTREG_R5, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa030b8785cb795082ff79896932273963">INTREG_R6_USR</a> = INTREG_R6, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa13dc9add076c6aba2fb7fb0c45990711">INTREG_R7_USR</a> = INTREG_R7, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faccf83262b7d94823ef68b821cc2cbfb9">INTREG_R8_USR</a> = INTREG_R8, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faafed189778663d1f41b93829339771f1">INTREG_R9_USR</a> = INTREG_R9, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1deb7b2fa95f327f7c233e9967335c6a">INTREG_R10_USR</a> = INTREG_R10, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad5468c10be570252205b1bcf4b6613fb">INTREG_R11_USR</a> = INTREG_R11, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3cdfb067c91ea38ca945abc0b2c4ad09">INTREG_R12_USR</a> = INTREG_R12, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae2c9df187178821cd2e767df926b1300">INTREG_R13_USR</a> = INTREG_R13, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2fd6e4f69786e7681ca27ff458e49c4d">INTREG_SP_USR</a> = INTREG_SP, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf5574685405f67d403956dc1eec4a163">INTREG_R14_USR</a> = INTREG_R14, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fada8ffff55eda66556fcb1216209a22b4">INTREG_LR_USR</a> = INTREG_LR, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa297f9a31328d7d5b5991c3bed2a91eda">INTREG_R15_USR</a> = INTREG_R15, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae260022ab3e71a250666de0b5db9d25d">INTREG_PC_USR</a> = INTREG_PC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4cce7777e431331168ab5928e9718930">INTREG_R0_SVC</a> = INTREG_R0, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab8c48c451fcefd986e0eb6fb21533f3e">INTREG_R1_SVC</a> = INTREG_R1, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad8736059ea97c23d1909bdeb14de9bb7">INTREG_R2_SVC</a> = INTREG_R2, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca9a4bc6b64ac8e886f55250ee22f393">INTREG_R3_SVC</a> = INTREG_R3, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca5696205147cb274e41a2fdbb435a51">INTREG_R4_SVC</a> = INTREG_R4, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae2dd7eae2c0b992089f31161c8294563">INTREG_R5_SVC</a> = INTREG_R5, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa778da4a4de4433d7f4c6bcc96c9b5d8f">INTREG_R6_SVC</a> = INTREG_R6, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf67c2b4daab74726df4b73ac37954e39">INTREG_R7_SVC</a> = INTREG_R7, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad4003fd65b029ee1de55d7ffa5a79808">INTREG_R8_SVC</a> = INTREG_R8, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5282e0ea550467f6bcb3d1ab381a73cb">INTREG_R9_SVC</a> = INTREG_R9, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5a00367367233ae06fca53e9c72dfd46">INTREG_R10_SVC</a> = INTREG_R10, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa043c73d2a0530f48d5a60583e4720855">INTREG_R11_SVC</a> = INTREG_R11, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3398a3aa23d3138a0ea241b6d3fee709">INTREG_R12_SVC</a> = INTREG_R12, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5cf4aee076b7f52a74c3fc771b37903b">INTREG_PC_SVC</a> = INTREG_PC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f5d735d140c1fa2f04bd2440ff78daa">INTREG_R15_SVC</a> = INTREG_R15, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa027a7ad645774c09e352106ea6e452ea">INTREG_R0_MON</a> = INTREG_R0, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad6b699347cdf09ea86768f47b7ba50b9">INTREG_R1_MON</a> = INTREG_R1, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa8b23abab82da404cbb1b1fee6a6f5cd">INTREG_R2_MON</a> = INTREG_R2, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad404710e257948ada8d4b18af5bd523f">INTREG_R3_MON</a> = INTREG_R3, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa826cd293caee6f8ea9ada6314e1fe069">INTREG_R4_MON</a> = INTREG_R4, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa90760b47e401d9e0ddffa868bdb9b267">INTREG_R5_MON</a> = INTREG_R5, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf2fff3f773501d8807db60caf19561e8">INTREG_R6_MON</a> = INTREG_R6, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faaf85783998bc4ea8d285073d081c5ed2">INTREG_R7_MON</a> = INTREG_R7, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf2c135f72d85e51a4d3901e927500f3f">INTREG_R8_MON</a> = INTREG_R8, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5facb731dc688b6452016b515fff5caa625">INTREG_R9_MON</a> = INTREG_R9, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab60d5a9de1cf28565f66ae0ace8a18be">INTREG_R10_MON</a> = INTREG_R10, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3fb1c008d7f906feeb2cc46d76c8b5f7">INTREG_R11_MON</a> = INTREG_R11, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf854ee94d7cd8dd05270237f1d1d9442">INTREG_R12_MON</a> = INTREG_R12, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0d056ba6b4964cc762c38405f1a0e0b5">INTREG_PC_MON</a> = INTREG_PC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1354185bf2dc8a119798e61a32aa26b3">INTREG_R15_MON</a> = INTREG_R15, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae21cb4c2b23ef34e42873ee078b5aa7b">INTREG_R0_ABT</a> = INTREG_R0, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa254a7192d5ce53152de6adfe5e8a399d">INTREG_R1_ABT</a> = INTREG_R1, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae69fe108d0fd718c6ab8c05492c74116">INTREG_R2_ABT</a> = INTREG_R2, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7aeb68ba42b8d82dd4e20bad4687ffbd">INTREG_R3_ABT</a> = INTREG_R3, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4367d2fcd56528ca2d4fca437ce93895">INTREG_R4_ABT</a> = INTREG_R4, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabb6d154d7b5f64b9c761ba07a0dfd9d7">INTREG_R5_ABT</a> = INTREG_R5, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4c09e73ed88468d239a409fc859095be">INTREG_R6_ABT</a> = INTREG_R6, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9b2b583d56531f72285790f9e63969a1">INTREG_R7_ABT</a> = INTREG_R7, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa07c75ae52968f3deb58e7625c248bb87">INTREG_R8_ABT</a> = INTREG_R8, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabf6baa1e3c198fd45bcab6c6496802d5">INTREG_R9_ABT</a> = INTREG_R9, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa940874385fa44e00da3fc39b4626ed2e">INTREG_R10_ABT</a> = INTREG_R10, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6eb63b8d6304d7cebf854055de6552f9">INTREG_R11_ABT</a> = INTREG_R11, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5facbcd4c6b249af9cd830a0c2ff60e91cc">INTREG_R12_ABT</a> = INTREG_R12, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5e5e7e98566630677820a95e01674495">INTREG_PC_ABT</a> = INTREG_PC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad625e68c84cc02205bf30fef80c67549">INTREG_R15_ABT</a> = INTREG_R15, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa631ce2c82fc65edc5e9c1f819360085a">INTREG_R0_HYP</a> = INTREG_R0, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad7df65668772c52582aa7aac475aec15">INTREG_R1_HYP</a> = INTREG_R1, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa742b885ee88a37b3643cad384e5438be">INTREG_R2_HYP</a> = INTREG_R2, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faef3703d10575af8c4c9357e6319651c9">INTREG_R3_HYP</a> = INTREG_R3, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3cfde9763473f043d789e59c2dde8619">INTREG_R4_HYP</a> = INTREG_R4, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab1f528fe33af8902f681e87a7efc52df">INTREG_R5_HYP</a> = INTREG_R5, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3839f3a6b33de0caba5d663d99db6972">INTREG_R6_HYP</a> = INTREG_R6, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7db354053046f4fee51f4f1d93483534">INTREG_R7_HYP</a> = INTREG_R7, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2a48c8f11d6ddabba12997f307e1ff8f">INTREG_R8_HYP</a> = INTREG_R8, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6cbfd6f390427297e19441a1f87270f4">INTREG_R9_HYP</a> = INTREG_R9, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa498b757e971f96f2c7b9211cb542d0f1">INTREG_R10_HYP</a> = INTREG_R10, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faaf33cc30a6278737378b6817934f372d">INTREG_R11_HYP</a> = INTREG_R11, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa67112ad7210f08b6b16f679fe2ab7a4e">INTREG_R12_HYP</a> = INTREG_R12, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8e7a0f82e693199c9dce1dcc071ab1e8">INTREG_LR_HYP</a> = INTREG_LR, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa399d6f5f86827ffeaccd35a999f8c7df">INTREG_R14_HYP</a> = INTREG_R14, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa353f3d180ed602c67844d6e65c19089d">INTREG_PC_HYP</a> = INTREG_PC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf9f02847d6e58b84dabcc3e37d878461">INTREG_R15_HYP</a> = INTREG_R15, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa15af2b278f5f5f7d8e09912db9e20351">INTREG_R0_UND</a> = INTREG_R0, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa41c1248ea41d1cbea1b2f6345f9c6571">INTREG_R1_UND</a> = INTREG_R1, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3957df7461c55dea05ee2f1751295b18">INTREG_R2_UND</a> = INTREG_R2, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0b27cefd0c310f3444b81f57208bab2a">INTREG_R3_UND</a> = INTREG_R3, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa963a040ec33352ed71baea27948f0613">INTREG_R4_UND</a> = INTREG_R4, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae652f587ddf8ed3c5952322bf67a1d92">INTREG_R5_UND</a> = INTREG_R5, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5b1b2c30f9a96ade22d7d257dde8e979">INTREG_R6_UND</a> = INTREG_R6, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa37405399fcf570ec8166fdc62e1bb4e6">INTREG_R7_UND</a> = INTREG_R7, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab9ecabfd1035a29ed2a8ed4537a6a274">INTREG_R8_UND</a> = INTREG_R8, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa381fce4ca41439b2ed057278322cfc7d">INTREG_R9_UND</a> = INTREG_R9, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa128a5a742880ed26ac4111e59131d987">INTREG_R10_UND</a> = INTREG_R10, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3ff6a9d12f2ce754cb276ebcb4dcabc3">INTREG_R11_UND</a> = INTREG_R11, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa275d98a4fb104ad0f7d2e038438fdf54">INTREG_R12_UND</a> = INTREG_R12, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0a1789b5ec8329d7484b5bd6186050d7">INTREG_PC_UND</a> = INTREG_PC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b1d1f7d6434306bf73ddd8fe66ba855">INTREG_R15_UND</a> = INTREG_R15, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faea27a3bcff3fe016ffc812bdf8a33d9b">INTREG_R0_IRQ</a> = INTREG_R0, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa68f8cccea17aba18fa7075b55babeabe">INTREG_R1_IRQ</a> = INTREG_R1, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2ee8351b4a3be9c41f6da02b1fed1b47">INTREG_R2_IRQ</a> = INTREG_R2, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab865345c8e271f63ebcc4dc4b836141b">INTREG_R3_IRQ</a> = INTREG_R3, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7d1cc5cd53f62105da3bf0584585838d">INTREG_R4_IRQ</a> = INTREG_R4, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5f00a81633df3d7f3b7a5ad56f87c9c2">INTREG_R5_IRQ</a> = INTREG_R5, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab1ca7f3b61b9f7292cf7f331ff3fa17a">INTREG_R6_IRQ</a> = INTREG_R6, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabb7affc0f89424ba6f8544f11fff4de3">INTREG_R7_IRQ</a> = INTREG_R7, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab4f0a3135a82aacd15b22ad49cf2f17c">INTREG_R8_IRQ</a> = INTREG_R8, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4d915f346871d6142a2f26960035da83">INTREG_R9_IRQ</a> = INTREG_R9, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0905d6cd940c2090be1163008fdcfed0">INTREG_R10_IRQ</a> = INTREG_R10, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6999e9d3c3a8974cf7e0170e6519f844">INTREG_R11_IRQ</a> = INTREG_R11, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9576d5a28426dfd093afcb8546e896e9">INTREG_R12_IRQ</a> = INTREG_R12, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2d24be3df1ae409e7dae81d759c3ba81">INTREG_PC_IRQ</a> = INTREG_PC, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa67e074352ccf92607d9538362c6e7b3e">INTREG_R15_IRQ</a> = INTREG_R15, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa23498ebf0cd35db7ae8196f08857b2d3">INTREG_R0_FIQ</a> = INTREG_R0, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa10476d72d620f63638765adfa08c2bd5">INTREG_R1_FIQ</a> = INTREG_R1, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa55abf531548c5b5ab786f3351f0489e8">INTREG_R2_FIQ</a> = INTREG_R2, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f024c247e2e39c4862478c828aa4769">INTREG_R3_FIQ</a> = INTREG_R3, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3f312cc29898384df0115930dc74ed0e">INTREG_R4_FIQ</a> = INTREG_R4, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7dafea16ce483a5cfc993dc7f7ff065c">INTREG_R5_FIQ</a> = INTREG_R5, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b520a8797a5d9f6d21cb7bc1df0960b">INTREG_R6_FIQ</a> = INTREG_R6, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1ba922e3a430d558a15e1a298e5fcb39">INTREG_R7_FIQ</a> = INTREG_R7, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa21015ddc5a53bf809c8426d08d48be09">INTREG_PC_FIQ</a> = INTREG_PC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1046ebf585a0f289b4e651ddb2758138">INTREG_R15_FIQ</a> = INTREG_R15
<br />
 }</td></tr>
<tr class="separator:a28f9c55fc1ae496fd36bca4b09be4a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5944639e8d6a3ef3fd6a51234896148a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148a">InterruptTypes</a> { <br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa31f7e7de796c9ad975b49e7b67b9cb0b">INT_RST</a>, 
<a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa174c01e09b28d57161a9d13a619514ba">INT_ABT</a>, 
<a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">INT_IRQ</a>, 
<a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b">INT_FIQ</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa397eab29ef44121fc27ae29a330fc03a">INT_SEV</a>, 
<a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aacb28e5b9567a3c4b6327c35656abc3e4">INT_VIRT_IRQ</a>, 
<a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aabcbcef9d4e51912d719e90e374f057cc">INT_VIRT_FIQ</a>, 
<a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa154f10fecd8bf0fe22e0b52255d27832">NumInterruptTypes</a>
<br />
 }</td></tr>
<tr class="separator:a5944639e8d6a3ef3fd6a51234896148a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c4749b8e05d58cf7536163a9ce919c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> { <br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a> = 0, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca629c5a91c7c38b30701184fd3e8c19b8">MISCREG_SPSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080">MISCREG_SPSR_FIQ</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31">MISCREG_SPSR_IRQ</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cade4b60cfb1d5a208ea54f119692adc2a">MISCREG_SPSR_SVC</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523fc954142987a41e0ce0f88662fa0a">MISCREG_SPSR_MON</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe">MISCREG_SPSR_ABT</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad22e1e056516ed04bc079c3a3237878f">MISCREG_SPSR_HYP</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7">MISCREG_SPSR_UND</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2b9c16e2c454c387c4c34f4e185c55f2">MISCREG_ELR_HYP</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca782403f98b3f18d1c87433562a046a27">MISCREG_FPSID</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca95c008bfb7e9778da090ead9cce7aeee">MISCREG_MVFR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8b23d147e2f3f690f1b9468c67554e13">MISCREG_MVFR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca48af8eafc532123e001df274b82f2de9">MISCREG_FPEXC</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacd17b179bd7743948fb23339a9ab0262">MISCREG_CPSR_MODE</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca433dee61bef8154a3532959bc919a16b">MISCREG_CPSR_Q</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca06562c3508fb0a2743cb7dd85b217a84">MISCREG_FPSCR_EXC</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeed16351097472c356b961608e012a0e">MISCREG_FPSCR_QC</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caebc102a10019b30f1d434acc08b044c9">MISCREG_LOCKADDR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52">MISCREG_LOCKFLAG</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7d5f4af092d0d6f1cdf5b1e256ec7ffa">MISCREG_PRRR_MAIR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6f2acf31e5ca5e8e6ae9d102f107e6a9">MISCREG_PRRR_MAIR0_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caffb0275b290309b0b571ee1003c6d2fb">MISCREG_PRRR_MAIR0_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab50f4edb6db6434a1b44ea5df597f4ed">MISCREG_NMRR_MAIR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca17f17b1cd6d633386e5a20ba434b1099">MISCREG_NMRR_MAIR1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca809e7378a36f758b44d41dd5bda5ad88">MISCREG_NMRR_MAIR1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeef899821c19dd5493d8bd98acffd4e4">MISCREG_PMXEVTYPER_PMCCFILTR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cace4697875a688fbf366db1453175e3c1">MISCREG_SCTLR_RST</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4">MISCREG_SEV_MAILBOX</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafd6a9968c82040c289a1e8df818da64f">MISCREG_DBGDIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad0c33d11314b76e0a32fd3fbe22cdd80">MISCREG_DBGDSCRint</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca478b8a28fe36eb44486d23ff8dcbb3e1">MISCREG_DBGDCCINT</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca961be58b8c0b6b5bc2ca04949e7679b6">MISCREG_DBGDTRTXint</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8d07bae39efc0b9c68da735683f516be">MISCREG_DBGDTRRXint</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafc5fe7a8a67c23ea341d8f37663fbd61">MISCREG_DBGWFAR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca625a3d7760fdb6f7e1dbe7afb7b6533a">MISCREG_DBGVCR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf3a7952e077e31f4a675d079b0fee469">MISCREG_DBGDTRRXext</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caddf7727958b9d1e8208be986fabc2edf">MISCREG_DBGDSCRext</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3f67a83a03acadc124a5d4b792737b75">MISCREG_DBGDTRTXext</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad8aa3ad8cc13c4373855ab9af86bace3">MISCREG_DBGOSECCR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca01fe07e33d61aa7ad08b13ebf16b2c96">MISCREG_DBGBVR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a632247658595cb525254dbaad4e207">MISCREG_DBGBVR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca258fd4409311220f2f4cb87850a49b2a">MISCREG_DBGBVR2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca17ee93911b58f3768f3c18c6902b1ccb">MISCREG_DBGBVR3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca998c821161911d42793e6277561fca05">MISCREG_DBGBVR4</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4a27d265bd9b93ba58c7314d382b4677">MISCREG_DBGBVR5</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae9bb6f44ba0c38b197c3e1cc43b1facc">MISCREG_DBGBCR0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadd69d0d9d5cdb26dc95d4cdc00201589">MISCREG_DBGBCR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1c54dcc82d20ee17f0230e6804d857db">MISCREG_DBGBCR2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca00f0962c4d775b1a0766fd8e95091f57">MISCREG_DBGBCR3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4f18d35db8882fd43f143ceca18c2a09">MISCREG_DBGBCR4</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4b0104f4827c6731ebad1a824e435d79">MISCREG_DBGBCR5</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae1f72674a222210575779f5cac3347a9">MISCREG_DBGWVR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca51e3d284a017d451a682113ff2b4dc7c">MISCREG_DBGWVR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca610e55bccf2dc30f506faa5a6d35dbe5">MISCREG_DBGWVR2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca75479d76b5a01de3376731957bfed9c0">MISCREG_DBGWVR3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabb516cf688d7b455bc3f8bf82a9a5002">MISCREG_DBGWCR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab503d28882a4a55d063d95c8279f5862">MISCREG_DBGWCR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca425351e8e603ee3de1861c4740b5ede5">MISCREG_DBGWCR2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacbeb6a30a69aadff4c1ef8aee710a362">MISCREG_DBGWCR3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca14edc3740760601da02a2466a682f0b8">MISCREG_DBGDRAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca11933c1152123a14de04c67c71849e5e">MISCREG_DBGBXVR4</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae488d1f7f7b3e2e615f752b8a7f1b45d">MISCREG_DBGBXVR5</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca741b75e42d5645b3b6338a49a5b089ea">MISCREG_DBGOSLAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50eda57820b2c08f648c12a1fc2c08a8">MISCREG_DBGOSLSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf3209ab5f28cda42e64acc21f5af2252">MISCREG_DBGOSDLR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2ce8e4657177df47174237b894564f19">MISCREG_DBGPRCR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadac3dcd7aa8414cee69738a65d6962a8">MISCREG_DBGDSAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafa7d062f7ae2b5bd5e5f0bfc08b21a8e">MISCREG_DBGCLAIMSET</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6f1aa0ca6aae6ef3e624c2de4c54bd94">MISCREG_DBGCLAIMCLR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca95e3c9658146365b976bb16d331b2584">MISCREG_DBGAUTHSTATUS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa425566f70528c1fbc52a173be93dac4">MISCREG_DBGDEVID2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7b0d05ca6d9bc6e14df98eed301a471e">MISCREG_DBGDEVID1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa721f49c0676640923ce02ffb5682ec8">MISCREG_DBGDEVID0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca83575b0ef8d6e228a8871db4e726740b">MISCREG_TEECR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab113c71592638c5ee446fb6619cdff1d">MISCREG_JIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafbcd03563973ad7b8180c82b286381a4">MISCREG_TEEHBR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa2af19acb96e1a0d8eb8626bebdfb26e">MISCREG_JOSCR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d826882684c582e3d48bc29e86be523">MISCREG_JMCR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadc608e04cb976f686af795b444bc6832">MISCREG_MIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caad24ccdd262d2fda58c5818c16ce9d52">MISCREG_CTR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6fd30cedd3f1cd6138bc919dfb16399">MISCREG_TCMTR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cace40afc520e485c32007d226062894b5">MISCREG_TLBTR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadd221dda6f7809c358100c45f0724020">MISCREG_MPIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8aac71cc6d5777ddb1a51ae04972bae3">MISCREG_REVIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae3ff6125f3635480b95f7cc4eea900ff">MISCREG_ID_PFR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacdd627b13d30f6f82676f789b0e0c44c">MISCREG_ID_PFR1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2d551ec7da0544e4816550f590cb6801">MISCREG_ID_DFR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c98c3088aaac33f27695e1e71fe7cb3">MISCREG_ID_AFR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca344b758a27d1db96e5bce041a14a4ed7">MISCREG_ID_MMFR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab9036bd4d98170cbdbc70125a8ba9397">MISCREG_ID_MMFR1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca17ae208709284d34c21f53edb7d46aea">MISCREG_ID_MMFR2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac3c9dfa10bb5aa634e1df2f7d7d9adb0">MISCREG_ID_MMFR3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca68fe3af92534b9a943a114580b3c9d39">MISCREG_ID_ISAR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf4cef18dbef50885e187adddd1327d9e">MISCREG_ID_ISAR1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca30812347ebd4dd4acb50048b317e9ed7">MISCREG_ID_ISAR2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa4e546048874cb8aeb47584175559326">MISCREG_ID_ISAR3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab58b694aa4d1972b88a238c813f87173">MISCREG_ID_ISAR4</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca097734a5fdc6fce17ce5caa5606af525">MISCREG_ID_ISAR5</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae77eb577ec63504b8bcdab694febc75f">MISCREG_CCSIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2feec33736b14518adcfe04c6528c522">MISCREG_CLIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabcef3978aa7e1d659b66d0456565ac2">MISCREG_AIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3c709b276a04ec5ca9ee382b797dfcc5">MISCREG_CSSELR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a9b9c30060af89bcd822272c01d492a">MISCREG_CSSELR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c370f735051c043ba9ab26b11272874">MISCREG_CSSELR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca132fc3bf23dbf11e3469c5793f36746a">MISCREG_VPIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac71e99c4e6f9de9760e1ea474af349d7">MISCREG_VMPIDR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">MISCREG_SCTLR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca360b79ced0619e6a76eace131cf7c1b9">MISCREG_SCTLR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caad47953fcca722f8446003f5e293569f">MISCREG_SCTLR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6827da006da460886fdcd488c3a119a0">MISCREG_ACTLR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadbfabfcfa5cd72d9318f1182698371ee">MISCREG_ACTLR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf0a6dfdeac78e2beb9ca7200cac44510">MISCREG_ACTLR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca56f5859b27c49381dd9e0d7f3310565d">MISCREG_CPACR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5026f0ba544d51e04a56157937c96c42">MISCREG_SDER</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca227ca1dc43b4cc7be618d433e8e9bf07">MISCREG_NSACR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a527cd4f6298497a08d3a0b3ecc9e99">MISCREG_HSCTLR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5f2a71fb19040159bd7f06d1ac4f2b18">MISCREG_HACTLR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7e2b1066807b219a7db0bdade16ace4">MISCREG_HCR2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca97eecbdef114ffd3a77f279c034d909d">MISCREG_HDCR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae4a87918573b1f768605e2b9d9d8997f">MISCREG_HCPTR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6b82a84c0a0b651d68df7a89ad8d9509">MISCREG_HSTR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca86bba169e8dae53bfbcf575cb86b8c9b">MISCREG_HACR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8">MISCREG_TTBR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadbdb28603fbdfc058f41deb1d137ba91">MISCREG_TTBR0_NS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5d890479a542f2574d272d72236a6087">MISCREG_TTBR0_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc">MISCREG_TTBR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad4863ab6b44c7e15eb931f699a77f038">MISCREG_TTBR1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca228d5d98d7495fd276a3c00da13afa20">MISCREG_TTBR1_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0">MISCREG_TTBCR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca16206c90c6020addfc5855ddc0edf038">MISCREG_TTBCR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca37fffb602030144c098b21feae5e242f">MISCREG_TTBCR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaec739922d29ac6e2180c87616914737">MISCREG_HTCR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0323c35822c34ca5d438f8b9459bb21d">MISCREG_VTCR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca75883e1c671c8d333ef80bbb64c09233">MISCREG_DACR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca91fd3899e4e3f3937f45d72d6a82ff36">MISCREG_DACR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf530d0b280efe4972eb3e8938cb5d4e5">MISCREG_DACR_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca20a213d7fbe0563819180bb2de4914e4">MISCREG_DFSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9e3593f2e94df1ec8b573b5526da3dee">MISCREG_DFSR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caebd4a8d7d38551eb6d4fe7415b0502a9">MISCREG_DFSR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2645bfecf67b4eff0518ae7a7f8e95e">MISCREG_IFSR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3b75c42dd690680acb1f372d3d50a828">MISCREG_IFSR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1ee3e4aa78afdfddc8a1c9e3b78f1de6">MISCREG_IFSR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca96b0c3b1461ade48e19adb577bb93cd4">MISCREG_ADFSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca30713d3a2ed09756107eb6ae1fcd339a">MISCREG_ADFSR_NS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadf1d91acb54a893cb24e02738f55456c">MISCREG_ADFSR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6d627cfe11c273e094f6cd72cde19ba9">MISCREG_AIFSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafb8ef96aa6f2191899bc591f2e91e46a">MISCREG_AIFSR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0acc7fa3cb5614a5496c5312cb399287">MISCREG_AIFSR_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9de3dc5ae4c2c1c385a91aa9c337c710">MISCREG_HADFSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2391321765440382f2cd26252cfca0fc">MISCREG_HAIFSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caed4f4a6f8aae9686c22ae8d180f40ab8">MISCREG_HSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca02fa0575976eba48928d8d99abe26a5a">MISCREG_DFAR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1e2fceaadd37053e716236ddd71e596d">MISCREG_DFAR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca70221da844bfb51ee592e571c59d8499">MISCREG_DFAR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca26989c87e432f012c3f2a5ae1c8a369f">MISCREG_IFAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeda63a65627f494779809ca66ad3c9b6">MISCREG_IFAR_NS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3c24661983e158c2111c319db6fd4259">MISCREG_IFAR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca52f0ff1daa8b976035d238029243ec9a">MISCREG_HDFAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca52a41307defcb5fb997785be15877013">MISCREG_HIFAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6bb1943e82738f9d9ad7b6b9fea703b1">MISCREG_HPFAR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac520849cda3e57dafe97deb268f51eea">MISCREG_ICIALLUIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca09c2fb4dc38b9e741541a0cfbe304d22">MISCREG_BPIALLIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2963346f87bf29113a2fabb125b43f7a">MISCREG_PAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c9003eba7e8809559c98fdab88523">MISCREG_PAR_NS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa0d4562221fd93a8e87245f4a6d7b4af">MISCREG_PAR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca19b17f0b68316dea03aeabe1d2f3fa3f">MISCREG_ICIALLU</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9e7bfa12f74d473450463db1e33d741b">MISCREG_ICIMVAU</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3c32ca201c154253d03eebfb0d91542f">MISCREG_CP15ISB</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca930bf07d8e21a5f8c14ab7a7f4f51a19">MISCREG_BPIALL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca105aed9c7e2f2e16133553c3a196c444">MISCREG_BPIMVA</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c504a6482a2fce359e5444b953d7855">MISCREG_DCIMVAC</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4621addc92a17409cd39ea8a3a56e945">MISCREG_DCISW</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1ba962a047972a6f2f7dad79de7be02a">MISCREG_ATS1CPR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0e72be333ef1543cc001ca9ae9f63445">MISCREG_ATS1CPW</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca24475198501dbf7113f730a6333b2718">MISCREG_ATS1CUR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0e4fb818ffdf772cc11e4caa0543538b">MISCREG_ATS1CUW</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab9d125d426080bcc1d3499276d52e417">MISCREG_ATS12NSOPR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa38f0b5aad0a2e942e7ff6852395674b">MISCREG_ATS12NSOPW</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3d31459809ae96d11b5f52bca0671ef3">MISCREG_ATS12NSOUR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf62e36359ee757b41e53c409ba9bfc69">MISCREG_ATS12NSOUW</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5f8c34a72d98f59b94c2f3240a27d249">MISCREG_DCCMVAC</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca526b5d91a26031db9be2c378d6d49b1f">MISCREG_DCCSW</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8993ca0a3d88818ee3ba6d818c7389b8">MISCREG_CP15DSB</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad5f944d0e42a8a775062bf09da6e2044">MISCREG_CP15DMB</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4140ce7be1e3e8798bd4d8751658cbfd">MISCREG_DCCMVAU</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca494bf0d57bf385f3390e316e04cf78ae">MISCREG_DCCIMVAC</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca96687d142f592ea8af69b94e729d349c">MISCREG_DCCISW</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca20c0c15b945aded913fccb58caa31112">MISCREG_ATS1HR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caafd2fc15216221de638c65ab6deeb9ff">MISCREG_ATS1HW</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad33f7d3ef73f518dba36b6cc5c881627">MISCREG_TLBIALLIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d06fd3e9f671633ce1d5b151c5d3455">MISCREG_TLBIMVAIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf6b27f38425b6c7e5b13119c1a5b1754">MISCREG_TLBIASIDIS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca11b8f3d7eb754bba1890b23ac9267a73">MISCREG_TLBIMVAAIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac925f522cf9fe7db42f30941a2845ad9">MISCREG_TLBIMVALIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca614e290a75dfe812ebc6b0854d0b9e64">MISCREG_TLBIMVAALIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad570b36e9185493a099894f58018fac0">MISCREG_ITLBIALL</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3f3bdac3de8737bd96516a00f0a24e2b">MISCREG_ITLBIMVA</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8e66b41d02fe712ea99dc3560cc01537">MISCREG_ITLBIASID</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca055d59fa0781ac72026b011dea0490cf">MISCREG_DTLBIALL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2bc0f84891bd9bced655f99817c7d73a">MISCREG_DTLBIMVA</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabe867f0cb674ef1a887da582894ea161">MISCREG_DTLBIASID</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0272e4641b1c33ec30a95b8d5b5b7274">MISCREG_TLBIALL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0d3898aa2aaf2fffd4953283d284b88">MISCREG_TLBIMVA</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caacb8cbb1c501ab158fedd21b52fa2220">MISCREG_TLBIASID</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c70c1eac0935c3d1c30e66f5061b063">MISCREG_TLBIMVAA</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca39a4d42042f5ad9406036e86161f2387">MISCREG_TLBIMVAL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab7ae914e1dccd2d93763a75ead2e4569">MISCREG_TLBIMVAAL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6420877bd761c21ac477798a2ea02e62">MISCREG_TLBIIPAS2IS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caef63881c3b7a8da8f95f61673ddb8e90">MISCREG_TLBIIPAS2LIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4150e901d1d2e854c6cf9acb17e393f1">MISCREG_TLBIALLHIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabb07e768de8f795296ebe9016671de9e">MISCREG_TLBIMVAHIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac7e1f92dfd7376c6f131741bc378213a">MISCREG_TLBIALLNSNHIS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2d2a0da4d7c159212d976b8d91bb8d94">MISCREG_TLBIMVALHIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb357d06b7dc27fb1102ecf3087eda61">MISCREG_TLBIIPAS2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab389cff3fc3d7724ff3bcd0f96c48efc">MISCREG_TLBIIPAS2L</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca983e18aec06c285abd5bd897534dd48c">MISCREG_TLBIALLH</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafd10239b4680f6b68b0956c00f29f82d">MISCREG_TLBIMVAH</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca69a89ff15c69327578136c4d1cbeac4b">MISCREG_TLBIALLNSNH</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf6e99558b5b893424f9adb0706aa5122">MISCREG_TLBIMVALH</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6c0878622bb5a09bfd8c9c2e2aee6ae7">MISCREG_PMCR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca321cd68d20e446a5e1a55c74e76fc6de">MISCREG_PMCNTENSET</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caea436a3e430f315b9d1d7a6acda490ca">MISCREG_PMCNTENCLR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8f51cb9d87fda471d6ac27e0e7ed913e">MISCREG_PMOVSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf61d2a797d4a236a4e30dfce469e7012">MISCREG_PMSWINC</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4f5156e0329d8e4f9679e5ffbcf0dd24">MISCREG_PMSELR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6098b290b2acb54d08ee1edf6e744cdc">MISCREG_PMCEID0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9c15ee0be44959a35f9bcbf89cdfe860">MISCREG_PMCEID1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caea053362393cd899b0be0b89d3303b88">MISCREG_PMCCNTR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1795a5b53662203982bd6cf652fdc4e2">MISCREG_PMXEVTYPER</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafd4d09e4411c008eea38ee2f1c7fa73f">MISCREG_PMCCFILTR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c205f86d838cf3a43c3b01a770a1069">MISCREG_PMXEVCNTR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9d02d13e284353bcfa07166b9232c2b2">MISCREG_PMUSERENR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab2349af53dbd391bd4122bd23c41e2a6">MISCREG_PMINTENSET</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8ffaa3d3de1b9320a204347feb465258">MISCREG_PMINTENCLR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c4a6fba359353a9ce354a9a1d36ee6a">MISCREG_PMOVSSET</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c0eb4a6ce76f0de03e15a2152f190ac">MISCREG_L2CTLR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa56a3db1e493ee0a195e0e928d3618ca">MISCREG_L2ECTLR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca558657ebddea41bb1fc2cf61e725f6a9">MISCREG_PRRR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf1c70bb7740522e70853ddcccadcafd2">MISCREG_PRRR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7ba24512a6aab95e9a1e763094e58768">MISCREG_PRRR_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4f258252d52941bc7a97300ab7fd967e">MISCREG_MAIR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca637951971f3b1c324a1252dc8400e25f">MISCREG_MAIR0_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7688d9a9027880be557ecc4a4a44f850">MISCREG_MAIR0_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac979e506d9ce19425eb582d6acd8cee0">MISCREG_NMRR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa5cd859db6e65607457beba177f35f1a">MISCREG_NMRR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadb5195e5ac00cd47d7fc05f07ac1bf44">MISCREG_NMRR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca890e14915a3e3da7c6637e71f8884633">MISCREG_MAIR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6e343b2629395f8381a99dc0b568b5b7">MISCREG_MAIR1_NS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa9ff1304279ff33defd2825565693a27">MISCREG_MAIR1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0797215d149dd6d506aa742e4bddabc1">MISCREG_AMAIR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabdc26bc927a78f7676608b0df499c452">MISCREG_AMAIR0_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6f30922fe5c4bed97f82b8a4e2de95f8">MISCREG_AMAIR0_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca81deed498a989d6b3bf8739c22e3bdf0">MISCREG_AMAIR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9b1e431b1deb229ca867f62f2cfc804b">MISCREG_AMAIR1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf89176d0db6dc593e97f9e2260da8e60">MISCREG_AMAIR1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacb4f149cac7b3dde2aa3e97a1d1a2fc6">MISCREG_HMAIR0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1a81addb4a201f2a0d39f636b094bc23">MISCREG_HMAIR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca74933780e70d0bdef84b7904095afa76">MISCREG_HAMAIR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaec2daa7bbbb3428af2f6008e9fd2cca">MISCREG_HAMAIR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c75d790c0b82fa49e3891e5fa334e1e">MISCREG_VBAR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8c7c94809ec7620e5e3b759d871349cb">MISCREG_VBAR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6d7e11b1bdc559e11bd2ca9ff1bb9634">MISCREG_VBAR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac81ed598242aa264e2a1ae14f8eb8710">MISCREG_MVBAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bbbdc2d64664758f481261aa5707d07">MISCREG_RMR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf84c258967a8d4832795785a8ac961b5">MISCREG_ISR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad31e9d4cb740f361765b5604985f048f">MISCREG_HVBAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cade4d2d07245f7d11114d07de45d87ab7">MISCREG_FCSEIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c">MISCREG_CONTEXTIDR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5d614118e4e4da7dcf6dd0fc0a67273c">MISCREG_CONTEXTIDR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5727d2d818f2238d0a4f8f8ad423b4e4">MISCREG_CONTEXTIDR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab6caebec784f3ce62f3b9a8f9980b923">MISCREG_TPIDRURW</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca734118a5dc5edb5ab5354deb9ff7a54f">MISCREG_TPIDRURW_NS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca04d2b7195db0e6d54cc763768235ce2c">MISCREG_TPIDRURW_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6b74e3f18bf8eacd7b5a7881b97a2733">MISCREG_TPIDRURO</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5e01f5588ce5af1923fe2c9b9396388e">MISCREG_TPIDRURO_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae12ab3dca3c9ad7115bce2fdfeac2d26">MISCREG_TPIDRURO_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caacad0c4dbe020a85e34a289c36f5ed24">MISCREG_TPIDRPRW</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2233dd0b61574c4fb8a10954c7b69dce">MISCREG_TPIDRPRW_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb8baab86dc23b0107ef21ada2f9218a">MISCREG_TPIDRPRW_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3ed1d63b8da44a9df605f926d2202a7c">MISCREG_HTPIDR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0f74fcabaec0585fa64fdd5320ac8460">MISCREG_CNTFRQ</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caed93090a1aa63572ce90982348465372">MISCREG_CNTKCTL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab242418e6715eb2d32569a483e006167">MISCREG_CNTP_TVAL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca164be448aa87f27c9759f6f7dda14f58">MISCREG_CNTP_TVAL_NS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca932d20409b9d7e492fcdd2f87bb24322">MISCREG_CNTP_TVAL_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca204a6d2cd0a99834e0d6e537bfc620b8">MISCREG_CNTP_CTL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad5a770f276896a6ef69653e5a89af9ce">MISCREG_CNTP_CTL_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8582718fbcafca74cccd4080525803f1">MISCREG_CNTP_CTL_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca653e9ff9c2a68888f026be73522561e5">MISCREG_CNTV_TVAL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7dff860856caeb9e32f0a69f5c81c2dd">MISCREG_CNTV_CTL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c78e264cbf6b3f4975f5d40f327d1f0">MISCREG_CNTHCTL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca267abed97aec857351e10aec7e93159a">MISCREG_CNTHP_TVAL</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca145142160e70a4a7f8201eb06236a6db">MISCREG_CNTHP_CTL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9d7c7b073cd97ad75189f18954f6cf38">MISCREG_IL1DATA0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca78cf2711978db55fa370dd476f50f185">MISCREG_IL1DATA1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae244898bc52407953b578115213b95d1">MISCREG_IL1DATA2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5fc8fc03dfc2bfa95c4795a32af3558e">MISCREG_IL1DATA3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca589a2bbecb770361048051107af9b2e8">MISCREG_DL1DATA0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9444f992a8ec635c1bc4ca690b712c07">MISCREG_DL1DATA1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7b3d239a9ac0a5c10dabdd0c0e149715">MISCREG_DL1DATA2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca02711b638e935162da0c9fc1020a372b">MISCREG_DL1DATA3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0acf71b9c9e299b4b2b0b6f0b933f92b">MISCREG_DL1DATA4</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c4c3a121ae62bc47d81eb1d02afa35c">MISCREG_RAMINDEX</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca348f7979425530dfc3e3f5feb6f80e99">MISCREG_L2ACTLR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caff51c37c27515037f51b65ae34a358c6">MISCREG_CBAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6f17e06a75d4a8dd7543708ac3cff02a">MISCREG_HTTBR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb8a6ed844e484a42d84318742e9ad1d">MISCREG_VTTBR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5b48045b79595b2d016c3d11c39f4882">MISCREG_CNTPCT</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb45e6814275b8ce1dece3fd413849ff">MISCREG_CNTVCT</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5235ab07f4e67209c7410ffc44205f58">MISCREG_CNTP_CVAL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafeaa4e0c78938b56d14b10733cfd6b3a">MISCREG_CNTP_CVAL_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc713877fe0164c48eab522d12585334">MISCREG_CNTP_CVAL_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0f4f807da435a90439a6f345fc410947">MISCREG_CNTV_CVAL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca384f75e1bfc9f600f494e201aa41e21e">MISCREG_CNTVOFF</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cada0a86c3391596b18b194e09c8d34c69">MISCREG_CNTHP_CVAL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2e79d1b20a6e03d1802ed28e27f02074">MISCREG_CPUMERRSR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0c9c55d3b980183f00c586e739aa25b9">MISCREG_L2MERRSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8bbac5b442fa15033f9b4e32526f82c8">MISCREG_MDCCINT_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caae533e48f793f5139763d4638528b556">MISCREG_OSDTRRX_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca317697326270d47155260c40ce6259e5">MISCREG_MDSCR_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3d963376ed236c4d861be28535838e90">MISCREG_OSDTRTX_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0b184633975c07ad39099d7efb72041c">MISCREG_OSECCR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6af09afeaba6fa626e24892228928664">MISCREG_DBGBVR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab48099f22a354b77f683dc444bf7e990">MISCREG_DBGBVR1_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca20d2f3714736bc458cb269533ece56fe">MISCREG_DBGBVR2_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3a8fb90a0f508211ddc61b997445ce11">MISCREG_DBGBVR3_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0624985dbb340347015088b416ceecc6">MISCREG_DBGBVR4_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8669378819cd9e8dd80fde892d183438">MISCREG_DBGBVR5_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca442a2aa8e1aad5b50b7a661fa1f517e2">MISCREG_DBGBCR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad37433b705a35844eb2cb5f838afd1e8">MISCREG_DBGBCR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa14d98ff17624f2ec3b723354c52e2a6">MISCREG_DBGBCR2_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5fb91fd431c6a4e0be458c90e6a29adb">MISCREG_DBGBCR3_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac8a05bc7f1ad90c6c5cc7b4da917d2f6">MISCREG_DBGBCR4_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3e71c39530c65cca0801a0fa32871c19">MISCREG_DBGBCR5_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab455203167877789126afb18202d4064">MISCREG_DBGWVR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa71539e0fd351ee495eb07a9617ae926">MISCREG_DBGWVR1_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca274cf462218c66557b33b553700857f3">MISCREG_DBGWVR2_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf6b331250e6c5857b3e545c425cfb4c6">MISCREG_DBGWVR3_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf298f3fb770fe84c684af6e11595505e">MISCREG_DBGWCR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad943c32f0c3c41495ef83e147f2752a6">MISCREG_DBGWCR1_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca75abb870489ba7dba8d18a8a1cbcc680">MISCREG_DBGWCR2_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caca959f0f0c5785fe8a50a5e34db70e7d">MISCREG_DBGWCR3_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8e1432da438477b842146740ffb0c9c7">MISCREG_MDCCSR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3293d81dda2ea964a65e2c0dcc610451">MISCREG_MDDTR_EL0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2497af90801e9f0a82ed930f802cc037">MISCREG_MDDTRTX_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca94e6980de92a64f21f81f5c874cdf371">MISCREG_MDDTRRX_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3b5c9e30645641773f0e908ca6204d3">MISCREG_DBGVCR32_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca84d2ad3caaee9bc2e98a55dd0d5c33a1">MISCREG_MDRAR_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4325d838577e354057a77074c9477e30">MISCREG_OSLAR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca55010240f53c04300fbe302ad91dbc7e">MISCREG_OSLSR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca47be45c7e49a6509d835e74c335b662a">MISCREG_OSDLR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac70ccdf761a3ba0d6cd0df6a14f5453d">MISCREG_DBGPRCR_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae2f3fab5215967ec68911492d6f7a29c">MISCREG_DBGCLAIMSET_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac1828660bcc74c7f3439fb6974e06c6f">MISCREG_DBGCLAIMCLR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0dd3718f96f8b90b6d74a1077bfbd30e">MISCREG_DBGAUTHSTATUS_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6e789b8daadca7673a3490bd44b1e6e9">MISCREG_TEECR32_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8cd5c111cd6a409e3c21804ae740e9c2">MISCREG_TEEHBR32_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca87c650300c5e82bd513de83eafa1cd20">MISCREG_MIDR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac35c2c26bf6a839a1844bd85c46b2e83">MISCREG_MPIDR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50526cd630e5e08a859f6d813e08f454">MISCREG_REVIDR_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca836bcadf67c2d6d974fbcba5cddf3fa8">MISCREG_ID_PFR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca962c74969b7bb73ee12333c3bbd67648">MISCREG_ID_PFR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca12b84daa436a1291c54089e563bfe62b">MISCREG_ID_DFR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4fcdcf5d42b038aec56245b26f336970">MISCREG_ID_AFR0_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca33d14b57ec8b269c5c409096bb74cda1">MISCREG_ID_MMFR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca79222ec543bb810d3637020c4749f7d5">MISCREG_ID_MMFR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb02a081492ecb47ea1d668cd44e235b">MISCREG_ID_MMFR2_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad8c0cb8d02a6667fbef6a6d3465b1fcf">MISCREG_ID_MMFR3_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca27d52077fda3009c61f6232af71e6a6d">MISCREG_ID_ISAR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1fb28a1636c89fab4e493cb9a2d35b37">MISCREG_ID_ISAR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca546a387dad3b59fcf44338573016a30d">MISCREG_ID_ISAR2_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca48c8ccd2ccfec6ae009c048e71a382ad">MISCREG_ID_ISAR3_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca263ee57b033cd71a1f1746e85671b0b0">MISCREG_ID_ISAR4_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca75f4260c445fea4c3a1473d21d37ad27">MISCREG_ID_ISAR5_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca917109c17558734db7fa082430fea9dd">MISCREG_MVFR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2a2656eef92d8b63a6d68b1c9d9c6224">MISCREG_MVFR1_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7459cf43acd64df686ae0f108f031849">MISCREG_MVFR2_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1f67b0b70cd63a9d580183f96e302c25">MISCREG_ID_AA64PFR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad4624483d0fde58150bac9a05d2d93c2">MISCREG_ID_AA64PFR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca257ebe5fbd21331eeacf40de02b9c869">MISCREG_ID_AA64DFR0_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca88c1e000248c4359e401304f2c4de082">MISCREG_ID_AA64DFR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab8b39010cdc0fe971922aefa57837d23">MISCREG_ID_AA64AFR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8797f004798df47a089e9c3f2e81d2f2">MISCREG_ID_AA64AFR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2e4c38994591183a2a4f9824c2f04de1">MISCREG_ID_AA64ISAR0_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca30e718528af33a5acae4bb80df269b0e">MISCREG_ID_AA64ISAR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca094617d2658838c1f5ad737b50608112">MISCREG_ID_AA64MMFR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc1a75c0a4b9ecbfe29cddd1176f7a3f">MISCREG_ID_AA64MMFR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca51232111a3a05dd0adcf7492c786f31b">MISCREG_CCSIDR_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae4136d47b37a7b84f9dc6fbf963f90aa">MISCREG_CLIDR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca199c3b2b3631bebbf5f15d646b3c5e9e">MISCREG_AIDR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca64bea1b1a9ee2b02db32ffb4b636f429">MISCREG_CSSELR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca851a9dfc7dcf2531ece00994dfa38736">MISCREG_CTR_EL0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa2ee3b8cc1e57624465775ccb4b83a51">MISCREG_DCZID_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caee803ffb0726cffa288c74617aa43265">MISCREG_VPIDR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca63d2a38c0aca156fe162a9a108067697">MISCREG_VMPIDR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce">MISCREG_SCTLR_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacf7366ade0a8b66d2c31487f60f7d5db">MISCREG_ACTLR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6314fd451148954c2a66286c04cefdaf">MISCREG_CPACR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848">MISCREG_SCTLR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadf3846c4440e1c5556623e405c322724">MISCREG_ACTLR_EL2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">MISCREG_HCR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2838d0aa9c391efb59ffd8ffd1182060">MISCREG_MDCR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca47def05a9be0494d6ad9553885cc09c5">MISCREG_CPTR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae55f13d525fb8764f84e3b3585716b30">MISCREG_HSTR_EL2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca22053ae2e96c47efca477ea6c27af7c6">MISCREG_HACR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0b410ff413a02c9b8979d026cb151bcc">MISCREG_SCTLR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca14b2d8f8ff08949724dcd1a7b1723ed4">MISCREG_ACTLR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaa7759d8b49ebe71e14b0bda9bbcf539">MISCREG_SDER32_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca682e050ac376ea746a94e3f0be8768f9">MISCREG_CPTR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a2486501a8548d70ef78d0ef539d619">MISCREG_MDCR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8445c66a08413a3565f5796bd9ac2d56">MISCREG_TTBR0_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50ff79a603fadbd7cac516d7bbf28ee3">MISCREG_TTBR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca483fe08e0ab9e0d7dccba21804547878">MISCREG_TCR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0eb9b86d344a323006d673c55417e9fd">MISCREG_TTBR0_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caca13cb1ca00fd3bd2130da500c0b92bf">MISCREG_TCR_EL2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2697fc0a230c6d30c694645d31874b58">MISCREG_VTTBR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c268d118638b812382607d175623814">MISCREG_VTCR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca59c8029c0336f282ed909147d6ad376e">MISCREG_TTBR0_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0af73c5db0f641c99bcdf88b9ad7a60">MISCREG_TCR_EL3</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb586fac4da352f4940bb43ee8e3743b">MISCREG_DACR32_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabf77dd155ddd1020a03a9f11e2c44803">MISCREG_SPSR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca23432fcb06b63bbbdf0f10bae2d73748">MISCREG_ELR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabb4600ac78743974130ebf8581b9beba">MISCREG_SP_EL0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab2cbf3e305339d4934cb3c5972ccb16e">MISCREG_SPSEL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2a12012517b99ae0a5e437c08abf980">MISCREG_CURRENTEL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca087f90f8a16dcee78371adcf2462d8d2">MISCREG_NZCV</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca91c269465cc875f5528de43581f3901a">MISCREG_DAIF</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2b7a9afa7586c3f1bb44289b2aeba619">MISCREG_FPCR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca41f3fa5f2b85d9748ee5d4264f67d6c3">MISCREG_FPSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae533d0b2a93243879334775499d5cac8">MISCREG_DSPSR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae64a6f34ceddc018ec7e952e8c82205e">MISCREG_DLR_EL0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab05fb75ce53c570d46d8707a58e5444d">MISCREG_SPSR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadb86c08f9847cb18703b0fceeee1c030">MISCREG_ELR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab42e1e8c6b691bc52dd4144ac05377d3">MISCREG_SP_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cade4e3e6e24220da37071d5dccd2bdee0">MISCREG_SPSR_IRQ_AA64</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7a5f2b9f80f012ec2c021ed2548ebd72">MISCREG_SPSR_ABT_AA64</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca748096e78d75d3cb73956ff9f7fe3b8f">MISCREG_SPSR_UND_AA64</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf1bc2380739cbbb9438f4eeb4627eeef">MISCREG_SPSR_FIQ_AA64</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca896e0f9942a14136d8bac636196fbc26">MISCREG_SPSR_EL3</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50b87b4279dc2c1133ed81214b2f482f">MISCREG_ELR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf5674665a5a4c9d27f6b42d0f34a2f6e">MISCREG_SP_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa8b9c34c699cef0ef241121a77c820fc">MISCREG_AFSR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca537d2e4752810da7ed76836270629426">MISCREG_AFSR1_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9c3fbdad885dc58484a15fbb7efbb88a">MISCREG_ESR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae701c72f04b7748ee82dcd21d43dcdbf">MISCREG_IFSR32_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca99c2f5f69dc43f1d9ad31db321c21efa">MISCREG_AFSR0_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa78709f79eece6533d7d3385f3ed4b72">MISCREG_AFSR1_EL2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca852880390e7b97cca94dd92985898c2b">MISCREG_ESR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca543633d2ae5058c46a604506266f0ac3">MISCREG_FPEXC32_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9c677463af9453afa434ba7adb2991c6">MISCREG_AFSR0_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2eb950a465ac8f64db85214c8820a1a1">MISCREG_AFSR1_EL3</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadfb1a0b52fdcd6e03f8182bd45af4d77">MISCREG_ESR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6e1c29f8f88c8befb0737028c053d3c4">MISCREG_FAR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa29f08635f388d3c388635bd77940829">MISCREG_FAR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac1d11d41fbfc2bd28293d43e1ad85b60">MISCREG_HPFAR_EL2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca947307fca8bc903a3786a606758e4a41">MISCREG_FAR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c39392af40955e10076e9c57ef45422">MISCREG_IC_IALLUIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0068d369cc2c322740d26568643ef24">MISCREG_PAR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca82bd02f02ae3d3816e1862c9282b1b25">MISCREG_IC_IALLU</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabae1a433f5933f7696c34689a805edb6">MISCREG_DC_IVAC_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad5a6209252b624e3cb16e97119a4ecc0">MISCREG_DC_ISW_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0bc74310160b9a89f9c0e3564ad68a4f">MISCREG_AT_S1E1R_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad6357a936aeea919b0f95fde5f0a0e77">MISCREG_AT_S1E1W_Xt</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca567dd5a736bb8621d9cc7fc4f5a7fc43">MISCREG_AT_S1E0R_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa8932b2f0aa24944298fa3a6a9b52ea5">MISCREG_AT_S1E0W_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa5a09e5e2a61f55528a3547f1a018f87">MISCREG_DC_CSW_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae050015de16a85601c76494abb747ea4">MISCREG_DC_CISW_Xt</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca67e1cf2bf863f32eaddb0b0597f48099">MISCREG_DC_ZVA_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac9b836e08048e388e5cded8daad9c9e1">MISCREG_IC_IVAU_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca106deb4fade8c5159a7ee9127050128a">MISCREG_DC_CVAC_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca678cfd52617a9311c18531ea6f3c1643">MISCREG_DC_CVAU_Xt</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca24b6793aba8e5d83666ab29890bdbfda">MISCREG_DC_CIVAC_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae9640f4ea488e0c0261b721e2325ef90">MISCREG_AT_S1E2R_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca429302703f6f489e9681c006252684ad">MISCREG_AT_S1E2W_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca35dc49aa33c2f270cbc89fff4103332f">MISCREG_AT_S12E1R_Xt</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaf2bf1eeec24c007e19e9a995a47bac6">MISCREG_AT_S12E1W_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae9ab8840c265e86bd339868d028298b5">MISCREG_AT_S12E0R_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca19955b37138e16426a27b51244498e8a">MISCREG_AT_S12E0W_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4ba9662fe232e634ae52438fed010087">MISCREG_AT_S1E3R_Xt</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabb39224602d449b6816124c7825d103">MISCREG_AT_S1E3W_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca29476e31e75583e33d2fdf6da8adb762">MISCREG_TLBI_VMALLE1IS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca91cba30f8a939d27f1e3a54ccc6f44ce">MISCREG_TLBI_VAE1IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6835186a9dd53568756680ebf622e2f1">MISCREG_TLBI_ASIDE1IS_Xt</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab534432dcce55c6ce03b514e4a898067">MISCREG_TLBI_VAAE1IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab429365aa2f1fbb96d053348fa39fdd0">MISCREG_TLBI_VALE1IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad74b554719c6c9c0140b23023b86f754">MISCREG_TLBI_VAALE1IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0942371ca40142865a823c0112fa6052">MISCREG_TLBI_VMALLE1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca74286deb81ace4783a59e67b8c39add0">MISCREG_TLBI_VAE1_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca78a101d810b6100f2353bc7a0b978e82">MISCREG_TLBI_ASIDE1_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caca12d96085a6e1c6bbeaff01525915ba">MISCREG_TLBI_VAAE1_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9d5a38f35665d1d75d544cdef2ba7ec6">MISCREG_TLBI_VALE1_Xt</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca044b02f827e33c3580341dbe0608ea85">MISCREG_TLBI_VAALE1_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabe9fe1e4bd6a11d5d2336fc494848c23">MISCREG_TLBI_IPAS2E1IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca583bc22cfa68a367339a8febfc90333c">MISCREG_TLBI_IPAS2LE1IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8ed947a13c8dedd4baafa1a9b2dd1a10">MISCREG_TLBI_ALLE2IS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0e00b864ccb2996916f03458d6beb524">MISCREG_TLBI_VAE2IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabcfd2d3aa33833f3f6e689e09b3b32a">MISCREG_TLBI_ALLE1IS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca79b7c034d50297edd462f13fa1bf9f35">MISCREG_TLBI_VALE2IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca52f9b4f972970a240dbfc63eadb65758">MISCREG_TLBI_VMALLS12E1IS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabf8dcf93a14c9520db4efa7ccb68b93f">MISCREG_TLBI_IPAS2E1_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad410a81c26fddedb1c1429a334214075">MISCREG_TLBI_IPAS2LE1_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5d161abbbb3fa9963e493ef60415a88b">MISCREG_TLBI_ALLE2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6863ce533fb25783fe16f79f0c9532b2">MISCREG_TLBI_VAE2_Xt</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaa8ef27b2eb541cac70af31c99b7336c">MISCREG_TLBI_ALLE1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa60b933f31788dd242b58ab0f56ca079">MISCREG_TLBI_VALE2_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2020033f494d46cd3d9fac2025c5b850">MISCREG_TLBI_VMALLS12E1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0260e987b120bb2f05c477786bd7f353">MISCREG_TLBI_ALLE3IS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c2f57562968c37f3e2b89063a5a4b1f">MISCREG_TLBI_VAE3IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca76cfd2fa228ef3bc799330eabed1e827">MISCREG_TLBI_VALE3IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca77b6e2b589383064719584e8556d67de">MISCREG_TLBI_ALLE3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7b4f324456a33edcb78c9da5d75df68b">MISCREG_TLBI_VAE3_Xt</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca59b4af0370b3394a76f59883801e7643">MISCREG_TLBI_VALE3_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2085b2b651e11b2a29ef484a21f88173">MISCREG_PMINTENSET_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae21143876547224dec3d71f2172220bd">MISCREG_PMINTENCLR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7b80d2de3574389c3d824679cecf3985">MISCREG_PMCR_EL0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca32b006b22169c23c1da0d04341361570">MISCREG_PMCNTENSET_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0f6422ba8c5cd115e6499f6618e616fb">MISCREG_PMCNTENCLR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca58db3553c6bea41209e0ee824b6a2f73">MISCREG_PMOVSCLR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf8ddc3f0919e5d274e55a77a98b7046a">MISCREG_PMSWINC_EL0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad4320d9bfdae9515f0015a45a91e6148">MISCREG_PMSELR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6623a5c528b804398c4cf0eb2af9856">MISCREG_PMCEID0_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca428318a55f52fbdcc0f7b4fdb9a75ca1">MISCREG_PMCEID1_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3b64b09862fa8f3204ce0849174702a">MISCREG_PMCCNTR_EL0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca046de629b0199d9f43d5ebd82ad5f8db">MISCREG_PMXEVTYPER_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0bc006018c0edd2c705843e2f46269a6">MISCREG_PMCCFILTR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca48e13f82b3d52b4809ecf1e0d9d5a2bd">MISCREG_PMXEVCNTR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacf892147e493baae6f82fb937da1f418">MISCREG_PMUSERENR_EL0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabc94068b71b9fc4fb93b1eb56beea516">MISCREG_PMOVSSET_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c4454017ba7645808043123511c41ed">MISCREG_MAIR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf6c8263390075c367e32d1c93f4de3d7">MISCREG_AMAIR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0c52c4f593a472a21dbf9d8acbbe1fc9">MISCREG_MAIR_EL2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca199141c5267c9b9a81eee3638091dc9b">MISCREG_AMAIR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0efeda85b80dabb2cdd3611a04f5eea1">MISCREG_MAIR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafbb4fc848e553e9d40c0233761dd5b33">MISCREG_AMAIR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabc1f20e86b0a3bf219c4bcdd9919cfd0">MISCREG_L2CTLR_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6088f134f65abf3f502fe36820c23b8f">MISCREG_L2ECTLR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d415fa145a5b12231d0ceeb4c910e32">MISCREG_VBAR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3f4001caae3a6c7e0153dc413483668">MISCREG_RVBAR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab29ca10d20ebdb11baa47750b1fdde80">MISCREG_ISR_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca374ecc2ab96831f90c813f7cc9b9c06c">MISCREG_VBAR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca027dd496fd4bef2bbe03585c8c7ee46f">MISCREG_RVBAR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c66ffd5b1be0a9bdeacff320694a62f">MISCREG_VBAR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8cb9b57dddbd676a068f8dfd3556f0c2">MISCREG_RVBAR_EL3</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4e88ee3cce0c64d8cfa7e9fe56da518a">MISCREG_RMR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1992f8149f4bdf313042a26b47b56670">MISCREG_CONTEXTIDR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7f399d597ca2b0b789ede6f2c1908c2d">MISCREG_TPIDR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa46e6bad32d64ae244bde882a78afeef">MISCREG_TPIDR_EL0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca16c8681391a73928edeeed7c5286522d">MISCREG_TPIDRRO_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac6d0adf24fa3748adfc982c8343481ab">MISCREG_TPIDR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca578856b5334ff6c2d7415746d889e95e">MISCREG_TPIDR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7aee5179ce9c4ec339670c2ee5c09fb5">MISCREG_CNTKCTL_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafd4f2dc13098a69749546fa0aa65f084">MISCREG_CNTFRQ_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1bdf4578a5e265d32a55d0f8ab9abab9">MISCREG_CNTPCT_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca31f837eb4eeabffb98e02a8ec370a4e2">MISCREG_CNTVCT_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8b8ba12391888855aa8c6ee4f0d95fbf">MISCREG_CNTP_TVAL_EL0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0dd783ae59dea6ad152d870ec5ddd425">MISCREG_CNTP_CTL_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8ce7ffd2641bac06cf038d4e05660a85">MISCREG_CNTP_CVAL_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca32dc548ab83e879ea9072d5515b967fd">MISCREG_CNTV_TVAL_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca10c5d74680a2aaf6f75ff2e3f7ae7b15">MISCREG_CNTV_CTL_EL0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca255138f5bb2c4542e7a935eef561dd5c">MISCREG_CNTV_CVAL_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca23ff27da919b86d96764817c6e17da90">MISCREG_PMEVCNTR0_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafe6c1ba0d0f026df65695c3538072942">MISCREG_PMEVCNTR1_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9602843182a29b5f92b3782e7164afda">MISCREG_PMEVCNTR2_EL0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1848f7e765af88017f44e10212a85150">MISCREG_PMEVCNTR3_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca28e00ee60ae8b6e33ed9bcd99aa6d2fd">MISCREG_PMEVCNTR4_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50f9f3d278068e87c1f5982cedc43ce1">MISCREG_PMEVCNTR5_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caab5d0e72909482c05d23217f9f051b1b">MISCREG_PMEVTYPER0_EL0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac5deb10c936f1302c3a7810d21459f06">MISCREG_PMEVTYPER1_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9f4889927a9cc1cc96a74e839f5cbf0a">MISCREG_PMEVTYPER2_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c5d7da9954cb1e9d79b37ac0b7e0c08">MISCREG_PMEVTYPER3_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae26b24af19219032d5d2cbb339597383">MISCREG_PMEVTYPER4_EL0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9b4952560e9bd7ca38f5d510282937f6">MISCREG_PMEVTYPER5_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caed2d1d95ea9004de926f3e66e14be983">MISCREG_CNTVOFF_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7030299ddc28f6e8a58c8e7932443517">MISCREG_CNTHCTL_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0af8aed45e49e6ea4b4f08428adb30bc">MISCREG_CNTHP_TVAL_EL2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca43538e54f94540ee41ee0456f0334b48">MISCREG_CNTHP_CTL_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca03430ce753cc40fd1ebfeed326a505bf">MISCREG_CNTHP_CVAL_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad5b17bcc3dfeb7790aa8ae91e1d59866">MISCREG_CNTPS_TVAL_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca08e72431fe6e2d9156f95fc2b911f00a">MISCREG_CNTPS_CTL_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2ee954daabf9280f901a7ff40f55123c">MISCREG_CNTPS_CVAL_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0e1c6bc29956aa03a626d3a15913693b">MISCREG_IL1DATA0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae9075b8b5251674d4ac4010e6ee4a7d4">MISCREG_IL1DATA1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0c439225cd8d0449e19616e2ea34e286">MISCREG_IL1DATA2_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2cf3c867493dbb71fef00252823733d6">MISCREG_IL1DATA3_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50815e3bdbd5a9d7d26dceb2881a6589">MISCREG_DL1DATA0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca71d5ab4926fd2a7d5ef211d651a84630">MISCREG_DL1DATA1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9420eccf840141a41c4949db2debc9cf">MISCREG_DL1DATA2_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caba25fc606ba6b8a0730e3cc60ec49d63">MISCREG_DL1DATA3_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca61339ea2774a2f06cc62a3e4750debd7">MISCREG_DL1DATA4_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca767e88e9a0684361bb5cb8c7e332f894">MISCREG_L2ACTLR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab15a382f9bb9fbee746740e308514834">MISCREG_CPUACTLR_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1888433112259db724e80ec0040857f4">MISCREG_CPUECTLR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5e29ddb41342f7a920d98dfbf92741f8">MISCREG_CPUMERRSR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca938c0d440637ea157e1bb3698cd65e88">MISCREG_L2MERRSR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae129950e10cda5d27da70defbefe3ba0">MISCREG_CBAR_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c2b74e35d2356251ade97301ba53989">MISCREG_CONTEXTIDR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabbe4220ccfebedff797c5b5be584397c">MISCREG_TTBR1_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca76d9d720433376d206bb1120aacb8531">MISCREG_CNTHV_CTL_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca227ffc625a2db68ac8160010128f0332">MISCREG_CNTHV_CVAL_EL2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cada6a9a6934f00225e81b761f62b8a122">MISCREG_CNTHV_TVAL_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca08a88770dc04ee0baf983ebe108c6b00">MISCREG_ID_AA64MMFR2_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf24c33b9027ea614619b23cc78de8fc7">MISCREG_ICC_PMR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca614c417a9f615e4c932bb8d53696c46d">MISCREG_ICC_IAR0_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa4763a9d18fc039d83b96a78f6f87f12">MISCREG_ICC_EOIR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1b19d476847be7990988229c7e968767">MISCREG_ICC_HPPIR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae5ef89ebf1ede2059477cad3c55c9312">MISCREG_ICC_BPR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca436ad1f1cbb9b39963c98ed6a60b8c53">MISCREG_ICC_AP0R0_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac9f483eaf886eac63500f6ffe11f7202">MISCREG_ICC_AP0R1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0a7720994c0c1e197e8c1430ed32a789">MISCREG_ICC_AP0R2_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8b47a54182d0101ed78f110859fdd6c5">MISCREG_ICC_AP0R3_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca94036d32e13456b3051cef01f5bec7e4">MISCREG_ICC_AP1R0_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5042eded0126e526780a18a97676452b">MISCREG_ICC_AP1R0_EL1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a0fc481e48e4e2c0fd2fa67a8fe465f">MISCREG_ICC_AP1R0_EL1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca475596635ca42ac1d9c4fac0a9f69724">MISCREG_ICC_AP1R1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca371505de178391320ae1e235b196da0f">MISCREG_ICC_AP1R1_EL1_NS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8ee55c20e5da2fce03319951018ba21b">MISCREG_ICC_AP1R1_EL1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad57f685f5b3ddf9fdb311dc42219bb6b">MISCREG_ICC_AP1R2_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9eed9f835a35241dfaa0192ca077bda4">MISCREG_ICC_AP1R2_EL1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf07cdcc8bf85e16b0f6c68bf4e01f28f">MISCREG_ICC_AP1R2_EL1_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caec3c25740713ed7ada17ffbec144ee12">MISCREG_ICC_AP1R3_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacfc99971e0c37707d5d245f85a7bb42a">MISCREG_ICC_AP1R3_EL1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf332c2b65d88808fbbb07b1a78747990">MISCREG_ICC_AP1R3_EL1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca87c2a4830e862250de0edc6fc86f504c">MISCREG_ICC_DIR_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca760cca6faf3566c48178215cbae2d7ff">MISCREG_ICC_RPR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca008f910428f48df3a84a3167835e6b03">MISCREG_ICC_SGI1R_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2054ed035d501de2ffe1e3d6b94972c0">MISCREG_ICC_ASGI1R_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca314d26bf8543757b5fa420d3b9a833c3">MISCREG_ICC_SGI0R_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9f598b2acd72be911d2d7665c6fc28b7">MISCREG_ICC_IAR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca51e2fd33a7dcf2ff7600f8fb8498ea20">MISCREG_ICC_EOIR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca26821647983f6fdab35988a6313e6cd7">MISCREG_ICC_HPPIR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9145ada786ef19b78bde92073ac5ce64">MISCREG_ICC_BPR1_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3dd60124f44409b0cbb8f06fb2b97887">MISCREG_ICC_BPR1_EL1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca922caddba50f0bb2f2bbda2c937d2d6d">MISCREG_ICC_BPR1_EL1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf989741ead622016f7667ef22de9221b">MISCREG_ICC_CTLR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca39551eaec401870c7536fb877bb9690f">MISCREG_ICC_CTLR_EL1_NS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacd54b8977b8d62c8376c92711b72c231">MISCREG_ICC_CTLR_EL1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab15163159502cada493e68e6fd30cd3d">MISCREG_ICC_SRE_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafa868e643d99a0cccbf2e425a6240829">MISCREG_ICC_SRE_EL1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabaa186b29c17c2b5cca9e6984bdaeb21">MISCREG_ICC_SRE_EL1_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac96db49da189f075fd8429c59091cbee">MISCREG_ICC_IGRPEN0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae8f594213fb0d2cadb2621c28b3d4698">MISCREG_ICC_IGRPEN1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab49aefaf8efcb39bd5358e4d70bfc70b">MISCREG_ICC_IGRPEN1_EL1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa1172bbe8c75e9e22e4588d4c25945ef">MISCREG_ICC_IGRPEN1_EL1_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7152f819cd62270f1bb776e457992134">MISCREG_ICC_SRE_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca03b2af3d5dfb948036a0bc0963528500">MISCREG_ICC_CTLR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca765cc18afe40eb0ea678227c1a22b482">MISCREG_ICC_SRE_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1b59e34222a1ad9101827df743e8b23a">MISCREG_ICC_IGRPEN1_EL3</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca506614b40a3bdbfe8b75e14a9201f31a">MISCREG_ICH_AP0R0_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0489d287e3015fd5c5104ec598cfa175">MISCREG_ICH_AP0R1_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9e52c9884813fac1b5a04c44c9c5be6e">MISCREG_ICH_AP0R2_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca773283e0034a5c4818ecb1092eaa7428">MISCREG_ICH_AP0R3_EL2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5da404b36cf0591c9a0bef9913f3b133">MISCREG_ICH_AP1R0_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7dbba129252a67e60a0c004db99631c">MISCREG_ICH_AP1R1_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac6aaf6058587eba56814fb83bf08c8cc">MISCREG_ICH_AP1R2_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad1931536e9815804d2f14f229ff31cfd">MISCREG_ICH_AP1R3_EL2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca740fa095ed6375464a921bc3e1198424">MISCREG_ICH_HCR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa01c46936a71c1f1e0c9b98a4339a07c">MISCREG_ICH_VTR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2ae8b7f431c23bfeeb13b32672681c90">MISCREG_ICH_MISR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca87af7d7cd2bd37c3029433bcd9264175">MISCREG_ICH_EISR_EL2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caffa000a503de7c2f0a2195b72a8598ed">MISCREG_ICH_ELRSR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138">MISCREG_ICH_VMCR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be">MISCREG_ICH_LR0_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3645b8346bd9243d4ed24a0a39b29e9f">MISCREG_ICH_LR1_EL2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca03261a02bdbaa248ac861cabe5a74861">MISCREG_ICH_LR2_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2b1a22caaf03184386a8d52465f76b93">MISCREG_ICH_LR3_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca392970c077c9aed2cd09e4005b3d0aec">MISCREG_ICH_LR4_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4ef7a1b81a704ab58266ef1a8ed9d6ea">MISCREG_ICH_LR5_EL2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8dd85bf78d86de9bfe44314844d9f10e">MISCREG_ICH_LR6_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca749484273cd7aca250218dc446de0f5d">MISCREG_ICH_LR7_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5d7523a695be890bcef11e0e2b2714f6">MISCREG_ICH_LR8_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5e7584b825b21e545fe3d43d53a6cb3e">MISCREG_ICH_LR9_EL2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab8fce35408cf2ae45b4f30fb394de952">MISCREG_ICH_LR10_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8fc35975854d51d1e050d450ef2c0354">MISCREG_ICH_LR11_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0482f27b19f5d6f4ddd14fa3d713cd1f">MISCREG_ICH_LR12_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca07f7c6b2d7487de33b07239596694447">MISCREG_ICH_LR13_EL2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca941999fbd5523511c1792c8374ca9e64">MISCREG_ICH_LR14_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca57bd506220c71a7bcf45be485ddee6e5">MISCREG_ICH_LR15_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7f76114eb4bb880314f887441fe7b16e">MISCREG_ICV_PMR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafc6d17c0e41ccff9334b8a2b634210b2">MISCREG_ICV_IAR0_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa36f87e7909e9438f867b4cfc0e2645c">MISCREG_ICV_EOIR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadcb9d4ae465eafd88806a6b894aa3bf8">MISCREG_ICV_HPPIR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6864f438e4d753aae8738bc2dbc2aaf">MISCREG_ICV_BPR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1a155f1731697476ef2e0698e481a8ad">MISCREG_ICV_AP0R0_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca12ea888d993efef5cfaa8a9ae704abd0">MISCREG_ICV_AP0R1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca156b34fe1dc5bd1d7fa2754491de4d4c">MISCREG_ICV_AP0R2_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad6032df40263c83a72e6504661ae4671">MISCREG_ICV_AP0R3_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa21568657eb66ec235224aff303ecd5d">MISCREG_ICV_AP1R0_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac4c8b881c77336d395b92055341c0efc">MISCREG_ICV_AP1R0_EL1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac0eaad7132d3b1c07415b20b7b280b51">MISCREG_ICV_AP1R0_EL1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca15f5e47c543893a7bcd786eb6f6d4973">MISCREG_ICV_AP1R1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca628d9b43297512e4e54f24c5c7cd6d8b">MISCREG_ICV_AP1R1_EL1_NS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca759410670bdc4124f3c0b04c6298b81d">MISCREG_ICV_AP1R1_EL1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad20701fd253988440bed6e68bb88006d">MISCREG_ICV_AP1R2_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6265a671fc5e22615deaccbea5eb61f9">MISCREG_ICV_AP1R2_EL1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8425f4e58539d00c61ecc50933412a40">MISCREG_ICV_AP1R2_EL1_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4a30e174b677f3f6556ee19628dad0fd">MISCREG_ICV_AP1R3_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0e054093092c0276b26cb95696be0fa8">MISCREG_ICV_AP1R3_EL1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab25a58b1e6a561c5701f0fad7d59a9ea">MISCREG_ICV_AP1R3_EL1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabb1dd42a252f26cd27289fec0383746">MISCREG_ICV_DIR_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae14ba9ba97c8690c2deafa93bda17821">MISCREG_ICV_RPR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca39b7719f2bf98926052ad696c915eb33">MISCREG_ICV_SGI1R_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2baadba0d8843e3e7c3e3070d2c3b065">MISCREG_ICV_ASGI1R_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5844f094e2af75e08b92d67806a8d444">MISCREG_ICV_SGI0R_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa45728e353f69e127bb4a502ea0084fe">MISCREG_ICV_IAR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae5447c228e83e8c42dde91e5f43be6fe">MISCREG_ICV_EOIR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca63b36a2dcb728823bf3839bf06816fc0">MISCREG_ICV_HPPIR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4a86ce3b6916ffb73ac367eb0f368904">MISCREG_ICV_BPR1_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca14872d21e5182db3e035f9d89f89c129">MISCREG_ICV_BPR1_EL1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca875a654b33327f2ed981c81bf836f90c">MISCREG_ICV_BPR1_EL1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5f193183c28a65cc7e32fb1823efb324">MISCREG_ICV_CTLR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae308d282a59580192aa35adfd3f77ec8">MISCREG_ICV_CTLR_EL1_NS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa5cf259fcb7279ec6e0898dde4d018f2">MISCREG_ICV_CTLR_EL1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaac5ecca6877917d5a45ebb81530d4f2">MISCREG_ICV_SRE_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabc237ba3d9b51c53cd799170dc7c2639">MISCREG_ICV_SRE_EL1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf32340226dd177a8421eeda75a14885d">MISCREG_ICV_SRE_EL1_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3abd4e351531e15fa1b24a03f56f8d9">MISCREG_ICV_IGRPEN0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca68ff21de9b144d8121c8ae916b774d35">MISCREG_ICV_IGRPEN1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf1b47572e609c42668635699b6f4d62c">MISCREG_ICV_IGRPEN1_EL1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caceec9d2aa08ae68da1c8fa4c53b1bb79">MISCREG_ICV_IGRPEN1_EL1_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacb61059addf4422bd8083f71772380c2">MISCREG_ICC_AP0R0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad214048215fdcc35dd08cf5dd66f6dd9">MISCREG_ICC_AP0R1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad34ee69ef91d0149afb1ff59bf77aa44">MISCREG_ICC_AP0R2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac55582e3f282170f2c0836d3937e51e3">MISCREG_ICC_AP0R3</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca27cd203a9bca6eab37a554e898142d93">MISCREG_ICC_AP1R0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1362136c0289d9e2e8d39554e6169482">MISCREG_ICC_AP1R0_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca47d85dbe243450f9127f350fd11823d6">MISCREG_ICC_AP1R0_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca45e85a7946312872e9c33f350b766a60">MISCREG_ICC_AP1R1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafdae72f1efe8db17e7fc161c4879eee0">MISCREG_ICC_AP1R1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca55b74ca1c3bde5a97588bd64c1302173">MISCREG_ICC_AP1R1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacb79ec2fc3f83cf135119c0c87f71928">MISCREG_ICC_AP1R2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca65e0cfae3329c93817ee3afc376d3824">MISCREG_ICC_AP1R2_NS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8a8d3b18b31570cf31da9a5bde8e650f">MISCREG_ICC_AP1R2_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacf06b0676b71327ff81b1279017a70f4">MISCREG_ICC_AP1R3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae348f45584fa28e84ab3e208e715fc46">MISCREG_ICC_AP1R3_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabb0cf703645228bbd792df0b7d253578">MISCREG_ICC_AP1R3_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6f977db24b93ceac0ca9f5a8c32b1108">MISCREG_ICC_ASGI1R</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca277ce93cc320101fbd084a0ce4f13fea">MISCREG_ICC_BPR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3482db1432ccd97bf4aeb564ee8984a1">MISCREG_ICC_BPR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae4f2fcd87d6064838f7da697d36c129c">MISCREG_ICC_BPR1_NS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caead7be861720811ed9fe2e3a9d627dbd">MISCREG_ICC_BPR1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2eed81b30a693fc3bb6871da425dc355">MISCREG_ICC_CTLR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1f0dfdaef6ddb9f7ebcbc7584bdc358e">MISCREG_ICC_CTLR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1dd1ad8ee001af4d5daf6efb8fb5cf2b">MISCREG_ICC_CTLR_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8a40603a460899e67fae313f4009d2bc">MISCREG_ICC_DIR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca98e744a76b9cda50cd8cd5798d44bdb8">MISCREG_ICC_EOIR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4e49d90b1dbacdf1a4024bf97810e811">MISCREG_ICC_EOIR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca068828a2dd9c0cbb20df721d051cf5f1">MISCREG_ICC_HPPIR0</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0cb22eec0de9d39ddc92e430bcf3b328">MISCREG_ICC_HPPIR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab8c3568196a941ebb8b286fc83abfead">MISCREG_ICC_HSRE</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac7c98e9d9418d80ff614763dd5086b83">MISCREG_ICC_IAR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac732b81054b0ab6a0ab3def8d8ca4ec5">MISCREG_ICC_IAR1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caebf6310c1b5ae0a4897150bb7d248151">MISCREG_ICC_IGRPEN0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca27c9f066df04eb10cf842ccc051c3816">MISCREG_ICC_IGRPEN1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d8f4c6a01f0a211252f3fb8899c6321">MISCREG_ICC_IGRPEN1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2d6aea354c0d06b9bbc6643cd9f06256">MISCREG_ICC_IGRPEN1_S</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac096a560e0696a8284ea711d7b9accb3">MISCREG_ICC_MCTLR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa39d58577a3df5de2a8c366f82e003ef">MISCREG_ICC_MGRPEN1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae481d6903ff005d75618595e07c0cd91">MISCREG_ICC_MSRE</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca27ee79b5ad39eaf6e042db7b9b46d1d4">MISCREG_ICC_PMR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca914ec93eb7ef2000d809895e9671dfdc">MISCREG_ICC_RPR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca15368abdb247cacb0f9da09c2cb9d4d5">MISCREG_ICC_SGI0R</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca552bffd9d22212b0a6c127596f217553">MISCREG_ICC_SGI1R</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab5f4250f1ff66c148551b5f38265f1f2">MISCREG_ICC_SRE</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0255778d7b23b87232eafc1aa651d8e0">MISCREG_ICC_SRE_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1e1576e13318064d0034208cb331f571">MISCREG_ICC_SRE_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad1fde8d70184ea1f0423eea69fbb6e09">MISCREG_ICH_AP0R0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7aa0754ad180ae9b27a6970c0ee19c11">MISCREG_ICH_AP0R1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca15afc78cb7a8666d2006195ebd53f923">MISCREG_ICH_AP0R2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca49e10cd1001a1ac99d7a1dd65891ee7e">MISCREG_ICH_AP0R3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9f29b01b6a0daaac0fc564af1768eb34">MISCREG_ICH_AP1R0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca89cf4b757dcc31564106ec738effa5f7">MISCREG_ICH_AP1R1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad68be9de59b48666fc6bb8690e3a4e94">MISCREG_ICH_AP1R2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa7e5a49456e960f66089e61b9da34c39">MISCREG_ICH_AP1R3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9a2970e3c1e8f16dd70c8b59ca70cdaa">MISCREG_ICH_HCR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc11476de7774bfbcb72c5b9ca80fc21">MISCREG_ICH_VTR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac920c8d81606ef1fc1051ad1e8e771dc">MISCREG_ICH_MISR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabbeb5693a698ad8aaeeb3fae230c850f">MISCREG_ICH_EISR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c03a9ae1d4cd1bbd3c26c49770baeaa">MISCREG_ICH_ELRSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1069f2ef62ab473c8eaf110b37e8218d">MISCREG_ICH_VMCR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4a671267500eaaa2f4c5a1961eeef34a">MISCREG_ICH_LR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8ac65c3b53b226be1b6d468f51549552">MISCREG_ICH_LR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7fcb76224243e42b43189e3eda29a75">MISCREG_ICH_LR2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5cee3654f2f5a4905e12173c3de6d0fe">MISCREG_ICH_LR3</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad4c7626b1f970a219d2c905deee33625">MISCREG_ICH_LR4</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3da8daa1e5910ea2c8932878279980dc">MISCREG_ICH_LR5</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabc878bedff3a7c7abd2e9e131fe311c4">MISCREG_ICH_LR6</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca941e363944aa7b101fab7132ce87271b">MISCREG_ICH_LR7</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3bb0bc70ba773d933c8003d58a704a60">MISCREG_ICH_LR8</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae00b70c99db0c1b885e50a5eea18db0c">MISCREG_ICH_LR9</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad860c76055c3fff062057916b87df5eb">MISCREG_ICH_LR10</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad38fe126dd8d7d102d25d0c0e83fbe22">MISCREG_ICH_LR11</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa566abe4845ddaff505585ae94b351ff">MISCREG_ICH_LR12</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae5580c52fa89603547fac578be967df9">MISCREG_ICH_LR13</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca814b7c70b825a40c10f6c4a7a34b516c">MISCREG_ICH_LR14</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7765bf47ca853dc33c65ed98baeb8ab0">MISCREG_ICH_LR15</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2af2427f64a63140e8cbfd97ea500859">MISCREG_ICH_LRC0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca20d73950dedcede35ad82b56372bcc27">MISCREG_ICH_LRC1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca231d1fd4116ac904c6c35591697e51cf">MISCREG_ICH_LRC2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca745126df38af4b04171ae864e3e80fb6">MISCREG_ICH_LRC3</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeaed6c0f90c761daf9eeab5ffc76bc8b">MISCREG_ICH_LRC4</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8003eb7310599d4d61f9a4e39f2075c2">MISCREG_ICH_LRC5</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca59c12305da13ca264792e1d6c71e647f">MISCREG_ICH_LRC6</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca295053b6cffd6678a1923006ebc62155">MISCREG_ICH_LRC7</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacd267541d4fd4e4d33059e8ea5a8323a">MISCREG_ICH_LRC8</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9f2fb88295b24c6b8295a9458ecabfbb">MISCREG_ICH_LRC9</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadd54a40463390943f0fec194ff842b30">MISCREG_ICH_LRC10</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf757e922b7926f88a2db91f1f406d968">MISCREG_ICH_LRC11</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1cec0b41ed9726f92eb4bca3534ab1f9">MISCREG_ICH_LRC12</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4f1d8f47babd6390175711e7c8ec0687">MISCREG_ICH_LRC13</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6ade17d472e53a67f47a2514c87652d">MISCREG_ICH_LRC14</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb681c1afdf97953fcecda8abe046e13">MISCREG_ICH_LRC15</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca10add1eea11070acf085669e6261f43f">MISCREG_ID_AA64ZFR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2f561adeb1f672724d7dfe827956c29c">MISCREG_ZCR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6bce8651d5cd0391462ba851a324d44a">MISCREG_ZCR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9d8dbe4a8bd0a0c6067673b30fccb758">MISCREG_ZCR_EL12</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca09d95c2ca8a3503a89d19908afbbd8b6">MISCREG_ZCR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1686b390d22960c7928298063c190ea1">NUM_PHYS_MISCREGS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca80275b654c5e644f823d29839dc80cda">MISCREG_NOP</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec4fd515302465cb5054dc08c18c22d">MISCREG_RAZ</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca447d9ec05dcd29c709f5895312fe8440">MISCREG_CP14_UNIMPL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3d217b55acbe213efadcf8ed7a709cf3">MISCREG_CP15_UNIMPL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3630feb173a375b0f1eddb4e74c6aabc">MISCREG_UNKNOWN</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1b13bf3f8dd9fbb6a4dece70be058717">MISCREG_IMPDEF_UNIMPL</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca21f0e401ab99e8644d6e3c1d421f86e4">MISCREG_ERRIDR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca05ca7eea9948532113cb8a57cb7c1628">MISCREG_ERRSELR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caab57420d2e94d420a798dff68e60a6c3">MISCREG_ERXFR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab8340c90b030d9ab328e9a565ed0bef4">MISCREG_ERXCTLR_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad4fbae60e35901ee389c8d5efee28360">MISCREG_ERXSTATUS_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab9626f8edc3d3fef745970ee7d83bb09">MISCREG_ERXADDR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a40370e9daa7fc60e50eb44fa53ec48">MISCREG_ERXMISC0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a41dc31435b7af927ccb654ff0b79ee">MISCREG_ERXMISC1_EL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7af3bbeec820ac80a0d2e068b64d37a9">MISCREG_DISR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4f8eecfa75b7d4fb5c5354773669f2aa">MISCREG_VSESR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3d47aef6129f19a468b6c48c71e69775">MISCREG_VDISR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4029e1a55025db20b9c730f5a84c0434">MISCREG_PAN</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970">NUM_MISCREGS</a>
<br />
 }</td></tr>
<tr class="separator:a95c4749b8e05d58cf7536163a9ce919c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbfe4414fa174a85a2473fcdcd7b829a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a> { <br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aafd6bee87a898b977c42b81ce84df3c48">MISCREG_IMPLEMENTED</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa315f9c279bd79a143845b62e17536e73">MISCREG_UNVERIFIABLE</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aad1d3caec9105e35f8e05448a4724b016">MISCREG_WARN_NOT_FAIL</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa11c78d202ace6d3b39452c4cfe46511a">MISCREG_MUTEX</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa34bae398d9e59ee03978294b8a3bcb61">MISCREG_BANKED</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa204c9100601a01ffe99152ddde4fad73">MISCREG_BANKED64</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aaff47c694ba6354840a8fa95ea2bd879e">MISCREG_BANKED_CHILD</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa6556607fea719f97fadb502c5c06fc52">MISCREG_USR_NS_RD</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa9e862c2191adc37fe47d9058c11fe1f9">MISCREG_USR_NS_WR</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa3b67cec7b75f67be6ddc3105ac4c3c89">MISCREG_USR_S_RD</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa15794884e1952d420be6834b237344b7">MISCREG_USR_S_WR</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa79d77a69c4804cf0d0a466665ec436f4">MISCREG_PRI_NS_RD</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aaf75440e1d43702ec106e0567bcb61a60">MISCREG_PRI_NS_WR</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa54478441f2eea3adf6c322a718571dd1">MISCREG_PRI_S_RD</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa39266f1f413296016df38e86adf75d0c">MISCREG_PRI_S_WR</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa33d185596dbeaabc66aa5044343394d4">MISCREG_HYP_RD</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa309967c12a6738370049c2564d0acc84">MISCREG_HYP_WR</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aad9a508ebf7a875d349244d594a9bbe5c">MISCREG_MON_NS0_RD</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa4887ef41fd2292581c2da2bc9ed489b6">MISCREG_MON_NS0_WR</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa9a6d05752b0cb28ebf57b589251df87d">MISCREG_MON_NS1_RD</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aaea520d2a66138d5419924c635da57fc4">MISCREG_MON_NS1_WR</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa5f1ac739249c6d8619e97a9f9e4b99e5">NUM_MISCREG_INFOS</a>
<br />
 }</td></tr>
<tr class="separator:acbfe4414fa174a85a2473fcdcd7b829a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e59682673124232fb275589cac9136"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a61e59682673124232fb275589cac9136">LookupLevel</a> { <br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a61e59682673124232fb275589cac9136a7fc5a1f88601963a363cf5210c745707">L0</a> = 0, 
<a class="el" href="namespaceArmISA.html#a61e59682673124232fb275589cac9136a7f8bbd24717b53877dba856d54062202">L1</a>, 
<a class="el" href="namespaceArmISA.html#a61e59682673124232fb275589cac9136ae25498139c7c639ad31bf3a04b171754">L2</a>, 
<a class="el" href="namespaceArmISA.html#a61e59682673124232fb275589cac9136ae1e033c5e7f83ac3be01e3bdd98be0bb">L3</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a61e59682673124232fb275589cac9136affd18e7cd3e6b81c8c83ba1bbc94155f">MAX_LOOKUP_LEVELS</a>
<br />
 }</td></tr>
<tr class="separator:a61e59682673124232fb275589cac9136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f84de7c24134154dbfb1cdab44b329"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> { <a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277">LSL</a> = 0, 
<a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ae0c22b98e6e977dba3ff8795a8ffa890">LSR</a>, 
<a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329a20f201776045f4e3ec27d8b5c13d1fa2">ASR</a>, 
<a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ab5da7c160991671bf093538933c45f79">ROR</a>
 }</td></tr>
<tr class="separator:aa2f84de7c24134154dbfb1cdab44b329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae824a80e2dd6fde2404cbc0a23624e85"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> { <br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85aef8bfb52222d017dd6e996bda0c385ae">UXTB</a> = 0, 
<a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85ab1c3f97757ae75f0eaa35912117ec05e">UXTH</a> = 1, 
<a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85a00982934eaa994de86635ea0dbe0668c">UXTW</a> = 2, 
<a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85aa37519fe63dd8a6f1693cf516196865a">UXTX</a> = 3, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85adc06d50f4cfb43f583658b60264ec7c8">SXTB</a> = 4, 
<a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85a0d91f42e5538fa94386518a1ba6ea285">SXTH</a> = 5, 
<a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85ae3b95017f56486ee43a7c0ea0709d925">SXTW</a> = 6, 
<a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85a6d6430d082e156bca127216f7b46727f">SXTX</a> = 7
<br />
 }</td></tr>
<tr class="separator:ae824a80e2dd6fde2404cbc0a23624e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbdee757fb0decf1c2a0fd1a4c6499de"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499de">ConvertType</a> { <br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea62faec709a02f0b8536a7ad4faa860f1">SINGLE_TO_DOUBLE</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea6305094101cff960bc0a2db6e8050c6f">SINGLE_TO_WORD</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea766fae92abcaa5302d4ba4a767c341f7">SINGLE_TO_LONG</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea84968213a1b058cec24a87cd37ffa327">DOUBLE_TO_SINGLE</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499deaec581436ed0e7e4117c14b7f91605a21">DOUBLE_TO_WORD</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea591802bf76a2567e0f18e849d22040dc">DOUBLE_TO_LONG</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea63fe36cca1dfcbb0283bdec54b3e2b08">LONG_TO_SINGLE</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea6829d38cdedb8a3b1cdd422a20b53f42">LONG_TO_DOUBLE</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499deaffe762b1120a7b9e86ef1eaa3cf00372">LONG_TO_WORD</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea8c0d74c316992a218a2cb00267c30d3b">LONG_TO_PS</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499deae2f480b485d2711688b55e5dcc29002a">WORD_TO_SINGLE</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea8759ad329386e607f98140d18efa2994">WORD_TO_DOUBLE</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea41c9adca4ef8e0d97fd75ff5de72980c">WORD_TO_LONG</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dead90b15eed8049690f3e21fad34dcb8ff">WORD_TO_PS</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499deaf85edf1de77a9830512655e6ce91d327">PL_TO_SINGLE</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea7508b3923ce4384a3da49b587c24bb42">PU_TO_SINGLE</a>
<br />
 }</td></tr>
<tr class="separator:adbdee757fb0decf1c2a0fd1a4c6499de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2679a43a1afec327cbbac2e4c258f4ad"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2679a43a1afec327cbbac2e4c258f4ad">RoundMode</a> { <a class="el" href="namespaceArmISA.html#a2679a43a1afec327cbbac2e4c258f4adad5700dc580865590136fc28dc9340e55">RND_ZERO</a>, 
<a class="el" href="namespaceArmISA.html#a2679a43a1afec327cbbac2e4c258f4adafe37a25c3bb91e82c15b4b00bb91267c">RND_DOWN</a>, 
<a class="el" href="namespaceArmISA.html#a2679a43a1afec327cbbac2e4c258f4ada3db266fd4ade65e04c7ff2b1a4d86749">RND_UP</a>, 
<a class="el" href="namespaceArmISA.html#a2679a43a1afec327cbbac2e4c258f4ada865f8a7552456c1f02beaa031202efa1">RND_NEAREST</a>
 }</td></tr>
<tr class="separator:a2679a43a1afec327cbbac2e4c258f4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b7c17b7a5b9b9b5c8f8610bd27ba98d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> { <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a> = 0, 
<a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, 
<a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>, 
<a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>
 }</td></tr>
<tr class="separator:a6b7c17b7a5b9b9b5c8f8610bd27ba98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e5caf7b8ca343e256c2ac66262990ca"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> { <br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaaa7a1bafeb682721069f072132e90d59">MODE_EL0T</a> = 0x0, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa5fc68351f8134ae978ff8c3d1a8860b5">MODE_EL1T</a> = 0x4, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa28de6045ec325526e6b101c46115bcf0">MODE_EL1H</a> = 0x5, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa5f8d23b722ebb29fb899be9e033726f0">MODE_EL2T</a> = 0x8, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa14db321486ae70478159f1b474897d6d">MODE_EL2H</a> = 0x9, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa668e9d3bfd96d9e2e2d6ae2b4a5f5a72">MODE_EL3T</a> = 0xC, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa0ad2586bf3231bb4f0a257eb300b989b">MODE_EL3H</a> = 0xD, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a> = 16, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">MODE_FIQ</a> = 17, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d">MODE_IRQ</a> = 18, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">MODE_SVC</a> = 19, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a> = 22, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085">MODE_ABORT</a> = 23, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a> = 26, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67">MODE_UNDEFINED</a> = 27, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa61076748f70e41542620a98f4e424dc9">MODE_SYSTEM</a> = 31, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa30042e7163d6b8693ae3f0ed6fa86faf">MODE_MAXMODE</a> = MODE_SYSTEM
<br />
 }</td></tr>
<tr class="separator:a5e5caf7b8ca343e256c2ac66262990ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9134983853f4df163bc2c9603220112b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ExceptionClass</a> { <br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba18b36571f7d7d1cf72985b30e587769c">EC_INVALID</a> = -1, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b">EC_UNKNOWN</a> = 0x0, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba70f2efd8933d26ce54e3ff106ae37130">EC_TRAPPED_WFI_WFE</a> = 0x1, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba6b6a2901c5dcc388a446c53a1c30169d">EC_TRAPPED_CP15_MCR_MRC</a> = 0x3, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bae21b8ed7f5f04b5de5922a25ee6cb321">EC_TRAPPED_CP15_MCRR_MRRC</a> = 0x4, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba777c048599f099b075d277af7d383a86">EC_TRAPPED_CP14_MCR_MRC</a> = 0x5, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bad03a221dbfb44a44bacf30901820a705">EC_TRAPPED_CP14_LDC_STC</a> = 0x6, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bac3113347d09c480039a4184f3b5c0b6a">EC_TRAPPED_HCPTR</a> = 0x7, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba191ab131eb389ab9b27647ba4d295a7b">EC_TRAPPED_SIMD_FP</a> = 0x7, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba6710bcb37b062e3301e3b2ccd8f1e129">EC_TRAPPED_CP10_MRC_VMRS</a> = 0x8, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba80d9310ff47e719876f9ce6099131e8e">EC_TRAPPED_BXJ</a> = 0xA, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba8c840b89342cb681b75e086f2cfb2d46">EC_TRAPPED_CP14_MCRR_MRRC</a> = 0xC, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bacfa38b9658aa17d558dd31ffab819131">EC_ILLEGAL_INST</a> = 0xE, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba8b9c891cbcd7341a3cd18b3d5484ec49">EC_SVC_TO_HYP</a> = 0x11, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bada2c94ec3aa167837aa0b309378aec16">EC_SVC</a> = 0x11, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba6a1cd84fc308ea5817b0513b81373415">EC_HVC</a> = 0x12, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bac3172217def2d8d02c3d60972a46d44b">EC_SMC_TO_HYP</a> = 0x13, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba00b0b2221bee47923d892f95b894c902">EC_SMC</a> = 0x13, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112badd54423ae2ad1e3336a44cc191f67443">EC_SVC_64</a> = 0x15, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba4d8f21a15826f89e00b2aaa0a70bac8e">EC_HVC_64</a> = 0x16, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba089bbab6b0a13b88a06d4e2c92d1cad0">EC_SMC_64</a> = 0x17, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba400c09d1a60845430e03396d45423b33">EC_TRAPPED_MSR_MRS_64</a> = 0x18, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba60f11827677d8852b140e957d7b82f38">EC_TRAPPED_SVE</a> = 0x19, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baae117f9fa8045e0433602fa6caf1da6d">EC_PREFETCH_ABORT_TO_HYP</a> = 0x20, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baee7b100b3afcb907c0280241cea737f9">EC_PREFETCH_ABORT_LOWER_EL</a> = 0x20, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112badaabd5985ab0e5966af60d1fe6b5d398">EC_PREFETCH_ABORT_FROM_HYP</a> = 0x21, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba2f186e48fc132ed25f5400ff5c35e048">EC_PREFETCH_ABORT_CURR_EL</a> = 0x21, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bacf75ea90cbb99d13fa8344000072d9dc">EC_PC_ALIGNMENT</a> = 0x22, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba92c71c02cfb0508f02f719812b05921f">EC_DATA_ABORT_TO_HYP</a> = 0x24, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba72a9356904e83cc880d2965452107d7f">EC_DATA_ABORT_LOWER_EL</a> = 0x24, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba25eaf1b0d1aa10885e092e2e513cf68f">EC_DATA_ABORT_FROM_HYP</a> = 0x25, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baea9493060dcd2006da7506910c195ba5">EC_DATA_ABORT_CURR_EL</a> = 0x25, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba785d14726adf8fcf1c62e9c78be7e612">EC_STACK_PTR_ALIGNMENT</a> = 0x26, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bac5c90fc60a7c44dfd99efc33bdef0819">EC_FP_EXCEPTION</a> = 0x28, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba0923c6b477acd123b960496e540b0a58">EC_FP_EXCEPTION_64</a> = 0x2C, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bab6d9ddb9c9c9ef45b02ae4a62aa03f9a">EC_SERROR</a> = 0x2F, 
<br />
&#160;&#160;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba1c78c2dfe6c7eecd66e4ab92f6ce5cde">EC_SOFTWARE_BREAKPOINT</a> = 0x38, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba977165fe541200d4ed87bb31b5bdab86">EC_SOFTWARE_BREAKPOINT_64</a> = 0x3C
<br />
 }</td></tr>
<tr class="separator:a9134983853f4df163bc2c9603220112b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d04f9e450607e1fccc62bca061a42c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad5d04f9e450607e1fccc62bca061a42c">DecoderFault</a> : std::uint8_t { <a class="el" href="namespaceArmISA.html#ad5d04f9e450607e1fccc62bca061a42ca063369a47cac45174bbc9f10056dd3e3">OK</a> = 0x0, 
<a class="el" href="namespaceArmISA.html#ad5d04f9e450607e1fccc62bca061a42ca2d2f4272ce4a016c05e19d4cb26524ed">UNALIGNED</a> = 0x1, 
<a class="el" href="namespaceArmISA.html#ad5d04f9e450607e1fccc62bca061a42caa3f349f44fcdb00e74dda29425369525">PANIC</a> = 0x3
 }<tr class="memdesc:ad5d04f9e450607e1fccc62bca061a42c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction decoder fault codes in ExtMachInst.  <a href="namespaceArmISA.html#ad5d04f9e450607e1fccc62bca061a42c">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ad5d04f9e450607e1fccc62bca061a42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a8092a8ffbf7e65c87bc2102609dc5059"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8092a8ffbf7e65c87bc2102609dc5059">getFaultVAddr</a> (<a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;<a class="el" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a>)</td></tr>
<tr class="memdesc:a8092a8ffbf7e65c87bc2102609dc5059"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the fault passed as a first argument was triggered by a memory access, false otherwise.  <a href="#a8092a8ffbf7e65c87bc2102609dc5059">More...</a><br /></td></tr>
<tr class="separator:a8092a8ffbf7e65c87bc2102609dc5059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f2bebd0800ceab7d723ecb4e4807bfa"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3f2bebd0800ceab7d723ecb4e4807bfa">lsl16</a> (uint16_t x, uint32_t <a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a>)</td></tr>
<tr class="separator:a3f2bebd0800ceab7d723ecb4e4807bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a55e96c1aef3b877b49ea9538212db8"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7a55e96c1aef3b877b49ea9538212db8">lsr16</a> (uint16_t x, uint32_t <a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a>)</td></tr>
<tr class="separator:a7a55e96c1aef3b877b49ea9538212db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71d93bda14830af64207b1f2dea2eab2"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a71d93bda14830af64207b1f2dea2eab2">lsl32</a> (uint32_t x, uint32_t <a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a>)</td></tr>
<tr class="separator:a71d93bda14830af64207b1f2dea2eab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4fbf21928a27d1f50b0dc92749dd2df"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab4fbf21928a27d1f50b0dc92749dd2df">lsr32</a> (uint32_t x, uint32_t <a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a>)</td></tr>
<tr class="separator:ab4fbf21928a27d1f50b0dc92749dd2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57e74c93da68bdc01fc5ab4cb5b044b9"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a57e74c93da68bdc01fc5ab4cb5b044b9">lsl64</a> (uint64_t x, uint32_t <a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a>)</td></tr>
<tr class="separator:a57e74c93da68bdc01fc5ab4cb5b044b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897838a7cb2a88c7eeffabf0f3abf1e3"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a897838a7cb2a88c7eeffabf0f3abf1e3">lsr64</a> (uint64_t x, uint32_t <a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a>)</td></tr>
<tr class="separator:a897838a7cb2a88c7eeffabf0f3abf1e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78bfaf633ceb494c46bdc2a31fc5fa54"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a78bfaf633ceb494c46bdc2a31fc5fa54">lsl128</a> (uint64_t *r0, uint64_t *r1, uint64_t x0, uint64_t x1, uint32_t <a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a>)</td></tr>
<tr class="separator:a78bfaf633ceb494c46bdc2a31fc5fa54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c8acd748b6383ec4a2b57648743abf"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab6c8acd748b6383ec4a2b57648743abf">lsr128</a> (uint64_t *r0, uint64_t *r1, uint64_t x0, uint64_t x1, uint32_t <a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a>)</td></tr>
<tr class="separator:ab6c8acd748b6383ec4a2b57648743abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44d599b211aa5e91f0000d3b3ef3bf4a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a44d599b211aa5e91f0000d3b3ef3bf4a">mul62x62</a> (uint64_t *x0, uint64_t *x1, uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:a44d599b211aa5e91f0000d3b3ef3bf4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5ddc0fe60837b86e4f3fc41f8a9262"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2b5ddc0fe60837b86e4f3fc41f8a9262">mul64x32</a> (uint64_t *x0, uint64_t *x1, uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:a2b5ddc0fe60837b86e4f3fc41f8a9262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede6956d6ef94b5e0dd0158758984dd7"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aede6956d6ef94b5e0dd0158758984dd7">add128</a> (uint64_t *x0, uint64_t *x1, uint64_t a0, uint64_t <a class="el" href="namespaceArmISA.html#aa9c06d113899e4649a4086ad0b04d7fa">a1</a>, uint64_t b0, uint64_t b1)</td></tr>
<tr class="separator:aede6956d6ef94b5e0dd0158758984dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ad7069d0244427c7070e7fa0a2ab2d8"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5ad7069d0244427c7070e7fa0a2ab2d8">sub128</a> (uint64_t *x0, uint64_t *x1, uint64_t a0, uint64_t <a class="el" href="namespaceArmISA.html#aa9c06d113899e4649a4086ad0b04d7fa">a1</a>, uint64_t b0, uint64_t b1)</td></tr>
<tr class="separator:a5ad7069d0244427c7070e7fa0a2ab2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ce4bbd1e046d6a63b9278cb0a94114"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a43ce4bbd1e046d6a63b9278cb0a94114">cmp128</a> (uint64_t a0, uint64_t <a class="el" href="namespaceArmISA.html#aa9c06d113899e4649a4086ad0b04d7fa">a1</a>, uint64_t b0, uint64_t b1)</td></tr>
<tr class="separator:a43ce4bbd1e046d6a63b9278cb0a94114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a749a24f52da4b6d5921deee8bf3e1e1e"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a749a24f52da4b6d5921deee8bf3e1e1e">fp16_normalise</a> (uint16_t mnt, int *exp)</td></tr>
<tr class="separator:a749a24f52da4b6d5921deee8bf3e1e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0175cc1ffefa8b7dd1d25399920f68"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0f0175cc1ffefa8b7dd1d25399920f68">fp32_normalise</a> (uint32_t mnt, int *exp)</td></tr>
<tr class="separator:a0f0175cc1ffefa8b7dd1d25399920f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e521a1a69a167e5cc052698276cd389"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6e521a1a69a167e5cc052698276cd389">fp64_normalise</a> (uint64_t mnt, int *exp)</td></tr>
<tr class="separator:a6e521a1a69a167e5cc052698276cd389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d26db9e95ea1c03f1ab1b8ed8a21bb2"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1d26db9e95ea1c03f1ab1b8ed8a21bb2">fp128_normalise</a> (uint64_t *mnt0, uint64_t *mnt1, int *exp)</td></tr>
<tr class="separator:a1d26db9e95ea1c03f1ab1b8ed8a21bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6f84164387dce83d73da19855f0ce55"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab6f84164387dce83d73da19855f0ce55">fp16_pack</a> (uint16_t sgn, uint16_t exp, uint16_t mnt)</td></tr>
<tr class="separator:ab6f84164387dce83d73da19855f0ce55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51dae660987a028ea6b7953786c2c8f1"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a51dae660987a028ea6b7953786c2c8f1">fp32_pack</a> (uint32_t sgn, uint32_t exp, uint32_t mnt)</td></tr>
<tr class="separator:a51dae660987a028ea6b7953786c2c8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ffb5c4b69562b5111fd2311a849aced"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2ffb5c4b69562b5111fd2311a849aced">fp64_pack</a> (uint64_t sgn, uint64_t exp, uint64_t mnt)</td></tr>
<tr class="separator:a2ffb5c4b69562b5111fd2311a849aced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec5a5c04b6968d231219613bb6bc73d"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9ec5a5c04b6968d231219613bb6bc73d">fp16_zero</a> (int sgn)</td></tr>
<tr class="separator:a9ec5a5c04b6968d231219613bb6bc73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3235c4c8ffc8407fd032ec075e83d25f"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3235c4c8ffc8407fd032ec075e83d25f">fp32_zero</a> (int sgn)</td></tr>
<tr class="separator:a3235c4c8ffc8407fd032ec075e83d25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9d065b3e75869d6f3ea069ff0025f83"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa9d065b3e75869d6f3ea069ff0025f83">fp64_zero</a> (int sgn)</td></tr>
<tr class="separator:aa9d065b3e75869d6f3ea069ff0025f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69949a201750e85d95d4baaa97466bf7"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a69949a201750e85d95d4baaa97466bf7">fp16_max_normal</a> (int sgn)</td></tr>
<tr class="separator:a69949a201750e85d95d4baaa97466bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7adcec7f724838db7fca917259af849"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac7adcec7f724838db7fca917259af849">fp32_max_normal</a> (int sgn)</td></tr>
<tr class="separator:ac7adcec7f724838db7fca917259af849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0a83f00ff6716257b9b7456a7b9e63"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4e0a83f00ff6716257b9b7456a7b9e63">fp64_max_normal</a> (int sgn)</td></tr>
<tr class="separator:a4e0a83f00ff6716257b9b7456a7b9e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affaff9cee567acdfd57a465fbe0ebc52"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#affaff9cee567acdfd57a465fbe0ebc52">fp16_infinity</a> (int sgn)</td></tr>
<tr class="separator:affaff9cee567acdfd57a465fbe0ebc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3950353d885b32c3beef97ba81749c63"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3950353d885b32c3beef97ba81749c63">fp32_infinity</a> (int sgn)</td></tr>
<tr class="separator:a3950353d885b32c3beef97ba81749c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a689cd18e720f9d0de81bd47ac27656ac"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a689cd18e720f9d0de81bd47ac27656ac">fp64_infinity</a> (int sgn)</td></tr>
<tr class="separator:a689cd18e720f9d0de81bd47ac27656ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad771a4e2f62b55efe4d43d33967e3683"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad771a4e2f62b55efe4d43d33967e3683">fp16_defaultNaN</a> ()</td></tr>
<tr class="separator:ad771a4e2f62b55efe4d43d33967e3683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a744a967d263a7a69461681a089de4383"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a744a967d263a7a69461681a089de4383">fp32_defaultNaN</a> ()</td></tr>
<tr class="separator:a744a967d263a7a69461681a089de4383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df89d29e8f8494c15bcf6b73f951f07"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1df89d29e8f8494c15bcf6b73f951f07">fp64_defaultNaN</a> ()</td></tr>
<tr class="separator:a1df89d29e8f8494c15bcf6b73f951f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3b1186e91c9ca0cb77ce3a29592f593"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab3b1186e91c9ca0cb77ce3a29592f593">fp16_unpack</a> (int *sgn, int *exp, uint16_t *mnt, uint16_t x, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:ab3b1186e91c9ca0cb77ce3a29592f593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f28321088b54d70ac77541e3b53fad2"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7f28321088b54d70ac77541e3b53fad2">fp32_unpack</a> (int *sgn, int *exp, uint32_t *mnt, uint32_t x, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a7f28321088b54d70ac77541e3b53fad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e8d1dbfd88dd684f8d337e19b6ba3e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a78e8d1dbfd88dd684f8d337e19b6ba3e">fp64_unpack</a> (int *sgn, int *exp, uint64_t *mnt, uint64_t x, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a78e8d1dbfd88dd684f8d337e19b6ba3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7beab3cb46048c84fa1948e1935d8533"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7beab3cb46048c84fa1948e1935d8533">fp16_is_NaN</a> (int exp, uint16_t mnt)</td></tr>
<tr class="separator:a7beab3cb46048c84fa1948e1935d8533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bd8b502262f54397929ddfb6276b613"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0bd8b502262f54397929ddfb6276b613">fp32_is_NaN</a> (int exp, uint32_t mnt)</td></tr>
<tr class="separator:a0bd8b502262f54397929ddfb6276b613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad40ba37ccf2afcc3da17667d7f38baa5"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad40ba37ccf2afcc3da17667d7f38baa5">fp64_is_NaN</a> (int exp, uint64_t mnt)</td></tr>
<tr class="separator:ad40ba37ccf2afcc3da17667d7f38baa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79eff89f6f0598a86c5de001b78283ac"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a79eff89f6f0598a86c5de001b78283ac">fp16_is_signalling_NaN</a> (int exp, uint16_t mnt)</td></tr>
<tr class="separator:a79eff89f6f0598a86c5de001b78283ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ea0e4e4379935f01d1dc4f554340a9b"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5ea0e4e4379935f01d1dc4f554340a9b">fp32_is_signalling_NaN</a> (int exp, uint32_t mnt)</td></tr>
<tr class="separator:a5ea0e4e4379935f01d1dc4f554340a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab914bbeff59d01cc175cf7871f851278"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab914bbeff59d01cc175cf7871f851278">fp64_is_signalling_NaN</a> (int exp, uint64_t mnt)</td></tr>
<tr class="separator:ab914bbeff59d01cc175cf7871f851278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3702883fb625a5a356248078839c0e2"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad3702883fb625a5a356248078839c0e2">fp16_is_quiet_NaN</a> (int exp, uint16_t mnt)</td></tr>
<tr class="separator:ad3702883fb625a5a356248078839c0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93245c045c2f25aba8694ae81d020719"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a93245c045c2f25aba8694ae81d020719">fp32_is_quiet_NaN</a> (int exp, uint32_t mnt)</td></tr>
<tr class="separator:a93245c045c2f25aba8694ae81d020719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183c84eda346bc05130f9eb027421fe6"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a183c84eda346bc05130f9eb027421fe6">fp64_is_quiet_NaN</a> (int exp, uint64_t mnt)</td></tr>
<tr class="separator:a183c84eda346bc05130f9eb027421fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d603e7eea61092e72c19c310ed36b7"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a51d603e7eea61092e72c19c310ed36b7">fp16_is_infinity</a> (int exp, uint16_t mnt)</td></tr>
<tr class="separator:a51d603e7eea61092e72c19c310ed36b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb540a51bb73c708f688affa0a1a24b0"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aeb540a51bb73c708f688affa0a1a24b0">fp32_is_infinity</a> (int exp, uint32_t mnt)</td></tr>
<tr class="separator:aeb540a51bb73c708f688affa0a1a24b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8d0f5fe3b673274dc2cf3e11e0e44b"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0f8d0f5fe3b673274dc2cf3e11e0e44b">fp64_is_infinity</a> (int exp, uint64_t mnt)</td></tr>
<tr class="separator:a0f8d0f5fe3b673274dc2cf3e11e0e44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe3f824f32d9a35c7ab86a2bdb5326e"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acbe3f824f32d9a35c7ab86a2bdb5326e">fp16_process_NaN</a> (uint16_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:acbe3f824f32d9a35c7ab86a2bdb5326e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3026b127392cac1141f9635b7061c7"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aab3026b127392cac1141f9635b7061c7">fp32_process_NaN</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:aab3026b127392cac1141f9635b7061c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c2352db3e640f4e726a9721317bf2e"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a79c2352db3e640f4e726a9721317bf2e">fp64_process_NaN</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a79c2352db3e640f4e726a9721317bf2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b2ab541156cf496b0122137c8e7f31f"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1b2ab541156cf496b0122137c8e7f31f">fp16_process_NaNs</a> (uint16_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint16_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a1b2ab541156cf496b0122137c8e7f31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2831fbb45bc79c2023efc3c629be1d9"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa2831fbb45bc79c2023efc3c629be1d9">fp32_process_NaNs</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:aa2831fbb45bc79c2023efc3c629be1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a894944319edcbb19550d80c61a710b6e"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a894944319edcbb19550d80c61a710b6e">fp64_process_NaNs</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a894944319edcbb19550d80c61a710b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64f56893a8ec068c6dfeb37f6c0a00a2"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a64f56893a8ec068c6dfeb37f6c0a00a2">fp16_process_NaNs3</a> (uint16_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint16_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, uint16_t <a class="el" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a64f56893a8ec068c6dfeb37f6c0a00a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc48b9139e94c05b70eb7b9b5f850823"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adc48b9139e94c05b70eb7b9b5f850823">fp32_process_NaNs3</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, uint32_t <a class="el" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:adc48b9139e94c05b70eb7b9b5f850823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a400b96f57a2199f06a1271e14bdec3a0"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a400b96f57a2199f06a1271e14bdec3a0">fp64_process_NaNs3</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, uint64_t <a class="el" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a400b96f57a2199f06a1271e14bdec3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a992373a3d5f9f5f84bd2312aee5bf8c0"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a992373a3d5f9f5f84bd2312aee5bf8c0">fp16_round_</a> (int sgn, int exp, uint16_t mnt, int <a class="el" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a992373a3d5f9f5f84bd2312aee5bf8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20af347a3c536cfae50eb5a4f7609b15"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a20af347a3c536cfae50eb5a4f7609b15">fp16_round</a> (int sgn, int exp, uint16_t mnt, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a20af347a3c536cfae50eb5a4f7609b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8367571b220ba0fd6b89370fe8a4e88a"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8367571b220ba0fd6b89370fe8a4e88a">fp32_round_</a> (int sgn, int exp, uint32_t mnt, int <a class="el" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a8367571b220ba0fd6b89370fe8a4e88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a2ee16c400754d6aa2cf9d312a5a7d6"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4a2ee16c400754d6aa2cf9d312a5a7d6">fp32_round</a> (int sgn, int exp, uint32_t mnt, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a4a2ee16c400754d6aa2cf9d312a5a7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a7c959e25a25b2375569b5b070df42"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a43a7c959e25a25b2375569b5b070df42">fp64_round_</a> (int sgn, int exp, uint64_t mnt, int <a class="el" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a43a7c959e25a25b2375569b5b070df42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d644a548e05a126b14ae65c098a5ee8"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5d644a548e05a126b14ae65c098a5ee8">fp64_round</a> (int sgn, int exp, uint64_t mnt, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a5d644a548e05a126b14ae65c098a5ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d7004ae8656d8cff1cdb60e73ea54f"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac8d7004ae8656d8cff1cdb60e73ea54f">fp16_compare_eq</a> (uint16_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint16_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:ac8d7004ae8656d8cff1cdb60e73ea54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c7b893aa4f926cab40895982d0f8967"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7c7b893aa4f926cab40895982d0f8967">fp16_compare_ge</a> (uint16_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint16_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a7c7b893aa4f926cab40895982d0f8967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cbdb0bc4d8fd7b75fd85c718e8fa0f9"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9cbdb0bc4d8fd7b75fd85c718e8fa0f9">fp16_compare_gt</a> (uint16_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint16_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a9cbdb0bc4d8fd7b75fd85c718e8fa0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8546fbb01c3818d3fc2f62e75570d6e4"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8546fbb01c3818d3fc2f62e75570d6e4">fp16_compare_un</a> (uint16_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint16_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a8546fbb01c3818d3fc2f62e75570d6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec3f44f5eae523887ea383f5d84c595"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9ec3f44f5eae523887ea383f5d84c595">fp32_compare_eq</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a9ec3f44f5eae523887ea383f5d84c595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37e6f39c075030d8a79a850f86af24d3"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a37e6f39c075030d8a79a850f86af24d3">fp32_compare_ge</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a37e6f39c075030d8a79a850f86af24d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f4beb0355cf4985250b9b1e2011f5c"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad5f4beb0355cf4985250b9b1e2011f5c">fp32_compare_gt</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:ad5f4beb0355cf4985250b9b1e2011f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89616475930e4bbf4d3a71ce14467d12"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a89616475930e4bbf4d3a71ce14467d12">fp32_compare_un</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a89616475930e4bbf4d3a71ce14467d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38cd12db3de8effd8646a98431895108"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a38cd12db3de8effd8646a98431895108">fp64_compare_eq</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a38cd12db3de8effd8646a98431895108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa131c989793b7e094e9f9eef8b0a63a0"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa131c989793b7e094e9f9eef8b0a63a0">fp64_compare_ge</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:aa131c989793b7e094e9f9eef8b0a63a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af768cd1d844b2c1756ce269683b6f4fe"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af768cd1d844b2c1756ce269683b6f4fe">fp64_compare_gt</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:af768cd1d844b2c1756ce269683b6f4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760acc223fdee270ede3459be3c8fdba"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a760acc223fdee270ede3459be3c8fdba">fp64_compare_un</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a760acc223fdee270ede3459be3c8fdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25cbc2b2fd28aed4688560b88ccd647a"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a25cbc2b2fd28aed4688560b88ccd647a">fp16_add</a> (uint16_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint16_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int neg, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a25cbc2b2fd28aed4688560b88ccd647a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ef4d816d12148977cc8da316aa42a2f"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2ef4d816d12148977cc8da316aa42a2f">fp32_add</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int neg, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a2ef4d816d12148977cc8da316aa42a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da0526d3b13d6740343f4cae0fd870e"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7da0526d3b13d6740343f4cae0fd870e">fp64_add</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int neg, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a7da0526d3b13d6740343f4cae0fd870e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b1761b3e89840132d607f579d35440"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a72b1761b3e89840132d607f579d35440">fp16_mul</a> (uint16_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint16_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a72b1761b3e89840132d607f579d35440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad42a701a273f60bd6ce8b7765cf9279c"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad42a701a273f60bd6ce8b7765cf9279c">fp32_mul</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:ad42a701a273f60bd6ce8b7765cf9279c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab67232cd2fe148375855e99279adef77"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab67232cd2fe148375855e99279adef77">fp64_mul</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:ab67232cd2fe148375855e99279adef77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00826a17a7b153865a0d389ba5ebcd88"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a00826a17a7b153865a0d389ba5ebcd88">fp16_muladd</a> (uint16_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint16_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, uint16_t <a class="el" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>, int scale, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a00826a17a7b153865a0d389ba5ebcd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae872f7924ec5f1fcd0185f300089ce35"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae872f7924ec5f1fcd0185f300089ce35">fp32_muladd</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, uint32_t <a class="el" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>, int scale, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:ae872f7924ec5f1fcd0185f300089ce35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade746f157f34075e21edf09d596d0618"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ade746f157f34075e21edf09d596d0618">fp64_muladd</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, uint64_t <a class="el" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>, int scale, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:ade746f157f34075e21edf09d596d0618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28a917b664bb5c3523e082bafe81f51d"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a28a917b664bb5c3523e082bafe81f51d">fp16_div</a> (uint16_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint16_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a28a917b664bb5c3523e082bafe81f51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537b6182055a57e6e1ccc63b97d4db9f"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a537b6182055a57e6e1ccc63b97d4db9f">fp32_div</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a537b6182055a57e6e1ccc63b97d4db9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acae0edcd60b561117099bbd354ad9f81"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acae0edcd60b561117099bbd354ad9f81">fp64_div</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:acae0edcd60b561117099bbd354ad9f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e96196dcebe9286646b4280be3697b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a99e96196dcebe9286646b4280be3697b">set_fpscr0</a> (FPSCR &amp;fpscr, int flags)</td></tr>
<tr class="separator:a99e96196dcebe9286646b4280be3697b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f93f8a29f369b30c958a331ae344a4e"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7f93f8a29f369b30c958a331ae344a4e">fp16_scale</a> (uint16_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int16_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a7f93f8a29f369b30c958a331ae344a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be6282475473dd4604b84e25b3deb36"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4be6282475473dd4604b84e25b3deb36">fp32_scale</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a4be6282475473dd4604b84e25b3deb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a545631849643efc5f68921c11d7b32"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7a545631849643efc5f68921c11d7b32">fp64_scale</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a7a545631849643efc5f68921c11d7b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365d2722f857ca01d8edf252f120427a"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a365d2722f857ca01d8edf252f120427a">fp16_sqrt</a> (uint16_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a365d2722f857ca01d8edf252f120427a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7764b9e2865e8bd5f5a9dd12f34944f5"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7764b9e2865e8bd5f5a9dd12f34944f5">fp32_sqrt</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a7764b9e2865e8bd5f5a9dd12f34944f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a359653c1ecbfc310fe3dd888a1b91f67"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a359653c1ecbfc310fe3dd888a1b91f67">fp64_sqrt</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a359653c1ecbfc310fe3dd888a1b91f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5adf9b53f4e6d99df44aea6f48614304"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5adf9b53f4e6d99df44aea6f48614304">modeConv</a> (FPSCR fpscr)</td></tr>
<tr class="separator:a5adf9b53f4e6d99df44aea6f48614304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9cf136b2982661d47b0cbde89ce41f2"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac9cf136b2982661d47b0cbde89ce41f2">set_fpscr</a> (FPSCR &amp;fpscr, int flags)</td></tr>
<tr class="separator:ac9cf136b2982661d47b0cbde89ce41f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a625f2864d9227316299e3cde61d43505"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a625f2864d9227316299e3cde61d43505"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a625f2864d9227316299e3cde61d43505">fplibCompareEQ</a> (uint16_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint16_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a625f2864d9227316299e3cde61d43505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7b5517ab36cd0f6224f155e5e16e66"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:aef7b5517ab36cd0f6224f155e5e16e66"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aef7b5517ab36cd0f6224f155e5e16e66">fplibCompareGE</a> (uint16_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint16_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:aef7b5517ab36cd0f6224f155e5e16e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05bc28772cb3df5b6445473c881692c9"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a05bc28772cb3df5b6445473c881692c9"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a05bc28772cb3df5b6445473c881692c9">fplibCompareGT</a> (uint16_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint16_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a05bc28772cb3df5b6445473c881692c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e09cfc5e5075ba3a53f9dfe9595789"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a07e09cfc5e5075ba3a53f9dfe9595789"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a07e09cfc5e5075ba3a53f9dfe9595789">fplibCompareUN</a> (uint16_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint16_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a07e09cfc5e5075ba3a53f9dfe9595789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5477d2dafe6087aaf2be54baa203f4cd"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a5477d2dafe6087aaf2be54baa203f4cd"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5477d2dafe6087aaf2be54baa203f4cd">fplibCompareEQ</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a5477d2dafe6087aaf2be54baa203f4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae22b16ae7bbe3d298e18d6bcac24b5b3"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ae22b16ae7bbe3d298e18d6bcac24b5b3"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae22b16ae7bbe3d298e18d6bcac24b5b3">fplibCompareGE</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ae22b16ae7bbe3d298e18d6bcac24b5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e55a4874ee27e879936e2a3d7c34a1"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ad4e55a4874ee27e879936e2a3d7c34a1"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad4e55a4874ee27e879936e2a3d7c34a1">fplibCompareGT</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ad4e55a4874ee27e879936e2a3d7c34a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2223ba29d1779969f0dc76f2fbadbc14"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a2223ba29d1779969f0dc76f2fbadbc14"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2223ba29d1779969f0dc76f2fbadbc14">fplibCompareUN</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a2223ba29d1779969f0dc76f2fbadbc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c42e8a85c873c3362ad45140bfaa43b"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a2c42e8a85c873c3362ad45140bfaa43b"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2c42e8a85c873c3362ad45140bfaa43b">fplibCompareEQ</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a2c42e8a85c873c3362ad45140bfaa43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a99cf1394c53873b52fa72720cf94a9"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a8a99cf1394c53873b52fa72720cf94a9"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8a99cf1394c53873b52fa72720cf94a9">fplibCompareGE</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a8a99cf1394c53873b52fa72720cf94a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597075610bc4d4710976ad5d0184c6e0"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a597075610bc4d4710976ad5d0184c6e0"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a597075610bc4d4710976ad5d0184c6e0">fplibCompareGT</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a597075610bc4d4710976ad5d0184c6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36c63f5059f59b44a25e11669e3ccee9"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a36c63f5059f59b44a25e11669e3ccee9"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a36c63f5059f59b44a25e11669e3ccee9">fplibCompareUN</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a36c63f5059f59b44a25e11669e3ccee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd7ec404b3d888e41eb71217ee1f0d74"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:abd7ec404b3d888e41eb71217ee1f0d74"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abd7ec404b3d888e41eb71217ee1f0d74">fplibAbs</a> (uint16_t op)</td></tr>
<tr class="separator:abd7ec404b3d888e41eb71217ee1f0d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0de7c8a828f9f8472c9460f28e25b4"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a2f0de7c8a828f9f8472c9460f28e25b4"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2f0de7c8a828f9f8472c9460f28e25b4">fplibAbs</a> (uint32_t op)</td></tr>
<tr class="separator:a2f0de7c8a828f9f8472c9460f28e25b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6a1c2fd10618321749522e2e9b0d16c"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:af6a1c2fd10618321749522e2e9b0d16c"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af6a1c2fd10618321749522e2e9b0d16c">fplibAbs</a> (uint64_t op)</td></tr>
<tr class="separator:af6a1c2fd10618321749522e2e9b0d16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d25e852caae6e0cffa05d2a2bdcc042"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a5d25e852caae6e0cffa05d2a2bdcc042"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5d25e852caae6e0cffa05d2a2bdcc042">fplibAdd</a> (uint16_t op1, uint16_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a5d25e852caae6e0cffa05d2a2bdcc042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e02313933862a7f543e4fbebca3ca0"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ac3e02313933862a7f543e4fbebca3ca0"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac3e02313933862a7f543e4fbebca3ca0">fplibAdd</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ac3e02313933862a7f543e4fbebca3ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f14a923f31a909ca96b4ef27dda9467"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a5f14a923f31a909ca96b4ef27dda9467"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5f14a923f31a909ca96b4ef27dda9467">fplibAdd</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a5f14a923f31a909ca96b4ef27dda9467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d4f058156d91590adbc83857a7a6e8d"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a9d4f058156d91590adbc83857a7a6e8d"><td class="memTemplItemLeft" align="right" valign="top">int&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9d4f058156d91590adbc83857a7a6e8d">fplibCompare</a> (uint16_t op1, uint16_t op2, bool signal_nans, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a9d4f058156d91590adbc83857a7a6e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a937b230b73790e43ebcae147227555a3"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a937b230b73790e43ebcae147227555a3"><td class="memTemplItemLeft" align="right" valign="top">int&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a937b230b73790e43ebcae147227555a3">fplibCompare</a> (uint32_t op1, uint32_t op2, bool signal_nans, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a937b230b73790e43ebcae147227555a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4fb217fbc9a060eada03cf67e68a73c"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:aa4fb217fbc9a060eada03cf67e68a73c"><td class="memTemplItemLeft" align="right" valign="top">int&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa4fb217fbc9a060eada03cf67e68a73c">fplibCompare</a> (uint64_t op1, uint64_t op2, bool signal_nans, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:aa4fb217fbc9a060eada03cf67e68a73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd64391e3b66ec1b56d03f0c30dec24d"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afd64391e3b66ec1b56d03f0c30dec24d">fp16_FPConvertNaN_32</a> (uint32_t op)</td></tr>
<tr class="separator:afd64391e3b66ec1b56d03f0c30dec24d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe109e05907e2fe9a706650f46a6f95a"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afe109e05907e2fe9a706650f46a6f95a">fp16_FPConvertNaN_64</a> (uint64_t op)</td></tr>
<tr class="separator:afe109e05907e2fe9a706650f46a6f95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce3d743c8f2bfaeebbe1a335f4fa862"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afce3d743c8f2bfaeebbe1a335f4fa862">fp32_FPConvertNaN_16</a> (uint16_t op)</td></tr>
<tr class="separator:afce3d743c8f2bfaeebbe1a335f4fa862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb02356b4b618be88d97ed2679af6d31"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adb02356b4b618be88d97ed2679af6d31">fp32_FPConvertNaN_64</a> (uint64_t op)</td></tr>
<tr class="separator:adb02356b4b618be88d97ed2679af6d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03afbc4e9dc26053a3db706c8ed73a3f"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a03afbc4e9dc26053a3db706c8ed73a3f">fp64_FPConvertNaN_16</a> (uint16_t op)</td></tr>
<tr class="separator:a03afbc4e9dc26053a3db706c8ed73a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7419352958e1c1b64d3c7bbf750ff86f"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7419352958e1c1b64d3c7bbf750ff86f">fp64_FPConvertNaN_32</a> (uint32_t op)</td></tr>
<tr class="separator:a7419352958e1c1b64d3c7bbf750ff86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f07a2048993ccb004c287e5e9d4a3eb"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8f07a2048993ccb004c287e5e9d4a3eb">fp16_FPOnePointFive</a> (int sgn)</td></tr>
<tr class="separator:a8f07a2048993ccb004c287e5e9d4a3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae61503a9d238fabe514ac0357cf2f52d"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae61503a9d238fabe514ac0357cf2f52d">fp32_FPOnePointFive</a> (int sgn)</td></tr>
<tr class="separator:ae61503a9d238fabe514ac0357cf2f52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefe15a4f5b0a88adeb21d7f5f243772"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aaefe15a4f5b0a88adeb21d7f5f243772">fp64_FPOnePointFive</a> (int sgn)</td></tr>
<tr class="separator:aaefe15a4f5b0a88adeb21d7f5f243772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcc771df32894d4b7798a88642573fb9"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afcc771df32894d4b7798a88642573fb9">fp16_FPThree</a> (int sgn)</td></tr>
<tr class="separator:afcc771df32894d4b7798a88642573fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66ac3624ab6a67f0e8d07d689c67b41e"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a66ac3624ab6a67f0e8d07d689c67b41e">fp32_FPThree</a> (int sgn)</td></tr>
<tr class="separator:a66ac3624ab6a67f0e8d07d689c67b41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2578d84fef4931203fbe690a2379b979"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2578d84fef4931203fbe690a2379b979">fp64_FPThree</a> (int sgn)</td></tr>
<tr class="separator:a2578d84fef4931203fbe690a2379b979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43f0f1934d1ae53dae8cada9bdf2c688"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a43f0f1934d1ae53dae8cada9bdf2c688">fp16_FPTwo</a> (int sgn)</td></tr>
<tr class="separator:a43f0f1934d1ae53dae8cada9bdf2c688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7b0a2fcc9b21c0bfb6a14798e4ec4be"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae7b0a2fcc9b21c0bfb6a14798e4ec4be">fp32_FPTwo</a> (int sgn)</td></tr>
<tr class="separator:ae7b0a2fcc9b21c0bfb6a14798e4ec4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b4fab290db7566ed6f3f6b36093dd8"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a46b4fab290db7566ed6f3f6b36093dd8">fp64_FPTwo</a> (int sgn)</td></tr>
<tr class="separator:a46b4fab290db7566ed6f3f6b36093dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac584b73fdde0d4df3afe44053f6eb7b4"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ac584b73fdde0d4df3afe44053f6eb7b4"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac584b73fdde0d4df3afe44053f6eb7b4">fplibConvert</a> (uint32_t op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ac584b73fdde0d4df3afe44053f6eb7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9312dfc14b1a7b9d91195d5a6529f0"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a6f9312dfc14b1a7b9d91195d5a6529f0"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6f9312dfc14b1a7b9d91195d5a6529f0">fplibConvert</a> (uint64_t op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a6f9312dfc14b1a7b9d91195d5a6529f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5239f532c25dc74ad0046636f0f078c9"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a5239f532c25dc74ad0046636f0f078c9"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5239f532c25dc74ad0046636f0f078c9">fplibConvert</a> (uint16_t op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a5239f532c25dc74ad0046636f0f078c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c5bc51a1e0ec62e363abc551f6bc3f6"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a7c5bc51a1e0ec62e363abc551f6bc3f6"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7c5bc51a1e0ec62e363abc551f6bc3f6">fplibConvert</a> (uint64_t op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a7c5bc51a1e0ec62e363abc551f6bc3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af51730427050a3d2295080e7d242a4b9"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:af51730427050a3d2295080e7d242a4b9"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af51730427050a3d2295080e7d242a4b9">fplibConvert</a> (uint16_t op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:af51730427050a3d2295080e7d242a4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bba662162a75c521a4c4c10ba1009ef"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a7bba662162a75c521a4c4c10ba1009ef"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7bba662162a75c521a4c4c10ba1009ef">fplibConvert</a> (uint32_t op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a7bba662162a75c521a4c4c10ba1009ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fcb810a150dfb5ef7ed588b40e7e9b1"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a3fcb810a150dfb5ef7ed588b40e7e9b1"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3fcb810a150dfb5ef7ed588b40e7e9b1">fplibMulAdd</a> (uint16_t addend, uint16_t op1, uint16_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a3fcb810a150dfb5ef7ed588b40e7e9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a5b543f23ddd66d54c68849d859c43"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:aa6a5b543f23ddd66d54c68849d859c43"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa6a5b543f23ddd66d54c68849d859c43">fplibMulAdd</a> (uint32_t addend, uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:aa6a5b543f23ddd66d54c68849d859c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d8f025c4ff013644baef081d7204c62"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a7d8f025c4ff013644baef081d7204c62"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7d8f025c4ff013644baef081d7204c62">fplibMulAdd</a> (uint64_t addend, uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a7d8f025c4ff013644baef081d7204c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9d2ee502b421d063d59ab4c26e4d6d0"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:aa9d2ee502b421d063d59ab4c26e4d6d0"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa9d2ee502b421d063d59ab4c26e4d6d0">fplibDiv</a> (uint16_t op1, uint16_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:aa9d2ee502b421d063d59ab4c26e4d6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c1247e19f676e7caa148971e60e5a61"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a1c1247e19f676e7caa148971e60e5a61"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1c1247e19f676e7caa148971e60e5a61">fplibDiv</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a1c1247e19f676e7caa148971e60e5a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc3a552220fc52b305bb0424588739c9"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:adc3a552220fc52b305bb0424588739c9"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adc3a552220fc52b305bb0424588739c9">fplibDiv</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:adc3a552220fc52b305bb0424588739c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a227cd180a26a1c02ac7cfca7cad6d1a4"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a227cd180a26a1c02ac7cfca7cad6d1a4"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a227cd180a26a1c02ac7cfca7cad6d1a4">fplibExpA</a> (uint16_t op)</td></tr>
<tr class="separator:a227cd180a26a1c02ac7cfca7cad6d1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61970a676c6569167ee60ae5be202cea"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a61970a676c6569167ee60ae5be202cea"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a61970a676c6569167ee60ae5be202cea">fplibExpA</a> (uint32_t op)</td></tr>
<tr class="separator:a61970a676c6569167ee60ae5be202cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003406508360d3108fc2e2687ae81c03"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a003406508360d3108fc2e2687ae81c03"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a003406508360d3108fc2e2687ae81c03">fplibExpA</a> (uint64_t op)</td></tr>
<tr class="separator:a003406508360d3108fc2e2687ae81c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf4cff2b35694626e99d5c7ba94ad9fa"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abf4cff2b35694626e99d5c7ba94ad9fa">fp16_repack</a> (int sgn, int exp, uint16_t mnt)</td></tr>
<tr class="separator:abf4cff2b35694626e99d5c7ba94ad9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa29ec5552ed7e4a279bf959a3fbb186b"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa29ec5552ed7e4a279bf959a3fbb186b">fp32_repack</a> (int sgn, int exp, uint32_t mnt)</td></tr>
<tr class="separator:aa29ec5552ed7e4a279bf959a3fbb186b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfd39932e5ccac2b08bf586b9764a4f1"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acfd39932e5ccac2b08bf586b9764a4f1">fp64_repack</a> (int sgn, int exp, uint64_t mnt)</td></tr>
<tr class="separator:acfd39932e5ccac2b08bf586b9764a4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe254ed67afe22306d7f50d8689b6a1f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abe254ed67afe22306d7f50d8689b6a1f">fp16_minmaxnum</a> (uint16_t *op1, uint16_t *op2, int sgn)</td></tr>
<tr class="separator:abe254ed67afe22306d7f50d8689b6a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e040723f1cd29efe0bcf69b6b6821bd"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0e040723f1cd29efe0bcf69b6b6821bd">fp32_minmaxnum</a> (uint32_t *op1, uint32_t *op2, int sgn)</td></tr>
<tr class="separator:a0e040723f1cd29efe0bcf69b6b6821bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b91ce317bd9e4f692b9f756c123a17"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa6b91ce317bd9e4f692b9f756c123a17">fp64_minmaxnum</a> (uint64_t *op1, uint64_t *op2, int sgn)</td></tr>
<tr class="separator:aa6b91ce317bd9e4f692b9f756c123a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b08e98efb7a9c1fd18d7976d781fe7"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ac9b08e98efb7a9c1fd18d7976d781fe7"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac9b08e98efb7a9c1fd18d7976d781fe7">fplibMax</a> (uint16_t op1, uint16_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ac9b08e98efb7a9c1fd18d7976d781fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73f7bc2eb455b629c40077006be8de66"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a73f7bc2eb455b629c40077006be8de66"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a73f7bc2eb455b629c40077006be8de66">fplibMax</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a73f7bc2eb455b629c40077006be8de66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26303c69237d9b46709d368e7004a7e"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ae26303c69237d9b46709d368e7004a7e"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae26303c69237d9b46709d368e7004a7e">fplibMax</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ae26303c69237d9b46709d368e7004a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41bfbdbcb308b9b28778b9cc30198c92"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a41bfbdbcb308b9b28778b9cc30198c92"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a41bfbdbcb308b9b28778b9cc30198c92">fplibMaxNum</a> (uint16_t op1, uint16_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a41bfbdbcb308b9b28778b9cc30198c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae076d21ecf142b2f7df2aa90a61d5eff"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ae076d21ecf142b2f7df2aa90a61d5eff"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae076d21ecf142b2f7df2aa90a61d5eff">fplibMaxNum</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ae076d21ecf142b2f7df2aa90a61d5eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae500bd520d989e9dfb710aa1cd3d6783"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ae500bd520d989e9dfb710aa1cd3d6783"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae500bd520d989e9dfb710aa1cd3d6783">fplibMaxNum</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ae500bd520d989e9dfb710aa1cd3d6783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad889982928ca7a5d5f560f3d46afd32f"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ad889982928ca7a5d5f560f3d46afd32f"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad889982928ca7a5d5f560f3d46afd32f">fplibMin</a> (uint16_t op1, uint16_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ad889982928ca7a5d5f560f3d46afd32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98bfcac4b5cf8166316b626ae16d5665"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a98bfcac4b5cf8166316b626ae16d5665"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a98bfcac4b5cf8166316b626ae16d5665">fplibMin</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a98bfcac4b5cf8166316b626ae16d5665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0d601237ba35d34e9b6d6680687066"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a2e0d601237ba35d34e9b6d6680687066"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2e0d601237ba35d34e9b6d6680687066">fplibMin</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a2e0d601237ba35d34e9b6d6680687066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5cc915d711ddd5bc3ce01d988f74db3"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:af5cc915d711ddd5bc3ce01d988f74db3"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af5cc915d711ddd5bc3ce01d988f74db3">fplibMinNum</a> (uint16_t op1, uint16_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:af5cc915d711ddd5bc3ce01d988f74db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae773bb940a6352a86acaba83d0dc6997"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ae773bb940a6352a86acaba83d0dc6997"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae773bb940a6352a86acaba83d0dc6997">fplibMinNum</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ae773bb940a6352a86acaba83d0dc6997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602ec8fd34a070be1093495ec67f8a17"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a602ec8fd34a070be1093495ec67f8a17"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a602ec8fd34a070be1093495ec67f8a17">fplibMinNum</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a602ec8fd34a070be1093495ec67f8a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e7609854d5d392fcdef57fffb0bf9fa"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a0e7609854d5d392fcdef57fffb0bf9fa"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0e7609854d5d392fcdef57fffb0bf9fa">fplibMul</a> (uint16_t op1, uint16_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a0e7609854d5d392fcdef57fffb0bf9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e76b0045c3e2fc4e60013f7f94d6d00"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a6e76b0045c3e2fc4e60013f7f94d6d00"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6e76b0045c3e2fc4e60013f7f94d6d00">fplibMul</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a6e76b0045c3e2fc4e60013f7f94d6d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ba42cb1e8008c97966b459206f8660"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a69ba42cb1e8008c97966b459206f8660"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a69ba42cb1e8008c97966b459206f8660">fplibMul</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a69ba42cb1e8008c97966b459206f8660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbeb6039b2ec3d45734587b28cdd4de5"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:adbeb6039b2ec3d45734587b28cdd4de5"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adbeb6039b2ec3d45734587b28cdd4de5">fplibMulX</a> (uint16_t op1, uint16_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:adbeb6039b2ec3d45734587b28cdd4de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e01101a1983b1d67b7814e1665631af"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a2e01101a1983b1d67b7814e1665631af"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2e01101a1983b1d67b7814e1665631af">fplibMulX</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a2e01101a1983b1d67b7814e1665631af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74bbd9b98ab0d7d3244b97124676a261"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a74bbd9b98ab0d7d3244b97124676a261"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a74bbd9b98ab0d7d3244b97124676a261">fplibMulX</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a74bbd9b98ab0d7d3244b97124676a261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa539c8aff775824c6b63b36511c3340"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:aaa539c8aff775824c6b63b36511c3340"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aaa539c8aff775824c6b63b36511c3340">fplibNeg</a> (uint16_t op)</td></tr>
<tr class="separator:aaa539c8aff775824c6b63b36511c3340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af36077c967592156719d7a3ee39fa3b5"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:af36077c967592156719d7a3ee39fa3b5"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af36077c967592156719d7a3ee39fa3b5">fplibNeg</a> (uint32_t op)</td></tr>
<tr class="separator:af36077c967592156719d7a3ee39fa3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5049ac2b9a31d6b044b7ccbb863ea5"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:aaf5049ac2b9a31d6b044b7ccbb863ea5"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aaf5049ac2b9a31d6b044b7ccbb863ea5">fplibNeg</a> (uint64_t op)</td></tr>
<tr class="separator:aaf5049ac2b9a31d6b044b7ccbb863ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a888d170e4f3fde2f5a2f957075b88829"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a888d170e4f3fde2f5a2f957075b88829"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a888d170e4f3fde2f5a2f957075b88829">fplibRSqrtEstimate</a> (uint16_t op, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a888d170e4f3fde2f5a2f957075b88829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad970e73b22a4506253e0fed34f4488d8"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ad970e73b22a4506253e0fed34f4488d8"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad970e73b22a4506253e0fed34f4488d8">fplibRSqrtEstimate</a> (uint32_t op, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ad970e73b22a4506253e0fed34f4488d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad643b8a0dc4aecda11dbbba5c2c2abe7"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ad643b8a0dc4aecda11dbbba5c2c2abe7"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad643b8a0dc4aecda11dbbba5c2c2abe7">fplibRSqrtEstimate</a> (uint64_t op, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ad643b8a0dc4aecda11dbbba5c2c2abe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb704e81e4ec8763bc9c78ca54abbb33"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:abb704e81e4ec8763bc9c78ca54abbb33"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abb704e81e4ec8763bc9c78ca54abbb33">fplibRSqrtStepFused</a> (uint16_t op1, uint16_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:abb704e81e4ec8763bc9c78ca54abbb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f1e1b84bf7af0ddd319ab23d37a814a"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a1f1e1b84bf7af0ddd319ab23d37a814a"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1f1e1b84bf7af0ddd319ab23d37a814a">fplibRSqrtStepFused</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a1f1e1b84bf7af0ddd319ab23d37a814a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66b8bbf311138ec0699a633c522debc7"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a66b8bbf311138ec0699a633c522debc7"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a66b8bbf311138ec0699a633c522debc7">fplibRSqrtStepFused</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a66b8bbf311138ec0699a633c522debc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae706811f28df38d8a91eecfee26b51eb"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ae706811f28df38d8a91eecfee26b51eb"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae706811f28df38d8a91eecfee26b51eb">fplibRecipEstimate</a> (uint16_t op, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ae706811f28df38d8a91eecfee26b51eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f7fd55cbc9dd276e2045db79732f06"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a78f7fd55cbc9dd276e2045db79732f06"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a78f7fd55cbc9dd276e2045db79732f06">fplibRecipEstimate</a> (uint32_t op, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a78f7fd55cbc9dd276e2045db79732f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe52fd579c2349d62ee6b1215d22b0b"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a2fe52fd579c2349d62ee6b1215d22b0b"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2fe52fd579c2349d62ee6b1215d22b0b">fplibRecipEstimate</a> (uint64_t op, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a2fe52fd579c2349d62ee6b1215d22b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ee626aac6468dd04a2912b6b74aad0"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a22ee626aac6468dd04a2912b6b74aad0"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a22ee626aac6468dd04a2912b6b74aad0">fplibRecipStepFused</a> (uint16_t op1, uint16_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a22ee626aac6468dd04a2912b6b74aad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd6bf0fe65a01d1aa1021b291a7576e"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a3dd6bf0fe65a01d1aa1021b291a7576e"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3dd6bf0fe65a01d1aa1021b291a7576e">fplibRecipStepFused</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a3dd6bf0fe65a01d1aa1021b291a7576e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74ca28f87b6225d49312ccebeec49169"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a74ca28f87b6225d49312ccebeec49169"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a74ca28f87b6225d49312ccebeec49169">fplibRecipStepFused</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a74ca28f87b6225d49312ccebeec49169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78daf271147c07b31b71d99efa74249"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:aa78daf271147c07b31b71d99efa74249"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa78daf271147c07b31b71d99efa74249">fplibRecpX</a> (uint16_t op, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:aa78daf271147c07b31b71d99efa74249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09aae9fe2819770f6fd12ad2f111e9fd"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a09aae9fe2819770f6fd12ad2f111e9fd"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a09aae9fe2819770f6fd12ad2f111e9fd">fplibRecpX</a> (uint32_t op, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a09aae9fe2819770f6fd12ad2f111e9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16a9bcfba4feca24c856f50eb9263008"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a16a9bcfba4feca24c856f50eb9263008"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a16a9bcfba4feca24c856f50eb9263008">fplibRecpX</a> (uint64_t op, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a16a9bcfba4feca24c856f50eb9263008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40892feb17c5419007b94b07fa880b17"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a40892feb17c5419007b94b07fa880b17"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a40892feb17c5419007b94b07fa880b17">fplibRoundInt</a> (uint16_t op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, bool exact, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a40892feb17c5419007b94b07fa880b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a8f78dec8ef3819858df23342abefeb"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a9a8f78dec8ef3819858df23342abefeb"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9a8f78dec8ef3819858df23342abefeb">fplibRoundInt</a> (uint32_t op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, bool exact, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a9a8f78dec8ef3819858df23342abefeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a953f18a34fae7744e52fc4242f2f37a3"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a953f18a34fae7744e52fc4242f2f37a3"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a953f18a34fae7744e52fc4242f2f37a3">fplibRoundInt</a> (uint64_t op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, bool exact, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a953f18a34fae7744e52fc4242f2f37a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f1ddf90ba04837549999056ab4725e3"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a5f1ddf90ba04837549999056ab4725e3"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5f1ddf90ba04837549999056ab4725e3">fplibScale</a> (uint16_t op1, uint16_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a5f1ddf90ba04837549999056ab4725e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a2158220d1443387df014b985f7524d"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a9a2158220d1443387df014b985f7524d"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9a2158220d1443387df014b985f7524d">fplibScale</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a9a2158220d1443387df014b985f7524d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8bc8b232b113af6eb81e93e130ef1d6"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ac8bc8b232b113af6eb81e93e130ef1d6"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac8bc8b232b113af6eb81e93e130ef1d6">fplibScale</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ac8bc8b232b113af6eb81e93e130ef1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a591dbfc273ef026a56807890a1d24"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a54a591dbfc273ef026a56807890a1d24"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a54a591dbfc273ef026a56807890a1d24">fplibSqrt</a> (uint16_t op, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a54a591dbfc273ef026a56807890a1d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3d92c5b1aedc592fcdbbc698465907"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:abe3d92c5b1aedc592fcdbbc698465907"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abe3d92c5b1aedc592fcdbbc698465907">fplibSqrt</a> (uint32_t op, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:abe3d92c5b1aedc592fcdbbc698465907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9620267013b6407e23ea36f6a7caa88e"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a9620267013b6407e23ea36f6a7caa88e"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9620267013b6407e23ea36f6a7caa88e">fplibSqrt</a> (uint64_t op, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a9620267013b6407e23ea36f6a7caa88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a712f54f5c8c4deab30e5a79bfe7adb4a"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a712f54f5c8c4deab30e5a79bfe7adb4a"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a712f54f5c8c4deab30e5a79bfe7adb4a">fplibSub</a> (uint16_t op1, uint16_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a712f54f5c8c4deab30e5a79bfe7adb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec26c50731f5693efe44b6367cfabc4d"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:aec26c50731f5693efe44b6367cfabc4d"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aec26c50731f5693efe44b6367cfabc4d">fplibSub</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:aec26c50731f5693efe44b6367cfabc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8c1d1ec4fcfb5938f7f6c044b827f6"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a5e8c1d1ec4fcfb5938f7f6c044b827f6"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5e8c1d1ec4fcfb5938f7f6c044b827f6">fplibSub</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a5e8c1d1ec4fcfb5938f7f6c044b827f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7d6d831ab1aeea16da446cdb4f6512"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a8e7d6d831ab1aeea16da446cdb4f6512"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8e7d6d831ab1aeea16da446cdb4f6512">fplibTrigMulAdd</a> (uint8_t coeff_index, uint16_t op1, uint16_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a8e7d6d831ab1aeea16da446cdb4f6512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948e6d0226494fc2686ac4700c1bd372"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a948e6d0226494fc2686ac4700c1bd372"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a948e6d0226494fc2686ac4700c1bd372">fplibTrigMulAdd</a> (uint8_t coeff_index, uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a948e6d0226494fc2686ac4700c1bd372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a996ab259d68d95b06947d96332359f43"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a996ab259d68d95b06947d96332359f43"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a996ab259d68d95b06947d96332359f43">fplibTrigMulAdd</a> (uint8_t coeff_index, uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a996ab259d68d95b06947d96332359f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb43b702c9837d52d1ab91c67cec36d5"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:acb43b702c9837d52d1ab91c67cec36d5"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acb43b702c9837d52d1ab91c67cec36d5">fplibTrigSMul</a> (uint16_t op1, uint16_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:acb43b702c9837d52d1ab91c67cec36d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad35bbfdf9d30b368a7c46d152c03f418"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ad35bbfdf9d30b368a7c46d152c03f418"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad35bbfdf9d30b368a7c46d152c03f418">fplibTrigSMul</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ad35bbfdf9d30b368a7c46d152c03f418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acde4341278022175534f7cdddf3c448e"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:acde4341278022175534f7cdddf3c448e"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acde4341278022175534f7cdddf3c448e">fplibTrigSMul</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:acde4341278022175534f7cdddf3c448e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae073a0098fceb4f8e1f59e5ddd5cebd2"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ae073a0098fceb4f8e1f59e5ddd5cebd2"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae073a0098fceb4f8e1f59e5ddd5cebd2">fplibTrigSSel</a> (uint16_t op1, uint16_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ae073a0098fceb4f8e1f59e5ddd5cebd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51beb0eca75785f5cb2988a75562ec9f"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a51beb0eca75785f5cb2988a75562ec9f"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a51beb0eca75785f5cb2988a75562ec9f">fplibTrigSSel</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a51beb0eca75785f5cb2988a75562ec9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3e662aed34e88b6a9fd043507bb204"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a0a3e662aed34e88b6a9fd043507bb204"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0a3e662aed34e88b6a9fd043507bb204">fplibTrigSSel</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a0a3e662aed34e88b6a9fd043507bb204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d9a5bd40d0a4b1030775b467dedf6b"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae6d9a5bd40d0a4b1030775b467dedf6b">FPToFixed_64</a> (int sgn, int exp, uint64_t mnt, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, int *flags)</td></tr>
<tr class="separator:ae6d9a5bd40d0a4b1030775b467dedf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7989b3febafc8cea57edeaf96a97fcf"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af7989b3febafc8cea57edeaf96a97fcf">FPToFixed_32</a> (int sgn, int exp, uint64_t mnt, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, int *flags)</td></tr>
<tr class="separator:af7989b3febafc8cea57edeaf96a97fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad45ec78c12f01af2ed28c9a23ad88103"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad45ec78c12f01af2ed28c9a23ad88103">FPToFixed_16</a> (int sgn, int exp, uint64_t mnt, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, int *flags)</td></tr>
<tr class="separator:ad45ec78c12f01af2ed28c9a23ad88103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42fd52a787c901d81cc460a36879882f"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a42fd52a787c901d81cc460a36879882f"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a42fd52a787c901d81cc460a36879882f">fplibFPToFixed</a> (uint16_t op, int fbits, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a42fd52a787c901d81cc460a36879882f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba5c311d450ab9a8397c88cda565f16"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a2ba5c311d450ab9a8397c88cda565f16"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2ba5c311d450ab9a8397c88cda565f16">fplibFPToFixed</a> (uint16_t op, int fbits, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a2ba5c311d450ab9a8397c88cda565f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52621f67362ebe9b80431caa30d758da"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a52621f67362ebe9b80431caa30d758da"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a52621f67362ebe9b80431caa30d758da">fplibFPToFixed</a> (uint32_t op, int fbits, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a52621f67362ebe9b80431caa30d758da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac720b8d8fcf42a42d7f37b7da5615ca2"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ac720b8d8fcf42a42d7f37b7da5615ca2"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac720b8d8fcf42a42d7f37b7da5615ca2">fplibFPToFixed</a> (uint64_t op, int fbits, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ac720b8d8fcf42a42d7f37b7da5615ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad830dbb108fa7287f027891f6fbba204"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ad830dbb108fa7287f027891f6fbba204"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad830dbb108fa7287f027891f6fbba204">fplibFPToFixed</a> (uint16_t op, int fbits, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ad830dbb108fa7287f027891f6fbba204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ec6087928e744edcc3b48dbfb74ea9"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ae1ec6087928e744edcc3b48dbfb74ea9"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae1ec6087928e744edcc3b48dbfb74ea9">fplibFPToFixed</a> (uint32_t op, int fbits, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ae1ec6087928e744edcc3b48dbfb74ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea16be8bdf037765101369fb3d614a8"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a8ea16be8bdf037765101369fb3d614a8"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8ea16be8bdf037765101369fb3d614a8">fplibFPToFixed</a> (uint64_t op, int fbits, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a8ea16be8bdf037765101369fb3d614a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2777113d2640c5fd5401f3e379508db6"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2777113d2640c5fd5401f3e379508db6">fp16_cvtf</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int fbits, int <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a2777113d2640c5fd5401f3e379508db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c009a1f0d9c0818cbea6e3f948fa616"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4c009a1f0d9c0818cbea6e3f948fa616">fp32_cvtf</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int fbits, int <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a4c009a1f0d9c0818cbea6e3f948fa616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eefa51d1a6e12c7f177146c640f0345"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2eefa51d1a6e12c7f177146c640f0345">fp64_cvtf</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int fbits, int <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr class="separator:a2eefa51d1a6e12c7f177146c640f0345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a572a89d2b6e5852caf06a21c85eae897"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a572a89d2b6e5852caf06a21c85eae897"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a572a89d2b6e5852caf06a21c85eae897">fplibFixedToFP</a> (uint64_t op, int fbits, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a572a89d2b6e5852caf06a21c85eae897"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point convert from fixed-point.  <a href="#a572a89d2b6e5852caf06a21c85eae897">More...</a><br /></td></tr>
<tr class="separator:a572a89d2b6e5852caf06a21c85eae897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a194e1fabb5e704222513e2654aeb7"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:ac2a194e1fabb5e704222513e2654aeb7"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac2a194e1fabb5e704222513e2654aeb7">fplibFixedToFP</a> (uint64_t op, int fbits, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:ac2a194e1fabb5e704222513e2654aeb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point convert from fixed-point.  <a href="#ac2a194e1fabb5e704222513e2654aeb7">More...</a><br /></td></tr>
<tr class="separator:ac2a194e1fabb5e704222513e2654aeb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ad452e95b7468915fc5073c80c7ec55"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a1ad452e95b7468915fc5073c80c7ec55"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1ad452e95b7468915fc5073c80c7ec55">fplibFixedToFP</a> (uint64_t op, int fbits, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a1ad452e95b7468915fc5073c80c7ec55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point convert from fixed-point.  <a href="#a1ad452e95b7468915fc5073c80c7ec55">More...</a><br /></td></tr>
<tr class="separator:a1ad452e95b7468915fc5073c80c7ec55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a520b0670adf29201644f63095a525126"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a520b0670adf29201644f63095a525126"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a520b0670adf29201644f63095a525126">fplibInfinity</a> (int sgn)</td></tr>
<tr class="memdesc:a520b0670adf29201644f63095a525126"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point value for +/- infinity.  <a href="#a520b0670adf29201644f63095a525126">More...</a><br /></td></tr>
<tr class="separator:a520b0670adf29201644f63095a525126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0977ab04decebbc637fed6cb8a8b1260"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a0977ab04decebbc637fed6cb8a8b1260"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0977ab04decebbc637fed6cb8a8b1260">fplibInfinity</a> (int sgn)</td></tr>
<tr class="memdesc:a0977ab04decebbc637fed6cb8a8b1260"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point value for +/- infinity.  <a href="#a0977ab04decebbc637fed6cb8a8b1260">More...</a><br /></td></tr>
<tr class="separator:a0977ab04decebbc637fed6cb8a8b1260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe8e7042c7a51a067429524ce5d20f1d"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:afe8e7042c7a51a067429524ce5d20f1d"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afe8e7042c7a51a067429524ce5d20f1d">fplibInfinity</a> (int sgn)</td></tr>
<tr class="memdesc:afe8e7042c7a51a067429524ce5d20f1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point value for +/- infinity.  <a href="#afe8e7042c7a51a067429524ce5d20f1d">More...</a><br /></td></tr>
<tr class="separator:afe8e7042c7a51a067429524ce5d20f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7289c3c994a1deb4efd28b304673e431"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a7289c3c994a1deb4efd28b304673e431"><td class="memTemplItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7289c3c994a1deb4efd28b304673e431">fplibDefaultNaN</a> ()</td></tr>
<tr class="memdesc:a7289c3c994a1deb4efd28b304673e431"><td class="mdescLeft">&#160;</td><td class="mdescRight">Foating-point value for default NaN.  <a href="#a7289c3c994a1deb4efd28b304673e431">More...</a><br /></td></tr>
<tr class="separator:a7289c3c994a1deb4efd28b304673e431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa11c7bd6c7977d2e962e16e2e30f4cf4"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:aa11c7bd6c7977d2e962e16e2e30f4cf4"><td class="memTemplItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa11c7bd6c7977d2e962e16e2e30f4cf4">fplibDefaultNaN</a> ()</td></tr>
<tr class="memdesc:aa11c7bd6c7977d2e962e16e2e30f4cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Foating-point value for default NaN.  <a href="#aa11c7bd6c7977d2e962e16e2e30f4cf4">More...</a><br /></td></tr>
<tr class="separator:aa11c7bd6c7977d2e962e16e2e30f4cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb51fee386981e5b68151f6db17c7067"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:adb51fee386981e5b68151f6db17c7067"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adb51fee386981e5b68151f6db17c7067">fplibDefaultNaN</a> ()</td></tr>
<tr class="memdesc:adb51fee386981e5b68151f6db17c7067"><td class="mdescLeft">&#160;</td><td class="mdescRight">Foating-point value for default NaN.  <a href="#adb51fee386981e5b68151f6db17c7067">More...</a><br /></td></tr>
<tr class="separator:adb51fee386981e5b68151f6db17c7067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3868bde2da2b545550e434e63ec639d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac3868bde2da2b545550e434e63ec639d">FPCRRounding</a> (FPSCR &amp;fpscr)</td></tr>
<tr class="separator:ac3868bde2da2b545550e434e63ec639d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48960aca28d13ac396a7f7c20fc4d796"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a48960aca28d13ac396a7f7c20fc4d796"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a48960aca28d13ac396a7f7c20fc4d796">fplibAbs</a> (T op)</td></tr>
<tr class="memdesc:a48960aca28d13ac396a7f7c20fc4d796"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point absolute value.  <a href="#a48960aca28d13ac396a7f7c20fc4d796">More...</a><br /></td></tr>
<tr class="separator:a48960aca28d13ac396a7f7c20fc4d796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c571caf1e03460dcee7c40af620fa8"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:af4c571caf1e03460dcee7c40af620fa8"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af4c571caf1e03460dcee7c40af620fa8">fplibAdd</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:af4c571caf1e03460dcee7c40af620fa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point add.  <a href="#af4c571caf1e03460dcee7c40af620fa8">More...</a><br /></td></tr>
<tr class="separator:af4c571caf1e03460dcee7c40af620fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3915bf2bfdd7dddf99c7af9e9cc2c461"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a3915bf2bfdd7dddf99c7af9e9cc2c461"><td class="memTemplItemLeft" align="right" valign="top">int&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3915bf2bfdd7dddf99c7af9e9cc2c461">fplibCompare</a> (T op1, T op2, bool signal_nans, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a3915bf2bfdd7dddf99c7af9e9cc2c461"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point compare (quiet and signaling).  <a href="#a3915bf2bfdd7dddf99c7af9e9cc2c461">More...</a><br /></td></tr>
<tr class="separator:a3915bf2bfdd7dddf99c7af9e9cc2c461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2514bdbfdadcc3e9009ae00bc728e60b"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a2514bdbfdadcc3e9009ae00bc728e60b"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2514bdbfdadcc3e9009ae00bc728e60b">fplibCompareEQ</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a2514bdbfdadcc3e9009ae00bc728e60b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point compare equal.  <a href="#a2514bdbfdadcc3e9009ae00bc728e60b">More...</a><br /></td></tr>
<tr class="separator:a2514bdbfdadcc3e9009ae00bc728e60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669f293d5a69f5cfd6889402dbaa0091"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a669f293d5a69f5cfd6889402dbaa0091"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a669f293d5a69f5cfd6889402dbaa0091">fplibCompareGE</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a669f293d5a69f5cfd6889402dbaa0091"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point compare greater than or equal.  <a href="#a669f293d5a69f5cfd6889402dbaa0091">More...</a><br /></td></tr>
<tr class="separator:a669f293d5a69f5cfd6889402dbaa0091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3829f00290f1de951856e541d0f6d98c"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a3829f00290f1de951856e541d0f6d98c"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3829f00290f1de951856e541d0f6d98c">fplibCompareGT</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a3829f00290f1de951856e541d0f6d98c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point compare greater than.  <a href="#a3829f00290f1de951856e541d0f6d98c">More...</a><br /></td></tr>
<tr class="separator:a3829f00290f1de951856e541d0f6d98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609c4f86fe83cd61ed5f70b8d8c37afc"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a609c4f86fe83cd61ed5f70b8d8c37afc"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a609c4f86fe83cd61ed5f70b8d8c37afc">fplibCompareUN</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a609c4f86fe83cd61ed5f70b8d8c37afc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point compare unordered.  <a href="#a609c4f86fe83cd61ed5f70b8d8c37afc">More...</a><br /></td></tr>
<tr class="separator:a609c4f86fe83cd61ed5f70b8d8c37afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d618c44292c0b48a61b887f1076533"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:ac8d618c44292c0b48a61b887f1076533"><td class="memTemplItemLeft" align="right" valign="top">T2&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac8d618c44292c0b48a61b887f1076533">fplibConvert</a> (T1 op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:ac8d618c44292c0b48a61b887f1076533"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point convert precision.  <a href="#ac8d618c44292c0b48a61b887f1076533">More...</a><br /></td></tr>
<tr class="separator:ac8d618c44292c0b48a61b887f1076533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac681f27c04905fbd4828d7b41d8a2417"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:ac681f27c04905fbd4828d7b41d8a2417"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac681f27c04905fbd4828d7b41d8a2417">fplibDiv</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:ac681f27c04905fbd4828d7b41d8a2417"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point division.  <a href="#ac681f27c04905fbd4828d7b41d8a2417">More...</a><br /></td></tr>
<tr class="separator:ac681f27c04905fbd4828d7b41d8a2417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1ea1a0ddfe49b6a21c7fd0c487a510"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a6a1ea1a0ddfe49b6a21c7fd0c487a510"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6a1ea1a0ddfe49b6a21c7fd0c487a510">fplibExpA</a> (T op)</td></tr>
<tr class="memdesc:a6a1ea1a0ddfe49b6a21c7fd0c487a510"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point exponential accelerator.  <a href="#a6a1ea1a0ddfe49b6a21c7fd0c487a510">More...</a><br /></td></tr>
<tr class="separator:a6a1ea1a0ddfe49b6a21c7fd0c487a510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42efb29f43e86766a1167d3ba72a85d"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:ab42efb29f43e86766a1167d3ba72a85d"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab42efb29f43e86766a1167d3ba72a85d">fplibMax</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:ab42efb29f43e86766a1167d3ba72a85d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point maximum.  <a href="#ab42efb29f43e86766a1167d3ba72a85d">More...</a><br /></td></tr>
<tr class="separator:ab42efb29f43e86766a1167d3ba72a85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ff845c0d7745af6b9d8e0e8e4729b4"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:ab7ff845c0d7745af6b9d8e0e8e4729b4"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab7ff845c0d7745af6b9d8e0e8e4729b4">fplibMaxNum</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:ab7ff845c0d7745af6b9d8e0e8e4729b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point maximum number.  <a href="#ab7ff845c0d7745af6b9d8e0e8e4729b4">More...</a><br /></td></tr>
<tr class="separator:ab7ff845c0d7745af6b9d8e0e8e4729b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e68b24b9baf8850a27d9f5ab9da50e5"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a8e68b24b9baf8850a27d9f5ab9da50e5"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8e68b24b9baf8850a27d9f5ab9da50e5">fplibMin</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a8e68b24b9baf8850a27d9f5ab9da50e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point minimum.  <a href="#a8e68b24b9baf8850a27d9f5ab9da50e5">More...</a><br /></td></tr>
<tr class="separator:a8e68b24b9baf8850a27d9f5ab9da50e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409cfe7b466078ee163cf9d909f7e2fe"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a409cfe7b466078ee163cf9d909f7e2fe"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a409cfe7b466078ee163cf9d909f7e2fe">fplibMinNum</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a409cfe7b466078ee163cf9d909f7e2fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point minimum number.  <a href="#a409cfe7b466078ee163cf9d909f7e2fe">More...</a><br /></td></tr>
<tr class="separator:a409cfe7b466078ee163cf9d909f7e2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928ea6a81acf86441a2ae5c44f7b11de"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a928ea6a81acf86441a2ae5c44f7b11de"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a928ea6a81acf86441a2ae5c44f7b11de">fplibMul</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a928ea6a81acf86441a2ae5c44f7b11de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point multiply.  <a href="#a928ea6a81acf86441a2ae5c44f7b11de">More...</a><br /></td></tr>
<tr class="separator:a928ea6a81acf86441a2ae5c44f7b11de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a547093717555f3a94f795c78651fd"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:ae4a547093717555f3a94f795c78651fd"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae4a547093717555f3a94f795c78651fd">fplibMulAdd</a> (T addend, T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:ae4a547093717555f3a94f795c78651fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point multiply-add.  <a href="#ae4a547093717555f3a94f795c78651fd">More...</a><br /></td></tr>
<tr class="separator:ae4a547093717555f3a94f795c78651fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad760eb6a808b0384cb599a834375ac3d"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:ad760eb6a808b0384cb599a834375ac3d"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad760eb6a808b0384cb599a834375ac3d">fplibMulX</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:ad760eb6a808b0384cb599a834375ac3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point multiply extended.  <a href="#ad760eb6a808b0384cb599a834375ac3d">More...</a><br /></td></tr>
<tr class="separator:ad760eb6a808b0384cb599a834375ac3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f8b58e649f7e30f3d7c8ba5acced08"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a50f8b58e649f7e30f3d7c8ba5acced08"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a50f8b58e649f7e30f3d7c8ba5acced08">fplibNeg</a> (T op)</td></tr>
<tr class="memdesc:a50f8b58e649f7e30f3d7c8ba5acced08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point negate.  <a href="#a50f8b58e649f7e30f3d7c8ba5acced08">More...</a><br /></td></tr>
<tr class="separator:a50f8b58e649f7e30f3d7c8ba5acced08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f410bd70f510747c4876dc01541aed3"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a0f410bd70f510747c4876dc01541aed3"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0f410bd70f510747c4876dc01541aed3">fplibRSqrtEstimate</a> (T op, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a0f410bd70f510747c4876dc01541aed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point reciprocal square root estimate.  <a href="#a0f410bd70f510747c4876dc01541aed3">More...</a><br /></td></tr>
<tr class="separator:a0f410bd70f510747c4876dc01541aed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac81aee8b09f7a3aea86bc26457084fd9"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:ac81aee8b09f7a3aea86bc26457084fd9"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac81aee8b09f7a3aea86bc26457084fd9">fplibRSqrtStepFused</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:ac81aee8b09f7a3aea86bc26457084fd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point reciprocal square root step.  <a href="#ac81aee8b09f7a3aea86bc26457084fd9">More...</a><br /></td></tr>
<tr class="separator:ac81aee8b09f7a3aea86bc26457084fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a748770f4ffef1c5a907a8841dba12345"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a748770f4ffef1c5a907a8841dba12345"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a748770f4ffef1c5a907a8841dba12345">fplibRecipEstimate</a> (T op, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a748770f4ffef1c5a907a8841dba12345"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point reciprocal estimate.  <a href="#a748770f4ffef1c5a907a8841dba12345">More...</a><br /></td></tr>
<tr class="separator:a748770f4ffef1c5a907a8841dba12345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b401bcb8266e407c7aef994b387225f"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a9b401bcb8266e407c7aef994b387225f"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9b401bcb8266e407c7aef994b387225f">fplibRecipStepFused</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a9b401bcb8266e407c7aef994b387225f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point reciprocal step.  <a href="#a9b401bcb8266e407c7aef994b387225f">More...</a><br /></td></tr>
<tr class="separator:a9b401bcb8266e407c7aef994b387225f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c256296926c5c9e826c53f6a156e33"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a08c256296926c5c9e826c53f6a156e33"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a08c256296926c5c9e826c53f6a156e33">fplibRecpX</a> (T op, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a08c256296926c5c9e826c53f6a156e33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point reciprocal exponent.  <a href="#a08c256296926c5c9e826c53f6a156e33">More...</a><br /></td></tr>
<tr class="separator:a08c256296926c5c9e826c53f6a156e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a113d24a46fe6826216abb59ba0279f9e"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a113d24a46fe6826216abb59ba0279f9e"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a113d24a46fe6826216abb59ba0279f9e">fplibRoundInt</a> (T op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, bool exact, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a113d24a46fe6826216abb59ba0279f9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point convert to integer.  <a href="#a113d24a46fe6826216abb59ba0279f9e">More...</a><br /></td></tr>
<tr class="separator:a113d24a46fe6826216abb59ba0279f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a34c9e692f798677cc1397b905db27"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a02a34c9e692f798677cc1397b905db27"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a02a34c9e692f798677cc1397b905db27">fplibScale</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a02a34c9e692f798677cc1397b905db27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point adjust exponent.  <a href="#a02a34c9e692f798677cc1397b905db27">More...</a><br /></td></tr>
<tr class="separator:a02a34c9e692f798677cc1397b905db27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2daa28f31c3b9a026dc1583c3b6fc0c2"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a2daa28f31c3b9a026dc1583c3b6fc0c2"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2daa28f31c3b9a026dc1583c3b6fc0c2">fplibSqrt</a> (T op, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a2daa28f31c3b9a026dc1583c3b6fc0c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point square root.  <a href="#a2daa28f31c3b9a026dc1583c3b6fc0c2">More...</a><br /></td></tr>
<tr class="separator:a2daa28f31c3b9a026dc1583c3b6fc0c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f21f32eab8fdd45dab4a2688fe1a1ba"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a8f21f32eab8fdd45dab4a2688fe1a1ba"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8f21f32eab8fdd45dab4a2688fe1a1ba">fplibSub</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a8f21f32eab8fdd45dab4a2688fe1a1ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point subtract.  <a href="#a8f21f32eab8fdd45dab4a2688fe1a1ba">More...</a><br /></td></tr>
<tr class="separator:a8f21f32eab8fdd45dab4a2688fe1a1ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f53aa5ebd0847408ad67a7e3dbba7b5"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a9f53aa5ebd0847408ad67a7e3dbba7b5"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9f53aa5ebd0847408ad67a7e3dbba7b5">fplibTrigMulAdd</a> (uint8_t coeff_index, T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a9f53aa5ebd0847408ad67a7e3dbba7b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point trigonometric multiply-add coefficient.  <a href="#a9f53aa5ebd0847408ad67a7e3dbba7b5">More...</a><br /></td></tr>
<tr class="separator:a9f53aa5ebd0847408ad67a7e3dbba7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d35f8d06b2d03f0fdc3f1dd1cc1beb"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a82d35f8d06b2d03f0fdc3f1dd1cc1beb"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a82d35f8d06b2d03f0fdc3f1dd1cc1beb">fplibTrigSMul</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a82d35f8d06b2d03f0fdc3f1dd1cc1beb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point trigonometric starting value.  <a href="#a82d35f8d06b2d03f0fdc3f1dd1cc1beb">More...</a><br /></td></tr>
<tr class="separator:a82d35f8d06b2d03f0fdc3f1dd1cc1beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad74d7fdc90ee40af44c99353ae9223bc"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:ad74d7fdc90ee40af44c99353ae9223bc"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad74d7fdc90ee40af44c99353ae9223bc">fplibTrigSSel</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:ad74d7fdc90ee40af44c99353ae9223bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point trigonometric select coefficient.  <a href="#ad74d7fdc90ee40af44c99353ae9223bc">More...</a><br /></td></tr>
<tr class="separator:ad74d7fdc90ee40af44c99353ae9223bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e64ba3b9701c369224de5d2b4229072"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr class="memitem:a2e64ba3b9701c369224de5d2b4229072"><td class="memTemplItemLeft" align="right" valign="top">T2&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2e64ba3b9701c369224de5d2b4229072">fplibFPToFixed</a> (T1 op, int fbits, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:a2e64ba3b9701c369224de5d2b4229072"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point convert to fixed-point.  <a href="#a2e64ba3b9701c369224de5d2b4229072">More...</a><br /></td></tr>
<tr class="separator:a2e64ba3b9701c369224de5d2b4229072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae992f7ede6a187b3c921e8afe7e264d2"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:ae992f7ede6a187b3c921e8afe7e264d2"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae992f7ede6a187b3c921e8afe7e264d2">fplibFixedToFP</a> (uint64_t op, int fbits, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr class="memdesc:ae992f7ede6a187b3c921e8afe7e264d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point convert from fixed-point.  <a href="#ae992f7ede6a187b3c921e8afe7e264d2">More...</a><br /></td></tr>
<tr class="separator:ae992f7ede6a187b3c921e8afe7e264d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529d6b203d524c42ecc8e99bddfb3c32"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a529d6b203d524c42ecc8e99bddfb3c32"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a529d6b203d524c42ecc8e99bddfb3c32">fplibInfinity</a> (int sgn)</td></tr>
<tr class="memdesc:a529d6b203d524c42ecc8e99bddfb3c32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point value for +/- infinity.  <a href="#a529d6b203d524c42ecc8e99bddfb3c32">More...</a><br /></td></tr>
<tr class="separator:a529d6b203d524c42ecc8e99bddfb3c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a914b761f55c1a600eb3c46be8fda774d"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a914b761f55c1a600eb3c46be8fda774d"><td class="memTemplItemLeft" align="right" valign="top">T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a914b761f55c1a600eb3c46be8fda774d">fplibDefaultNaN</a> ()</td></tr>
<tr class="memdesc:a914b761f55c1a600eb3c46be8fda774d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Foating-point value for default NaN.  <a href="#a914b761f55c1a600eb3c46be8fda774d">More...</a><br /></td></tr>
<tr class="separator:a914b761f55c1a600eb3c46be8fda774d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a294787b82a4a15394e65702f8e8cde80"><td class="memItemLeft" align="right" valign="top">static unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a294787b82a4a15394e65702f8e8cde80">number_of_ones</a> (int32_t val)</td></tr>
<tr class="separator:a294787b82a4a15394e65702f8e8cde80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2bd1fb8f7f2025cb5ca645c82c04ae8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab2bd1fb8f7f2025cb5ca645c82c04ae8">writeVecElem</a> (<a class="el" href="structArmISA_1_1VReg.html">VReg</a> *dest, <a class="el" href="namespaceArmISA.html#a141b82638784c86e05cb062575ea850a">XReg</a> src, int index, int eSize)</td></tr>
<tr class="memdesc:ab2bd1fb8f7f2025cb5ca645c82c04ae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a single NEON vector element leaving the others untouched.  <a href="#ab2bd1fb8f7f2025cb5ca645c82c04ae8">More...</a><br /></td></tr>
<tr class="separator:ab2bd1fb8f7f2025cb5ca645c82c04ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5e33d403e152b3b7c22d359c8d3bf4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#a141b82638784c86e05cb062575ea850a">XReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aac5e33d403e152b3b7c22d359c8d3bf4">readVecElem</a> (<a class="el" href="structArmISA_1_1VReg.html">VReg</a> src, int index, int eSize)</td></tr>
<tr class="memdesc:aac5e33d403e152b3b7c22d359c8d3bf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a single NEON vector element.  <a href="#aac5e33d403e152b3b7c22d359c8d3bf4">More...</a><br /></td></tr>
<tr class="separator:aac5e33d403e152b3b7c22d359c8d3bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fbdcab8babbd450e4db213cd5d94d2b"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0fbdcab8babbd450e4db213cd5d94d2b">rotate_imm</a> (uint32_t immValue, uint32_t rotateValue)</td></tr>
<tr class="separator:a0fbdcab8babbd450e4db213cd5d94d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff4669771cc7bfaf7953423b8565c04"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aeff4669771cc7bfaf7953423b8565c04">modified_imm</a> (uint8_t ctrlImm, uint8_t dataImm)</td></tr>
<tr class="separator:aeff4669771cc7bfaf7953423b8565c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d2d595e35b6cdf8e1819b84460bbad"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a09d2d595e35b6cdf8e1819b84460bbad">simd_modified_imm</a> (bool op, uint8_t cmode, uint8_t <a class="el" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, bool &amp;immValid, bool isAarch64=false)</td></tr>
<tr class="separator:a09d2d595e35b6cdf8e1819b84460bbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf36d675e995c7f08a110b4a1287626"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aacf36d675e995c7f08a110b4a1287626">vfp_modified_imm</a> (uint8_t <a class="el" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, <a class="el" href="namespaceArmISA.html#af0754743793ac27f62ea31d5b0cb3603">FpDataType</a> dtype)</td></tr>
<tr class="separator:aacf36d675e995c7f08a110b4a1287626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3403a5c8675b12469af5590f4ba2dc62"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#af0754743793ac27f62ea31d5b0cb3603">FpDataType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3403a5c8675b12469af5590f4ba2dc62">decode_fp_data_type</a> (uint8_t <a class="el" href="namespaceArmISA.html#ace5471290648d600af8f1bad2c3990bf">encoding</a>)</td></tr>
<tr class="separator:a3403a5c8675b12469af5590f4ba2dc62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3868f636a6f3aab4f81cc0b44c8bbb23"><td class="memItemLeft" align="right" valign="top">static uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3868f636a6f3aab4f81cc0b44c8bbb23">getRestoredITBits</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, CPSR spsr)</td></tr>
<tr class="separator:a3868f636a6f3aab4f81cc0b44c8bbb23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23a8e983917638af6d6bd6af63396c7f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a23a8e983917638af6d6bd6af63396c7f">illegalExceptionReturn</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, CPSR cpsr, CPSR spsr)</td></tr>
<tr class="separator:a23a8e983917638af6d6bd6af63396c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41ca56063ce260c6070e188bc6a5b16a"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a41ca56063ce260c6070e188bc6a5b16a">svePredTypeToStr</a> (<a class="el" href="namespaceArmISA.html#a41eca30e9d158ffe1fc0245874e9f777">SvePredType</a> pt)</td></tr>
<tr class="memdesc:a41ca56063ce260c6070e188bc6a5b16a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the specifier for the predication type <code>pt</code> as a string.  <a href="#a41ca56063ce260c6070e188bc6a5b16a">More...</a><br /></td></tr>
<tr class="separator:a41ca56063ce260c6070e188bc6a5b16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2838a19424257494f7eca5f35575c41"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad2838a19424257494f7eca5f35575c41">sveDisasmPredCountImm</a> (uint8_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>)</td></tr>
<tr class="memdesc:ad2838a19424257494f7eca5f35575c41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the symbolic name associated with pattern <code>imm</code> for PTRUE(S) instructions.  <a href="#ad2838a19424257494f7eca5f35575c41">More...</a><br /></td></tr>
<tr class="separator:ad2838a19424257494f7eca5f35575c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f2fabc34d2f386a5641dab3112fed9b"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5f2fabc34d2f386a5641dab3112fed9b">sveDecodePredCount</a> (uint8_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>, unsigned int num_elems)</td></tr>
<tr class="memdesc:a5f2fabc34d2f386a5641dab3112fed9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the actual number of elements active for PTRUE(S) instructions.  <a href="#a5f2fabc34d2f386a5641dab3112fed9b">More...</a><br /></td></tr>
<tr class="separator:a5f2fabc34d2f386a5641dab3112fed9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb95e097f46c40b050b34da627a9f435"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afb95e097f46c40b050b34da627a9f435">sveExpandFpImmAddSub</a> (uint8_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>, uint8_t size)</td></tr>
<tr class="memdesc:afb95e097f46c40b050b34da627a9f435"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand 1-bit floating-point immediate to 0.5 or 1.0 (FADD, FSUB, FSUBR).  <a href="#afb95e097f46c40b050b34da627a9f435">More...</a><br /></td></tr>
<tr class="separator:afb95e097f46c40b050b34da627a9f435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc573056ca740f0a4609c9225ff2ec38"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abc573056ca740f0a4609c9225ff2ec38">sveExpandFpImmMaxMin</a> (uint8_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>, uint8_t size)</td></tr>
<tr class="memdesc:abc573056ca740f0a4609c9225ff2ec38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand 1-bit floating-point immediate to 0.0 or 1.0 (FMAX, FMAXNM, FMIN, FMINNM).  <a href="#abc573056ca740f0a4609c9225ff2ec38">More...</a><br /></td></tr>
<tr class="separator:abc573056ca740f0a4609c9225ff2ec38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5ba3275c8b0e048c0c34f7d01757c0"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4a5ba3275c8b0e048c0c34f7d01757c0">sveExpandFpImmMul</a> (uint8_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>, uint8_t size)</td></tr>
<tr class="memdesc:a4a5ba3275c8b0e048c0c34f7d01757c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expand 1-bit floating-point immediate to 0.5 or 2.0 (FMUL).  <a href="#a4a5ba3275c8b0e048c0c34f7d01757c0">More...</a><br /></td></tr>
<tr class="separator:a4a5ba3275c8b0e048c0c34f7d01757c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26885c3f61071389a4e5fb11b27523d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#aa4bdd4dc4a14c32c25d7ac85c1429880">VfpSavedState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a26885c3f61071389a4e5fb11b27523d9">prepFpState</a> (uint32_t <a class="el" href="namespaceArmISA.html#a25c34669be64f74a117a7390cd148d65">rMode</a>)</td></tr>
<tr class="separator:a26885c3f61071389a4e5fb11b27523d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ff669578cb962f024252cef5d473a56"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3ff669578cb962f024252cef5d473a56">finishVfp</a> (FPSCR &amp;fpscr, <a class="el" href="namespaceArmISA.html#aa4bdd4dc4a14c32c25d7ac85c1429880">VfpSavedState</a> state, bool flush, FPSCR <a class="el" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>)</td></tr>
<tr class="separator:a3ff669578cb962f024252cef5d473a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e7d90a6759166d39337d71d15513d5"><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr class="memitem:a59e7d90a6759166d39337d71d15513d5"><td class="memTemplItemLeft" align="right" valign="top">fpType&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a59e7d90a6759166d39337d71d15513d5">fixDest</a> (bool flush, bool defaultNan, fpType val, fpType op1)</td></tr>
<tr class="separator:a59e7d90a6759166d39337d71d15513d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9323412dec359bbfa8235cf2b6a3c266"><td class="memItemLeft" align="right" valign="top">template float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9323412dec359bbfa8235cf2b6a3c266">fixDest&lt; float &gt;</a> (bool flush, bool defaultNan, float val, float op1)</td></tr>
<tr class="separator:a9323412dec359bbfa8235cf2b6a3c266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1da241df7232d03946548a998687a5ec"><td class="memItemLeft" align="right" valign="top">template double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1da241df7232d03946548a998687a5ec">fixDest&lt; double &gt;</a> (bool flush, bool defaultNan, double val, double op1)</td></tr>
<tr class="separator:a1da241df7232d03946548a998687a5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afde66520a1bce4738fada33f7673fd64"><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr class="memitem:afde66520a1bce4738fada33f7673fd64"><td class="memTemplItemLeft" align="right" valign="top">fpType&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afde66520a1bce4738fada33f7673fd64">fixDest</a> (bool flush, bool defaultNan, fpType val, fpType op1, fpType op2)</td></tr>
<tr class="separator:afde66520a1bce4738fada33f7673fd64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7f98aa9153b168ea491c8dbf5dbad0"><td class="memItemLeft" align="right" valign="top">template float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adf7f98aa9153b168ea491c8dbf5dbad0">fixDest&lt; float &gt;</a> (bool flush, bool defaultNan, float val, float op1, float op2)</td></tr>
<tr class="separator:adf7f98aa9153b168ea491c8dbf5dbad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade928229b79c1245779183e3bd7bddea"><td class="memItemLeft" align="right" valign="top">template double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ade928229b79c1245779183e3bd7bddea">fixDest&lt; double &gt;</a> (bool flush, bool defaultNan, double val, double op1, double op2)</td></tr>
<tr class="separator:ade928229b79c1245779183e3bd7bddea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33169090eb2107ce3f1c4c9f5a0848fe"><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr class="memitem:a33169090eb2107ce3f1c4c9f5a0848fe"><td class="memTemplItemLeft" align="right" valign="top">fpType&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a33169090eb2107ce3f1c4c9f5a0848fe">fixDivDest</a> (bool flush, bool defaultNan, fpType val, fpType op1, fpType op2)</td></tr>
<tr class="separator:a33169090eb2107ce3f1c4c9f5a0848fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42679829dd25343b8ddd2b7743740829"><td class="memItemLeft" align="right" valign="top">template float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a42679829dd25343b8ddd2b7743740829">fixDivDest&lt; float &gt;</a> (bool flush, bool defaultNan, float val, float op1, float op2)</td></tr>
<tr class="separator:a42679829dd25343b8ddd2b7743740829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a037a54a196ce7060d2c3b986008c0d"><td class="memItemLeft" align="right" valign="top">template double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8a037a54a196ce7060d2c3b986008c0d">fixDivDest&lt; double &gt;</a> (bool flush, bool defaultNan, double val, double op1, double op2)</td></tr>
<tr class="separator:a8a037a54a196ce7060d2c3b986008c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599f440ad1cddeff9ca7e18927b2611a"><td class="memItemLeft" align="right" valign="top">float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a599f440ad1cddeff9ca7e18927b2611a">fixFpDFpSDest</a> (FPSCR fpscr, double val)</td></tr>
<tr class="separator:a599f440ad1cddeff9ca7e18927b2611a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a2bee32ed1eb7b42772cb7bc53c2fcd"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1a2bee32ed1eb7b42772cb7bc53c2fcd">fixFpSFpDDest</a> (FPSCR fpscr, float val)</td></tr>
<tr class="separator:a1a2bee32ed1eb7b42772cb7bc53c2fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ac3d768df562f35803807bdd65da2d"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a34ac3d768df562f35803807bdd65da2d">vcvtFpFpH</a> (FPSCR &amp;fpscr, bool flush, bool defaultNan, uint32_t <a class="el" href="namespaceArmISA.html#a25c34669be64f74a117a7390cd148d65">rMode</a>, bool <a class="el" href="namespaceArmISA.html#ac004a1b7f5618380e9acae7a8b5a7b8f">ahp</a>, uint64_t opBits, bool isDouble)</td></tr>
<tr class="separator:a34ac3d768df562f35803807bdd65da2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0963238992972950288734e7f6891cae"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0963238992972950288734e7f6891cae">vcvtFpSFpH</a> (FPSCR &amp;fpscr, bool flush, bool defaultNan, uint32_t <a class="el" href="namespaceArmISA.html#a25c34669be64f74a117a7390cd148d65">rMode</a>, bool <a class="el" href="namespaceArmISA.html#ac004a1b7f5618380e9acae7a8b5a7b8f">ahp</a>, float op)</td></tr>
<tr class="separator:a0963238992972950288734e7f6891cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4d9a1ca6d23a3aa4a96e9ba7630dc9"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6f4d9a1ca6d23a3aa4a96e9ba7630dc9">vcvtFpDFpH</a> (FPSCR &amp;fpscr, bool flush, bool defaultNan, uint32_t <a class="el" href="namespaceArmISA.html#a25c34669be64f74a117a7390cd148d65">rMode</a>, bool <a class="el" href="namespaceArmISA.html#ac004a1b7f5618380e9acae7a8b5a7b8f">ahp</a>, double op)</td></tr>
<tr class="separator:a6f4d9a1ca6d23a3aa4a96e9ba7630dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a178def6e2edd2779d329586ee2746f"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3a178def6e2edd2779d329586ee2746f">vcvtFpHFp</a> (FPSCR &amp;fpscr, bool defaultNan, bool <a class="el" href="namespaceArmISA.html#ac004a1b7f5618380e9acae7a8b5a7b8f">ahp</a>, uint16_t op, bool isDouble)</td></tr>
<tr class="separator:a3a178def6e2edd2779d329586ee2746f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7483ebfd9eaca6f6378861a8d2926bde"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7483ebfd9eaca6f6378861a8d2926bde">vcvtFpHFpD</a> (FPSCR &amp;fpscr, bool defaultNan, bool <a class="el" href="namespaceArmISA.html#ac004a1b7f5618380e9acae7a8b5a7b8f">ahp</a>, uint16_t op)</td></tr>
<tr class="separator:a7483ebfd9eaca6f6378861a8d2926bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46d8df7001c4ca11ce504e5fd0e3dd08"><td class="memItemLeft" align="right" valign="top">float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a46d8df7001c4ca11ce504e5fd0e3dd08">vcvtFpHFpS</a> (FPSCR &amp;fpscr, bool defaultNan, bool <a class="el" href="namespaceArmISA.html#ac004a1b7f5618380e9acae7a8b5a7b8f">ahp</a>, uint16_t op)</td></tr>
<tr class="separator:a46d8df7001c4ca11ce504e5fd0e3dd08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad316680e98a6e9b4716109350e13913"><td class="memItemLeft" align="right" valign="top">float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aad316680e98a6e9b4716109350e13913">vfpUFixedToFpS</a> (bool flush, bool defaultNan, uint64_t val, uint8_t <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>, uint8_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>)</td></tr>
<tr class="separator:aad316680e98a6e9b4716109350e13913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a933171e1bbfe85524c0e71d062f818d1"><td class="memItemLeft" align="right" valign="top">float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a933171e1bbfe85524c0e71d062f818d1">vfpSFixedToFpS</a> (bool flush, bool defaultNan, int64_t val, uint8_t <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>, uint8_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>)</td></tr>
<tr class="separator:a933171e1bbfe85524c0e71d062f818d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a412bc88bf2f6d3a16ef180a01059c9ca"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a412bc88bf2f6d3a16ef180a01059c9ca">vfpUFixedToFpD</a> (bool flush, bool defaultNan, uint64_t val, uint8_t <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>, uint8_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>)</td></tr>
<tr class="separator:a412bc88bf2f6d3a16ef180a01059c9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb14fcae01a7c5c1ab1a9d86947ba870"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adb14fcae01a7c5c1ab1a9d86947ba870">vfpSFixedToFpD</a> (bool flush, bool defaultNan, int64_t val, uint8_t <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>, uint8_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>)</td></tr>
<tr class="separator:adb14fcae01a7c5c1ab1a9d86947ba870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75c15401101295bb13e044edddc6d51d"><td class="memItemLeft" align="right" valign="top">static double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a75c15401101295bb13e044edddc6d51d">recipSqrtEstimate</a> (double <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>)</td></tr>
<tr class="separator:a75c15401101295bb13e044edddc6d51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c5dc710494831493840256875d9958"><td class="memItemLeft" align="right" valign="top">float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a08c5dc710494831493840256875d9958">fprSqrtEstimate</a> (FPSCR &amp;fpscr, float op)</td></tr>
<tr class="separator:a08c5dc710494831493840256875d9958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62b39367d5be97961d8c14b455e1939"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa62b39367d5be97961d8c14b455e1939">unsignedRSqrtEstimate</a> (uint32_t op)</td></tr>
<tr class="separator:aa62b39367d5be97961d8c14b455e1939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8e4722b1101d8284c8fdac27f7d1a2"><td class="memItemLeft" align="right" valign="top">static double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4b8e4722b1101d8284c8fdac27f7d1a2">recipEstimate</a> (double <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>)</td></tr>
<tr class="separator:a4b8e4722b1101d8284c8fdac27f7d1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d30a9a3f1d728e257db150465e630f1"><td class="memItemLeft" align="right" valign="top">float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0d30a9a3f1d728e257db150465e630f1">fpRecipEstimate</a> (FPSCR &amp;fpscr, float op)</td></tr>
<tr class="separator:a0d30a9a3f1d728e257db150465e630f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e70e440dd9cc03c06a1d7f4b73488c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af7e70e440dd9cc03c06a1d7f4b73488c">unsignedRecipEstimate</a> (uint32_t op)</td></tr>
<tr class="separator:af7e70e440dd9cc03c06a1d7f4b73488c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affcab07ff6694c7a35644be22756bffe"><td class="memItemLeft" align="right" valign="top">FPSCR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#affcab07ff6694c7a35644be22756bffe">fpStandardFPSCRValue</a> (const FPSCR &amp;fpscr)</td></tr>
<tr class="separator:affcab07ff6694c7a35644be22756bffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad201d165042e05c3e505503eb67f5862"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:ad201d165042e05c3e505503eb67f5862"><td class="memTemplItemLeft" align="right" valign="top">static void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad201d165042e05c3e505503eb67f5862">setVfpMicroFlags</a> (<a class="el" href="namespaceArmISA.html#a7144dcba1336f514c5b9cce66fd4b318">VfpMicroMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, T &amp;flags)</td></tr>
<tr class="separator:ad201d165042e05c3e505503eb67f5862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceb639ae873d192ed0a1adfeedb88d42"><td class="memItemLeft" align="right" valign="top">static float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aceb639ae873d192ed0a1adfeedb88d42">bitsToFp</a> (uint64_t, float)</td></tr>
<tr class="separator:aceb639ae873d192ed0a1adfeedb88d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445c1280ad9dbdc9e7b9796c47dcd13b"><td class="memItemLeft" align="right" valign="top">static double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a445c1280ad9dbdc9e7b9796c47dcd13b">bitsToFp</a> (uint64_t, double)</td></tr>
<tr class="separator:a445c1280ad9dbdc9e7b9796c47dcd13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8819dbfd1e19d44a180ae650e65fddf5"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8819dbfd1e19d44a180ae650e65fddf5">fpToBits</a> (float)</td></tr>
<tr class="separator:a8819dbfd1e19d44a180ae650e65fddf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae54a170a7d47c48e367a922c5b00ec7"><td class="memItemLeft" align="right" valign="top">static uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aae54a170a7d47c48e367a922c5b00ec7">fpToBits</a> (double)</td></tr>
<tr class="separator:aae54a170a7d47c48e367a922c5b00ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3761ecdac8f2551dfcefa90bb17e6aef"><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr class="memitem:a3761ecdac8f2551dfcefa90bb17e6aef"><td class="memTemplItemLeft" align="right" valign="top">static bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3761ecdac8f2551dfcefa90bb17e6aef">flushToZero</a> (fpType &amp;op)</td></tr>
<tr class="separator:a3761ecdac8f2551dfcefa90bb17e6aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19007f4dac1a6bc28e01d3381536b78"><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr class="memitem:ad19007f4dac1a6bc28e01d3381536b78"><td class="memTemplItemLeft" align="right" valign="top">static bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad19007f4dac1a6bc28e01d3381536b78">flushToZero</a> (fpType &amp;op1, fpType &amp;op2)</td></tr>
<tr class="separator:ad19007f4dac1a6bc28e01d3381536b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfd58f81e92bb567093af00743fcaab1"><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr class="memitem:abfd58f81e92bb567093af00743fcaab1"><td class="memTemplItemLeft" align="right" valign="top">static void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abfd58f81e92bb567093af00743fcaab1">vfpFlushToZero</a> (FPSCR &amp;fpscr, fpType &amp;op)</td></tr>
<tr class="separator:abfd58f81e92bb567093af00743fcaab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d3ff290a08e46bda83c681205cff1e"><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr class="memitem:ab4d3ff290a08e46bda83c681205cff1e"><td class="memTemplItemLeft" align="right" valign="top">static void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab4d3ff290a08e46bda83c681205cff1e">vfpFlushToZero</a> (FPSCR &amp;fpscr, fpType &amp;op1, fpType &amp;op2)</td></tr>
<tr class="separator:ab4d3ff290a08e46bda83c681205cff1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12f1c534fdb3e806454308c9381befa4"><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr class="memitem:a12f1c534fdb3e806454308c9381befa4"><td class="memTemplItemLeft" align="right" valign="top">static bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a12f1c534fdb3e806454308c9381befa4">isSnan</a> (fpType val)</td></tr>
<tr class="separator:a12f1c534fdb3e806454308c9381befa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dec19ba05eb10540f937380dd5a8969"><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr class="memitem:a8dec19ba05eb10540f937380dd5a8969"><td class="memTemplItemLeft" align="right" valign="top">fpType&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8dec19ba05eb10540f937380dd5a8969">fixDest</a> (FPSCR fpscr, fpType val, fpType op1)</td></tr>
<tr class="separator:a8dec19ba05eb10540f937380dd5a8969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0781bb5bbfd85d02f795ace7b4a6f0fa"><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr class="memitem:a0781bb5bbfd85d02f795ace7b4a6f0fa"><td class="memTemplItemLeft" align="right" valign="top">fpType&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0781bb5bbfd85d02f795ace7b4a6f0fa">fixDest</a> (FPSCR fpscr, fpType val, fpType op1, fpType op2)</td></tr>
<tr class="separator:a0781bb5bbfd85d02f795ace7b4a6f0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5c77ba550c99d9b8e92ac8f6f31a10"><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr class="memitem:a3d5c77ba550c99d9b8e92ac8f6f31a10"><td class="memTemplItemLeft" align="right" valign="top">fpType&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3d5c77ba550c99d9b8e92ac8f6f31a10">fixDivDest</a> (FPSCR fpscr, fpType val, fpType op1, fpType op2)</td></tr>
<tr class="separator:a3d5c77ba550c99d9b8e92ac8f6f31a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af137cb7ee089dc64b0a2fe0134301e3b"><td class="memItemLeft" align="right" valign="top">static double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af137cb7ee089dc64b0a2fe0134301e3b">makeDouble</a> (uint32_t low, uint32_t high)</td></tr>
<tr class="separator:af137cb7ee089dc64b0a2fe0134301e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3eb6506a3b096d7c74162d3e32c3a4"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abe3eb6506a3b096d7c74162d3e32c3a4">lowFromDouble</a> (double val)</td></tr>
<tr class="separator:abe3eb6506a3b096d7c74162d3e32c3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a438b7674ff80ebfbdd1f6a769702f2b1"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a438b7674ff80ebfbdd1f6a769702f2b1">highFromDouble</a> (double val)</td></tr>
<tr class="separator:a438b7674ff80ebfbdd1f6a769702f2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad838c0ca7d57f7fc21e22e71b43ad41d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad838c0ca7d57f7fc21e22e71b43ad41d">setFPExceptions</a> (int exceptions)</td></tr>
<tr class="separator:ad838c0ca7d57f7fc21e22e71b43ad41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a471431ff72bf60aadb048fc5e40a34d7"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a471431ff72bf60aadb048fc5e40a34d7"><td class="memTemplItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a471431ff72bf60aadb048fc5e40a34d7">vfpFpToFixed</a> (T val, bool isSigned, uint8_t <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>, uint8_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>, bool useRmode=true, <a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244ef">VfpRoundingMode</a> roundMode=<a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244efa0f0dc9dd6aa221282eb2d2a150bb0cf4">VfpRoundZero</a>, bool <a class="el" href="namespaceArmISA.html#a79293aabe9972f917d751c5072e55a48">aarch64</a>=false)</td></tr>
<tr class="separator:a471431ff72bf60aadb048fc5e40a34d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a16f65c2c59ba9ccfc9f320f5c9974"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:af7a16f65c2c59ba9ccfc9f320f5c9974"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af7a16f65c2c59ba9ccfc9f320f5c9974">fpAdd</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:af7a16f65c2c59ba9ccfc9f320f5c9974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230ade7b3a5b70731a2d8b956ff5dc65"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a230ade7b3a5b70731a2d8b956ff5dc65"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a230ade7b3a5b70731a2d8b956ff5dc65">fpSub</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:a230ade7b3a5b70731a2d8b956ff5dc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d928e550eec7b1e060695cd23cc775"><td class="memItemLeft" align="right" valign="top">static float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a30d928e550eec7b1e060695cd23cc775">fpAddS</a> (float <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, float <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:a30d928e550eec7b1e060695cd23cc775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7555a577746b606b35fe2aecd1030008"><td class="memItemLeft" align="right" valign="top">static double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7555a577746b606b35fe2aecd1030008">fpAddD</a> (double <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, double <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:a7555a577746b606b35fe2aecd1030008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d714d2cfd87ec8cd08863e48dbed215"><td class="memItemLeft" align="right" valign="top">static float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8d714d2cfd87ec8cd08863e48dbed215">fpSubS</a> (float <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, float <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:a8d714d2cfd87ec8cd08863e48dbed215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a146bef01a3d1b1d6099b506a969ca740"><td class="memItemLeft" align="right" valign="top">static double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a146bef01a3d1b1d6099b506a969ca740">fpSubD</a> (double <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, double <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:a146bef01a3d1b1d6099b506a969ca740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce23f6d7f92886b3f294ce377a9689b"><td class="memItemLeft" align="right" valign="top">static float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9ce23f6d7f92886b3f294ce377a9689b">fpDivS</a> (float <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, float <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:a9ce23f6d7f92886b3f294ce377a9689b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f5d84bf5f7004c05f07dc492cf6733"><td class="memItemLeft" align="right" valign="top">static double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac1f5d84bf5f7004c05f07dc492cf6733">fpDivD</a> (double <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, double <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:ac1f5d84bf5f7004c05f07dc492cf6733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1772fe163d0bcb5d67c3a911c5d5acf6"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a1772fe163d0bcb5d67c3a911c5d5acf6"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1772fe163d0bcb5d67c3a911c5d5acf6">fpDiv</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:a1772fe163d0bcb5d67c3a911c5d5acf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dde63926af7bff7aafd1b7a15c67975"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a4dde63926af7bff7aafd1b7a15c67975"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4dde63926af7bff7aafd1b7a15c67975">fpMulX</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:a4dde63926af7bff7aafd1b7a15c67975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ad59f37f1ce47c1691289eb79d75271"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a6ad59f37f1ce47c1691289eb79d75271"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6ad59f37f1ce47c1691289eb79d75271">fpMul</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:a6ad59f37f1ce47c1691289eb79d75271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42c2c2188079a87ea44af3e76a32f7a"><td class="memItemLeft" align="right" valign="top">static float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab42c2c2188079a87ea44af3e76a32f7a">fpMulS</a> (float <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, float <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:ab42c2c2188079a87ea44af3e76a32f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f18bd00d9f444faade55185aa3f281"><td class="memItemLeft" align="right" valign="top">static double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a31f18bd00d9f444faade55185aa3f281">fpMulD</a> (double <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, double <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:a31f18bd00d9f444faade55185aa3f281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42ab1b40e9619ed687aa2a3eee28294"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:ac42ab1b40e9619ed687aa2a3eee28294"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac42ab1b40e9619ed687aa2a3eee28294">fpMulAdd</a> (T op1, T op2, T addend)</td></tr>
<tr class="separator:ac42ab1b40e9619ed687aa2a3eee28294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7853c5e9d5fbb8dcffcee8513796e633"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a7853c5e9d5fbb8dcffcee8513796e633"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7853c5e9d5fbb8dcffcee8513796e633">fpRIntX</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, FPSCR &amp;fpscr)</td></tr>
<tr class="separator:a7853c5e9d5fbb8dcffcee8513796e633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dfb1d5bb6bb6c6f3379f2870ef84f93"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a0dfb1d5bb6bb6c6f3379f2870ef84f93"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0dfb1d5bb6bb6c6f3379f2870ef84f93">fpMaxNum</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:a0dfb1d5bb6bb6c6f3379f2870ef84f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2bf20d38af44152e418e43cdd1bf747"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:aa2bf20d38af44152e418e43cdd1bf747"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa2bf20d38af44152e418e43cdd1bf747">fpMax</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:aa2bf20d38af44152e418e43cdd1bf747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b87d4e8c8fabbb943e45e019f035060"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a4b87d4e8c8fabbb943e45e019f035060"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4b87d4e8c8fabbb943e45e019f035060">fpMinNum</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:a4b87d4e8c8fabbb943e45e019f035060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb9660a7898eb4fe35513162672c4a2"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a7fb9660a7898eb4fe35513162672c4a2"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7fb9660a7898eb4fe35513162672c4a2">fpMin</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:a7fb9660a7898eb4fe35513162672c4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ef010535ac087adb9cba35eea55175"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:ad5ef010535ac087adb9cba35eea55175"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad5ef010535ac087adb9cba35eea55175">fpRSqrts</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:ad5ef010535ac087adb9cba35eea55175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbb701b4cfdac52e039d7fa740506fef"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:acbb701b4cfdac52e039d7fa740506fef"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acbb701b4cfdac52e039d7fa740506fef">fpRecps</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:acbb701b4cfdac52e039d7fa740506fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d34edffafa1fe4db6afca7ab02b69e"><td class="memItemLeft" align="right" valign="top">static float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a94d34edffafa1fe4db6afca7ab02b69e">fpRSqrtsS</a> (float <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, float <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:a94d34edffafa1fe4db6afca7ab02b69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b8b68ba6ed887428827a1d2516ec30"><td class="memItemLeft" align="right" valign="top">static float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a32b8b68ba6ed887428827a1d2516ec30">fpRecpsS</a> (float <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, float <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr class="separator:a32b8b68ba6ed887428827a1d2516ec30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99122f0ce253f1dae4855b2694e19931"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a99122f0ce253f1dae4855b2694e19931"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a99122f0ce253f1dae4855b2694e19931">roundNEven</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>)</td></tr>
<tr class="separator:a99122f0ce253f1dae4855b2694e19931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcf51b62b293f8265519c2c1f0aa763b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afcf51b62b293f8265519c2c1f0aa763b">INTREG_USR</a> (unsigned index)</td></tr>
<tr class="separator:afcf51b62b293f8265519c2c1f0aa763b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed0993c3868062aa01eac54ef9c26f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1ed0993c3868062aa01eac54ef9c26f0">INTREG_HYP</a> (unsigned index)</td></tr>
<tr class="separator:a1ed0993c3868062aa01eac54ef9c26f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b294215a228696fd380d538824e2e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a80b294215a228696fd380d538824e2e3">INTREG_SVC</a> (unsigned index)</td></tr>
<tr class="separator:a80b294215a228696fd380d538824e2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b7e821f71bd0f07e3379b5f6c20191d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9b7e821f71bd0f07e3379b5f6c20191d">INTREG_MON</a> (unsigned index)</td></tr>
<tr class="separator:a9b7e821f71bd0f07e3379b5f6c20191d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf41a748939193489ce8060a12a4e156"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acf41a748939193489ce8060a12a4e156">INTREG_ABT</a> (unsigned index)</td></tr>
<tr class="separator:acf41a748939193489ce8060a12a4e156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb60ace4091dc891b1af3d4a2d29a2d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8eb60ace4091dc891b1af3d4a2d29a2d">INTREG_UND</a> (unsigned index)</td></tr>
<tr class="separator:a8eb60ace4091dc891b1af3d4a2d29a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a9edd8c4d9b73d6b0e98a37c4aad74"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a31a9edd8c4d9b73d6b0e98a37c4aad74">INTREG_IRQ</a> (unsigned index)</td></tr>
<tr class="separator:a31a9edd8c4d9b73d6b0e98a37c4aad74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69779ea18ee35b2b4da8e2da6dfc5df2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a69779ea18ee35b2b4da8e2da6dfc5df2">INTREG_FIQ</a> (unsigned index)</td></tr>
<tr class="separator:a69779ea18ee35b2b4da8e2da6dfc5df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0b6544f6aae9f75f1a985b3c947100a"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae0b6544f6aae9f75f1a985b3c947100a">intRegInMode</a> (<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int reg)</td></tr>
<tr class="separator:ae0b6544f6aae9f75f1a985b3c947100a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5145cdbf9c033da6bf91afd54198ae2f"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5145cdbf9c033da6bf91afd54198ae2f">flattenIntRegModeIndex</a> (int reg)</td></tr>
<tr class="separator:a5145cdbf9c033da6bf91afd54198ae2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91dabb3b6fd9b8ed4e27d5bccaeb563"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af91dabb3b6fd9b8ed4e27d5bccaeb563">makeSP</a> (<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> reg)</td></tr>
<tr class="separator:af91dabb3b6fd9b8ed4e27d5bccaeb563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11b451a94c2ea1876af6a64fba2a89f7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a11b451a94c2ea1876af6a64fba2a89f7">makeZero</a> (<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> reg)</td></tr>
<tr class="separator:a11b451a94c2ea1876af6a64fba2a89f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83caf036b07c97d2eba6a475430ceeb7"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">isSP</a> (<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> reg)</td></tr>
<tr class="separator:a83caf036b07c97d2eba6a475430ceeb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad22532ea07dba2e61c4a0e5f31831b13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad22532ea07dba2e61c4a0e5f31831b13">VAddrImpl</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>)</td></tr>
<tr class="separator:ad22532ea07dba2e61c4a0e5f31831b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5faed722f41c670ce3f4b0c95d8c10c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5faed722f41c670ce3f4b0c95d8c10c5">VAddrVPN</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>)</td></tr>
<tr class="separator:a5faed722f41c670ce3f4b0c95d8c10c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b4f98a8a9a38c145dabccb9eaabc12e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0b4f98a8a9a38c145dabccb9eaabc12e">VAddrOffset</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>)</td></tr>
<tr class="separator:a0b4f98a8a9a38c145dabccb9eaabc12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eabb9ed957e61d358df15e0d1bd39c7"><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr class="memitem:a1eabb9ed957e61d358df15e0d1bd39c7"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1eabb9ed957e61d358df15e0d1bd39c7">handleLockedSnoop</a> (XC *xc, <a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a> pkt, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> cacheBlockMask)</td></tr>
<tr class="separator:a1eabb9ed957e61d358df15e0d1bd39c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd14f970c1144c7cd233c2e46ba00289"><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr class="memitem:abd14f970c1144c7cd233c2e46ba00289"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abd14f970c1144c7cd233c2e46ba00289">handleLockedRead</a> (XC *xc, const <a class="el" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req)</td></tr>
<tr class="separator:abd14f970c1144c7cd233c2e46ba00289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d7d9955c66eaa6aafebb9fde837486"><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr class="memitem:a47d7d9955c66eaa6aafebb9fde837486"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a47d7d9955c66eaa6aafebb9fde837486">handleLockedSnoopHit</a> (XC *xc)</td></tr>
<tr class="separator:a47d7d9955c66eaa6aafebb9fde837486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28cb69acf70026be92245cda3c2a0ae0"><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr class="memitem:a28cb69acf70026be92245cda3c2a0ae0"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a28cb69acf70026be92245cda3c2a0ae0">handleLockedWrite</a> (XC *xc, const <a class="el" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> cacheBlockMask)</td></tr>
<tr class="separator:a28cb69acf70026be92245cda3c2a0ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a9085929b23a44dad283cc64e0aab4b"><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr class="memitem:a4a9085929b23a44dad283cc64e0aab4b"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4a9085929b23a44dad283cc64e0aab4b">globalClearExclusive</a> (XC *xc)</td></tr>
<tr class="separator:a4a9085929b23a44dad283cc64e0aab4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a239826ec4c8da295489b6c287eb5c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7a239826ec4c8da295489b6c287eb5c7">decodeCP14Reg</a> (unsigned crn, unsigned opc1, unsigned crm, unsigned <a class="el" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">opc2</a>)</td></tr>
<tr class="separator:a7a239826ec4c8da295489b6c287eb5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e6d4f525dbe24bd1bc07c6861b9eb5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5e6d4f525dbe24bd1bc07c6861b9eb5f">decodeCP15Reg</a> (unsigned crn, unsigned opc1, unsigned crm, unsigned <a class="el" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">opc2</a>)</td></tr>
<tr class="separator:a5e6d4f525dbe24bd1bc07c6861b9eb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d5561ce7cd036495d45a96f0d59639"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a86d5561ce7cd036495d45a96f0d59639">decodeCP15Reg64</a> (unsigned crm, unsigned opc1)</td></tr>
<tr class="separator:a86d5561ce7cd036495d45a96f0d59639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e22a76b1bae17fb3ba75361afeca95"><td class="memItemLeft" align="right" valign="top">std::tuple&lt; bool, bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a73e22a76b1bae17fb3ba75361afeca95">canReadCoprocReg</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> reg, SCR scr, CPSR cpsr)</td></tr>
<tr class="memdesc:a73e22a76b1bae17fb3ba75361afeca95"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> for permission to read coprocessor registers.  <a href="#a73e22a76b1bae17fb3ba75361afeca95">More...</a><br /></td></tr>
<tr class="separator:a73e22a76b1bae17fb3ba75361afeca95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace6b5786ed56ed6a847c2124a6b7d847"><td class="memItemLeft" align="right" valign="top">std::tuple&lt; bool, bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ace6b5786ed56ed6a847c2124a6b7d847">canWriteCoprocReg</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> reg, SCR scr, CPSR cpsr)</td></tr>
<tr class="memdesc:ace6b5786ed56ed6a847c2124a6b7d847"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> for permission to write coprocessor registers.  <a href="#ace6b5786ed56ed6a847c2124a6b7d847">More...</a><br /></td></tr>
<tr class="separator:ace6b5786ed56ed6a847c2124a6b7d847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10baac3ce487ad2ec76978fcbd740640"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a10baac3ce487ad2ec76978fcbd740640">snsBankedIndex</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> reg, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a10baac3ce487ad2ec76978fcbd740640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179bb1e60ec3d11e8ce3b6f37f858793"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a179bb1e60ec3d11e8ce3b6f37f858793">snsBankedIndex</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> reg, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, bool <a class="el" href="namespaceArmISA.html#a0929e6a0471942ee7968c26aa92d15ff">ns</a>)</td></tr>
<tr class="separator:a179bb1e60ec3d11e8ce3b6f37f858793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9d87f18954984d37575bbbc55d164f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7e9d87f18954984d37575bbbc55d164f">snsBankedIndex64</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> reg, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a7e9d87f18954984d37575bbbc55d164f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf802f16fbf0845b6ec7f191189b8fff"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abf802f16fbf0845b6ec7f191189b8fff">preUnflattenMiscReg</a> ()</td></tr>
<tr class="separator:abf802f16fbf0845b6ec7f191189b8fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed4783414a4ae046bb75551deff7e829"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aed4783414a4ae046bb75551deff7e829">unflattenMiscReg</a> (int reg)</td></tr>
<tr class="separator:aed4783414a4ae046bb75551deff7e829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57182d9292f190aca26f1af6496ef3e4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a57182d9292f190aca26f1af6496ef3e4">canReadAArch64SysReg</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> reg, SCR scr, CPSR cpsr, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a57182d9292f190aca26f1af6496ef3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd26882022959246730ea24d1d4b35c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aedd26882022959246730ea24d1d4b35c">canWriteAArch64SysReg</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> reg, SCR scr, CPSR cpsr, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:aedd26882022959246730ea24d1d4b35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa997a57492cbf2204c7b0ec435873edb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa997a57492cbf2204c7b0ec435873edb">decodeAArch64SysReg</a> (unsigned op0, unsigned op1, unsigned crn, unsigned crm, unsigned op2)</td></tr>
<tr class="separator:aa997a57492cbf2204c7b0ec435873edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c990bcb3826d0f4322c96b8be3370d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a76c990bcb3826d0f4322c96b8be3370d">aarch64SysRegReadOnly</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> miscReg)</td></tr>
<tr class="separator:a76c990bcb3826d0f4322c96b8be3370d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34b7283592d851f9ab2edabde0dd27ea"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a> (CPSR) Bitfield&lt; 31</td></tr>
<tr class="separator:a34b7283592d851f9ab2edabde0dd27ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b8a9089321c7172cc3f0b31bedddd55"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0b8a9089321c7172cc3f0b31bedddd55">EndBitUnion</a> (CPSR) <a class="el" href="bitunion_8hh.html#a0f253eb4eb77a755d985e07b3dee8a03">BitUnion64</a>(AA64DFR0) Bitfield&lt; 43</td></tr>
<tr class="separator:a0b8a9089321c7172cc3f0b31bedddd55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29edcb81e3523ebd9bfc19128072c5e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad29edcb81e3523ebd9bfc19128072c5e">EndBitUnion</a> (AA64DFR0) <a class="el" href="bitunion_8hh.html#a0f253eb4eb77a755d985e07b3dee8a03">BitUnion64</a>(AA64ISAR0) Bitfield&lt; 63</td></tr>
<tr class="separator:ad29edcb81e3523ebd9bfc19128072c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bf1c0fbc6ebb91f217701cca4ba159e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5bf1c0fbc6ebb91f217701cca4ba159e">EndBitUnion</a> (AA64ISAR0) <a class="el" href="bitunion_8hh.html#a0f253eb4eb77a755d985e07b3dee8a03">BitUnion64</a>(AA64ISAR1) Bitfield&lt; 43</td></tr>
<tr class="separator:a5bf1c0fbc6ebb91f217701cca4ba159e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae93524267fa2b8af109eee5349a8bbd3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae93524267fa2b8af109eee5349a8bbd3">EndBitUnion</a> (AA64ISAR1) <a class="el" href="bitunion_8hh.html#a0f253eb4eb77a755d985e07b3dee8a03">BitUnion64</a>(AA64MMFR0) Bitfield&lt; 47</td></tr>
<tr class="separator:ae93524267fa2b8af109eee5349a8bbd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e7a3a3fb9958a60c4e342039e26160a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6e7a3a3fb9958a60c4e342039e26160a">EndBitUnion</a> (AA64MMFR0) <a class="el" href="bitunion_8hh.html#a0f253eb4eb77a755d985e07b3dee8a03">BitUnion64</a>(AA64MMFR1) Bitfield&lt; 31</td></tr>
<tr class="separator:a6e7a3a3fb9958a60c4e342039e26160a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad676de1454f2604516cf70e31af2a7de"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad676de1454f2604516cf70e31af2a7de">EndBitUnion</a> (AA64MMFR1) <a class="el" href="bitunion_8hh.html#a0f253eb4eb77a755d985e07b3dee8a03">BitUnion64</a>(AA64MMFR2) Bitfield&lt; 63</td></tr>
<tr class="separator:ad676de1454f2604516cf70e31af2a7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb82c58b5bbd71a83dbfa4779db73db7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adb82c58b5bbd71a83dbfa4779db73db7">EndBitUnion</a> (AA64MMFR2) <a class="el" href="bitunion_8hh.html#a0f253eb4eb77a755d985e07b3dee8a03">BitUnion64</a>(AA64PFR0) Bitfield&lt; 63</td></tr>
<tr class="separator:adb82c58b5bbd71a83dbfa4779db73db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8b54941d503c8476e77d10a6273924"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3a8b54941d503c8476e77d10a6273924">EndBitUnion</a> (AA64PFR0) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(HDCR) Bitfield&lt; 11 &gt; tdra</td></tr>
<tr class="separator:a3a8b54941d503c8476e77d10a6273924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ddcb65e66c8d8f74321fff84d2314c4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9ddcb65e66c8d8f74321fff84d2314c4">EndBitUnion</a> (HDCR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(HCPTR) Bitfield&lt; 31 &gt; tcpac</td></tr>
<tr class="separator:a9ddcb65e66c8d8f74321fff84d2314c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96da1c484eecc0f8ef22c940148cc969"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a96da1c484eecc0f8ef22c940148cc969">EndBitUnion</a> (HCPTR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(HSTR) Bitfield&lt; 17 &gt; tjdbx</td></tr>
<tr class="separator:a96da1c484eecc0f8ef22c940148cc969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9188cd12c135a030c956a6a41d195b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4c9188cd12c135a030c956a6a41d195b">EndBitUnion</a> (HSTR) <a class="el" href="bitunion_8hh.html#a0f253eb4eb77a755d985e07b3dee8a03">BitUnion64</a>(HCR) Bitfield&lt; 34 &gt; e2h</td></tr>
<tr class="separator:a4c9188cd12c135a030c956a6a41d195b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8adc627a3a2c30d582bb2e5619e65b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8b8adc627a3a2c30d582bb2e5619e65b">EndBitUnion</a> (HCR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(NSACR) Bitfield&lt; 20 &gt; nstrcdis</td></tr>
<tr class="separator:a8b8adc627a3a2c30d582bb2e5619e65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d3f62a8ec68a8c5bccb723ddf390033"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3d3f62a8ec68a8c5bccb723ddf390033">EndBitUnion</a> (NSACR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(SCR) Bitfield&lt; 13 &gt; <a class="el" href="namespaceArmISA.html#a7c1363cf8698f50bfa707a372427fe24">twe</a></td></tr>
<tr class="separator:a3d3f62a8ec68a8c5bccb723ddf390033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dde7a10c5652538a443b2ec2195996d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5dde7a10c5652538a443b2ec2195996d">EndBitUnion</a> (SCR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(SCTLR) Bitfield&lt; 30 &gt; te</td></tr>
<tr class="separator:a5dde7a10c5652538a443b2ec2195996d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ddc19d9c846830529cf3919d8022571"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0ddc19d9c846830529cf3919d8022571">EndBitUnion</a> (SCTLR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(CPACR) Bitfield&lt; 1</td></tr>
<tr class="separator:a0ddc19d9c846830529cf3919d8022571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2440cb022725b2dd5d0f39f9e1393f5e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2440cb022725b2dd5d0f39f9e1393f5e">EndBitUnion</a> (CPACR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(FSR) Bitfield&lt; 3</td></tr>
<tr class="separator:a2440cb022725b2dd5d0f39f9e1393f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98c7c8e647ac73572d2d7356a134eda7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a98c7c8e647ac73572d2d7356a134eda7">EndBitUnion</a> (FSR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(FPSCR) Bitfield&lt; 0 &gt; ioc</td></tr>
<tr class="separator:a98c7c8e647ac73572d2d7356a134eda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a572dfdb1ec33dcf30eef7ce885e23ca8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a572dfdb1ec33dcf30eef7ce885e23ca8">EndBitUnion</a> (FPSCR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(FPEXC) Bitfield&lt; 31 &gt; ex</td></tr>
<tr class="separator:a572dfdb1ec33dcf30eef7ce885e23ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec093c1868f720b2ba2d780c7049ad20"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aec093c1868f720b2ba2d780c7049ad20">EndBitUnion</a> (FPEXC) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(MVFR0) Bitfield&lt; 3</td></tr>
<tr class="separator:aec093c1868f720b2ba2d780c7049ad20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe98b04305b6bcfb21275c992704c145"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abe98b04305b6bcfb21275c992704c145">EndBitUnion</a> (MVFR0) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(MVFR1) Bitfield&lt; 3</td></tr>
<tr class="separator:abe98b04305b6bcfb21275c992704c145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c1b2edc2938a7ebe87ba4fe4c33026"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad2c1b2edc2938a7ebe87ba4fe4c33026">EndBitUnion</a> (MVFR1) <a class="el" href="bitunion_8hh.html#a0f253eb4eb77a755d985e07b3dee8a03">BitUnion64</a>(TTBCR) Bitfield&lt; 2</td></tr>
<tr class="separator:ad2c1b2edc2938a7ebe87ba4fe4c33026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17cab7b130be4dcca9e5bc0f44acf69"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa17cab7b130be4dcca9e5bc0f44acf69">EndBitUnion</a> (TTBCR) <a class="el" href="bitunion_8hh.html#a0f253eb4eb77a755d985e07b3dee8a03">BitUnion64</a>(TCR) Bitfield&lt; 5</td></tr>
<tr class="separator:aa17cab7b130be4dcca9e5bc0f44acf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92910bf94c24c3702eb0bbcf6e7f2b01"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a92910bf94c24c3702eb0bbcf6e7f2b01">EndBitUnion</a> (TCR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(HTCR) Bitfield&lt; 2</td></tr>
<tr class="separator:a92910bf94c24c3702eb0bbcf6e7f2b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a442003a841e92dc99e9684d739c4853d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a442003a841e92dc99e9684d739c4853d">EndBitUnion</a> (HTCR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(VTCR_t) Bitfield&lt; 3</td></tr>
<tr class="separator:a442003a841e92dc99e9684d739c4853d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae71eefa8777a616f59449345f0e307fd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae71eefa8777a616f59449345f0e307fd">EndBitUnion</a> (VTCR_t) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(PRRR) Bitfield&lt; 1</td></tr>
<tr class="separator:ae71eefa8777a616f59449345f0e307fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a93e4a6dd3302777f92c3db319c84ab"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2a93e4a6dd3302777f92c3db319c84ab">EndBitUnion</a> (PRRR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(NMRR) Bitfield&lt; 1</td></tr>
<tr class="separator:a2a93e4a6dd3302777f92c3db319c84ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e04680f77aec625c64c095631ea866"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a99e04680f77aec625c64c095631ea866">EndBitUnion</a> (NMRR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(CONTEXTIDR) Bitfield&lt; 7</td></tr>
<tr class="separator:a99e04680f77aec625c64c095631ea866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eeaa6b8cf59feb774b28b4c09f8b9b7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6eeaa6b8cf59feb774b28b4c09f8b9b7">EndBitUnion</a> (CONTEXTIDR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(L2CTLR) Bitfield&lt; 2</td></tr>
<tr class="separator:a6eeaa6b8cf59feb774b28b4c09f8b9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad35b5c9ccabe9d13374bc8f3b86f4509"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad35b5c9ccabe9d13374bc8f3b86f4509">EndBitUnion</a> (L2CTLR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(CTR) Bitfield&lt; 3</td></tr>
<tr class="separator:ad35b5c9ccabe9d13374bc8f3b86f4509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44b5bad7ec4e95ed9c38000fc69136f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa44b5bad7ec4e95ed9c38000fc69136f">EndBitUnion</a> (CTR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(PMSELR) Bitfield&lt; 4</td></tr>
<tr class="separator:aa44b5bad7ec4e95ed9c38000fc69136f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac38e4e19b3a4b329b4a932f26e2e80"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9ac38e4e19b3a4b329b4a932f26e2e80">EndBitUnion</a> (PMSELR) <a class="el" href="bitunion_8hh.html#a0f253eb4eb77a755d985e07b3dee8a03">BitUnion64</a>(PAR) Bitfield&lt; 63</td></tr>
<tr class="separator:a9ac38e4e19b3a4b329b4a932f26e2e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c06d6bc35bdac0fbd0e84fe6ccb89e1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3c06d6bc35bdac0fbd0e84fe6ccb89e1">EndBitUnion</a> (PAR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(ESR) Bitfield&lt; 31</td></tr>
<tr class="separator:a3c06d6bc35bdac0fbd0e84fe6ccb89e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64622fb5c4eb20a958d7ae4f4278e77a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a64622fb5c4eb20a958d7ae4f4278e77a">EndBitUnion</a> (ESR) <a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a>(CPTR) Bitfield&lt; 31 &gt; tcpac</td></tr>
<tr class="separator:a64622fb5c4eb20a958d7ae4f4278e77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab554a3363af655fb2828a35d190ebf6d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab554a3363af655fb2828a35d190ebf6d">EndBitUnion</a> (CPTR) <a class="el" href="bitunion_8hh.html#a0f253eb4eb77a755d985e07b3dee8a03">BitUnion64</a>(ZCR) Bitfield&lt; 3</td></tr>
<tr class="separator:ab554a3363af655fb2828a35d190ebf6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc0a45a4f4f747f82ffa797eddfec9fa"><td class="memItemLeft" align="right" valign="top">static int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abc0a45a4f4f747f82ffa797eddfec9fa">readSymbol</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, const std::string <a class="el" href="base_2trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>)</td></tr>
<tr class="separator:abc0a45a4f4f747f82ffa797eddfec9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe5d892480e2d9dc4d9e280e9218a21"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a9fe5d892480e2d9dc4d9e280e9218a21"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classArmISA_1_1TLB.html">TLB</a> *&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9fe5d892480e2d9dc4d9e280e9218a21">getITBPtr</a> (T *tc)</td></tr>
<tr class="separator:a9fe5d892480e2d9dc4d9e280e9218a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2040523697171cf9ca3afa6011b830a7"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a2040523697171cf9ca3afa6011b830a7"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classArmISA_1_1TLB.html">TLB</a> *&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2040523697171cf9ca3afa6011b830a7">getDTBPtr</a> (T *tc)</td></tr>
<tr class="separator:a2040523697171cf9ca3afa6011b830a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17d73b7a7310f14bb809ab2d47e7f28e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a17d73b7a7310f14bb809ab2d47e7f28e">BitUnion8</a> (ITSTATE) Bitfield&lt; 7</td></tr>
<tr class="separator:a17d73b7a7310f14bb809ab2d47e7f28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc4caeebf1448a486f3606b1f30d5038"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acc4caeebf1448a486f3606b1f30d5038">EndBitUnion</a> (ITSTATE) <a class="el" href="bitunion_8hh.html#a0f253eb4eb77a755d985e07b3dee8a03">BitUnion64</a>(ExtMachInst) Bitfield&lt; 63</td></tr>
<tr class="separator:acc4caeebf1448a486f3606b1f30d5038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ab39df15aceedf3ce389901eefb412a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4ab39df15aceedf3ce389901eefb412a">SubBitUnion</a> (puswl, 24, 20) Bitfield&lt; 24 &gt; prepost</td></tr>
<tr class="separator:a4ab39df15aceedf3ce389901eefb412a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6e4fdae4b138ed14d15d5d0b7252db"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7f6e4fdae4b138ed14d15d5d0b7252db">EndSubBitUnion</a> (puswl) Bitfield&lt; 24</td></tr>
<tr class="separator:a7f6e4fdae4b138ed14d15d5d0b7252db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d1e8dd426431157c92b38071bbc3e9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a26d1e8dd426431157c92b38071bbc3e9">EndBitUnion</a> (ExtMachInst) class PCState</td></tr>
<tr class="separator:a26d1e8dd426431157c92b38071bbc3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36638228058bc2f783ba5fda95fe9005"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a36638228058bc2f783ba5fda95fe9005">BitUnion8</a> (OperatingMode64) Bitfield&lt; 0 &gt; spX</td></tr>
<tr class="separator:a36638228058bc2f783ba5fda95fe9005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d1fca016cabbd197ed33355167bc1b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab3d1fca016cabbd197ed33355167bc1b">EndBitUnion</a> (OperatingMode64) static bool inline opModeIs64(<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr class="separator:ab3d1fca016cabbd197ed33355167bc1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c101793cf1c8dba7ec918ffb441ce8f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2c101793cf1c8dba7ec918ffb441ce8f">opModeIsH</a> (<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr class="separator:a2c101793cf1c8dba7ec918ffb441ce8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac235340b5f554a5f3b60ae1360b6a71f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac235340b5f554a5f3b60ae1360b6a71f">opModeIsT</a> (<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr class="separator:ac235340b5f554a5f3b60ae1360b6a71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39510b1c2b9a3bc190a62447a036237e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a39510b1c2b9a3bc190a62447a036237e">opModeToEL</a> (<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr class="separator:a39510b1c2b9a3bc190a62447a036237e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d4abcb4b3f327a86ab2b7be31416bf"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a96d4abcb4b3f327a86ab2b7be31416bf">unknownMode</a> (<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr class="separator:a96d4abcb4b3f327a86ab2b7be31416bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19f25dd310b8de41075b2eab2342063"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad19f25dd310b8de41075b2eab2342063">unknownMode32</a> (<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr class="separator:ad19f25dd310b8de41075b2eab2342063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d47fac71b0f1177d1bccd36a134d08d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9d47fac71b0f1177d1bccd36a134d08d">initCPU</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int cpuId)</td></tr>
<tr class="separator:a9d47fac71b0f1177d1bccd36a134d08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d6a8a495fda3a18828c10e9f22d4fd1"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9d6a8a495fda3a18828c10e9f22d4fd1">getArgument</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int &amp;number, uint16_t size, bool <a class="el" href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">fp</a>)</td></tr>
<tr class="separator:a9d6a8a495fda3a18828c10e9f22d4fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0301c1ac34ba4e44346f4e9af386b7ab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0301c1ac34ba4e44346f4e9af386b7ab">skipFunction</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a0301c1ac34ba4e44346f4e9af386b7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72708f62169900b9522663e73a5a753b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a72708f62169900b9522663e73a5a753b">copyVecRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr class="separator:a72708f62169900b9522663e73a5a753b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a704e27d64f779615b5ec5141b94b2711"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a704e27d64f779615b5ec5141b94b2711">copyRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr class="separator:a704e27d64f779615b5ec5141b94b2711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dbc6978c271916aec737e48db240458"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1dbc6978c271916aec737e48db240458">sendEvent</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="memdesc:a1dbc6978c271916aec737e48db240458"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send an event (SEV) to a specific PE if there isn't already a pending event.  <a href="#a1dbc6978c271916aec737e48db240458">More...</a><br /></td></tr>
<tr class="separator:a1dbc6978c271916aec737e48db240458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb263f4ec2a2852ac26b5c33c6f5897b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:abb263f4ec2a2852ac26b5c33c6f5897b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb102c52a026c1bd25b4332d38edd8b0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abb102c52a026c1bd25b4332d38edd8b0">isSecureBelowEL3</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="memdesc:abb102c52a026c1bd25b4332d38edd8b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return TRUE if an Exception level below EL3 is in Secure state.  <a href="#abb102c52a026c1bd25b4332d38edd8b0">More...</a><br /></td></tr>
<tr class="separator:abb102c52a026c1bd25b4332d38edd8b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a144e8bb48dfc6573d7027cafd199b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">inAArch64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a24a144e8bb48dfc6573d7027cafd199b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55fd78a34f452df0391bc46926724034"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a55fd78a34f452df0391bc46926724034">longDescFormatInUse</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a55fd78a34f452df0391bc46926724034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d8af459939ceeced0ecf69392d696c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7d8af459939ceeced0ecf69392d696c9">readMPIDR</a> (<a class="el" href="classArmSystem.html">ArmSystem</a> *arm_sys, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="memdesc:a7d8af459939ceeced0ecf69392d696c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This helper function is either returing the value of MPIDR_EL1 (by calling getMPIDR), or it is issuing a read to VMPIDR_EL2 (as it happens in virtualized systems)  <a href="#a7d8af459939ceeced0ecf69392d696c9">More...</a><br /></td></tr>
<tr class="separator:a7d8af459939ceeced0ecf69392d696c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24466240cd2c03c11f6e044d4ac11d93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a24466240cd2c03c11f6e044d4ac11d93">getMPIDR</a> (<a class="el" href="classArmSystem.html">ArmSystem</a> *arm_sys, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="memdesc:a24466240cd2c03c11f6e044d4ac11d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">This helper function is returing the value of MPIDR_EL1.  <a href="#a24466240cd2c03c11f6e044d4ac11d93">More...</a><br /></td></tr>
<tr class="separator:a24466240cd2c03c11f6e044d4ac11d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af131e4106f967b76540fcbdd084da71b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af131e4106f967b76540fcbdd084da71b">ELIs64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>)</td></tr>
<tr class="separator:af131e4106f967b76540fcbdd084da71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf6ca896d3fd317eec17d4b55723b8ba"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abf6ca896d3fd317eec17d4b55723b8ba">ELIs32</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>)</td></tr>
<tr class="separator:abf6ca896d3fd317eec17d4b55723b8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb752480f8ccbb6fe5119361665a5461"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aeb752480f8ccbb6fe5119361665a5461">ELIsInHost</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>)</td></tr>
<tr class="memdesc:aeb752480f8ccbb6fe5119361665a5461"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the current exception level <code>el</code> is executing a Host OS or an application of a Host OS (Armv8.1 Virtualization Host Extensions).  <a href="#aeb752480f8ccbb6fe5119361665a5461">More...</a><br /></td></tr>
<tr class="separator:aeb752480f8ccbb6fe5119361665a5461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8b68a74d6364ddab858d98bfe3ceabd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1pair.html">std::pair</a>&lt; bool, bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac8b68a74d6364ddab858d98bfe3ceabd">ELUsingAArch32K</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>)</td></tr>
<tr class="memdesc:ac8b68a74d6364ddab858d98bfe3ceabd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function checks whether selected EL provided as an argument is using the AArch32 <a class="el" href="classArmISA_1_1ISA.html">ISA</a>.  <a href="#ac8b68a74d6364ddab858d98bfe3ceabd">More...</a><br /></td></tr>
<tr class="separator:ac8b68a74d6364ddab858d98bfe3ceabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9adbdb041402388cfee2d82cb8721cca"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9adbdb041402388cfee2d82cb8721cca">isBigEndian64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a9adbdb041402388cfee2d82cb8721cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ce7256d8c95525d7ae29cb1a2e1143"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa4ce7256d8c95525d7ae29cb1a2e1143">badMode32</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr class="memdesc:aa4ce7256d8c95525d7ae29cb1a2e1143"><td class="mdescLeft">&#160;</td><td class="mdescRight">badMode is checking if the execution mode provided as an argument is valid and implemented for AArch32  <a href="#aa4ce7256d8c95525d7ae29cb1a2e1143">More...</a><br /></td></tr>
<tr class="separator:aa4ce7256d8c95525d7ae29cb1a2e1143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9770037b8955f1e6377e3aaa3e54d28e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9770037b8955f1e6377e3aaa3e54d28e">badMode</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr class="memdesc:a9770037b8955f1e6377e3aaa3e54d28e"><td class="mdescLeft">&#160;</td><td class="mdescRight">badMode is checking if the execution mode provided as an argument is valid and implemented.  <a href="#a9770037b8955f1e6377e3aaa3e54d28e">More...</a><br /></td></tr>
<tr class="separator:a9770037b8955f1e6377e3aaa3e54d28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17830702f2a3c01ca77252e146d45bba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">purifyTaggedAddr</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>, TTBCR tcr)</td></tr>
<tr class="memdesc:a17830702f2a3c01ca77252e146d45bba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Removes the tag from tagged addresses if that mode is enabled.  <a href="#a17830702f2a3c01ca77252e146d45bba">More...</a><br /></td></tr>
<tr class="separator:a17830702f2a3c01ca77252e146d45bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a363ace8a3f845d1a7bd51a1ded27cf10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a363ace8a3f845d1a7bd51a1ded27cf10">purifyTaggedAddr</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>)</td></tr>
<tr class="separator:a363ace8a3f845d1a7bd51a1ded27cf10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7da21b854bc88fc9ec3555260035fdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad7da21b854bc88fc9ec3555260035fdc">truncPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>)</td></tr>
<tr class="separator:ad7da21b854bc88fc9ec3555260035fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add919c3c82c275f23f2d3ceef8b1da81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#add919c3c82c275f23f2d3ceef8b1da81">roundPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>)</td></tr>
<tr class="separator:add919c3c82c275f23f2d3ceef8b1da81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd464152715801635d3577230b4a5089"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afd464152715801635d3577230b4a5089">mcrMrc15TrapToHyp</a> (const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> miscReg, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, uint32_t iss)</td></tr>
<tr class="separator:afd464152715801635d3577230b4a5089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ebf9d4aab953d8b2f0172e3cfc94b4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a51ebf9d4aab953d8b2f0172e3cfc94b4">mcrMrc14TrapToHyp</a> (const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> miscReg, HCR hcr, CPSR cpsr, SCR scr, HDCR hdcr, HSTR hstr, HCPTR hcptr, uint32_t iss)</td></tr>
<tr class="separator:a51ebf9d4aab953d8b2f0172e3cfc94b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a758cfd5e7d73e55a0a4630e2ce846d71"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a758cfd5e7d73e55a0a4630e2ce846d71">mcrrMrrc15TrapToHyp</a> (const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> miscReg, CPSR cpsr, SCR scr, HSTR hstr, HCR hcr, uint32_t iss)</td></tr>
<tr class="separator:a758cfd5e7d73e55a0a4630e2ce846d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a1577b2026e48e360623cc68617f80"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a48a1577b2026e48e360623cc68617f80">decodeMrsMsrBankedReg</a> (uint8_t sysM, bool r, bool &amp;isIntReg, int &amp;regIdx, CPSR cpsr, SCR scr, NSACR nsacr, bool checkSecurity)</td></tr>
<tr class="separator:a48a1577b2026e48e360623cc68617f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c9b3cd33220cee7318a078ea20ba1a3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3c9b3cd33220cee7318a078ea20ba1a3">SPAlignmentCheckEnabled</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a3c9b3cd33220cee7318a078ea20ba1a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b1f3d49e59abbe94e52e84ceffcf06"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a04b1f3d49e59abbe94e52e84ceffcf06">decodePhysAddrRange64</a> (uint8_t pa_enc)</td></tr>
<tr class="memdesc:a04b1f3d49e59abbe94e52e84ceffcf06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the n.  <a href="#a04b1f3d49e59abbe94e52e84ceffcf06">More...</a><br /></td></tr>
<tr class="separator:a04b1f3d49e59abbe94e52e84ceffcf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e39019e6d3d3cc122fc34d99503141"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a74e39019e6d3d3cc122fc34d99503141">encodePhysAddrRange64</a> (int pa_size)</td></tr>
<tr class="memdesc:a74e39019e6d3d3cc122fc34d99503141"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the encoding corresponding to the specified n.  <a href="#a74e39019e6d3d3cc122fc34d99503141">More...</a><br /></td></tr>
<tr class="separator:a74e39019e6d3d3cc122fc34d99503141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2815b0803df8ce2136b60016c753e7"><td class="memItemLeft" align="right" valign="top">PCState&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0e2815b0803df8ce2136b60016c753e7">buildRetPC</a> (const PCState &amp;curPC, const PCState &amp;callPC)</td></tr>
<tr class="separator:a0e2815b0803df8ce2136b60016c753e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a848b73b2c927bdbdbbdb755e9cc46920"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a848b73b2c927bdbdbbdb755e9cc46920">testPredicate</a> (uint32_t <a class="el" href="namespaceArmISA.html#a732e891fe8a81bc654829db063f8a548">nz</a>, uint32_t <a class="el" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>, uint32_t <a class="el" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a>, <a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a> code)</td></tr>
<tr class="separator:a848b73b2c927bdbdbbdb755e9cc46920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad9b06f78b7f4bde46377f6d83865d79"><td class="memTemplParams" colspan="2">template&lt;class TC &gt; </td></tr>
<tr class="memitem:aad9b06f78b7f4bde46377f6d83865d79"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aad9b06f78b7f4bde46377f6d83865d79">zeroRegisters</a> (TC *tc)</td></tr>
<tr class="memdesc:aad9b06f78b7f4bde46377f6d83865d79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to insure <a class="el" href="classArmISA_1_1ISA.html">ISA</a> semantics about 0 registers.  <a href="#aad9b06f78b7f4bde46377f6d83865d79">More...</a><br /></td></tr>
<tr class="separator:aad9b06f78b7f4bde46377f6d83865d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6f04850c6d48b5a79fd721d012df057"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab6f04850c6d48b5a79fd721d012df057">startupCPU</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int cpuId)</td></tr>
<tr class="separator:ab6f04850c6d48b5a79fd721d012df057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a515eb33a0f75168399abe82a660c1de8"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a515eb33a0f75168399abe82a660c1de8">copyMiscRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr class="separator:a515eb33a0f75168399abe82a660c1de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb93acc2115e64547dbfefaf7b56059"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6bb93acc2115e64547dbfefaf7b56059">inUserMode</a> (CPSR cpsr)</td></tr>
<tr class="separator:a6bb93acc2115e64547dbfefaf7b56059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d2a96d7eabb140175bd62f0d7aea5e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a48d2a96d7eabb140175bd62f0d7aea5e">inUserMode</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a48d2a96d7eabb140175bd62f0d7aea5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e5eb3a6661fbae4f48cefbc26acace5"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7e5eb3a6661fbae4f48cefbc26acace5">inPrivilegedMode</a> (CPSR cpsr)</td></tr>
<tr class="separator:a7e5eb3a6661fbae4f48cefbc26acace5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a345174a59872ced0db7dcd698b1dbed7"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a345174a59872ced0db7dcd698b1dbed7">inPrivilegedMode</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a345174a59872ced0db7dcd698b1dbed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89bff2ee523d372c456087b77df1a43b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a89bff2ee523d372c456087b77df1a43b">currOpMode</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a89bff2ee523d372c456087b77df1a43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d0efb0cabf7164c98bf8eddda31c1a8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a7d0efb0cabf7164c98bf8eddda31c1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4723f918f3e9c4838cc2013dc357f1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab4723f918f3e9c4838cc2013dc357f1c">currEL</a> (CPSR cpsr)</td></tr>
<tr class="separator:ab4723f918f3e9c4838cc2013dc357f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88405371edd827c1353d338416d06b33"><td class="memItemLeft" align="right" valign="top">static uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a88405371edd827c1353d338416d06b33">itState</a> (CPSR psr)</td></tr>
<tr class="separator:a88405371edd827c1353d338416d06b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67cdf174e80dad7cea5b81cd045ba3b3"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a67cdf174e80dad7cea5b81cd045ba3b3">inSecureState</a> (SCR scr, CPSR cpsr)</td></tr>
<tr class="separator:a67cdf174e80dad7cea5b81cd045ba3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9231e0af46835e612b3e5492ff29220b"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9231e0af46835e612b3e5492ff29220b">mcrMrcIssBuild</a> (bool isRead, uint32_t crm, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>, uint32_t crn, uint32_t opc1, uint32_t <a class="el" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">opc2</a>)</td></tr>
<tr class="separator:a9231e0af46835e612b3e5492ff29220b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77aa2bfbf7d8b7a89dce050b9d3c164a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a77aa2bfbf7d8b7a89dce050b9d3c164a">mcrMrcIssExtract</a> (uint32_t iss, bool &amp;isRead, uint32_t &amp;crm, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> &amp;<a class="el" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>, uint32_t &amp;crn, uint32_t &amp;opc1, uint32_t &amp;<a class="el" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">opc2</a>)</td></tr>
<tr class="separator:a77aa2bfbf7d8b7a89dce050b9d3c164a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcdb894a2fb8b250bdb65111b6475c1e"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afcdb894a2fb8b250bdb65111b6475c1e">mcrrMrrcIssBuild</a> (bool isRead, uint32_t crm, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> rt2, uint32_t opc1)</td></tr>
<tr class="separator:afcdb894a2fb8b250bdb65111b6475c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7fe8a12c57d83bfdf8f226a670f24e3"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa7fe8a12c57d83bfdf8f226a670f24e3">msrMrs64IssBuild</a> (bool isRead, uint32_t op0, uint32_t op1, uint32_t crn, uint32_t crm, uint32_t op2, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>)</td></tr>
<tr class="separator:aa7fe8a12c57d83bfdf8f226a670f24e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2dba739c66ca577044be29b03d4aae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aea2dba739c66ca577044be29b03d4aae">advancePC</a> (PCState &amp;pc, const <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> &amp;inst)</td></tr>
<tr class="separator:aea2dba739c66ca577044be29b03d4aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a277f16254a40dea78dd28b3ae0d7f641"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a277f16254a40dea78dd28b3ae0d7f641">getExecutingAsid</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a277f16254a40dea78dd28b3ae0d7f641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1e3eb6c94c999f4a770af53577cd65"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1b1e3eb6c94c999f4a770af53577cd65">decodeMrsMsrBankedIntRegIndex</a> (uint8_t sysM, bool r)</td></tr>
<tr class="separator:a1b1e3eb6c94c999f4a770af53577cd65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c705743d5e536be1441ce2242faf242"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142b">ByteOrder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3c705743d5e536be1441ce2242faf242">byteOrder</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a3c705743d5e536be1441ce2242faf242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70891b952f128e8e59bdf1d974dcb020"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a70891b952f128e8e59bdf1d974dcb020">PteAddr</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>)</td></tr>
<tr class="separator:a70891b952f128e8e59bdf1d974dcb020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20218e65060ae190a898b26aaefc467d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a20218e65060ae190a898b26aaefc467d">vtophys</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr)</td></tr>
<tr class="separator:a20218e65060ae190a898b26aaefc467d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e7c04a0c09d8666fdd63ca2dd2fda3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a29e7c04a0c09d8666fdd63ca2dd2fda3">vtophys</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr)</td></tr>
<tr class="separator:a29e7c04a0c09d8666fdd63ca2dd2fda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36d997acf205055516cd9186ba7036ab"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a36d997acf205055516cd9186ba7036ab">virtvalid</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr)</td></tr>
<tr class="separator:a36d997acf205055516cd9186ba7036ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:aede31f577faadaee6841f8cbb2ba0bde"><td class="memItemLeft" align="right" valign="top">const char *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aede31f577faadaee6841f8cbb2ba0bde">ccRegName</a> [<a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a3b96bc8caa06e9de3e69d1b10b06c709">NUM_CCREGS</a>]</td></tr>
<tr class="separator:aede31f577faadaee6841f8cbb2ba0bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45369daf162bfcb8fbb12c22ca75a24b"><td class="memItemLeft" align="right" valign="top">static const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a45369daf162bfcb8fbb12c22ca75a24b">recip_sqrt_estimate</a> [256]</td></tr>
<tr class="separator:a45369daf162bfcb8fbb12c22ca75a24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d848cad81d3286f60d5719a01a4c85d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5d848cad81d3286f60d5719a01a4c85d">IntReg64Map</a></td></tr>
<tr class="separator:a5d848cad81d3286f60d5719a01a4c85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a776ef4bfaac9d0d062260e97718175fa"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a776ef4bfaac9d0d062260e97718175fa">IntRegUsrMap</a></td></tr>
<tr class="separator:a776ef4bfaac9d0d062260e97718175fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5574cc0c8dfd0302100caad4a52cfa77"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5574cc0c8dfd0302100caad4a52cfa77">IntRegHypMap</a></td></tr>
<tr class="separator:a5574cc0c8dfd0302100caad4a52cfa77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409355e6f9ebd23d406471d4085da1ad"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a409355e6f9ebd23d406471d4085da1ad">IntRegSvcMap</a></td></tr>
<tr class="separator:a409355e6f9ebd23d406471d4085da1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a03861444ff15276b7d87832770c358"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8a03861444ff15276b7d87832770c358">IntRegMonMap</a></td></tr>
<tr class="separator:a8a03861444ff15276b7d87832770c358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb465b32610088b5accd7f971ed3733"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aaeb465b32610088b5accd7f971ed3733">IntRegAbtMap</a></td></tr>
<tr class="separator:aaeb465b32610088b5accd7f971ed3733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d778530e6e3d4eee2d5fb0307c6c57"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a65d778530e6e3d4eee2d5fb0307c6c57">IntRegUndMap</a></td></tr>
<tr class="separator:a65d778530e6e3d4eee2d5fb0307c6c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4929d89195e29ff228f7976884f7515"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae4929d89195e29ff228f7976884f7515">IntRegIrqMap</a></td></tr>
<tr class="separator:ae4929d89195e29ff228f7976884f7515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d39019ed657a0fcd8106401b1c5d7f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a65d39019ed657a0fcd8106401b1c5d7f">IntRegFiqMap</a></td></tr>
<tr class="separator:a65d39019ed657a0fcd8106401b1c5d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84437668638771a2fcccd69e27818415"><td class="memItemLeft" align="right" valign="top">static const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a84437668638771a2fcccd69e27818415">intRegsPerMode</a> = <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a></td></tr>
<tr class="separator:a84437668638771a2fcccd69e27818415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af297779dcc3e09ce390d657893813176"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142b">ByteOrder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af297779dcc3e09ce390d657893813176">GuestByteOrder</a> = <a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142ba27cb938a9a54fedfe5c69b927994bbef">LittleEndianByteOrder</a></td></tr>
<tr class="separator:af297779dcc3e09ce390d657893813176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45200a9fb8407c96197e76e23ddcc70d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a45200a9fb8407c96197e76e23ddcc70d">decodeInst</a> (ExtMachInst)</td></tr>
<tr class="separator:a45200a9fb8407c96197e76e23ddcc70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9c3fc1797013f8e00684f22fa07315d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa9c3fc1797013f8e00684f22fa07315d">PageShift</a> = 12</td></tr>
<tr class="separator:aa9c3fc1797013f8e00684f22fa07315d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a6f56fb5890f57e694afbb604e9fb90"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7a6f56fb5890f57e694afbb604e9fb90">PageBytes</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceArmISA.html#aa9c3fc1797013f8e00684f22fa07315d">PageShift</a></td></tr>
<tr class="separator:a7a6f56fb5890f57e694afbb604e9fb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07a627ba286210abd9074a47c77a54b1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a07a627ba286210abd9074a47c77a54b1">Page_Mask</a> = ~(<a class="el" href="namespaceArmISA.html#a7a6f56fb5890f57e694afbb604e9fb90">PageBytes</a> - 1)</td></tr>
<tr class="separator:a07a627ba286210abd9074a47c77a54b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d727046ebc7f00112c2f8bf3b6800e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a08d727046ebc7f00112c2f8bf3b6800e">PageOffset</a> = <a class="el" href="namespaceArmISA.html#a7a6f56fb5890f57e694afbb604e9fb90">PageBytes</a> - 1</td></tr>
<tr class="separator:a08d727046ebc7f00112c2f8bf3b6800e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71715d7d17858999281c2d4ff8fe8a04"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a71715d7d17858999281c2d4ff8fe8a04">PteShift</a> = 3</td></tr>
<tr class="separator:a71715d7d17858999281c2d4ff8fe8a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a641c83fcd304bf9f8dc75541a1e5d08a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a641c83fcd304bf9f8dc75541a1e5d08a">NPtePageShift</a> = <a class="el" href="namespaceArmISA.html#aa9c3fc1797013f8e00684f22fa07315d">PageShift</a> - <a class="el" href="namespaceArmISA.html#a71715d7d17858999281c2d4ff8fe8a04">PteShift</a></td></tr>
<tr class="separator:a641c83fcd304bf9f8dc75541a1e5d08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae709965dd7fcb64c16246b300f316afa"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae709965dd7fcb64c16246b300f316afa">NPtePage</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceArmISA.html#a641c83fcd304bf9f8dc75541a1e5d08a">NPtePageShift</a></td></tr>
<tr class="separator:ae709965dd7fcb64c16246b300f316afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad975bf3b58174e885967f6c21ba2a7e4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad975bf3b58174e885967f6c21ba2a7e4">PteMask</a> = <a class="el" href="namespaceArmISA.html#ae709965dd7fcb64c16246b300f316afa">NPtePage</a> - 1</td></tr>
<tr class="separator:ad975bf3b58174e885967f6c21ba2a7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a572fa77aaa45ddfb9159e2cc0decef23"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a572fa77aaa45ddfb9159e2cc0decef23">USegBase</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0)</td></tr>
<tr class="separator:a572fa77aaa45ddfb9159e2cc0decef23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51960133d774efca8cdfae5d69a9925c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a51960133d774efca8cdfae5d69a9925c">USegEnd</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x7FFFFFFF)</td></tr>
<tr class="separator:a51960133d774efca8cdfae5d69a9925c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcdaadef1aa651a4c38ad6991761de0b"><td class="memItemLeft" align="right" valign="top">const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abcdaadef1aa651a4c38ad6991761de0b">VABits</a> = 32</td></tr>
<tr class="separator:abcdaadef1aa651a4c38ad6991761de0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71a425e7860bbb3ed6f33c2ad182c8d0"><td class="memItemLeft" align="right" valign="top">const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a71a425e7860bbb3ed6f33c2ad182c8d0">PABits</a> = 32</td></tr>
<tr class="separator:a71a425e7860bbb3ed6f33c2ad182c8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df305729f5db1791dbc53dac732bfc6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9df305729f5db1791dbc53dac732bfc6">VAddrImplMask</a> = (<a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceArmISA.html#abcdaadef1aa651a4c38ad6991761de0b">VABits</a>) - 1</td></tr>
<tr class="separator:a9df305729f5db1791dbc53dac732bfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9b1866607949b615383481925e7b2d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1c9b1866607949b615383481925e7b2d">VAddrUnImplMask</a> = ~<a class="el" href="namespaceArmISA.html#a9df305729f5db1791dbc53dac732bfc6">VAddrImplMask</a></td></tr>
<tr class="separator:a1c9b1866607949b615383481925e7b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af88008c04e056065defb609b86b631d6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af88008c04e056065defb609b86b631d6">PAddrImplMask</a> = (<a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceArmISA.html#a71a425e7860bbb3ed6f33c2ad182c8d0">PABits</a>) - 1</td></tr>
<tr class="separator:af88008c04e056065defb609b86b631d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7e8163108d9586a120f9c11fc1cd2d8"><td class="memItemLeft" align="right" valign="top">const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad7e8163108d9586a120f9c11fc1cd2d8">MaxPhysAddrRange</a> = 48</td></tr>
<tr class="separator:ad7e8163108d9586a120f9c11fc1cd2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aee566332322d614d91755eba76bbd7"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8aee566332322d614d91755eba76bbd7">MachineBytes</a> = 4</td></tr>
<tr class="separator:a8aee566332322d614d91755eba76bbd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e6fd49ff51fff04b662beb0a5f2f33"><td class="memItemLeft" align="right" valign="top">const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a77e6fd49ff51fff04b662beb0a5f2f33">HighVecs</a> = 0xFFFF0000</td></tr>
<tr class="separator:a77e6fd49ff51fff04b662beb0a5f2f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea0516063d7f9678acee5bfb1c711e11"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aea0516063d7f9678acee5bfb1c711e11">HasUnalignedMemAcc</a> = true</td></tr>
<tr class="separator:aea0516063d7f9678acee5bfb1c711e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f2a149beacf50df975a174c782cdcca"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5f2a149beacf50df975a174c782cdcca">CurThreadInfoImplemented</a> = false</td></tr>
<tr class="separator:a5f2a149beacf50df975a174c782cdcca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eab7997d10cf9cd5280faf6a2cd2b05"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8eab7997d10cf9cd5280faf6a2cd2b05">CurThreadInfoReg</a> = -1</td></tr>
<tr class="separator:a8eab7997d10cf9cd5280faf6a2cd2b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46505a47acd328c59d45f22feff36c26"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a46505a47acd328c59d45f22feff36c26">unflattenResultMiscReg</a> [<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970">NUM_MISCREGS</a>]</td></tr>
<tr class="memdesc:a46505a47acd328c59d45f22feff36c26"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the reg is a child reg of a banked set, then the parent is the last banked one in the list.  <a href="#a46505a47acd328c59d45f22feff36c26">More...</a><br /></td></tr>
<tr class="separator:a46505a47acd328c59d45f22feff36c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5acac006216a2ea59125ca03fe16de1c"><td class="memItemLeft" align="right" valign="top">bitset&lt; <a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa5f1ac739249c6d8619e97a9f9e4b99e5">NUM_MISCREG_INFOS</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5acac006216a2ea59125ca03fe16de1c">miscRegInfo</a> [<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970">NUM_MISCREGS</a>]</td></tr>
<tr class="separator:a5acac006216a2ea59125ca03fe16de1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86b05be1092b70a38660616b2b7e6793"><td class="memItemLeft" align="right" valign="top">const char *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a> []</td></tr>
<tr class="separator:a86b05be1092b70a38660616b2b7e6793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d267d0f13d7a70313f3c2e7ed390c7"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a80d267d0f13d7a70313f3c2e7ed390c7">CondCodesMask</a> = 0xF00F0000</td></tr>
<tr class="separator:a80d267d0f13d7a70313f3c2e7ed390c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc6f213ea883270c5134042145dc46ab"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afc6f213ea883270c5134042145dc46ab">CpsrMaskQ</a> = 0x08000000</td></tr>
<tr class="separator:afc6f213ea883270c5134042145dc46ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6acec0092522e2680151f7f4cfe11dc"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad6acec0092522e2680151f7f4cfe11dc">ApsrMask</a> = <a class="el" href="namespaceArmISA.html#afc6f213ea883270c5134042145dc46ab">CpsrMaskQ</a> | <a class="el" href="namespaceArmISA.html#a80d267d0f13d7a70313f3c2e7ed390c7">CondCodesMask</a> | 0x000001D0</td></tr>
<tr class="separator:ad6acec0092522e2680151f7f4cfe11dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22442271bc8192d8ad2d16e471f7bbd5"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a22442271bc8192d8ad2d16e471f7bbd5">CpsrMask</a> = <a class="el" href="namespaceArmISA.html#ad6acec0092522e2680151f7f4cfe11dc">ApsrMask</a> | 0x00F003DF</td></tr>
<tr class="separator:a22442271bc8192d8ad2d16e471f7bbd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c8f66e3a58dffb3a2be337f8efdef8"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a95c8f66e3a58dffb3a2be337f8efdef8">FpCondCodesMask</a> = 0xF0000000</td></tr>
<tr class="separator:a95c8f66e3a58dffb3a2be337f8efdef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22037edf537f6b1d2d9156efa0726172"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a22037edf537f6b1d2d9156efa0726172">FpscrExcMask</a> = 0x0000009F</td></tr>
<tr class="separator:a22037edf537f6b1d2d9156efa0726172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e1718dd34f5135e284d42af8e3aa26d"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7e1718dd34f5135e284d42af8e3aa26d">FpscrQcMask</a> = 0x08000000</td></tr>
<tr class="separator:a7e1718dd34f5135e284d42af8e3aa26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a732e891fe8a81bc654829db063f8a548"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a732e891fe8a81bc654829db063f8a548">nz</a></td></tr>
<tr class="separator:a732e891fe8a81bc654829db063f8a548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f7b327cbedf079597394ec2c3f2a6d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a></td></tr>
<tr class="separator:a21f7b327cbedf079597394ec2c3f2a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5a71200b0a7550ed87398d38b7aedc6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a></td></tr>
<tr class="separator:ab5a71200b0a7550ed87398d38b7aedc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaedae291a5a9fc742b17b8876516d767"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aaedae291a5a9fc742b17b8876516d767">q</a></td></tr>
<tr class="separator:aaedae291a5a9fc742b17b8876516d767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4d6fb34ceb247ce7c3dae374baf8a0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 26, 25 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2e4d6fb34ceb247ce7c3dae374baf8a0">it1</a></td></tr>
<tr class="separator:a2e4d6fb34ceb247ce7c3dae374baf8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac843bf7761bca8cf5315375942a0c25b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a></td></tr>
<tr class="separator:ac843bf7761bca8cf5315375942a0c25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2157d78c15c44028224901630bd3debf"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2157d78c15c44028224901630bd3debf">pan</a></td></tr>
<tr class="separator:a2157d78c15c44028224901630bd3debf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b18e0fb80cdb5c2246e2ebcfb325db"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a></td></tr>
<tr class="separator:ab1b18e0fb80cdb5c2246e2ebcfb325db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebff870bb6dcd9f65af282d2b770f41"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7ebff870bb6dcd9f65af282d2b770f41">il</a></td></tr>
<tr class="separator:a7ebff870bb6dcd9f65af282d2b770f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1461de710c3725e97f5003ef8ca174d0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1461de710c3725e97f5003ef8ca174d0">ge</a></td></tr>
<tr class="separator:a1461de710c3725e97f5003ef8ca174d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a53fb9372ba8bf2ca24445d6a04f2a2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6a53fb9372ba8bf2ca24445d6a04f2a2">it2</a></td></tr>
<tr class="separator:a6a53fb9372ba8bf2ca24445d6a04f2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3be624d2ce2e84d65a45d2b81a9828c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a></td></tr>
<tr class="separator:ab3be624d2ce2e84d65a45d2b81a9828c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a300e2be8a75f735b68e3d6c321c28cd2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">e</a></td></tr>
<tr class="separator:a300e2be8a75f735b68e3d6c321c28cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f0a7b59bfa9544f3d21fb56433497cc"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a></td></tr>
<tr class="separator:a6f0a7b59bfa9544f3d21fb56433497cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07402644ed55c19e1a116116c548c2ac"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a></td></tr>
<tr class="separator:a07402644ed55c19e1a116116c548c2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b35d507a9016b299505ac92e2c05c12"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4b35d507a9016b299505ac92e2c05c12">f</a></td></tr>
<tr class="separator:a4b35d507a9016b299505ac92e2c05c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388725d27a971f64084c93973fe94133"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8, 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a388725d27a971f64084c93973fe94133">aif</a></td></tr>
<tr class="separator:a388725d27a971f64084c93973fe94133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94f7a6415286a6dcb0c58e3fe4f191e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab94f7a6415286a6dcb0c58e3fe4f191e">daif</a></td></tr>
<tr class="separator:ab94f7a6415286a6dcb0c58e3fe4f191e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff45985b1b166a9f9a61198992af819f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a></td></tr>
<tr class="separator:aff45985b1b166a9f9a61198992af819f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc9d5266b21d878b506e99288cd73da8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a></td></tr>
<tr class="separator:abc9d5266b21d878b506e99288cd73da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a536bb38d0b4534415c908e6796c9685b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a></td></tr>
<tr class="separator:a536bb38d0b4534415c908e6796c9685b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab42c0db74065d35a4e8809e56f72f97"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a></td></tr>
<tr class="separator:aab42c0db74065d35a4e8809e56f72f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a374fc69ddc2f21b9b13d2dcdcad3531f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a374fc69ddc2f21b9b13d2dcdcad3531f">sp</a></td></tr>
<tr class="separator:a374fc69ddc2f21b9b13d2dcdcad3531f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6ca217aa0821add5fc49bd5490890a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adc6ca217aa0821add5fc49bd5490890a">tracefilt</a></td></tr>
<tr class="separator:adc6ca217aa0821add5fc49bd5490890a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad731f30acfdb2ba61921c208cc6f3f9b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 39, 36 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad731f30acfdb2ba61921c208cc6f3f9b">doublelock</a></td></tr>
<tr class="separator:ad731f30acfdb2ba61921c208cc6f3f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a36e8f98500d2040ece85dee5a8853b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 35, 32 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4a36e8f98500d2040ece85dee5a8853b">pmsver</a></td></tr>
<tr class="separator:a4a36e8f98500d2040ece85dee5a8853b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ee53d0c34f10eeac52a1aaf624cb1cb"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9ee53d0c34f10eeac52a1aaf624cb1cb">ctx_cmps</a></td></tr>
<tr class="separator:a9ee53d0c34f10eeac52a1aaf624cb1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf52c690c2b8198412cfecb7e08f610"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7cf52c690c2b8198412cfecb7e08f610">wrps</a></td></tr>
<tr class="separator:a7cf52c690c2b8198412cfecb7e08f610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa587f3d8ebf855f8b33fc6f8f429f69"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aaa587f3d8ebf855f8b33fc6f8f429f69">brps</a></td></tr>
<tr class="separator:aaa587f3d8ebf855f8b33fc6f8f429f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa559b24eed734d7e15c0d3e00e2ed383"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa559b24eed734d7e15c0d3e00e2ed383">pmuver</a></td></tr>
<tr class="separator:aa559b24eed734d7e15c0d3e00e2ed383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb9885431b52f36a40fc6c481f7b771b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afb9885431b52f36a40fc6c481f7b771b">tracever</a></td></tr>
<tr class="separator:afb9885431b52f36a40fc6c481f7b771b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec05db3b55f9813e0d95322a5ffc165"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0ec05db3b55f9813e0d95322a5ffc165">debugver</a></td></tr>
<tr class="separator:a0ec05db3b55f9813e0d95322a5ffc165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa197d07c479a674abedefd888cbfcd01"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa197d07c479a674abedefd888cbfcd01">rndr</a></td></tr>
<tr class="separator:aa197d07c479a674abedefd888cbfcd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af99b9a9cf2253406a36163bb6492680d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 59, 56 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af99b9a9cf2253406a36163bb6492680d">tlb</a></td></tr>
<tr class="separator:af99b9a9cf2253406a36163bb6492680d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f2e4045cc07261abba18e32532656b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 55, 52 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac9f2e4045cc07261abba18e32532656b">ts</a></td></tr>
<tr class="separator:ac9f2e4045cc07261abba18e32532656b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af66cc621c8250799566e309bd2fff8cc"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 51, 48 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af66cc621c8250799566e309bd2fff8cc">fhm</a></td></tr>
<tr class="separator:af66cc621c8250799566e309bd2fff8cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b456730f5dbc2827fe86e0314a18240"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 47, 44 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7b456730f5dbc2827fe86e0314a18240">dp</a></td></tr>
<tr class="separator:a7b456730f5dbc2827fe86e0314a18240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbd4947c535c8a876adf764d8c22876b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 43, 40 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acbd4947c535c8a876adf764d8c22876b">sm4</a></td></tr>
<tr class="separator:acbd4947c535c8a876adf764d8c22876b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e19083178898a216b8007e5ca2e7c89"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 39, 36 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9e19083178898a216b8007e5ca2e7c89">sm3</a></td></tr>
<tr class="separator:a9e19083178898a216b8007e5ca2e7c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af75e8f91298892bb508d462ddc3e051c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 35, 32 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af75e8f91298892bb508d462ddc3e051c">sha3</a></td></tr>
<tr class="separator:af75e8f91298892bb508d462ddc3e051c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6287055fa31e20c3181ca9dd44c687ba"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6287055fa31e20c3181ca9dd44c687ba">rdm</a></td></tr>
<tr class="separator:a6287055fa31e20c3181ca9dd44c687ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57c35130f8fc109231a650d4868fe796"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a57c35130f8fc109231a650d4868fe796">atomic</a></td></tr>
<tr class="separator:a57c35130f8fc109231a650d4868fe796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5ce2bcbd1ca7d075b49e2c0b00d834"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2b5ce2bcbd1ca7d075b49e2c0b00d834">crc32</a></td></tr>
<tr class="separator:a2b5ce2bcbd1ca7d075b49e2c0b00d834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a383747cd22f72d1baae5adf1656679"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0a383747cd22f72d1baae5adf1656679">sha2</a></td></tr>
<tr class="separator:a0a383747cd22f72d1baae5adf1656679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeea320358b20726dfd2991a3935c12f6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aeea320358b20726dfd2991a3935c12f6">sha1</a></td></tr>
<tr class="separator:aeea320358b20726dfd2991a3935c12f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd49ea0a5cca000c463367216530a47"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8dd49ea0a5cca000c463367216530a47">aes</a></td></tr>
<tr class="separator:a8dd49ea0a5cca000c463367216530a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9099719994f2631b23687f09580847b8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9099719994f2631b23687f09580847b8">specres</a></td></tr>
<tr class="separator:a9099719994f2631b23687f09580847b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d205fd153068513ee7c05a0a9ea22d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 39, 36 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a66d205fd153068513ee7c05a0a9ea22d">sb</a></td></tr>
<tr class="separator:a66d205fd153068513ee7c05a0a9ea22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae3bcbd4f5aa923d25ab89315355aba"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 35, 32 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4ae3bcbd4f5aa923d25ab89315355aba">frintts</a></td></tr>
<tr class="separator:a4ae3bcbd4f5aa923d25ab89315355aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c1b9887b93805570897eef4bdd78ba"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a52c1b9887b93805570897eef4bdd78ba">gpi</a></td></tr>
<tr class="separator:a52c1b9887b93805570897eef4bdd78ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5a019b67002a63ef9b219a6e0d83ba"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abc5a019b67002a63ef9b219a6e0d83ba">gpa</a></td></tr>
<tr class="separator:abc5a019b67002a63ef9b219a6e0d83ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a320d6d309132c36763bff159610e3440"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a320d6d309132c36763bff159610e3440">lrcpc</a></td></tr>
<tr class="separator:a320d6d309132c36763bff159610e3440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a63ed61fd5004185d529e3f9f934ae1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8a63ed61fd5004185d529e3f9f934ae1">fcma</a></td></tr>
<tr class="separator:a8a63ed61fd5004185d529e3f9f934ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8674f10b839508e02f47c88d96ee029c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8674f10b839508e02f47c88d96ee029c">jscvt</a></td></tr>
<tr class="separator:a8674f10b839508e02f47c88d96ee029c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab13510bc2abebd7865eaad617440acf0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab13510bc2abebd7865eaad617440acf0">api</a></td></tr>
<tr class="separator:ab13510bc2abebd7865eaad617440acf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45dcfabb28a1fdd2bb05092b68eab15a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a45dcfabb28a1fdd2bb05092b68eab15a">apa</a></td></tr>
<tr class="separator:a45dcfabb28a1fdd2bb05092b68eab15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5358f180651e05f6ee107748854af942"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5358f180651e05f6ee107748854af942">dpb</a></td></tr>
<tr class="separator:a5358f180651e05f6ee107748854af942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76cd3716cf47024c2cb581393a6a5c8b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a76cd3716cf47024c2cb581393a6a5c8b">exs</a></td></tr>
<tr class="separator:a76cd3716cf47024c2cb581393a6a5c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3239847a8f7fd06669f115719f05df"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 43, 40 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1a3239847a8f7fd06669f115719f05df">tgran4_2</a></td></tr>
<tr class="separator:a1a3239847a8f7fd06669f115719f05df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e84f094f0933644337bee4d98e6e656"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 39, 36 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3e84f094f0933644337bee4d98e6e656">tgran64_2</a></td></tr>
<tr class="separator:a3e84f094f0933644337bee4d98e6e656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8cd9dd68df183fa6d8acfdb6040f212"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 35, 32 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa8cd9dd68df183fa6d8acfdb6040f212">tgran16_2</a></td></tr>
<tr class="separator:aa8cd9dd68df183fa6d8acfdb6040f212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a936fe3de24a63d17d3e48396460739e9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a936fe3de24a63d17d3e48396460739e9">tgran4</a></td></tr>
<tr class="separator:a936fe3de24a63d17d3e48396460739e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64724da43df2752849c1e9b70b271dc6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a64724da43df2752849c1e9b70b271dc6">tgran64</a></td></tr>
<tr class="separator:a64724da43df2752849c1e9b70b271dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cf8079db3406e54aa6058537e0cc9aa"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0cf8079db3406e54aa6058537e0cc9aa">tgran16</a></td></tr>
<tr class="separator:a0cf8079db3406e54aa6058537e0cc9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c7f67a49ffac11f14138ac3c3ce002"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a85c7f67a49ffac11f14138ac3c3ce002">bigendEL0</a></td></tr>
<tr class="separator:a85c7f67a49ffac11f14138ac3c3ce002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815d877ec8f3ca410fe80cf9d1d034d3"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a815d877ec8f3ca410fe80cf9d1d034d3">snsmem</a></td></tr>
<tr class="separator:a815d877ec8f3ca410fe80cf9d1d034d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4afe67eef6f1a332d70892fca4cfd80"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa4afe67eef6f1a332d70892fca4cfd80">bigend</a></td></tr>
<tr class="separator:aa4afe67eef6f1a332d70892fca4cfd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b5ff680f1b55d1483a5457346b10684"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9b5ff680f1b55d1483a5457346b10684">asidbits</a></td></tr>
<tr class="separator:a9b5ff680f1b55d1483a5457346b10684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca59a7667cad625f9cd5ab186af1510f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aca59a7667cad625f9cd5ab186af1510f">parange</a></td></tr>
<tr class="separator:aca59a7667cad625f9cd5ab186af1510f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318ec7a9e096d26ba3964c572d3138e2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a318ec7a9e096d26ba3964c572d3138e2">xnx</a></td></tr>
<tr class="separator:a318ec7a9e096d26ba3964c572d3138e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3465ca36186bca50cb6b6d14915f1d1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab3465ca36186bca50cb6b6d14915f1d1">specsei</a></td></tr>
<tr class="separator:ab3465ca36186bca50cb6b6d14915f1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a799c82afdbd1e3239c39816dcd006bd6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a799c82afdbd1e3239c39816dcd006bd6">lo</a></td></tr>
<tr class="separator:a799c82afdbd1e3239c39816dcd006bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3a8d3dd39c8b7249ca02caa4cb4ae69"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad3a8d3dd39c8b7249ca02caa4cb4ae69">hpds</a></td></tr>
<tr class="separator:ad3a8d3dd39c8b7249ca02caa4cb4ae69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed6c82db305c39533a7bd2d41e67d40"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6ed6c82db305c39533a7bd2d41e67d40">vh</a></td></tr>
<tr class="separator:a6ed6c82db305c39533a7bd2d41e67d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e9276f0b169d453e999fba5cbda2dd2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5e9276f0b169d453e999fba5cbda2dd2">vmidbits</a></td></tr>
<tr class="separator:a5e9276f0b169d453e999fba5cbda2dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99150e94806997510c113352ff41a82b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a99150e94806997510c113352ff41a82b">hafdbs</a></td></tr>
<tr class="separator:a99150e94806997510c113352ff41a82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9957dd0fd5365d250739c9d0f02f337b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9957dd0fd5365d250739c9d0f02f337b">e0pd</a></td></tr>
<tr class="separator:a9957dd0fd5365d250739c9d0f02f337b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a86db262c81287a59a1aa619a3fa1c6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 59, 56 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3a86db262c81287a59a1aa619a3fa1c6">evt</a></td></tr>
<tr class="separator:a3a86db262c81287a59a1aa619a3fa1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a852e66f658174414ab359933daa7155f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 55, 52 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a852e66f658174414ab359933daa7155f">bbm</a></td></tr>
<tr class="separator:a852e66f658174414ab359933daa7155f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a266db1923fbbcdac3454db8fef0057a1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 51, 48 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a266db1923fbbcdac3454db8fef0057a1">ttl</a></td></tr>
<tr class="separator:a266db1923fbbcdac3454db8fef0057a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5be4c6c47a5a7245f67b3fdf8a6ab27"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 43, 40 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad5be4c6c47a5a7245f67b3fdf8a6ab27">fwb</a></td></tr>
<tr class="separator:ad5be4c6c47a5a7245f67b3fdf8a6ab27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4c52f89b48ef10b2f0da27cf66a5447"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 39, 36 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa4c52f89b48ef10b2f0da27cf66a5447">ids</a></td></tr>
<tr class="separator:aa4c52f89b48ef10b2f0da27cf66a5447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8728270df2de2c2b050d8218731304ec"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 35, 32 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8728270df2de2c2b050d8218731304ec">at</a></td></tr>
<tr class="separator:a8728270df2de2c2b050d8218731304ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5772846f26f9e7b4f24559c3564e2e8e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5772846f26f9e7b4f24559c3564e2e8e">st</a></td></tr>
<tr class="separator:a5772846f26f9e7b4f24559c3564e2e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd90aba81155494f671a7586c16a591"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3dd90aba81155494f671a7586c16a591">nv</a></td></tr>
<tr class="separator:a3dd90aba81155494f671a7586c16a591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0437d54d23149513cd95d29667395632"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0437d54d23149513cd95d29667395632">ccidx</a></td></tr>
<tr class="separator:a0437d54d23149513cd95d29667395632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad07d49f95b9782a77d68d9edae1aa5cc"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad07d49f95b9782a77d68d9edae1aa5cc">varange</a></td></tr>
<tr class="separator:ad07d49f95b9782a77d68d9edae1aa5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac18c34cce6eb5e4062718aee89b96570"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac18c34cce6eb5e4062718aee89b96570">iesb</a></td></tr>
<tr class="separator:ac18c34cce6eb5e4062718aee89b96570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09dae327e8d0f9eb2419789bbdd5547f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a09dae327e8d0f9eb2419789bbdd5547f">lsm</a></td></tr>
<tr class="separator:a09dae327e8d0f9eb2419789bbdd5547f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e84584271c610c828f49aae33213ee3"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9e84584271c610c828f49aae33213ee3">uao</a></td></tr>
<tr class="separator:a9e84584271c610c828f49aae33213ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb3c3b371d24c633295347fff1d90722"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acb3c3b371d24c633295347fff1d90722">cnp</a></td></tr>
<tr class="separator:acb3c3b371d24c633295347fff1d90722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addba3dd700d5164755d61445805a088a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#addba3dd700d5164755d61445805a088a">csv3</a></td></tr>
<tr class="separator:addba3dd700d5164755d61445805a088a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5589d8b03915a37bd8157fb17fac674"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 59, 56 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae5589d8b03915a37bd8157fb17fac674">csv2</a></td></tr>
<tr class="separator:ae5589d8b03915a37bd8157fb17fac674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c26fe64b6ef87a8943d30b098736b65"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 51, 48 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2c26fe64b6ef87a8943d30b098736b65">dit</a></td></tr>
<tr class="separator:a2c26fe64b6ef87a8943d30b098736b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f3c26cc947a1aa257addd3d34d9c9d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 47, 44 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab5f3c26cc947a1aa257addd3d34d9c9d">amu</a></td></tr>
<tr class="separator:ab5f3c26cc947a1aa257addd3d34d9c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6b60ea8669e8b9ccd89b9617c104408"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 43, 40 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab6b60ea8669e8b9ccd89b9617c104408">mpam</a></td></tr>
<tr class="separator:ab6b60ea8669e8b9ccd89b9617c104408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a479c5709d9986f7d8a3b9d8bbec8cb"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 39, 36 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9a479c5709d9986f7d8a3b9d8bbec8cb">sel2</a></td></tr>
<tr class="separator:a9a479c5709d9986f7d8a3b9d8bbec8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e21f7bcd2eebcd2e7beafb2de363603"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 35, 32 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6e21f7bcd2eebcd2e7beafb2de363603">sve</a></td></tr>
<tr class="separator:a6e21f7bcd2eebcd2e7beafb2de363603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab32f05accbde83086446dcea0910990d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab32f05accbde83086446dcea0910990d">ras</a></td></tr>
<tr class="separator:ab32f05accbde83086446dcea0910990d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a519264fbcf8a5ef12e417125f111ab2c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a519264fbcf8a5ef12e417125f111ab2c">gic</a></td></tr>
<tr class="separator:a519264fbcf8a5ef12e417125f111ab2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff7ab94a25cccfaf6a75bfd0d270ece"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2ff7ab94a25cccfaf6a75bfd0d270ece">advsimd</a></td></tr>
<tr class="separator:a2ff7ab94a25cccfaf6a75bfd0d270ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f1e0260a3bfa397bda36736e2caa41"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">fp</a></td></tr>
<tr class="separator:a34f1e0260a3bfa397bda36736e2caa41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae25f4e18712896b9af81667d33e927ae"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae25f4e18712896b9af81667d33e927ae">el3</a></td></tr>
<tr class="separator:ae25f4e18712896b9af81667d33e927ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf1fa61a5bde96234c2fede62ce19f6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4cf1fa61a5bde96234c2fede62ce19f6">el2</a></td></tr>
<tr class="separator:a4cf1fa61a5bde96234c2fede62ce19f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af016d04d29d860d54c3d7921cc590e8f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af016d04d29d860d54c3d7921cc590e8f">el1</a></td></tr>
<tr class="separator:af016d04d29d860d54c3d7921cc590e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ae92d3bd19947afd06712c257f2e58"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac1ae92d3bd19947afd06712c257f2e58">el0</a></td></tr>
<tr class="separator:ac1ae92d3bd19947afd06712c257f2e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2831803381e4bad578b0e50dfea7e0e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa2831803381e4bad578b0e50dfea7e0e">tdosa</a></td></tr>
<tr class="separator:aa2831803381e4bad578b0e50dfea7e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb04ef2fe7e4ca8e441739012c99cec7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adb04ef2fe7e4ca8e441739012c99cec7">tda</a></td></tr>
<tr class="separator:adb04ef2fe7e4ca8e441739012c99cec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2109a3ef3cb5b4f04a82fcc443c0c50"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad2109a3ef3cb5b4f04a82fcc443c0c50">tde</a></td></tr>
<tr class="separator:ad2109a3ef3cb5b4f04a82fcc443c0c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b6922450408fb66d3b3e662ded193c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa7b6922450408fb66d3b3e662ded193c">hpme</a></td></tr>
<tr class="separator:aa7b6922450408fb66d3b3e662ded193c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54001a5a3c8d983d1d831b3118f4ef6b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a54001a5a3c8d983d1d831b3118f4ef6b">tpm</a></td></tr>
<tr class="separator:a54001a5a3c8d983d1d831b3118f4ef6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49486ab75d9a2bcec55df2f315ba0873"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a49486ab75d9a2bcec55df2f315ba0873">tpmcr</a></td></tr>
<tr class="separator:a49486ab75d9a2bcec55df2f315ba0873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e35ba640c304ad58620cf92cdef815"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab9e35ba640c304ad58620cf92cdef815">hpmn</a></td></tr>
<tr class="separator:ab9e35ba640c304ad58620cf92cdef815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed367f964a466bb44138a8bad44308e8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aed367f964a466bb44138a8bad44308e8">tta</a></td></tr>
<tr class="separator:aed367f964a466bb44138a8bad44308e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1884d611a9a470a7d20751cb7d678a8b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1884d611a9a470a7d20751cb7d678a8b">tase</a></td></tr>
<tr class="separator:a1884d611a9a470a7d20751cb7d678a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9a7d22ca88d78344cfb58e5c1c30de"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acc9a7d22ca88d78344cfb58e5c1c30de">tcp13</a></td></tr>
<tr class="separator:acc9a7d22ca88d78344cfb58e5c1c30de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95ee919cf3d54c40d208956b58bb5353"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a95ee919cf3d54c40d208956b58bb5353">tcp12</a></td></tr>
<tr class="separator:a95ee919cf3d54c40d208956b58bb5353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b4243c0535a08ebe1a7e347b26dce9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a31b4243c0535a08ebe1a7e347b26dce9">tcp11</a></td></tr>
<tr class="separator:a31b4243c0535a08ebe1a7e347b26dce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80930ac299a3eece3121d687cb43040"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa80930ac299a3eece3121d687cb43040">tcp10</a></td></tr>
<tr class="separator:aa80930ac299a3eece3121d687cb43040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad46c9aa03e93059a1bc132032c909db2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad46c9aa03e93059a1bc132032c909db2">tfp</a></td></tr>
<tr class="separator:ad46c9aa03e93059a1bc132032c909db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e2f483e878e4fc5008d1345c526a819"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1e2f483e878e4fc5008d1345c526a819">tcp9</a></td></tr>
<tr class="separator:a1e2f483e878e4fc5008d1345c526a819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb76aadc2c9af5e99669ac9ddf0f3768"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aeb76aadc2c9af5e99669ac9ddf0f3768">tcp8</a></td></tr>
<tr class="separator:aeb76aadc2c9af5e99669ac9ddf0f3768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66321ecd32fc9b75b45b4081c6c484db"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a66321ecd32fc9b75b45b4081c6c484db">tz</a></td></tr>
<tr class="separator:a66321ecd32fc9b75b45b4081c6c484db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad01f93a3b3138ada143ab0f51f03f64b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad01f93a3b3138ada143ab0f51f03f64b">tcp7</a></td></tr>
<tr class="separator:ad01f93a3b3138ada143ab0f51f03f64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405170812dd7e096489138f765e6e993"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a405170812dd7e096489138f765e6e993">tcp6</a></td></tr>
<tr class="separator:a405170812dd7e096489138f765e6e993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafadc494e56d09b91252441c7ed20575"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aafadc494e56d09b91252441c7ed20575">tcp5</a></td></tr>
<tr class="separator:aafadc494e56d09b91252441c7ed20575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4545b6a7d5dfc768d97f082f24ebc128"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4545b6a7d5dfc768d97f082f24ebc128">tcp4</a></td></tr>
<tr class="separator:a4545b6a7d5dfc768d97f082f24ebc128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4ca135f6fd323c8f2a23ae2a6b0f67"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8e4ca135f6fd323c8f2a23ae2a6b0f67">tcp3</a></td></tr>
<tr class="separator:a8e4ca135f6fd323c8f2a23ae2a6b0f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ddbb1a6b9ba2f06b8eec66017e40c6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac9ddbb1a6b9ba2f06b8eec66017e40c6">tcp2</a></td></tr>
<tr class="separator:ac9ddbb1a6b9ba2f06b8eec66017e40c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20337fb8c15f947c8ddccdbb719aca22"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a20337fb8c15f947c8ddccdbb719aca22">tcp1</a></td></tr>
<tr class="separator:a20337fb8c15f947c8ddccdbb719aca22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9474decc596adb9f798ff6a1471013d5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9474decc596adb9f798ff6a1471013d5">tcp0</a></td></tr>
<tr class="separator:a9474decc596adb9f798ff6a1471013d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fd4acb8456dcb57fea4fe8fcbb38a3f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1fd4acb8456dcb57fea4fe8fcbb38a3f">ttee</a></td></tr>
<tr class="separator:a1fd4acb8456dcb57fea4fe8fcbb38a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea284631793b214e3463a62fa6f2c2e6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aea284631793b214e3463a62fa6f2c2e6">t15</a></td></tr>
<tr class="separator:aea284631793b214e3463a62fa6f2c2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb427cdb91194ee38d1e60d0c79d8a64"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abb427cdb91194ee38d1e60d0c79d8a64">t13</a></td></tr>
<tr class="separator:abb427cdb91194ee38d1e60d0c79d8a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c86cd08caa229a46d252b20ace12927"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8c86cd08caa229a46d252b20ace12927">t12</a></td></tr>
<tr class="separator:a8c86cd08caa229a46d252b20ace12927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd4352d5aab0810bf99e313072d4a20"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1cd4352d5aab0810bf99e313072d4a20">t11</a></td></tr>
<tr class="separator:a1cd4352d5aab0810bf99e313072d4a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae860b8391d0992d68f56e5fd6c6a8495"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae860b8391d0992d68f56e5fd6c6a8495">t10</a></td></tr>
<tr class="separator:ae860b8391d0992d68f56e5fd6c6a8495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a753265f7292c49bc5523174912dfa1c3"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a753265f7292c49bc5523174912dfa1c3">t9</a></td></tr>
<tr class="separator:a753265f7292c49bc5523174912dfa1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a530743b762ef23d1c32dbc04a85a84"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2a530743b762ef23d1c32dbc04a85a84">t8</a></td></tr>
<tr class="separator:a2a530743b762ef23d1c32dbc04a85a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92858a039c2bb13ff90e01d137a8b7ad"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a92858a039c2bb13ff90e01d137a8b7ad">t7</a></td></tr>
<tr class="separator:a92858a039c2bb13ff90e01d137a8b7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9250329d9f836add11234938c273a14"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae9250329d9f836add11234938c273a14">t6</a></td></tr>
<tr class="separator:ae9250329d9f836add11234938c273a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55478b85a5356f02a91d61754b3a9527"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a55478b85a5356f02a91d61754b3a9527">t5</a></td></tr>
<tr class="separator:a55478b85a5356f02a91d61754b3a9527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f42452507369496ef6567235b37306"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a08f42452507369496ef6567235b37306">t4</a></td></tr>
<tr class="separator:a08f42452507369496ef6567235b37306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b436eb6c67374ed9ba2888134fa50f0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4b436eb6c67374ed9ba2888134fa50f0">t3</a></td></tr>
<tr class="separator:a4b436eb6c67374ed9ba2888134fa50f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a91fdd4cf609b09e92f36103256fc99"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9a91fdd4cf609b09e92f36103256fc99">t2</a></td></tr>
<tr class="separator:a9a91fdd4cf609b09e92f36103256fc99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df1907798e29b325c0f370a147b234d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9df1907798e29b325c0f370a147b234d">t1</a></td></tr>
<tr class="separator:a9df1907798e29b325c0f370a147b234d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765baba33895f9a78b00190ab490cfa6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a765baba33895f9a78b00190ab490cfa6">t0</a></td></tr>
<tr class="separator:a765baba33895f9a78b00190ab490cfa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b20ffd3b20f7f14d6d2883da24af10"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 33 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af1b20ffd3b20f7f14d6d2883da24af10">id</a></td></tr>
<tr class="separator:af1b20ffd3b20f7f14d6d2883da24af10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d6b87c18b3441e38105459936d5f8a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 32 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac8d6b87c18b3441e38105459936d5f8a">cd</a></td></tr>
<tr class="separator:ac8d6b87c18b3441e38105459936d5f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8cb03cd66e324202243eba8b804f0b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abf8cb03cd66e324202243eba8b804f0b">rw</a></td></tr>
<tr class="separator:abf8cb03cd66e324202243eba8b804f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc4ea2b9b07a94c4f08d73d4cf569ea1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abc4ea2b9b07a94c4f08d73d4cf569ea1">trvm</a></td></tr>
<tr class="separator:abc4ea2b9b07a94c4f08d73d4cf569ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d9e639b11c7938e414f7d9ec445c90"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab7d9e639b11c7938e414f7d9ec445c90">hcd</a></td></tr>
<tr class="separator:ab7d9e639b11c7938e414f7d9ec445c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a014d91e7beb9481facf55547bbb2b8c1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a014d91e7beb9481facf55547bbb2b8c1">tdz</a></td></tr>
<tr class="separator:a014d91e7beb9481facf55547bbb2b8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc1b3f79dcc2632081f3bf0acee51a5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aedc1b3f79dcc2632081f3bf0acee51a5">tge</a></td></tr>
<tr class="separator:aedc1b3f79dcc2632081f3bf0acee51a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fea9b360c9c776cc7dc39a5b7b96d6e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 26 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1fea9b360c9c776cc7dc39a5b7b96d6e">tvm</a></td></tr>
<tr class="separator:a1fea9b360c9c776cc7dc39a5b7b96d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c70fe770341b28c2b0191aced5b95b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac4c70fe770341b28c2b0191aced5b95b">ttlb</a></td></tr>
<tr class="separator:ac4c70fe770341b28c2b0191aced5b95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d5e9614651baf3954148b168adb3c2b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2d5e9614651baf3954148b168adb3c2b">tpu</a></td></tr>
<tr class="separator:a2d5e9614651baf3954148b168adb3c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a994739ac34581f728c1b0b9e05088da9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a994739ac34581f728c1b0b9e05088da9">tpc</a></td></tr>
<tr class="separator:a994739ac34581f728c1b0b9e05088da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf4c6152bb76e735017fa61e974f0ac"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5cf4c6152bb76e735017fa61e974f0ac">tsw</a></td></tr>
<tr class="separator:a5cf4c6152bb76e735017fa61e974f0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a80a5cfc08cb945355c42e75cf802ee"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6a80a5cfc08cb945355c42e75cf802ee">tac</a></td></tr>
<tr class="separator:a6a80a5cfc08cb945355c42e75cf802ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9689518b4bcf1b181fe8c64860252afe"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9689518b4bcf1b181fe8c64860252afe">tacr</a></td></tr>
<tr class="separator:a9689518b4bcf1b181fe8c64860252afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c2b98719bc2d1be9c3568bddd8e055"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a55c2b98719bc2d1be9c3568bddd8e055">tidcp</a></td></tr>
<tr class="separator:a55c2b98719bc2d1be9c3568bddd8e055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fcef446962325344626f890eda1a703"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5fcef446962325344626f890eda1a703">tsc</a></td></tr>
<tr class="separator:a5fcef446962325344626f890eda1a703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceafee47931c7defaf7256c60301a677"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aceafee47931c7defaf7256c60301a677">tid3</a></td></tr>
<tr class="separator:aceafee47931c7defaf7256c60301a677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a368f2ca4012f0f0cca7ca0ca7c695040"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 17 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a368f2ca4012f0f0cca7ca0ca7c695040">tid2</a></td></tr>
<tr class="separator:a368f2ca4012f0f0cca7ca0ca7c695040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4764c55f03e588413deb72c8ca54f177"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4764c55f03e588413deb72c8ca54f177">tid1</a></td></tr>
<tr class="separator:a4764c55f03e588413deb72c8ca54f177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a0e9d90e5c45fcdfe3b3f00d751c4d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa5a0e9d90e5c45fcdfe3b3f00d751c4d">tid0</a></td></tr>
<tr class="separator:aa5a0e9d90e5c45fcdfe3b3f00d751c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1363cf8698f50bfa707a372427fe24"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7c1363cf8698f50bfa707a372427fe24">twe</a></td></tr>
<tr class="separator:a7c1363cf8698f50bfa707a372427fe24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54d4d6d83bec8a11acbd287a67884380"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a54d4d6d83bec8a11acbd287a67884380">twi</a></td></tr>
<tr class="separator:a54d4d6d83bec8a11acbd287a67884380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad45796d4066f669a6fdd7c5ee0ac4158"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad45796d4066f669a6fdd7c5ee0ac4158">dc</a></td></tr>
<tr class="separator:ad45796d4066f669a6fdd7c5ee0ac4158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68fbf8dfc41949d528a52a73463757ed"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a68fbf8dfc41949d528a52a73463757ed">bsu</a></td></tr>
<tr class="separator:a68fbf8dfc41949d528a52a73463757ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21fef9158a94a240cdb130733db7031"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac21fef9158a94a240cdb130733db7031">fb</a></td></tr>
<tr class="separator:ac21fef9158a94a240cdb130733db7031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9331aab1c34d5babc25ea53e521b708"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a></td></tr>
<tr class="separator:aa9331aab1c34d5babc25ea53e521b708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea102f4a9a87d5c5ff68f50e329fbc83"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aea102f4a9a87d5c5ff68f50e329fbc83">vse</a></td></tr>
<tr class="separator:aea102f4a9a87d5c5ff68f50e329fbc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50d97ad5355488caa8cdf04c07d16c9c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a50d97ad5355488caa8cdf04c07d16c9c">vi</a></td></tr>
<tr class="separator:a50d97ad5355488caa8cdf04c07d16c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd73f0623142a3ff8384827e694907f5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afd73f0623142a3ff8384827e694907f5">vf</a></td></tr>
<tr class="separator:afd73f0623142a3ff8384827e694907f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0218c19cdf1635bc86071cbc6535d352"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0218c19cdf1635bc86071cbc6535d352">amo</a></td></tr>
<tr class="separator:a0218c19cdf1635bc86071cbc6535d352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3996b7984e71484320866e6ce6e58bc9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3996b7984e71484320866e6ce6e58bc9">imo</a></td></tr>
<tr class="separator:a3996b7984e71484320866e6ce6e58bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2a28d45e63092a1d811f2d9a61a5a86"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af2a28d45e63092a1d811f2d9a61a5a86">fmo</a></td></tr>
<tr class="separator:af2a28d45e63092a1d811f2d9a61a5a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed5336e8160b982f8b5bcb4b77d87c16"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aed5336e8160b982f8b5bcb4b77d87c16">ptw</a></td></tr>
<tr class="separator:aed5336e8160b982f8b5bcb4b77d87c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af01e82142f01d3e426562898c0850e96"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af01e82142f01d3e426562898c0850e96">swio</a></td></tr>
<tr class="separator:af01e82142f01d3e426562898c0850e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d02da4aea0e2c4684ca936a31a814d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad4d02da4aea0e2c4684ca936a31a814d">vm</a></td></tr>
<tr class="separator:ad4d02da4aea0e2c4684ca936a31a814d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e9544b3687e59b8623c3838223ef45"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a72e9544b3687e59b8623c3838223ef45">rfr</a></td></tr>
<tr class="separator:a72e9544b3687e59b8623c3838223ef45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b3ef57ee3f4848b68ec75203da90bea"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3b3ef57ee3f4848b68ec75203da90bea">nsasedis</a></td></tr>
<tr class="separator:a3b3ef57ee3f4848b68ec75203da90bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b58fc86c4319c5dd764f2604844c688"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7b58fc86c4319c5dd764f2604844c688">nsd32dis</a></td></tr>
<tr class="separator:a7b58fc86c4319c5dd764f2604844c688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf03b156cafbceef5007647da91a2ff3"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adf03b156cafbceef5007647da91a2ff3">cp13</a></td></tr>
<tr class="separator:adf03b156cafbceef5007647da91a2ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5f9c516e81704a669d882feab0bcf2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8c5f9c516e81704a669d882feab0bcf2">cp12</a></td></tr>
<tr class="separator:a8c5f9c516e81704a669d882feab0bcf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af503e4575c8d3bcaaa7ea177e5209926"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af503e4575c8d3bcaaa7ea177e5209926">cp11</a></td></tr>
<tr class="separator:af503e4575c8d3bcaaa7ea177e5209926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d48129403f6ed3ab9db9bce7bd7d6f1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8d48129403f6ed3ab9db9bce7bd7d6f1">cp10</a></td></tr>
<tr class="separator:a8d48129403f6ed3ab9db9bce7bd7d6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21341a58f7ecd23d1dbecf69a3335fb7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a21341a58f7ecd23d1dbecf69a3335fb7">cp9</a></td></tr>
<tr class="separator:a21341a58f7ecd23d1dbecf69a3335fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe8e8b21557f9ff4b70029d802985e31"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afe8e8b21557f9ff4b70029d802985e31">cp8</a></td></tr>
<tr class="separator:afe8e8b21557f9ff4b70029d802985e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3985c5aee64f9862d691ed3a6723ff1d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3985c5aee64f9862d691ed3a6723ff1d">cp7</a></td></tr>
<tr class="separator:a3985c5aee64f9862d691ed3a6723ff1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10aad30be858ed59dfe93d368a08306"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac10aad30be858ed59dfe93d368a08306">cp6</a></td></tr>
<tr class="separator:ac10aad30be858ed59dfe93d368a08306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22744b315223e5b1470e8332276edcef"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a22744b315223e5b1470e8332276edcef">cp5</a></td></tr>
<tr class="separator:a22744b315223e5b1470e8332276edcef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19dbe2e7a57939c08772657131d63108"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a19dbe2e7a57939c08772657131d63108">cp4</a></td></tr>
<tr class="separator:a19dbe2e7a57939c08772657131d63108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46aec12018deb0e76b03206038f219db"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a46aec12018deb0e76b03206038f219db">cp3</a></td></tr>
<tr class="separator:a46aec12018deb0e76b03206038f219db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1229999257957a81a8b91dd7885af37"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae1229999257957a81a8b91dd7885af37">cp2</a></td></tr>
<tr class="separator:ae1229999257957a81a8b91dd7885af37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa9872cb5ba1de61f62e912b2143683b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afa9872cb5ba1de61f62e912b2143683b">cp1</a></td></tr>
<tr class="separator:afa9872cb5ba1de61f62e912b2143683b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaf371c9e03f8de368e4284bce7d4192"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adaf371c9e03f8de368e4284bce7d4192">cp0</a></td></tr>
<tr class="separator:adaf371c9e03f8de368e4284bce7d4192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ba8d63b5beaa2dae7e934b07f0bd82"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae8ba8d63b5beaa2dae7e934b07f0bd82">sif</a></td></tr>
<tr class="separator:ae8ba8d63b5beaa2dae7e934b07f0bd82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d0f5e30e87149bcbaed26d0bb78857e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1d0f5e30e87149bcbaed26d0bb78857e">hce</a></td></tr>
<tr class="separator:a1d0f5e30e87149bcbaed26d0bb78857e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac87c0e4c282cf57b5f6a466934c9802d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac87c0e4c282cf57b5f6a466934c9802d">scd</a></td></tr>
<tr class="separator:ac87c0e4c282cf57b5f6a466934c9802d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1845b850037f140ad2805857487ebd"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6a1845b850037f140ad2805857487ebd">smd</a></td></tr>
<tr class="separator:a6a1845b850037f140ad2805857487ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3dade6b2e3945e6e7d54b76db162dcd"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab3dade6b2e3945e6e7d54b76db162dcd">nEt</a></td></tr>
<tr class="separator:ab3dade6b2e3945e6e7d54b76db162dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a681a09b095a83c45c15e96687e5ecaa3"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a681a09b095a83c45c15e96687e5ecaa3">aw</a></td></tr>
<tr class="separator:a681a09b095a83c45c15e96687e5ecaa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f7215def6b1960b78eef764351cb5a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab0f7215def6b1960b78eef764351cb5a">fw</a></td></tr>
<tr class="separator:ab0f7215def6b1960b78eef764351cb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a2ed8a967611c54d6dff963f53ac97"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a80a2ed8a967611c54d6dff963f53ac97">ea</a></td></tr>
<tr class="separator:a80a2ed8a967611c54d6dff963f53ac97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2aac3b73ae5a1d8571caf28c452585"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acc2aac3b73ae5a1d8571caf28c452585">fiq</a></td></tr>
<tr class="separator:acc2aac3b73ae5a1d8571caf28c452585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a336f97db02d28a5fa6bd0da0820e235b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a336f97db02d28a5fa6bd0da0820e235b">irq</a></td></tr>
<tr class="separator:a336f97db02d28a5fa6bd0da0820e235b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0929e6a0471942ee7968c26aa92d15ff"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0929e6a0471942ee7968c26aa92d15ff">ns</a></td></tr>
<tr class="separator:a0929e6a0471942ee7968c26aa92d15ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94a24b9835c2023b09a190233209c1c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac94a24b9835c2023b09a190233209c1c">afe</a></td></tr>
<tr class="separator:ac94a24b9835c2023b09a190233209c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0b4c8697e283a91fd2b66b4fb1672a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aba0b4c8697e283a91fd2b66b4fb1672a">tre</a></td></tr>
<tr class="separator:aba0b4c8697e283a91fd2b66b4fb1672a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e2e2ee4ddd793196769ceafc5203864"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1e2e2ee4ddd793196769ceafc5203864">nmfi</a></td></tr>
<tr class="separator:a1e2e2ee4ddd793196769ceafc5203864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c3c0220014fd68379eba2be18391263"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 26 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7c3c0220014fd68379eba2be18391263">uci</a></td></tr>
<tr class="separator:a7c3c0220014fd68379eba2be18391263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfda2ffd77850b534d363293a2fabe59"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acfda2ffd77850b534d363293a2fabe59">ee</a></td></tr>
<tr class="separator:acfda2ffd77850b534d363293a2fabe59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a128e4c2efced9cb82ecc051ae9333096"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a128e4c2efced9cb82ecc051ae9333096">e0e</a></td></tr>
<tr class="separator:a128e4c2efced9cb82ecc051ae9333096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6caa0c6163a073a613448e1084a7b25"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac6caa0c6163a073a613448e1084a7b25">span</a></td></tr>
<tr class="separator:ac6caa0c6163a073a613448e1084a7b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418c214c758f4c8c671a6cc789218c42"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a418c214c758f4c8c671a6cc789218c42">xp</a></td></tr>
<tr class="separator:a418c214c758f4c8c671a6cc789218c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c82f57153f292d690981e84c1343fa"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a></td></tr>
<tr class="separator:a06c82f57153f292d690981e84c1343fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6b684aceb88077c8a4a6aa21d84c110"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad6b684aceb88077c8a4a6aa21d84c110">fi</a></td></tr>
<tr class="separator:ad6b684aceb88077c8a4a6aa21d84c110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bdfb8681f7e4defc37e28a9e0609bf2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8bdfb8681f7e4defc37e28a9e0609bf2">uwxn</a></td></tr>
<tr class="separator:a8bdfb8681f7e4defc37e28a9e0609bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dcfb502c05cd69edfe4cf7f2925d357"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2dcfb502c05cd69edfe4cf7f2925d357">dz</a></td></tr>
<tr class="separator:a2dcfb502c05cd69edfe4cf7f2925d357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a748acb02a2512b14dd1c820b6b97048f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a748acb02a2512b14dd1c820b6b97048f">wxn</a></td></tr>
<tr class="separator:a748acb02a2512b14dd1c820b6b97048f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3795c32a167d936f673e747047d9715"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad3795c32a167d936f673e747047d9715">ntwe</a></td></tr>
<tr class="separator:ad3795c32a167d936f673e747047d9715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac57cdaf10aca505af83cb1fff1a3f4af"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac57cdaf10aca505af83cb1fff1a3f4af">rao2</a></td></tr>
<tr class="separator:ac57cdaf10aca505af83cb1fff1a3f4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3543489a046c39721a7b83be49d0b1c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad3543489a046c39721a7b83be49d0b1c">ntwi</a></td></tr>
<tr class="separator:ad3543489a046c39721a7b83be49d0b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6e3a7922c7938d4c00c326e25bc4f38"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae6e3a7922c7938d4c00c326e25bc4f38">rao3</a></td></tr>
<tr class="separator:ae6e3a7922c7938d4c00c326e25bc4f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f2a254c908b62140a1e9a7652f71a7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af4f2a254c908b62140a1e9a7652f71a7">uct</a></td></tr>
<tr class="separator:af4f2a254c908b62140a1e9a7652f71a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d6633367bb930bb68dfb469166a212a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4d6633367bb930bb68dfb469166a212a">rr</a></td></tr>
<tr class="separator:a4d6633367bb930bb68dfb469166a212a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0914b5d49070e610629b0593134d0326"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0914b5d49070e610629b0593134d0326">dze</a></td></tr>
<tr class="separator:a0914b5d49070e610629b0593134d0326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0db110357447336365bed71ad6b740f0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0db110357447336365bed71ad6b740f0">z</a></td></tr>
<tr class="separator:a0db110357447336365bed71ad6b740f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c2ec4c078786d1376330f84cee7af6a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6c2ec4c078786d1376330f84cee7af6a">sw</a></td></tr>
<tr class="separator:a6c2ec4c078786d1376330f84cee7af6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bad5cc5c9b261061b70f032741fb163"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4bad5cc5c9b261061b70f032741fb163">rs</a></td></tr>
<tr class="separator:a4bad5cc5c9b261061b70f032741fb163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1488ead076cbff60ea8cdeadb843318c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1488ead076cbff60ea8cdeadb843318c">uma</a></td></tr>
<tr class="separator:a1488ead076cbff60ea8cdeadb843318c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac098387905d705c299fbfbd3db0e701c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac098387905d705c299fbfbd3db0e701c">sed</a></td></tr>
<tr class="separator:ac098387905d705c299fbfbd3db0e701c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29719d011b23c89180048e7a7d13542e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a></td></tr>
<tr class="separator:a29719d011b23c89180048e7a7d13542e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0510f55b07d77b88749e7aed1663dd98"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0510f55b07d77b88749e7aed1663dd98">itd</a></td></tr>
<tr class="separator:a0510f55b07d77b88749e7aed1663dd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620dbc977d3e9341051c9e517fb8876f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6, 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a620dbc977d3e9341051c9e517fb8876f">rao4</a></td></tr>
<tr class="separator:a620dbc977d3e9341051c9e517fb8876f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654acbedffe80b1c6fd756da880a1521"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a654acbedffe80b1c6fd756da880a1521">thee</a></td></tr>
<tr class="separator:a654acbedffe80b1c6fd756da880a1521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ec1d383ec8e20f2ec2cea4c4c6b560"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac4ec1d383ec8e20f2ec2cea4c4c6b560">cp15ben</a></td></tr>
<tr class="separator:ac4ec1d383ec8e20f2ec2cea4c4c6b560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3c87fbcd28d47ff53cbae2a40d2d30"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acf3c87fbcd28d47ff53cbae2a40d2d30">sa0</a></td></tr>
<tr class="separator:acf3c87fbcd28d47ff53cbae2a40d2d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6af00826021005760b36569412ed04c6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6af00826021005760b36569412ed04c6">sa</a></td></tr>
<tr class="separator:a6af00826021005760b36569412ed04c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3b9e641a2a1f7851dbd51bd3af42069"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab3b9e641a2a1f7851dbd51bd3af42069">m</a></td></tr>
<tr class="separator:ab3b9e641a2a1f7851dbd51bd3af42069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53ffac40aa345093f2ae17f9965cc10"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 17, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab53ffac40aa345093f2ae17f9965cc10">zen</a></td></tr>
<tr class="separator:ab53ffac40aa345093f2ae17f9965cc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad483fbcd13fd7b9600a7fb2ee4bb3b20"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad483fbcd13fd7b9600a7fb2ee4bb3b20">fpen</a></td></tr>
<tr class="separator:ad483fbcd13fd7b9600a7fb2ee4bb3b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a5137ad692d487e4762ee7a38e2609c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29, 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6a5137ad692d487e4762ee7a38e2609c">rsvd</a></td></tr>
<tr class="separator:a6a5137ad692d487e4762ee7a38e2609c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b2ab8ca1027fa6916e90b96deba0b3"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a46b2ab8ca1027fa6916e90b96deba0b3">d32dis</a></td></tr>
<tr class="separator:a46b2ab8ca1027fa6916e90b96deba0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d22c3e39c64566fa3b07711acf3a493"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3d22c3e39c64566fa3b07711acf3a493">asedis</a></td></tr>
<tr class="separator:a3d22c3e39c64566fa3b07711acf3a493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a560e6d79cd7be057ff32b8ee9d02133b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a560e6d79cd7be057ff32b8ee9d02133b">fsLow</a></td></tr>
<tr class="separator:a560e6d79cd7be057ff32b8ee9d02133b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7583452c2328b9aaf5982ce3225554a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a></td></tr>
<tr class="separator:ab7583452c2328b9aaf5982ce3225554a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ca08e977abd83ab95c7c4251ddf90d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a08ca08e977abd83ab95c7c4251ddf90d">domain</a></td></tr>
<tr class="separator:a08ca08e977abd83ab95c7c4251ddf90d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04058beb3da82f5a8d0002c2937c3e5d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a04058beb3da82f5a8d0002c2937c3e5d">lpae</a></td></tr>
<tr class="separator:a04058beb3da82f5a8d0002c2937c3e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a150ddb4a1c6fa6080755a43aa1f47b82"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a150ddb4a1c6fa6080755a43aa1f47b82">fsHigh</a></td></tr>
<tr class="separator:a150ddb4a1c6fa6080755a43aa1f47b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c17218636e64bf866e9f767f77b9bd6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0c17218636e64bf866e9f767f77b9bd6">wnr</a></td></tr>
<tr class="separator:a0c17218636e64bf866e9f767f77b9bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea36925f406e594e0e00a1a3f34ded1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8ea36925f406e594e0e00a1a3f34ded1">ext</a></td></tr>
<tr class="separator:a8ea36925f406e594e0e00a1a3f34ded1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e295e5f4536aeac757625b9bdeffa9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab6e295e5f4536aeac757625b9bdeffa9">cm</a></td></tr>
<tr class="separator:ab6e295e5f4536aeac757625b9bdeffa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba73f78b9d808358500aed1858f93826"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aba73f78b9d808358500aed1858f93826">dzc</a></td></tr>
<tr class="separator:aba73f78b9d808358500aed1858f93826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6513f12c53f48040dcf64766b17d948d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6513f12c53f48040dcf64766b17d948d">ofc</a></td></tr>
<tr class="separator:a6513f12c53f48040dcf64766b17d948d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a622425fbda35c119e73310e52804ab47"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a622425fbda35c119e73310e52804ab47">ufc</a></td></tr>
<tr class="separator:a622425fbda35c119e73310e52804ab47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da138685d32e03ec6c3b63c2cfe57e7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0da138685d32e03ec6c3b63c2cfe57e7">ixc</a></td></tr>
<tr class="separator:a0da138685d32e03ec6c3b63c2cfe57e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a089365a2b94eba582cfb89abc4412be8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a089365a2b94eba582cfb89abc4412be8">idc</a></td></tr>
<tr class="separator:a089365a2b94eba582cfb89abc4412be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac4d2c9eecfa882c55bc592bfafe383"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afac4d2c9eecfa882c55bc592bfafe383">ioe</a></td></tr>
<tr class="separator:afac4d2c9eecfa882c55bc592bfafe383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab957aacfe050a046d44b0bfe2e4a6235"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab957aacfe050a046d44b0bfe2e4a6235">ofe</a></td></tr>
<tr class="separator:ab957aacfe050a046d44b0bfe2e4a6235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d4e731f552967fb286dce5557aabb2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa8d4e731f552967fb286dce5557aabb2">ufe</a></td></tr>
<tr class="separator:aa8d4e731f552967fb286dce5557aabb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8872d77b19be854525f7591f52072ca8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8872d77b19be854525f7591f52072ca8">ixe</a></td></tr>
<tr class="separator:a8872d77b19be854525f7591f52072ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32fca069e9c7efd2c4cad0c9a9514b79"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a32fca069e9c7efd2c4cad0c9a9514b79">ide</a></td></tr>
<tr class="separator:a32fca069e9c7efd2c4cad0c9a9514b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d396f5e0cc216049797d715fee89de1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2d396f5e0cc216049797d715fee89de1">len</a></td></tr>
<tr class="separator:a2d396f5e0cc216049797d715fee89de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b8da154cde94d22b4e5e19824afc9c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a77b8da154cde94d22b4e5e19824afc9c">fz16</a></td></tr>
<tr class="separator:a77b8da154cde94d22b4e5e19824afc9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5edb3e90eed952adc814cb7720efd92"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad5edb3e90eed952adc814cb7720efd92">stride</a></td></tr>
<tr class="separator:ad5edb3e90eed952adc814cb7720efd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25c34669be64f74a117a7390cd148d65"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a25c34669be64f74a117a7390cd148d65">rMode</a></td></tr>
<tr class="separator:a25c34669be64f74a117a7390cd148d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c2f50ca008393786262fdc75fcdf8f1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1c2f50ca008393786262fdc75fcdf8f1">fz</a></td></tr>
<tr class="separator:a1c2f50ca008393786262fdc75fcdf8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d4eab7c9ab6cfc389dadc4bb6d5eb48"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2d4eab7c9ab6cfc389dadc4bb6d5eb48">dn</a></td></tr>
<tr class="separator:a2d4eab7c9ab6cfc389dadc4bb6d5eb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac004a1b7f5618380e9acae7a8b5a7b8f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 26 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac004a1b7f5618380e9acae7a8b5a7b8f">ahp</a></td></tr>
<tr class="separator:ac004a1b7f5618380e9acae7a8b5a7b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b8a50528e847cbecc2ba4d5ad4fbbaa"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0b8a50528e847cbecc2ba4d5ad4fbbaa">qc</a></td></tr>
<tr class="separator:a0b8a50528e847cbecc2ba4d5ad4fbbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfba495c8a299a0b25c8db39ebf39d45"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acfba495c8a299a0b25c8db39ebf39d45">n</a></td></tr>
<tr class="separator:acfba495c8a299a0b25c8db39ebf39d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa981dd0c8aac6756827b571023703ee7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa981dd0c8aac6756827b571023703ee7">en</a></td></tr>
<tr class="separator:aa981dd0c8aac6756827b571023703ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27d7c10d7e843a615e46e95d27b1fb2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae27d7c10d7e843a615e46e95d27b1fb2">subArchDefined</a></td></tr>
<tr class="separator:ae27d7c10d7e843a615e46e95d27b1fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50bb95a6c7e283a7ae43340c635f808"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa50bb95a6c7e283a7ae43340c635f808">advSimdRegisters</a></td></tr>
<tr class="separator:aa50bb95a6c7e283a7ae43340c635f808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821637eed8edfa7cf6d2ae82e2000933"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a821637eed8edfa7cf6d2ae82e2000933">singlePrecision</a></td></tr>
<tr class="separator:a821637eed8edfa7cf6d2ae82e2000933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1b9145562e970c79704887548503e8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7c1b9145562e970c79704887548503e8">doublePrecision</a></td></tr>
<tr class="separator:a7c1b9145562e970c79704887548503e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9502d214bade5dee773c3fa2c1434a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6d9502d214bade5dee773c3fa2c1434a">vfpExceptionTrapping</a></td></tr>
<tr class="separator:a6d9502d214bade5dee773c3fa2c1434a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79f84f35a8f1365ae1538bd35728f0bf"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a79f84f35a8f1365ae1538bd35728f0bf">divide</a></td></tr>
<tr class="separator:a79f84f35a8f1365ae1538bd35728f0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef8fc36b5eeeeb8b014b25d70f487fb"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8ef8fc36b5eeeeb8b014b25d70f487fb">squareRoot</a></td></tr>
<tr class="separator:a8ef8fc36b5eeeeb8b014b25d70f487fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1eee0eec0da3ce0907ff255df711689"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa1eee0eec0da3ce0907ff255df711689">shortVectors</a></td></tr>
<tr class="separator:aa1eee0eec0da3ce0907ff255df711689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1185da2e5234a1a6b319a9c91638571"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa1185da2e5234a1a6b319a9c91638571">roundingModes</a></td></tr>
<tr class="separator:aa1185da2e5234a1a6b319a9c91638571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a827cefc8f0403659e3a5c6cae6ca238b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a827cefc8f0403659e3a5c6cae6ca238b">flushToZero</a></td></tr>
<tr class="separator:a827cefc8f0403659e3a5c6cae6ca238b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1373c76bc21e42825948fdbf8c998db7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1373c76bc21e42825948fdbf8c998db7">defaultNaN</a></td></tr>
<tr class="separator:a1373c76bc21e42825948fdbf8c998db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf082f5ed60dd8842de820e4ef3357b5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acf082f5ed60dd8842de820e4ef3357b5">advSimdLoadStore</a></td></tr>
<tr class="separator:acf082f5ed60dd8842de820e4ef3357b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945a4846cd2b59d0fcc04848b7015179"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a945a4846cd2b59d0fcc04848b7015179">advSimdInteger</a></td></tr>
<tr class="separator:a945a4846cd2b59d0fcc04848b7015179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4feb0de0c7c142f4c2ddc442725f785c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4feb0de0c7c142f4c2ddc442725f785c">advSimdSinglePrecision</a></td></tr>
<tr class="separator:a4feb0de0c7c142f4c2ddc442725f785c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0ba98a18c67a4d2fcf9bd3a5161f837"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa0ba98a18c67a4d2fcf9bd3a5161f837">advSimdHalfPrecision</a></td></tr>
<tr class="separator:aa0ba98a18c67a4d2fcf9bd3a5161f837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc33f4c02aa9a46e7e862ea7dad34ee2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afc33f4c02aa9a46e7e862ea7dad34ee2">vfpHalfPrecision</a></td></tr>
<tr class="separator:afc33f4c02aa9a46e7e862ea7dad34ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a068d3b30e68fe23c297e726a2bbb349a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a068d3b30e68fe23c297e726a2bbb349a">raz</a></td></tr>
<tr class="separator:a068d3b30e68fe23c297e726a2bbb349a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab032cb40aba5560512ad326bb2eebea"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aab032cb40aba5560512ad326bb2eebea">pd0</a></td></tr>
<tr class="separator:aab032cb40aba5560512ad326bb2eebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47763275c81aaedfbc9aa1386f142e55"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a47763275c81aaedfbc9aa1386f142e55">pd1</a></td></tr>
<tr class="separator:a47763275c81aaedfbc9aa1386f142e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb1e83c611e9d944cd8eed733bdc181"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afeb1e83c611e9d944cd8eed733bdc181">t0sz</a></td></tr>
<tr class="separator:afeb1e83c611e9d944cd8eed733bdc181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45384e41cf8f4aac538dd8356bd39234"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a45384e41cf8f4aac538dd8356bd39234">t2e</a></td></tr>
<tr class="separator:a45384e41cf8f4aac538dd8356bd39234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f41a79b9896ca23030528c14f07f60"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac6f41a79b9896ca23030528c14f07f60">epd0</a></td></tr>
<tr class="separator:ac6f41a79b9896ca23030528c14f07f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a5a20e34ac8f52779317674835bdc1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac1a5a20e34ac8f52779317674835bdc1">irgn0</a></td></tr>
<tr class="separator:ac1a5a20e34ac8f52779317674835bdc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae03fc893ebb870f39e5036fa505054"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9ae03fc893ebb870f39e5036fa505054">orgn0</a></td></tr>
<tr class="separator:a9ae03fc893ebb870f39e5036fa505054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c42f41daf16716d469a7b074ba3a5d7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5c42f41daf16716d469a7b074ba3a5d7">sh0</a></td></tr>
<tr class="separator:a5c42f41daf16716d469a7b074ba3a5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a712d913d5b977620cf28e4a3d33b8f71"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a712d913d5b977620cf28e4a3d33b8f71">tg0</a></td></tr>
<tr class="separator:a712d913d5b977620cf28e4a3d33b8f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc480704815ecea9ca4cd4893a6ccf7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7bc480704815ecea9ca4cd4893a6ccf7">t1sz</a></td></tr>
<tr class="separator:a7bc480704815ecea9ca4cd4893a6ccf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9c06d113899e4649a4086ad0b04d7fa"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa9c06d113899e4649a4086ad0b04d7fa">a1</a></td></tr>
<tr class="separator:aa9c06d113899e4649a4086ad0b04d7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf3ee82c502b35d72c8d60d7579128d8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adf3ee82c502b35d72c8d60d7579128d8">epd1</a></td></tr>
<tr class="separator:adf3ee82c502b35d72c8d60d7579128d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2fd4ce5dc53cb5188c28a8be622c8e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25, 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aca2fd4ce5dc53cb5188c28a8be622c8e">irgn1</a></td></tr>
<tr class="separator:aca2fd4ce5dc53cb5188c28a8be622c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f04a8d51642a770e4a6c3deba0d512"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 26 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a23f04a8d51642a770e4a6c3deba0d512">orgn1</a></td></tr>
<tr class="separator:a23f04a8d51642a770e4a6c3deba0d512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eea1cf6d53e3c2efcd1a1672c531124"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29, 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9eea1cf6d53e3c2efcd1a1672c531124">sh1</a></td></tr>
<tr class="separator:a9eea1cf6d53e3c2efcd1a1672c531124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dbd15c860a04e0240ca64dc86b04ad2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1dbd15c860a04e0240ca64dc86b04ad2">tg1</a></td></tr>
<tr class="separator:a1dbd15c860a04e0240ca64dc86b04ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea04627a5956cc301f38221d6da36f29"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 34, 32 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aea04627a5956cc301f38221d6da36f29">ips</a></td></tr>
<tr class="separator:aea04627a5956cc301f38221d6da36f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abda77ef82f39c85290b32b74bb61cab9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 36 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abda77ef82f39c85290b32b74bb61cab9">as</a></td></tr>
<tr class="separator:abda77ef82f39c85290b32b74bb61cab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417c541c68c8fb921e654e863bb245e1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 37 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a417c541c68c8fb921e654e863bb245e1">tbi0</a></td></tr>
<tr class="separator:a417c541c68c8fb921e654e863bb245e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dfa6ff96013c247982e9e2f0878bad7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 38 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8dfa6ff96013c247982e9e2f0878bad7">tbi1</a></td></tr>
<tr class="separator:a8dfa6ff96013c247982e9e2f0878bad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9e47ee984a56d1f1ea7afbf003c85d8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac9e47ee984a56d1f1ea7afbf003c85d8">eae</a></td></tr>
<tr class="separator:ac9e47ee984a56d1f1ea7afbf003c85d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89ee62e7a5b4c441608f6e6def5eaca1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a89ee62e7a5b4c441608f6e6def5eaca1">ps</a></td></tr>
<tr class="separator:a89ee62e7a5b4c441608f6e6def5eaca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0fb4d4fe7ea370c10ef0fdf9f625709"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac0fb4d4fe7ea370c10ef0fdf9f625709">tbi</a></td></tr>
<tr class="separator:ac0fb4d4fe7ea370c10ef0fdf9f625709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d241129a901c55e3c6e0d634370b4d9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 41 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1d241129a901c55e3c6e0d634370b4d9">hpd0</a></td></tr>
<tr class="separator:a1d241129a901c55e3c6e0d634370b4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1633847533d98c608fcfd7b8da7330"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 42 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0a1633847533d98c608fcfd7b8da7330">hpd1</a></td></tr>
<tr class="separator:a0a1633847533d98c608fcfd7b8da7330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aef5b9da7dbcd52f361ad06ed9a92b1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9aef5b9da7dbcd52f361ad06ed9a92b1">hpd</a></td></tr>
<tr class="separator:a9aef5b9da7dbcd52f361ad06ed9a92b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa352c79e5a78a1799c97c55cc90730c0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 39 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa352c79e5a78a1799c97c55cc90730c0">ha</a></td></tr>
<tr class="separator:aa352c79e5a78a1799c97c55cc90730c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a216bd54ca7160585763e1fa6cba5416f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 40 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a216bd54ca7160585763e1fa6cba5416f">hd</a></td></tr>
<tr class="separator:a216bd54ca7160585763e1fa6cba5416f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32c8ef7b61b7855b3a47485974d0e2f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae32c8ef7b61b7855b3a47485974d0e2f">s</a></td></tr>
<tr class="separator:ae32c8ef7b61b7855b3a47485974d0e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c4f5bf2b3eb1c8a4822218ebd809ac5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8c4f5bf2b3eb1c8a4822218ebd809ac5">t0sz64</a></td></tr>
<tr class="separator:a8c4f5bf2b3eb1c8a4822218ebd809ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a984eca3b4417335d47761228b03d43c4"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a984eca3b4417335d47761228b03d43c4">sl0</a></td></tr>
<tr class="separator:a984eca3b4417335d47761228b03d43c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a042ec08533e5a3b96df0d20b3783ab3b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a042ec08533e5a3b96df0d20b3783ab3b">tr0</a></td></tr>
<tr class="separator:a042ec08533e5a3b96df0d20b3783ab3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4206391b1e650556f73f50b595e2cf96"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4206391b1e650556f73f50b595e2cf96">tr1</a></td></tr>
<tr class="separator:a4206391b1e650556f73f50b595e2cf96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43493bfaa4eaea4138a06fe753b0ac44"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a43493bfaa4eaea4138a06fe753b0ac44">tr2</a></td></tr>
<tr class="separator:a43493bfaa4eaea4138a06fe753b0ac44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc1b590f6b0a520425533ba534a9ab0e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afc1b590f6b0a520425533ba534a9ab0e">tr3</a></td></tr>
<tr class="separator:afc1b590f6b0a520425533ba534a9ab0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa94bfe5122e99e44d2e3e6bd3365a6f5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa94bfe5122e99e44d2e3e6bd3365a6f5">tr4</a></td></tr>
<tr class="separator:aa94bfe5122e99e44d2e3e6bd3365a6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d9ef0208728b662d75fa686253a19cc"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8d9ef0208728b662d75fa686253a19cc">tr5</a></td></tr>
<tr class="separator:a8d9ef0208728b662d75fa686253a19cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc80229b7159af450ff98ffed58d849"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0cc80229b7159af450ff98ffed58d849">tr6</a></td></tr>
<tr class="separator:a0cc80229b7159af450ff98ffed58d849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0fb422990abdad60e008a1f4c6de306"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 14 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af0fb422990abdad60e008a1f4c6de306">tr7</a></td></tr>
<tr class="separator:af0fb422990abdad60e008a1f4c6de306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20413376a98d62a4aac191c93797e222"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a20413376a98d62a4aac191c93797e222">ds0</a></td></tr>
<tr class="separator:a20413376a98d62a4aac191c93797e222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17af3813b4c6d9904bbed94a1e0ba33e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 17 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a17af3813b4c6d9904bbed94a1e0ba33e">ds1</a></td></tr>
<tr class="separator:a17af3813b4c6d9904bbed94a1e0ba33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a484c253bd3439bbbd6948f8f1100145c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a484c253bd3439bbbd6948f8f1100145c">ns0</a></td></tr>
<tr class="separator:a484c253bd3439bbbd6948f8f1100145c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af92245097fead45d50a2237bbf759c19"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af92245097fead45d50a2237bbf759c19">ns1</a></td></tr>
<tr class="separator:af92245097fead45d50a2237bbf759c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4a11e8752493ecbb359f5a12474f70"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0c4a11e8752493ecbb359f5a12474f70">nos0</a></td></tr>
<tr class="separator:a0c4a11e8752493ecbb359f5a12474f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb8dcf6c3720e5b6ac8d2adfa203bec"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9eb8dcf6c3720e5b6ac8d2adfa203bec">nos1</a></td></tr>
<tr class="separator:a9eb8dcf6c3720e5b6ac8d2adfa203bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a392bf93c41c6bcf4e1fc63a777e7b8af"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 26 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a392bf93c41c6bcf4e1fc63a777e7b8af">nos2</a></td></tr>
<tr class="separator:a392bf93c41c6bcf4e1fc63a777e7b8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371465d6e4f21d3bfc37fe7e1c1dff96"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a371465d6e4f21d3bfc37fe7e1c1dff96">nos3</a></td></tr>
<tr class="separator:a371465d6e4f21d3bfc37fe7e1c1dff96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac60dc2a73b5d44a33538afef1fc076d4"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac60dc2a73b5d44a33538afef1fc076d4">nos4</a></td></tr>
<tr class="separator:ac60dc2a73b5d44a33538afef1fc076d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58d9a2a63c222c3cbd19eac51e69cd9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af58d9a2a63c222c3cbd19eac51e69cd9">nos5</a></td></tr>
<tr class="separator:af58d9a2a63c222c3cbd19eac51e69cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d89f4f192784a60520735c055df1c9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af6d89f4f192784a60520735c055df1c9">nos6</a></td></tr>
<tr class="separator:af6d89f4f192784a60520735c055df1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94353b4f572c8df93f2e692e21109289"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a94353b4f572c8df93f2e692e21109289">nos7</a></td></tr>
<tr class="separator:a94353b4f572c8df93f2e692e21109289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ab9bf6c050c19e98113f9110ef58b7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a22ab9bf6c050c19e98113f9110ef58b7">ir0</a></td></tr>
<tr class="separator:a22ab9bf6c050c19e98113f9110ef58b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd7cbe4b961be56ce83f4d4b42127c1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4bd7cbe4b961be56ce83f4d4b42127c1">ir1</a></td></tr>
<tr class="separator:a4bd7cbe4b961be56ce83f4d4b42127c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e63107c41fca3f2d51d4ebbcc57331"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a74e63107c41fca3f2d51d4ebbcc57331">ir2</a></td></tr>
<tr class="separator:a74e63107c41fca3f2d51d4ebbcc57331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a486df8c676ab8b74f9bf03c9a1719122"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a486df8c676ab8b74f9bf03c9a1719122">ir3</a></td></tr>
<tr class="separator:a486df8c676ab8b74f9bf03c9a1719122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f9d1d7d40a281ce68beccb3a2902769"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4f9d1d7d40a281ce68beccb3a2902769">ir4</a></td></tr>
<tr class="separator:a4f9d1d7d40a281ce68beccb3a2902769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba139f6a2ce339476048580f60a9b4fb"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aba139f6a2ce339476048580f60a9b4fb">ir5</a></td></tr>
<tr class="separator:aba139f6a2ce339476048580f60a9b4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00bc86babfae3178ed9c9d253e9e60ab"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a00bc86babfae3178ed9c9d253e9e60ab">ir6</a></td></tr>
<tr class="separator:a00bc86babfae3178ed9c9d253e9e60ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c41d3470bc6f72663e285d975cffbd1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 14 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8c41d3470bc6f72663e285d975cffbd1">ir7</a></td></tr>
<tr class="separator:a8c41d3470bc6f72663e285d975cffbd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af302b204e09be07be182bd8683193a7f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 17, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af302b204e09be07be182bd8683193a7f">or0</a></td></tr>
<tr class="separator:af302b204e09be07be182bd8683193a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54efec8380bf721cfeb8798cb4f8ffac"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 18 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a54efec8380bf721cfeb8798cb4f8ffac">or1</a></td></tr>
<tr class="separator:a54efec8380bf721cfeb8798cb4f8ffac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f540665cdbc17173e12e097beb4ffb5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5f540665cdbc17173e12e097beb4ffb5">or2</a></td></tr>
<tr class="separator:a5f540665cdbc17173e12e097beb4ffb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab604ec72b49c0459ed0e31fd82c675c9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab604ec72b49c0459ed0e31fd82c675c9">or3</a></td></tr>
<tr class="separator:ab604ec72b49c0459ed0e31fd82c675c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535a375c855f8dd6647dcc2a933ab4d2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25, 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a535a375c855f8dd6647dcc2a933ab4d2">or4</a></td></tr>
<tr class="separator:a535a375c855f8dd6647dcc2a933ab4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53ca0e02e7ce79006c1c78c271290276"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 26 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a53ca0e02e7ce79006c1c78c271290276">or5</a></td></tr>
<tr class="separator:a53ca0e02e7ce79006c1c78c271290276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3d83925e786d24d4e08e665fe478eeb"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29, 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa3d83925e786d24d4e08e665fe478eeb">or6</a></td></tr>
<tr class="separator:aa3d83925e786d24d4e08e665fe478eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f5f061e2db315edb054e4ea2ed85be"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 30 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a68f5f061e2db315edb054e4ea2ed85be">or7</a></td></tr>
<tr class="separator:a68f5f061e2db315edb054e4ea2ed85be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff4c7c57057268242cad9e94c8ff5d7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a></td></tr>
<tr class="separator:aaff4c7c57057268242cad9e94c8ff5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e847d70121ca6718d4fe276626d27b7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2e847d70121ca6718d4fe276626d27b7">procid</a></td></tr>
<tr class="separator:a2e847d70121ca6718d4fe276626d27b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f9511176cc830dac60bdcf44592f31"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a41f9511176cc830dac60bdcf44592f31">sataRAMLatency</a></td></tr>
<tr class="separator:a41f9511176cc830dac60bdcf44592f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c3d19c132d3cc2f6bbf7b2342c10fe"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4, 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a27c3d19c132d3cc2f6bbf7b2342c10fe">reserved_4_3</a></td></tr>
<tr class="separator:a27c3d19c132d3cc2f6bbf7b2342c10fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af659a9b1bd5f192f9fc8815af6cb84be"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af659a9b1bd5f192f9fc8815af6cb84be">dataRAMSetup</a></td></tr>
<tr class="separator:af659a9b1bd5f192f9fc8815af6cb84be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad043fd291b80f14894b225ee272be49d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8, 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad043fd291b80f14894b225ee272be49d">tagRAMLatency</a></td></tr>
<tr class="separator:ad043fd291b80f14894b225ee272be49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0606a8dc9dd482c77cf0633582ac3994"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0606a8dc9dd482c77cf0633582ac3994">tagRAMSetup</a></td></tr>
<tr class="separator:a0606a8dc9dd482c77cf0633582ac3994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af48cad86526673ec26afa48f7cee33e2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af48cad86526673ec26afa48f7cee33e2">dataRAMSlice</a></td></tr>
<tr class="separator:af48cad86526673ec26afa48f7cee33e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80197e061975ad757e326738edf052f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa80197e061975ad757e326738edf052f">tagRAMSlice</a></td></tr>
<tr class="separator:aa80197e061975ad757e326738edf052f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe3281f4fb5e74300d02bc1d5ead520"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20, 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6fe3281f4fb5e74300d02bc1d5ead520">reserved_20_13</a></td></tr>
<tr class="separator:a6fe3281f4fb5e74300d02bc1d5ead520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e4d3e730590f492202aa9f16bbf5c7f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1e4d3e730590f492202aa9f16bbf5c7f">eccandParityEnable</a></td></tr>
<tr class="separator:a1e4d3e730590f492202aa9f16bbf5c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99cf50c7323ee48fe37282b57d20a1bc"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a99cf50c7323ee48fe37282b57d20a1bc">reserved_22</a></td></tr>
<tr class="separator:a99cf50c7323ee48fe37282b57d20a1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a342121a0f13504beda1e03b05b9c018d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a342121a0f13504beda1e03b05b9c018d">interptCtrlPresent</a></td></tr>
<tr class="separator:a342121a0f13504beda1e03b05b9c018d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa6f583d9c03a397dacc9d0122e86f89"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25, 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aaa6f583d9c03a397dacc9d0122e86f89">numCPUs</a></td></tr>
<tr class="separator:aaa6f583d9c03a397dacc9d0122e86f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d999c0635599fcd84b4ea82e5cebabf"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30, 26 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2d999c0635599fcd84b4ea82e5cebabf">reserved_30_26</a></td></tr>
<tr class="separator:a2d999c0635599fcd84b4ea82e5cebabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0913d275b1f0cc066aa8bf79de56a8f0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0913d275b1f0cc066aa8bf79de56a8f0">l2rstDISABLE_monitor</a></td></tr>
<tr class="separator:a0913d275b1f0cc066aa8bf79de56a8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf77eebb81167931c5acff43ded534f2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abf77eebb81167931c5acff43ded534f2">iCacheLineSize</a></td></tr>
<tr class="separator:abf77eebb81167931c5acff43ded534f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb3894c66cb19f6909623305b156ead"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abdb3894c66cb19f6909623305b156ead">raz_13_4</a></td></tr>
<tr class="separator:abdb3894c66cb19f6909623305b156ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d70f7bb4435ef389cdc4b57f781b9b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 14 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a94d70f7bb4435ef389cdc4b57f781b9b">l1IndexPolicy</a></td></tr>
<tr class="separator:a94d70f7bb4435ef389cdc4b57f781b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6472572fef5680bb154376be1075e200"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6472572fef5680bb154376be1075e200">dCacheLineSize</a></td></tr>
<tr class="separator:a6472572fef5680bb154376be1075e200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc5795eb1d5e1832c421a49d7c77bb2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aebc5795eb1d5e1832c421a49d7c77bb2">erg</a></td></tr>
<tr class="separator:aebc5795eb1d5e1832c421a49d7c77bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63cb5f979cb3ed051d30f81eff79afe2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a63cb5f979cb3ed051d30f81eff79afe2">cwg</a></td></tr>
<tr class="separator:a63cb5f979cb3ed051d30f81eff79afe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52edcab9531c17e54365f627d2ccc7c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af52edcab9531c17e54365f627d2ccc7c">raz_28</a></td></tr>
<tr class="separator:af52edcab9531c17e54365f627d2ccc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57feb9d0edc773433110d4bde26d124"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 29 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa57feb9d0edc773433110d4bde26d124">format</a></td></tr>
<tr class="separator:aa57feb9d0edc773433110d4bde26d124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349e0b397ad4a56b612a61f767bae0ce"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a349e0b397ad4a56b612a61f767bae0ce">sel</a></td></tr>
<tr class="separator:a349e0b397ad4a56b612a61f767bae0ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ff9290207eddeb5cf7bfc3fa0c9cd14"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a></td></tr>
<tr class="separator:a0ff9290207eddeb5cf7bfc3fa0c9cd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669a5d9343209851e234d5f2f7c573d5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 39, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a669a5d9343209851e234d5f2f7c573d5">pa</a></td></tr>
<tr class="separator:a669a5d9343209851e234d5f2f7c573d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4732a9f802bdb386b8d76cb02a6df60"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8, 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa4732a9f802bdb386b8d76cb02a6df60">sh</a></td></tr>
<tr class="separator:aa4732a9f802bdb386b8d76cb02a6df60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1520b306f878abbc3839924817332b47"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1520b306f878abbc3839924817332b47">ec</a></td></tr>
<tr class="separator:a1520b306f878abbc3839924817332b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a117688ed05fea81d469dc839ef164710"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a117688ed05fea81d469dc839ef164710">imm16</a></td></tr>
<tr class="separator:a117688ed05fea81d469dc839ef164710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abac5ffe79f8253b40fd749257bbd48dc"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abac5ffe79f8253b40fd749257bbd48dc">res1_13_12_el2</a></td></tr>
<tr class="separator:abac5ffe79f8253b40fd749257bbd48dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e5ae3ecce6157c53ff1cfa5f2d76e2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad0e5ae3ecce6157c53ff1cfa5f2d76e2">res1_9_el2</a></td></tr>
<tr class="separator:ad0e5ae3ecce6157c53ff1cfa5f2d76e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06747939f590f028882fd61719bd6289"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a06747939f590f028882fd61719bd6289">res1_8_el2</a></td></tr>
<tr class="separator:a06747939f590f028882fd61719bd6289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed86d27ffef0ddd9affc94f32357612"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7ed86d27ffef0ddd9affc94f32357612">ez</a></td></tr>
<tr class="separator:a7ed86d27ffef0ddd9affc94f32357612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6206267221a5ffed6895a62979372f96"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6206267221a5ffed6895a62979372f96">res1_7_0_el2</a></td></tr>
<tr class="separator:a6206267221a5ffed6895a62979372f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd8d87f45e3e642b35d255fbb142607"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abdd8d87f45e3e642b35d255fbb142607">MaxInstSrcRegs</a></td></tr>
<tr class="separator:abdd8d87f45e3e642b35d255fbb142607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09c2418f4082537abb19138ab976ee0"><td class="memItemLeft" align="right" valign="top">constexpr unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab09c2418f4082537abb19138ab976ee0">NumVecElemPerNeonVecReg</a> = 4</td></tr>
<tr class="separator:ab09c2418f4082537abb19138ab976ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab218c9299a312416b15409df8845fa5d"><td class="memItemLeft" align="right" valign="top">constexpr unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab218c9299a312416b15409df8845fa5d">NumVecElemPerVecReg</a> = <a class="el" href="namespaceArmISA.html#a6f75c1cb0664fc7e2ed9df30684eb932">MaxSveVecLenInWords</a></td></tr>
<tr class="separator:ab218c9299a312416b15409df8845fa5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad482bd13da71e59c1ad006b9e752dda"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aad482bd13da71e59c1ad006b9e752dda">NumIntArchRegs</a> = <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb">NUM_ARCH_INTREGS</a></td></tr>
<tr class="separator:aad482bd13da71e59c1ad006b9e752dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89b232bddc21cd1c382ba6987b0875b8"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">NumFloatV7ArchRegs</a> = 64</td></tr>
<tr class="separator:a89b232bddc21cd1c382ba6987b0875b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae26e57c88e6b2f9dd23dc9452774feb"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">NumFloatV8ArchRegs</a> = 128</td></tr>
<tr class="separator:aae26e57c88e6b2f9dd23dc9452774feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeddf2337386e1f9e74b95752caab9965"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aeddf2337386e1f9e74b95752caab9965">NumVecV7ArchRegs</a> = 64</td></tr>
<tr class="separator:aeddf2337386e1f9e74b95752caab9965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a744d28ed60944e511dece125dfc115c2"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a744d28ed60944e511dece125dfc115c2">NumVecV8ArchRegs</a> = 32</td></tr>
<tr class="separator:a744d28ed60944e511dece125dfc115c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab235cc1aa57df2665cc3509233476fdc"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab235cc1aa57df2665cc3509233476fdc">NumVecSpecialRegs</a> = 8</td></tr>
<tr class="separator:ab235cc1aa57df2665cc3509233476fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73f7c6d70e46feb4e56e75c406bdfde1"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a73f7c6d70e46feb4e56e75c406bdfde1">NumVecIntrlvRegs</a> = 4</td></tr>
<tr class="separator:a73f7c6d70e46feb4e56e75c406bdfde1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806ce965bc2fe1e6989928de7d63b733"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a806ce965bc2fe1e6989928de7d63b733">NumIntRegs</a> = <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a></td></tr>
<tr class="separator:a806ce965bc2fe1e6989928de7d63b733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec5e2109198c6625b3d4952db153fff"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abec5e2109198c6625b3d4952db153fff">NumFloatRegs</a> = 0</td></tr>
<tr class="separator:abec5e2109198c6625b3d4952db153fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad57105cb3da8df4419f2cdd99e4494f7"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad57105cb3da8df4419f2cdd99e4494f7">NumVecRegs</a> = <a class="el" href="namespaceArmISA.html#a744d28ed60944e511dece125dfc115c2">NumVecV8ArchRegs</a> + <a class="el" href="namespaceArmISA.html#ab235cc1aa57df2665cc3509233476fdc">NumVecSpecialRegs</a> + <a class="el" href="namespaceArmISA.html#a73f7c6d70e46feb4e56e75c406bdfde1">NumVecIntrlvRegs</a></td></tr>
<tr class="separator:ad57105cb3da8df4419f2cdd99e4494f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fb916a6507da6f940dd7d395f27822c"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0fb916a6507da6f940dd7d395f27822c">VECREG_UREG0</a> = 32</td></tr>
<tr class="separator:a0fb916a6507da6f940dd7d395f27822c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12a03c851a8087eea3cd40791d75a354"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a12a03c851a8087eea3cd40791d75a354">NumVecPredRegs</a> = 18</td></tr>
<tr class="separator:a12a03c851a8087eea3cd40791d75a354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96c29bb00878fd2c6a3897146eac5fee"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a96c29bb00878fd2c6a3897146eac5fee">PREDREG_FFR</a> = 16</td></tr>
<tr class="separator:a96c29bb00878fd2c6a3897146eac5fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7fe20bf4ed58664dc31147b6b0f9b5d"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab7fe20bf4ed58664dc31147b6b0f9b5d">PREDREG_UREG0</a> = 17</td></tr>
<tr class="separator:ab7fe20bf4ed58664dc31147b6b0f9b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8cc0ef93d80b0a0e44d4189d29b6ec"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9c8cc0ef93d80b0a0e44d4189d29b6ec">NumCCRegs</a> = <a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a3b96bc8caa06e9de3e69d1b10b06c709">NUM_CCREGS</a></td></tr>
<tr class="separator:a9c8cc0ef93d80b0a0e44d4189d29b6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af51c226f6d8f413a1d210ea0c9ece771"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">NumMiscRegs</a> = <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970">NUM_MISCREGS</a></td></tr>
<tr class="separator:af51c226f6d8f413a1d210ea0c9ece771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49d10ae557a552d3e1c5f8760570552"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac49d10ae557a552d3e1c5f8760570552">INTRLVREG0</a> = <a class="el" href="namespaceArmISA.html#a744d28ed60944e511dece125dfc115c2">NumVecV8ArchRegs</a> + <a class="el" href="namespaceArmISA.html#ab235cc1aa57df2665cc3509233476fdc">NumVecSpecialRegs</a></td></tr>
<tr class="separator:ac49d10ae557a552d3e1c5f8760570552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29bea6904bf7e6df1b88609d4bbe5a20"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a29bea6904bf7e6df1b88609d4bbe5a20">INTRLVREG1</a> = <a class="el" href="namespaceArmISA.html#ac49d10ae557a552d3e1c5f8760570552">INTRLVREG0</a> + 1</td></tr>
<tr class="separator:a29bea6904bf7e6df1b88609d4bbe5a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5d63e668f5345d26da79843a8e10c4"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5c5d63e668f5345d26da79843a8e10c4">INTRLVREG2</a> = <a class="el" href="namespaceArmISA.html#ac49d10ae557a552d3e1c5f8760570552">INTRLVREG0</a> + 2</td></tr>
<tr class="separator:a5c5d63e668f5345d26da79843a8e10c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe29a318b46f8c0fc1f4979a8dd96f0"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4fe29a318b46f8c0fc1f4979a8dd96f0">INTRLVREG3</a> = <a class="el" href="namespaceArmISA.html#ac49d10ae557a552d3e1c5f8760570552">INTRLVREG0</a> + 3</td></tr>
<tr class="separator:a4fe29a318b46f8c0fc1f4979a8dd96f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a2880e3974270b242cd84ef2885446e"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4a2880e3974270b242cd84ef2885446e">TotalNumRegs</a></td></tr>
<tr class="separator:a4a2880e3974270b242cd84ef2885446e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3065d71878af65ec94620d80115072d"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a> = 0</td></tr>
<tr class="separator:aa3065d71878af65ec94620d80115072d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35c9b70bc7bca5391552a5d573014d3"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac35c9b70bc7bca5391552a5d573014d3">ReturnValueReg1</a> = 1</td></tr>
<tr class="separator:ac35c9b70bc7bca5391552a5d573014d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ec6fc850e433286f71acc33498dae1"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad4ec6fc850e433286f71acc33498dae1">ReturnValueReg2</a> = 2</td></tr>
<tr class="separator:ad4ec6fc850e433286f71acc33498dae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be5f0fc62327c298d9b7b646772cd7b"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">NumArgumentRegs</a> = 4</td></tr>
<tr class="separator:a2be5f0fc62327c298d9b7b646772cd7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addbecc8722f5bf4a15cebcfdda31035a"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#addbecc8722f5bf4a15cebcfdda31035a">NumArgumentRegs64</a> = 8</td></tr>
<tr class="separator:addbecc8722f5bf4a15cebcfdda31035a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad505c1fded4c260b0e96e86fac7e7a89"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad505c1fded4c260b0e96e86fac7e7a89">ArgumentReg0</a> = 0</td></tr>
<tr class="separator:ad505c1fded4c260b0e96e86fac7e7a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140cfd1abc4c6a5b8ac7e593f4ebcd74"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a140cfd1abc4c6a5b8ac7e593f4ebcd74">ArgumentReg1</a> = 1</td></tr>
<tr class="separator:a140cfd1abc4c6a5b8ac7e593f4ebcd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151af159205abf8eb8c8cf69c1081362"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a151af159205abf8eb8c8cf69c1081362">ArgumentReg2</a> = 2</td></tr>
<tr class="separator:a151af159205abf8eb8c8cf69c1081362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75bea08f99542e3491612ffaa50aec4"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa75bea08f99542e3491612ffaa50aec4">ArgumentReg3</a> = 3</td></tr>
<tr class="separator:aa75bea08f99542e3491612ffaa50aec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21175136e57519247885a7fe5d643abf"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a21175136e57519247885a7fe5d643abf">FramePointerReg</a> = 11</td></tr>
<tr class="separator:a21175136e57519247885a7fe5d643abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f2fa736ead4cd563dc7856cf712464f"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5f2fa736ead4cd563dc7856cf712464f">StackPointerReg</a> = <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188">INTREG_SP</a></td></tr>
<tr class="separator:a5f2fa736ead4cd563dc7856cf712464f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f2b34918bd01003c015f3609a4cca14"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5f2b34918bd01003c015f3609a4cca14">ReturnAddressReg</a> = <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b">INTREG_LR</a></td></tr>
<tr class="separator:a5f2b34918bd01003c015f3609a4cca14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36afeec57f9529c30ce7dc2e6d7b41c1"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a36afeec57f9529c30ce7dc2e6d7b41c1">PCReg</a> = <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a></td></tr>
<tr class="separator:a36afeec57f9529c30ce7dc2e6d7b41c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489ec7c96a6c6e4f5401e91d8c623e2b"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a489ec7c96a6c6e4f5401e91d8c623e2b">ZeroReg</a> = <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a></td></tr>
<tr class="separator:a489ec7c96a6c6e4f5401e91d8c623e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dcb819969d201873a1dddaf124fd587"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5dcb819969d201873a1dddaf124fd587">SyscallNumReg</a> = <a class="el" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a></td></tr>
<tr class="separator:a5dcb819969d201873a1dddaf124fd587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd82dbf1492273d3319906497dd7f23"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6fd82dbf1492273d3319906497dd7f23">SyscallPseudoReturnReg</a> = <a class="el" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a></td></tr>
<tr class="separator:a6fd82dbf1492273d3319906497dd7f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a094ef26f832e64d56cfe12ccf3a17823"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a094ef26f832e64d56cfe12ccf3a17823">SyscallSuccessReg</a> = <a class="el" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a></td></tr>
<tr class="separator:a094ef26f832e64d56cfe12ccf3a17823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a997e13ea56e791849c1c12d7d5369798"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a997e13ea56e791849c1c12d7d5369798">cond</a></td></tr>
<tr class="separator:a997e13ea56e791849c1c12d7d5369798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf8742bbf65a60cf102a4b3f9ba3d68"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a></td></tr>
<tr class="separator:aedf8742bbf65a60cf102a4b3f9ba3d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58dcc100553d60e799062860a67bf076"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a58dcc100553d60e799062860a67bf076">top6</a></td></tr>
<tr class="separator:a58dcc100553d60e799062860a67bf076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570e8d0eac614364447cacd0952355ff"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a570e8d0eac614364447cacd0952355ff">bottom2</a></td></tr>
<tr class="separator:a570e8d0eac614364447cacd0952355ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d1cdcdc326e4ab9da63ac956613c1e5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3d1cdcdc326e4ab9da63ac956613c1e5">decoderFault</a></td></tr>
<tr class="separator:a3d1cdcdc326e4ab9da63ac956613c1e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb4fad0eed2b6b1b9f2549c8daacd81"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 61 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0eb4fad0eed2b6b1b9f2549c8daacd81">illegalExecution</a></td></tr>
<tr class="separator:a0eb4fad0eed2b6b1b9f2549c8daacd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada40fe730f0251266c90c0e820f1b6f7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 59, 56 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ada40fe730f0251266c90c0e820f1b6f7">sveLen</a></td></tr>
<tr class="separator:ada40fe730f0251266c90c0e820f1b6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a683bc4d34bcd90ff65dd6a2dd777fd24"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 55, 48 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a683bc4d34bcd90ff65dd6a2dd777fd24">itstate</a></td></tr>
<tr class="separator:a683bc4d34bcd90ff65dd6a2dd777fd24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36d1a4972bd3dfd6000e73592e19500"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 55, 52 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa36d1a4972bd3dfd6000e73592e19500">itstateCond</a></td></tr>
<tr class="separator:aa36d1a4972bd3dfd6000e73592e19500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a7e278d9f50df4420a93ef82a58c938"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 51, 48 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4a7e278d9f50df4420a93ef82a58c938">itstateMask</a></td></tr>
<tr class="separator:a4a7e278d9f50df4420a93ef82a58c938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a076ad3f55fa030711b7faf0ae52d094e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 41, 40 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a076ad3f55fa030711b7faf0ae52d094e">fpscrStride</a></td></tr>
<tr class="separator:a076ad3f55fa030711b7faf0ae52d094e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e07af2c48df623125cd492d3bf7cf2e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 39, 37 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4e07af2c48df623125cd492d3bf7cf2e">fpscrLen</a></td></tr>
<tr class="separator:a4e07af2c48df623125cd492d3bf7cf2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7ae72f642ea90a8b22f8cd59e774d1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 36 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9f7ae72f642ea90a8b22f8cd59e774d1">thumb</a></td></tr>
<tr class="separator:a9f7ae72f642ea90a8b22f8cd59e774d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ebed7c0342827d3993960402b173fe"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 35 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a06ebed7c0342827d3993960402b173fe">bigThumb</a></td></tr>
<tr class="separator:a06ebed7c0342827d3993960402b173fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79293aabe9972f917d751c5072e55a48"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 34 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a79293aabe9972f917d751c5072e55a48">aarch64</a></td></tr>
<tr class="separator:a79293aabe9972f917d751c5072e55a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87eb437bca4f99b6b20ed07c6ae64f48"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 33 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a87eb437bca4f99b6b20ed07c6ae64f48">sevenAndFour</a></td></tr>
<tr class="separator:a87eb437bca4f99b6b20ed07c6ae64f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61dea9169857d9d9d839f01916aae386"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 32 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a61dea9169857d9d9d839f01916aae386">isMisc</a></td></tr>
<tr class="separator:a61dea9169857d9d9d839f01916aae386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb35c5f2e5a7fe539702a8d9caf70a0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abdb35c5f2e5a7fe539702a8d9caf70a0">instBits</a></td></tr>
<tr class="separator:abdb35c5f2e5a7fe539702a8d9caf70a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace5471290648d600af8f1bad2c3990bf"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 25 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ace5471290648d600af8f1bad2c3990bf">encoding</a></td></tr>
<tr class="separator:ace5471290648d600af8f1bad2c3990bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dec0eaa1e81dd161ebd5e7efcbbffc3"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3dec0eaa1e81dd161ebd5e7efcbbffc3">useImm</a></td></tr>
<tr class="separator:a3dec0eaa1e81dd161ebd5e7efcbbffc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e6ae5d5e0561c3c3948cb6089b73eb0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24, 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7e6ae5d5e0561c3c3948cb6089b73eb0">opcode</a></td></tr>
<tr class="separator:a7e6ae5d5e0561c3c3948cb6089b73eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84040578ddc3f8d8eac99c3e5bc81aa9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a84040578ddc3f8d8eac99c3e5bc81aa9">mediaOpcode</a></td></tr>
<tr class="separator:a84040578ddc3f8d8eac99c3e5bc81aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca53a21b51589688af27cf930598cc16"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aca53a21b51589688af27cf930598cc16">opcode24</a></td></tr>
<tr class="separator:aca53a21b51589688af27cf930598cc16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ab9e3be23281720533054e89a53234"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24, 23 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae1ab9e3be23281720533054e89a53234">opcode24_23</a></td></tr>
<tr class="separator:ae1ab9e3be23281720533054e89a53234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a863fd7dca7ec3ee732a5796156cdd9dd"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a863fd7dca7ec3ee732a5796156cdd9dd">opcode23_20</a></td></tr>
<tr class="separator:a863fd7dca7ec3ee732a5796156cdd9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a6c8d8982a18d524cfd5ecaa51f674"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a35a6c8d8982a18d524cfd5ecaa51f674">opcode23_21</a></td></tr>
<tr class="separator:a35a6c8d8982a18d524cfd5ecaa51f674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abba7614d6d4032b268f94b5fdb3f2723"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abba7614d6d4032b268f94b5fdb3f2723">opcode20</a></td></tr>
<tr class="separator:abba7614d6d4032b268f94b5fdb3f2723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147377a670c656c53109eac1b507e7f7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a147377a670c656c53109eac1b507e7f7">opcode22</a></td></tr>
<tr class="separator:a147377a670c656c53109eac1b507e7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05b075f885fa8f9fe696d1391dbe262"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab05b075f885fa8f9fe696d1391dbe262">opcode19_16</a></td></tr>
<tr class="separator:ab05b075f885fa8f9fe696d1391dbe262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e5669fadfd26481ac26309c95704df"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a80e5669fadfd26481ac26309c95704df">opcode19</a></td></tr>
<tr class="separator:a80e5669fadfd26481ac26309c95704df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b2332851c3bae645a1117b6e477f003"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8b2332851c3bae645a1117b6e477f003">opcode18</a></td></tr>
<tr class="separator:a8b2332851c3bae645a1117b6e477f003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4687167c0cd45e72b6e56c98e97fda5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac4687167c0cd45e72b6e56c98e97fda5">opcode15_12</a></td></tr>
<tr class="separator:ac4687167c0cd45e72b6e56c98e97fda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51bdc09d5eb196bf63861905c94667cf"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a51bdc09d5eb196bf63861905c94667cf">opcode15</a></td></tr>
<tr class="separator:a51bdc09d5eb196bf63861905c94667cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac926d24338395b2bf33fd0a53a2541f9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac926d24338395b2bf33fd0a53a2541f9">miscOpcode</a></td></tr>
<tr class="separator:ac926d24338395b2bf33fd0a53a2541f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a6b3d101b6013c030bff3a498df5ea"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">opc2</a></td></tr>
<tr class="separator:ab3a6b3d101b6013c030bff3a498df5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb73ded03238e5a5fb1baf102999dff"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5eb73ded03238e5a5fb1baf102999dff">opcode7</a></td></tr>
<tr class="separator:a5eb73ded03238e5a5fb1baf102999dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6f8df35055c90a9b0196aa47553e236"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad6f8df35055c90a9b0196aa47553e236">opcode6</a></td></tr>
<tr class="separator:ad6f8df35055c90a9b0196aa47553e236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad761a0a39c55fd6e2697d0a8db349f74"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad761a0a39c55fd6e2697d0a8db349f74">opcode4</a></td></tr>
<tr class="separator:ad761a0a39c55fd6e2697d0a8db349f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148177ccc2986c83dd4a609b6f384d07"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a148177ccc2986c83dd4a609b6f384d07">condCode</a></td></tr>
<tr class="separator:a148177ccc2986c83dd4a609b6f384d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a149b44b40a39b59880ff549cd3f76f08"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a149b44b40a39b59880ff549cd3f76f08">sField</a></td></tr>
<tr class="separator:a149b44b40a39b59880ff549cd3f76f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0fcbaa83545f8509301d6dee28c0775"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a></td></tr>
<tr class="separator:ae0fcbaa83545f8509301d6dee28c0775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada4e065139ef501b35aaec37db4a76cb"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ada4e065139ef501b35aaec37db4a76cb">rd</a></td></tr>
<tr class="separator:ada4e065139ef501b35aaec37db4a76cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31087ac9a3b292028c4ad67325c10f42"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a></td></tr>
<tr class="separator:a31087ac9a3b292028c4ad67325c10f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35b416a868dddc1a40eaa24e0c8a0fed"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a35b416a868dddc1a40eaa24e0c8a0fed">shiftSize</a></td></tr>
<tr class="separator:a35b416a868dddc1a40eaa24e0c8a0fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f1168cf4450bbca9df080baf8bc763c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6, 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a></td></tr>
<tr class="separator:a1f1168cf4450bbca9df080baf8bc763c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc244c12e01dc5f49d25a5c28c45b91"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a></td></tr>
<tr class="separator:a5cc244c12e01dc5f49d25a5c28c45b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1c544cde4504a8678c1ef37e06e4c3"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">up</a></td></tr>
<tr class="separator:ada1c544cde4504a8678c1ef37e06e4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b3e69649fab94ed6c08d7ba3da4c8f6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8b3e69649fab94ed6c08d7ba3da4c8f6">psruser</a></td></tr>
<tr class="separator:a8b3e69649fab94ed6c08d7ba3da4c8f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a577e5d458b463ab6c796507845dc0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">writeback</a></td></tr>
<tr class="separator:a31a577e5d458b463ab6c796507845dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6d7b8db808c1107ddbccebf436a63d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afa6d7b8db808c1107ddbccebf436a63d">loadOp</a></td></tr>
<tr class="separator:afa6d7b8db808c1107ddbccebf436a63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37aaffadefd170b80aef79cd5d716782"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a37aaffadefd170b80aef79cd5d716782">pubwl</a></td></tr>
<tr class="separator:a37aaffadefd170b80aef79cd5d716782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fcf5d70f200e4511a440bf788ea99e8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a></td></tr>
<tr class="separator:a6fcf5d70f200e4511a440bf788ea99e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5073825d20fe175b2e501f434294843d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5073825d20fe175b2e501f434294843d">rotate</a></td></tr>
<tr class="separator:a5073825d20fe175b2e501f434294843d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28574bba0dd55f9cef74c99b10872aa1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a28574bba0dd55f9cef74c99b10872aa1">immed11_0</a></td></tr>
<tr class="separator:a28574bba0dd55f9cef74c99b10872aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f2ddc5d85ac5133337e868b0353b79c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8f2ddc5d85ac5133337e868b0353b79c">immed7_0</a></td></tr>
<tr class="separator:a8f2ddc5d85ac5133337e868b0353b79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a8671620eb9548f17dcde17730c7704"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2a8671620eb9548f17dcde17730c7704">immedHi11_8</a></td></tr>
<tr class="separator:a2a8671620eb9548f17dcde17730c7704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788070cbd82f18fba35dd38f484a3a5f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a788070cbd82f18fba35dd38f484a3a5f">immedLo3_0</a></td></tr>
<tr class="separator:a788070cbd82f18fba35dd38f484a3a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab37888ec570d47cd773b7fbcea081e76"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab37888ec570d47cd773b7fbcea081e76">regList</a></td></tr>
<tr class="separator:ab37888ec570d47cd773b7fbcea081e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e4a68ca5c93c6136351d804b432b09"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a></td></tr>
<tr class="separator:a19e4a68ca5c93c6136351d804b432b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23a41aa58f7f5fa15596e2bb8260101"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae23a41aa58f7f5fa15596e2bb8260101">immed23_0</a></td></tr>
<tr class="separator:ae23a41aa58f7f5fa15596e2bb8260101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664d171927fcaea0586d5e07a842d0ed"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a664d171927fcaea0586d5e07a842d0ed">cpNum</a></td></tr>
<tr class="separator:a664d171927fcaea0586d5e07a842d0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0581dada61afa573e874673f32c0e21f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0581dada61afa573e874673f32c0e21f">fn</a></td></tr>
<tr class="separator:a0581dada61afa573e874673f32c0e21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb1dd177dcfe2a8a54a396f8942a098"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6bb1dd177dcfe2a8a54a396f8942a098">fd</a></td></tr>
<tr class="separator:a6bb1dd177dcfe2a8a54a396f8942a098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb3d9cdeadd83c1e0f761fd93e41bed"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aacb3d9cdeadd83c1e0f761fd93e41bed">fpRegImm</a></td></tr>
<tr class="separator:aacb3d9cdeadd83c1e0f761fd93e41bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83afc96fce969a3ca7bf5b9a0814192f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a83afc96fce969a3ca7bf5b9a0814192f">fm</a></td></tr>
<tr class="separator:a83afc96fce969a3ca7bf5b9a0814192f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad63095f7f8401aa65b72d4ad470ed251"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad63095f7f8401aa65b72d4ad470ed251">fpImm</a></td></tr>
<tr class="separator:ad63095f7f8401aa65b72d4ad470ed251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05de74247d1f83954775c8ab622d308d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a05de74247d1f83954775c8ab622d308d">punwl</a></td></tr>
<tr class="separator:a05de74247d1f83954775c8ab622d308d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0fd46367ffa22b8c551ce416b1af635"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad0fd46367ffa22b8c551ce416b1af635">m5Func</a></td></tr>
<tr class="separator:ad0fd46367ffa22b8c551ce416b1af635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b6832b48483f17e2fa17657b65b5681"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6b6832b48483f17e2fa17657b65b5681">topcode15_13</a></td></tr>
<tr class="separator:a6b6832b48483f17e2fa17657b65b5681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54618ab41d22eff82f262c7ec9eaa248"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13, 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a54618ab41d22eff82f262c7ec9eaa248">topcode13_11</a></td></tr>
<tr class="separator:a54618ab41d22eff82f262c7ec9eaa248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56b555ac8f00e1c3d511cb5093991829"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12, 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a56b555ac8f00e1c3d511cb5093991829">topcode12_11</a></td></tr>
<tr class="separator:a56b555ac8f00e1c3d511cb5093991829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb373112f14ae3ac9ee1547ea8796c71"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12, 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afb373112f14ae3ac9ee1547ea8796c71">topcode12_10</a></td></tr>
<tr class="separator:afb373112f14ae3ac9ee1547ea8796c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d5cbd7b71aad450deb3cf5173951dd5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1d5cbd7b71aad450deb3cf5173951dd5">topcode11_9</a></td></tr>
<tr class="separator:a1d5cbd7b71aad450deb3cf5173951dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2070ecffe70efd10bf4a16484a44568"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af2070ecffe70efd10bf4a16484a44568">topcode11_8</a></td></tr>
<tr class="separator:af2070ecffe70efd10bf4a16484a44568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba3263a29997941fff1ea45979e1fc74"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10, 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aba3263a29997941fff1ea45979e1fc74">topcode10_9</a></td></tr>
<tr class="separator:aba3263a29997941fff1ea45979e1fc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784cc09beeed701ee1ee16a5d3c88ba8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a784cc09beeed701ee1ee16a5d3c88ba8">topcode10_8</a></td></tr>
<tr class="separator:a784cc09beeed701ee1ee16a5d3c88ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053c550818d3d7c69c6a8613818d0b02"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a053c550818d3d7c69c6a8613818d0b02">topcode9_6</a></td></tr>
<tr class="separator:a053c550818d3d7c69c6a8613818d0b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2ec9248141bbc832da5b3ae71f3d89"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7a2ec9248141bbc832da5b3ae71f3d89">topcode7</a></td></tr>
<tr class="separator:a7a2ec9248141bbc832da5b3ae71f3d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc3120ee7635983b898f78a3e4847a31"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afc3120ee7635983b898f78a3e4847a31">topcode7_6</a></td></tr>
<tr class="separator:afc3120ee7635983b898f78a3e4847a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0408d1ed6aabf6aef3dbee132dff0fbe"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0408d1ed6aabf6aef3dbee132dff0fbe">topcode7_5</a></td></tr>
<tr class="separator:a0408d1ed6aabf6aef3dbee132dff0fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8169e52d0897c78d6ad7c6baa2137fde"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8169e52d0897c78d6ad7c6baa2137fde">topcode7_4</a></td></tr>
<tr class="separator:a8169e52d0897c78d6ad7c6baa2137fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600aa8a456fe1c296b0637bd42b0856a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a600aa8a456fe1c296b0637bd42b0856a">topcode3_0</a></td></tr>
<tr class="separator:a600aa8a456fe1c296b0637bd42b0856a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acea866606ca9154d79edb51b54ba56d9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28, 27 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acea866606ca9154d79edb51b54ba56d9">htopcode12_11</a></td></tr>
<tr class="separator:acea866606ca9154d79edb51b54ba56d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafd66a6cc31b25c1866bd20544b0d410"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 26, 25 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aafd66a6cc31b25c1866bd20544b0d410">htopcode10_9</a></td></tr>
<tr class="separator:aafd66a6cc31b25c1866bd20544b0d410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a054e7e05b6cec229bc2a25cb28ee8e35"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a054e7e05b6cec229bc2a25cb28ee8e35">htopcode9</a></td></tr>
<tr class="separator:a054e7e05b6cec229bc2a25cb28ee8e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77ff09a354c030c636ffb317fba6a72f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25, 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a77ff09a354c030c636ffb317fba6a72f">htopcode9_8</a></td></tr>
<tr class="separator:a77ff09a354c030c636ffb317fba6a72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e7d08483d50980b886f47038aa70c2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25, 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a32e7d08483d50980b886f47038aa70c2">htopcode9_5</a></td></tr>
<tr class="separator:a32e7d08483d50980b886f47038aa70c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7ec82d65806291eef9e912b929d41b6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad7ec82d65806291eef9e912b929d41b6">htopcode9_4</a></td></tr>
<tr class="separator:ad7ec82d65806291eef9e912b929d41b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcd75db3471df074ab27c0a4029bec43"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abcd75db3471df074ab27c0a4029bec43">htopcode8</a></td></tr>
<tr class="separator:abcd75db3471df074ab27c0a4029bec43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696d35a1424e6984c8048035002c02ff"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24, 23 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a696d35a1424e6984c8048035002c02ff">htopcode8_7</a></td></tr>
<tr class="separator:a696d35a1424e6984c8048035002c02ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d2a96213e66e9d114c8b0f06d8782f6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24, 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8d2a96213e66e9d114c8b0f06d8782f6">htopcode8_6</a></td></tr>
<tr class="separator:a8d2a96213e66e9d114c8b0f06d8782f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4fbdb5708f89ab3d33b2f92783e611"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24, 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3e4fbdb5708f89ab3d33b2f92783e611">htopcode8_5</a></td></tr>
<tr class="separator:a3e4fbdb5708f89ab3d33b2f92783e611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a622bda0e5299394342b03248fe940c4a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a622bda0e5299394342b03248fe940c4a">htopcode7</a></td></tr>
<tr class="separator:a622bda0e5299394342b03248fe940c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe8f19e472f4d984bd7a15191406fcc4"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afe8f19e472f4d984bd7a15191406fcc4">htopcode7_5</a></td></tr>
<tr class="separator:afe8f19e472f4d984bd7a15191406fcc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad497a847b64c09cf284e6bc712d12a06"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad497a847b64c09cf284e6bc712d12a06">htopcode6</a></td></tr>
<tr class="separator:ad497a847b64c09cf284e6bc712d12a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe4390c6a5722859ef1e14d8d4c1e1ed"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22, 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afe4390c6a5722859ef1e14d8d4c1e1ed">htopcode6_5</a></td></tr>
<tr class="separator:afe4390c6a5722859ef1e14d8d4c1e1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae85b791769fb12961ac8a88d908d2b49"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae85b791769fb12961ac8a88d908d2b49">htopcode5_4</a></td></tr>
<tr class="separator:ae85b791769fb12961ac8a88d908d2b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef4c96a8fc70513e9df91b39b6e5a93"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acef4c96a8fc70513e9df91b39b6e5a93">htopcode4</a></td></tr>
<tr class="separator:acef4c96a8fc70513e9df91b39b6e5a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f32bf73472250daddaae754de01fe18"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2f32bf73472250daddaae754de01fe18">htrn</a></td></tr>
<tr class="separator:a2f32bf73472250daddaae754de01fe18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9a55ca80a9dcd2a18533561c516f72"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0b9a55ca80a9dcd2a18533561c516f72">hts</a></td></tr>
<tr class="separator:a0b9a55ca80a9dcd2a18533561c516f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e4dbf55b82d4276e426334d24b2213"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac3e4dbf55b82d4276e426334d24b2213">ltopcode15</a></td></tr>
<tr class="separator:ac3e4dbf55b82d4276e426334d24b2213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea1c6d88ebd138e329034c7f4655171"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1ea1c6d88ebd138e329034c7f4655171">ltopcode11_8</a></td></tr>
<tr class="separator:a1ea1c6d88ebd138e329034c7f4655171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201d1cf402bf626b894060b5ad1f3197"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a201d1cf402bf626b894060b5ad1f3197">ltopcode7_6</a></td></tr>
<tr class="separator:a201d1cf402bf626b894060b5ad1f3197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d93855456ce62bde2d0694da903ac9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a00d93855456ce62bde2d0694da903ac9">ltopcode7_4</a></td></tr>
<tr class="separator:a00d93855456ce62bde2d0694da903ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af41cda76c6c37be2ad95775a8a5ba41f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af41cda76c6c37be2ad95775a8a5ba41f">ltopcode4</a></td></tr>
<tr class="separator:af41cda76c6c37be2ad95775a8a5ba41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85049a375e052b8b07b995fc06b5b221"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a85049a375e052b8b07b995fc06b5b221">ltrd</a></td></tr>
<tr class="separator:a85049a375e052b8b07b995fc06b5b221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cbf80597984fd27f74eb6ca71511b3d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7cbf80597984fd27f74eb6ca71511b3d">ltcoproc</a></td></tr>
<tr class="separator:a7cbf80597984fd27f74eb6ca71511b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ab05e75ee42d12eeb97cb285c90aa0"><td class="memItemLeft" align="right" valign="top">constexpr unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a92ab05e75ee42d12eeb97cb285c90aa0">MaxSveVecLenInBits</a> = 2048</td></tr>
<tr class="separator:a92ab05e75ee42d12eeb97cb285c90aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e0781069c9db6a655587c998fa70e1a"><td class="memItemLeft" align="right" valign="top">constexpr unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6e0781069c9db6a655587c998fa70e1a">MaxSveVecLenInBytes</a> = <a class="el" href="namespaceArmISA.html#a92ab05e75ee42d12eeb97cb285c90aa0">MaxSveVecLenInBits</a> &gt;&gt; 3</td></tr>
<tr class="separator:a6e0781069c9db6a655587c998fa70e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f75c1cb0664fc7e2ed9df30684eb932"><td class="memItemLeft" align="right" valign="top">constexpr unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6f75c1cb0664fc7e2ed9df30684eb932">MaxSveVecLenInWords</a> = <a class="el" href="namespaceArmISA.html#a92ab05e75ee42d12eeb97cb285c90aa0">MaxSveVecLenInBits</a> &gt;&gt; 5</td></tr>
<tr class="separator:a6f75c1cb0664fc7e2ed9df30684eb932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0485b5ad84467565dd3ee840c576d164"><td class="memItemLeft" align="right" valign="top">constexpr unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0485b5ad84467565dd3ee840c576d164">MaxSveVecLenInDWords</a> = <a class="el" href="namespaceArmISA.html#a92ab05e75ee42d12eeb97cb285c90aa0">MaxSveVecLenInBits</a> &gt;&gt; 6</td></tr>
<tr class="separator:a0485b5ad84467565dd3ee840c576d164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968b5a9bf5cdd9aa5e2090486e671fc3"><td class="memItemLeft" align="right" valign="top">constexpr unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a968b5a9bf5cdd9aa5e2090486e671fc3">VecRegSizeBytes</a> = <a class="el" href="namespaceArmISA.html#a6e0781069c9db6a655587c998fa70e1a">MaxSveVecLenInBytes</a></td></tr>
<tr class="separator:a968b5a9bf5cdd9aa5e2090486e671fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87f6c6060906e65144fe67c45524708"><td class="memItemLeft" align="right" valign="top">constexpr unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae87f6c6060906e65144fe67c45524708">VecPredRegSizeBits</a> = <a class="el" href="namespaceArmISA.html#a6e0781069c9db6a655587c998fa70e1a">MaxSveVecLenInBytes</a></td></tr>
<tr class="separator:ae87f6c6060906e65144fe67c45524708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aa781cc7c8b848124aed6f11be77dbc"><td class="memItemLeft" align="right" valign="top">constexpr unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9aa781cc7c8b848124aed6f11be77dbc">VecPredRegHasPackedRepr</a> = false</td></tr>
<tr class="separator:a9aa781cc7c8b848124aed6f11be77dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a72fcf2506592d17666292040d80ab941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72fcf2506592d17666292040d80ab941">&#9670;&nbsp;</a></span>ConstVecPredReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceArmISA.html#a72fcf2506592d17666292040d80ab941">ArmISA::ConstVecPredReg</a> = typedef ::<a class="el" href="classVecPredRegT.html">VecPredRegT</a>&lt;<a class="el" href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">VecElem</a>, <a class="el" href="namespaceArmISA.html#ab218c9299a312416b15409df8845fa5d">NumVecElemPerVecReg</a>, <a class="el" href="namespaceArmISA.html#a9aa781cc7c8b848124aed6f11be77dbc">VecPredRegHasPackedRepr</a>, true&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00078">78</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ac6a416402971e2277a15c0f3a41afb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6a416402971e2277a15c0f3a41afb79">&#9670;&nbsp;</a></span>ConstVecReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceArmISA.html#ac6a416402971e2277a15c0f3a41afb79">ArmISA::ConstVecReg</a> = typedef ::<a class="el" href="classVecRegT.html">VecRegT</a>&lt;<a class="el" href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">VecElem</a>, <a class="el" href="namespaceArmISA.html#ab218c9299a312416b15409df8845fa5d">NumVecElemPerVecReg</a>, true&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00072">72</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ad36464fd90576e0a9715e3466023d998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad36464fd90576e0a9715e3466023d998">&#9670;&nbsp;</a></span>FaultOffset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#ad36464fd90576e0a9715e3466023d998">ArmISA::FaultOffset</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2faults_8hh_source.html#l00061">61</a> of file <a class="el" href="arch_2arm_2faults_8hh_source.html">faults.hh</a>.</p>

</div>
</div>
<a id="adfa4383a15e8d717cff2a67c57059d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfa4383a15e8d717cff2a67c57059d6f">&#9670;&nbsp;</a></span>IntRegMap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::IntRegMap[<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb">NUM_ARCH_INTREGS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00304">304</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

</div>
</div>
<a id="ac24a19fc8c1c73e2fe34a8702696b8d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac24a19fc8c1c73e2fe34a8702696b8d0">&#9670;&nbsp;</a></span>MachInst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="namespaceArmISA.html#ac24a19fc8c1c73e2fe34a8702696b8d0">ArmISA::MachInst</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00054">54</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a22c791f30f21bc6bdd507a12564c5294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22c791f30f21bc6bdd507a12564c5294">&#9670;&nbsp;</a></span>RegContextParam</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef int <a class="el" href="namespaceArmISA.html#a22c791f30f21bc6bdd507a12564c5294">ArmISA::RegContextParam</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00550">550</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="aae09700313049a69ee04461da32b5fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae09700313049a69ee04461da32b5fce">&#9670;&nbsp;</a></span>RegContextVal</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef int <a class="el" href="namespaceArmISA.html#aae09700313049a69ee04461da32b5fce">ArmISA::RegContextVal</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00551">551</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a42b0fc957456cbf8ff030d246d0531ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42b0fc957456cbf8ff030d246d0531ae">&#9670;&nbsp;</a></span>VecElem</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">ArmISA::VecElem</a> = typedef uint32_t</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00070">70</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a970f0296c4c2e80572f3486994af454c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a970f0296c4c2e80572f3486994af454c">&#9670;&nbsp;</a></span>VecPredReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceArmISA.html#a970f0296c4c2e80572f3486994af454c">ArmISA::VecPredReg</a> = typedef ::<a class="el" href="classVecPredRegT.html">VecPredRegT</a>&lt;<a class="el" href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">VecElem</a>, <a class="el" href="namespaceArmISA.html#ab218c9299a312416b15409df8845fa5d">NumVecElemPerVecReg</a>, <a class="el" href="namespaceArmISA.html#a9aa781cc7c8b848124aed6f11be77dbc">VecPredRegHasPackedRepr</a>, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00076">76</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a26446c3afb165c28dc0dad67d7d0be19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26446c3afb165c28dc0dad67d7d0be19">&#9670;&nbsp;</a></span>VecPredRegContainer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceArmISA.html#a26446c3afb165c28dc0dad67d7d0be19">ArmISA::VecPredRegContainer</a> = typedef <a class="el" href="classVecPredRegT.html#a180fefb2551028d56505a9c5fe909e22">VecPredReg::Container</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00079">79</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a92bc7c1e009f7354e4403d0dcf1ac5a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92bc7c1e009f7354e4403d0dcf1ac5a1">&#9670;&nbsp;</a></span>VecReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceArmISA.html#a92bc7c1e009f7354e4403d0dcf1ac5a1">ArmISA::VecReg</a> = typedef ::<a class="el" href="classVecRegT.html">VecRegT</a>&lt;<a class="el" href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">VecElem</a>, <a class="el" href="namespaceArmISA.html#ab218c9299a312416b15409df8845fa5d">NumVecElemPerVecReg</a>, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00071">71</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a1194b62a5f0e3dcb7692117098c9ee81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1194b62a5f0e3dcb7692117098c9ee81">&#9670;&nbsp;</a></span>VecRegContainer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceArmISA.html#a1194b62a5f0e3dcb7692117098c9ee81">ArmISA::VecRegContainer</a> = typedef <a class="el" href="classVecRegT.html#aa06de536b226acd7b048ef0e5c9cdb75">VecReg::Container</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00073">73</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="aa4bdd4dc4a14c32c25d7ac85c1429880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4bdd4dc4a14c32c25d7ac85c1429880">&#9670;&nbsp;</a></span>VfpSavedState</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef int <a class="el" href="namespaceArmISA.html#aa4bdd4dc4a14c32c25d7ac85c1429880">ArmISA::VfpSavedState</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00213">213</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a id="a141b82638784c86e05cb062575ea850a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a141b82638784c86e05cb062575ea850a">&#9670;&nbsp;</a></span>XReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceArmISA.html#a141b82638784c86e05cb062575ea850a">ArmISA::XReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="neon64__mem_8hh_source.html#l00050">50</a> of file <a class="el" href="neon64__mem_8hh_source.html">neon64_mem.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ae824a80e2dd6fde2404cbc0a23624e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae824a80e2dd6fde2404cbc0a23624e85">&#9670;&nbsp;</a></span>ArmExtendType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmISA::ArmExtendType</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae824a80e2dd6fde2404cbc0a23624e85aef8bfb52222d017dd6e996bda0c385ae"></a>UXTB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae824a80e2dd6fde2404cbc0a23624e85ab1c3f97757ae75f0eaa35912117ec05e"></a>UXTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae824a80e2dd6fde2404cbc0a23624e85a00982934eaa994de86635ea0dbe0668c"></a>UXTW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae824a80e2dd6fde2404cbc0a23624e85aa37519fe63dd8a6f1693cf516196865a"></a>UXTX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae824a80e2dd6fde2404cbc0a23624e85adc06d50f4cfb43f583658b60264ec7c8"></a>SXTB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae824a80e2dd6fde2404cbc0a23624e85a0d91f42e5538fa94386518a1ba6ea285"></a>SXTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae824a80e2dd6fde2404cbc0a23624e85ae3b95017f56486ee43a7c0ea0709d925"></a>SXTW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae824a80e2dd6fde2404cbc0a23624e85a6d6430d082e156bca127216f7b46727f"></a>SXTX&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00539">539</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="aa2f84de7c24134154dbfb1cdab44b329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f84de7c24134154dbfb1cdab44b329">&#9670;&nbsp;</a></span>ArmShiftType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmISA::ArmShiftType</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277"></a>LSL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa2f84de7c24134154dbfb1cdab44b329ae0c22b98e6e977dba3ff8795a8ffa890"></a>LSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa2f84de7c24134154dbfb1cdab44b329a20f201776045f4e3ec27d8b5c13d1fa2"></a>ASR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa2f84de7c24134154dbfb1cdab44b329ab5da7c160991671bf093538933c45f79"></a>ROR&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00531">531</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="afbab0e7d68feea024ad3248f7ad74375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbab0e7d68feea024ad3248f7ad74375">&#9670;&nbsp;</a></span>ccRegIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375">ArmISA::ccRegIndex</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463"></a>CCREG_NZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504"></a>CCREG_C&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc"></a>CCREG_V&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="afbab0e7d68feea024ad3248f7ad74375a7f9d4587271dd31f76e51d2ae56fb317"></a>CCREG_GE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="afbab0e7d68feea024ad3248f7ad74375a1cf791afbfad527bf4df45171dabe798"></a>CCREG_FP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="afbab0e7d68feea024ad3248f7ad74375a4c4df99bb3d107d981ab4ff74c4620af"></a>CCREG_ZERO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="afbab0e7d68feea024ad3248f7ad74375a3b96bc8caa06e9de3e69d1b10b06c709"></a>NUM_CCREGS&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ccregs_8hh_source.html#l00045">45</a> of file <a class="el" href="ccregs_8hh_source.html">ccregs.hh</a>.</p>

</div>
</div>
<a id="a579034b38a29d99f94233b886eaeca64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a579034b38a29d99f94233b886eaeca64">&#9670;&nbsp;</a></span>ConditionCode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ArmISA::ConditionCode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a579034b38a29d99f94233b886eaeca64a07216c6179e4fd49a03d6ffa3f6aef70"></a>COND_EQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a579034b38a29d99f94233b886eaeca64abc12b398964d9ebbd9f7b8bdb5fe184f"></a>COND_NE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a579034b38a29d99f94233b886eaeca64a72dff715536b9c7b5ac561a92feab9d2"></a>COND_CS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a579034b38a29d99f94233b886eaeca64a4f5b62941425ae12f56280ca66699f6c"></a>COND_CC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a579034b38a29d99f94233b886eaeca64af630f69c524a4615fae386eecfe1a89e"></a>COND_MI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a579034b38a29d99f94233b886eaeca64a4524d7f0fd6aeff4a811f5c66c4dfc76"></a>COND_PL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a579034b38a29d99f94233b886eaeca64a963e579f1fd3de581a867034ee512c57"></a>COND_VS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a579034b38a29d99f94233b886eaeca64ad010a181d25e1aa3912d517adaf87537"></a>COND_VC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a579034b38a29d99f94233b886eaeca64abe203ff98a0053f5a903582e7a6b26e4"></a>COND_HI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a579034b38a29d99f94233b886eaeca64a65cc8d0105e14c6251575dc1f9e911e4"></a>COND_LS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a579034b38a29d99f94233b886eaeca64ab85dd8a0f8c0297f48cbb5eafca04296"></a>COND_GE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a579034b38a29d99f94233b886eaeca64a89c019f39ccd06964feb2aed0734277a"></a>COND_LT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a579034b38a29d99f94233b886eaeca64a0d28c5172e64189debd2eb61b0ef7801"></a>COND_GT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a579034b38a29d99f94233b886eaeca64ad0d1215e01f27f170486371a40831127"></a>COND_LE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d"></a>COND_AL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e"></a>COND_UC&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ccregs_8hh_source.html#l00064">64</a> of file <a class="el" href="ccregs_8hh_source.html">ccregs.hh</a>.</p>

</div>
</div>
<a id="adbdee757fb0decf1c2a0fd1a4c6499de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbdee757fb0decf1c2a0fd1a4c6499de">&#9670;&nbsp;</a></span>ConvertType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499de">ArmISA::ConvertType</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="adbdee757fb0decf1c2a0fd1a4c6499dea62faec709a02f0b8536a7ad4faa860f1"></a>SINGLE_TO_DOUBLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbdee757fb0decf1c2a0fd1a4c6499dea6305094101cff960bc0a2db6e8050c6f"></a>SINGLE_TO_WORD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbdee757fb0decf1c2a0fd1a4c6499dea766fae92abcaa5302d4ba4a767c341f7"></a>SINGLE_TO_LONG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbdee757fb0decf1c2a0fd1a4c6499dea84968213a1b058cec24a87cd37ffa327"></a>DOUBLE_TO_SINGLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbdee757fb0decf1c2a0fd1a4c6499deaec581436ed0e7e4117c14b7f91605a21"></a>DOUBLE_TO_WORD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbdee757fb0decf1c2a0fd1a4c6499dea591802bf76a2567e0f18e849d22040dc"></a>DOUBLE_TO_LONG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbdee757fb0decf1c2a0fd1a4c6499dea63fe36cca1dfcbb0283bdec54b3e2b08"></a>LONG_TO_SINGLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbdee757fb0decf1c2a0fd1a4c6499dea6829d38cdedb8a3b1cdd422a20b53f42"></a>LONG_TO_DOUBLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbdee757fb0decf1c2a0fd1a4c6499deaffe762b1120a7b9e86ef1eaa3cf00372"></a>LONG_TO_WORD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbdee757fb0decf1c2a0fd1a4c6499dea8c0d74c316992a218a2cb00267c30d3b"></a>LONG_TO_PS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbdee757fb0decf1c2a0fd1a4c6499deae2f480b485d2711688b55e5dcc29002a"></a>WORD_TO_SINGLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbdee757fb0decf1c2a0fd1a4c6499dea8759ad329386e607f98140d18efa2994"></a>WORD_TO_DOUBLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbdee757fb0decf1c2a0fd1a4c6499dea41c9adca4ef8e0d97fd75ff5de72980c"></a>WORD_TO_LONG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbdee757fb0decf1c2a0fd1a4c6499dead90b15eed8049690f3e21fad34dcb8ff"></a>WORD_TO_PS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbdee757fb0decf1c2a0fd1a4c6499deaf85edf1de77a9830512655e6ce91d327"></a>PL_TO_SINGLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbdee757fb0decf1c2a0fd1a4c6499dea7508b3923ce4384a3da49b587c24bb42"></a>PU_TO_SINGLE&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00554">554</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="ad5d04f9e450607e1fccc62bca061a42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5d04f9e450607e1fccc62bca061a42c">&#9670;&nbsp;</a></span>DecoderFault</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#ad5d04f9e450607e1fccc62bca061a42c">ArmISA::DecoderFault</a> : std::uint8_t</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instruction decoder fault codes in ExtMachInst. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad5d04f9e450607e1fccc62bca061a42ca063369a47cac45174bbc9f10056dd3e3"></a>OK&#160;</td><td class="fielddoc"><p>No fault. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad5d04f9e450607e1fccc62bca061a42ca2d2f4272ce4a016c05e19d4cb26524ed"></a>UNALIGNED&#160;</td><td class="fielddoc"><p>Unaligned instruction fault. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad5d04f9e450607e1fccc62bca061a42caa3f349f44fcdb00e74dda29425369525"></a>PANIC&#160;</td><td class="fielddoc"><p>Internal gem5 error. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00656">656</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a9134983853f4df163bc2c9603220112b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9134983853f4df163bc2c9603220112b">&#9670;&nbsp;</a></span>ExceptionClass</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ArmISA::ExceptionClass</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba18b36571f7d7d1cf72985b30e587769c"></a>EC_INVALID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b"></a>EC_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba70f2efd8933d26ce54e3ff106ae37130"></a>EC_TRAPPED_WFI_WFE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba6b6a2901c5dcc388a446c53a1c30169d"></a>EC_TRAPPED_CP15_MCR_MRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112bae21b8ed7f5f04b5de5922a25ee6cb321"></a>EC_TRAPPED_CP15_MCRR_MRRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba777c048599f099b075d277af7d383a86"></a>EC_TRAPPED_CP14_MCR_MRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112bad03a221dbfb44a44bacf30901820a705"></a>EC_TRAPPED_CP14_LDC_STC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112bac3113347d09c480039a4184f3b5c0b6a"></a>EC_TRAPPED_HCPTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba191ab131eb389ab9b27647ba4d295a7b"></a>EC_TRAPPED_SIMD_FP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba6710bcb37b062e3301e3b2ccd8f1e129"></a>EC_TRAPPED_CP10_MRC_VMRS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba80d9310ff47e719876f9ce6099131e8e"></a>EC_TRAPPED_BXJ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba8c840b89342cb681b75e086f2cfb2d46"></a>EC_TRAPPED_CP14_MCRR_MRRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112bacfa38b9658aa17d558dd31ffab819131"></a>EC_ILLEGAL_INST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba8b9c891cbcd7341a3cd18b3d5484ec49"></a>EC_SVC_TO_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112bada2c94ec3aa167837aa0b309378aec16"></a>EC_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba6a1cd84fc308ea5817b0513b81373415"></a>EC_HVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112bac3172217def2d8d02c3d60972a46d44b"></a>EC_SMC_TO_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba00b0b2221bee47923d892f95b894c902"></a>EC_SMC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112badd54423ae2ad1e3336a44cc191f67443"></a>EC_SVC_64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba4d8f21a15826f89e00b2aaa0a70bac8e"></a>EC_HVC_64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba089bbab6b0a13b88a06d4e2c92d1cad0"></a>EC_SMC_64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba400c09d1a60845430e03396d45423b33"></a>EC_TRAPPED_MSR_MRS_64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba60f11827677d8852b140e957d7b82f38"></a>EC_TRAPPED_SVE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112baae117f9fa8045e0433602fa6caf1da6d"></a>EC_PREFETCH_ABORT_TO_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112baee7b100b3afcb907c0280241cea737f9"></a>EC_PREFETCH_ABORT_LOWER_EL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112badaabd5985ab0e5966af60d1fe6b5d398"></a>EC_PREFETCH_ABORT_FROM_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba2f186e48fc132ed25f5400ff5c35e048"></a>EC_PREFETCH_ABORT_CURR_EL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112bacf75ea90cbb99d13fa8344000072d9dc"></a>EC_PC_ALIGNMENT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba92c71c02cfb0508f02f719812b05921f"></a>EC_DATA_ABORT_TO_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba72a9356904e83cc880d2965452107d7f"></a>EC_DATA_ABORT_LOWER_EL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba25eaf1b0d1aa10885e092e2e513cf68f"></a>EC_DATA_ABORT_FROM_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112baea9493060dcd2006da7506910c195ba5"></a>EC_DATA_ABORT_CURR_EL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba785d14726adf8fcf1c62e9c78be7e612"></a>EC_STACK_PTR_ALIGNMENT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112bac5c90fc60a7c44dfd99efc33bdef0819"></a>EC_FP_EXCEPTION&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba0923c6b477acd123b960496e540b0a58"></a>EC_FP_EXCEPTION_64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112bab6d9ddb9c9c9ef45b02ae4a62aa03f9a"></a>EC_SERROR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba1c78c2dfe6c7eecd66e4ab92f6ce5cde"></a>EC_SOFTWARE_BREAKPOINT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9134983853f4df163bc2c9603220112ba977165fe541200d4ed87bb31b5bdab86"></a>EC_SOFTWARE_BREAKPOINT_64&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00612">612</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a6b7c17b7a5b9b9b5c8f8610bd27ba98d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">&#9670;&nbsp;</a></span>ExceptionLevel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ArmISA::ExceptionLevel</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8"></a>EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5"></a>EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed"></a>EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325"></a>EL3&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00585">585</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a4a799572117142b00b7c1840363f331d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a799572117142b00b7c1840363f331d">&#9670;&nbsp;</a></span>FeExceptionBit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a4a799572117142b00b7c1840363f331d">ArmISA::FeExceptionBit</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a4a799572117142b00b7c1840363f331dac0158a13c1237d83a46e0dd9b5bae710"></a>FeDivByZero&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a4a799572117142b00b7c1840363f331dae74afddd36fe92ecfc6fcece0b57452e"></a>FeInexact&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a4a799572117142b00b7c1840363f331da2336125dcae7b4ec5c4b10a2c786d6f3"></a>FeInvalid&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a4a799572117142b00b7c1840363f331dabc7a6e711c7c5c39b20be9147a6d0dc7"></a>FeOverflow&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a4a799572117142b00b7c1840363f331da198afd3ab8f46c65b4a830064356bb59"></a>FeUnderflow&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a4a799572117142b00b7c1840363f331da9b93b7076b4c56d62db5defc0d9ca716"></a>FeAllExceptions&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00084">84</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a id="afbc381359eec27ffc1b211343bebfcd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbc381359eec27ffc1b211343bebfcd0">&#9670;&nbsp;</a></span>FeRoundingMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#afbc381359eec27ffc1b211343bebfcd0">ArmISA::FeRoundingMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="afbc381359eec27ffc1b211343bebfcd0a1287b4be5e0d5360d13b290ab9e76f75"></a>FeRoundDown&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="afbc381359eec27ffc1b211343bebfcd0ad085545f370a4e79fb05cb5bb16e1ef7"></a>FeRoundNearest&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="afbc381359eec27ffc1b211343bebfcd0acf7d85a93febfe8751d8c5e54c490c46"></a>FeRoundZero&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="afbc381359eec27ffc1b211343bebfcd0a236da094fd14ded45f75715791e7fd52"></a>FeRoundUpward&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00094">94</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a id="af0754743793ac27f62ea31d5b0cb3603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0754743793ac27f62ea31d5b0cb3603">&#9670;&nbsp;</a></span>FpDataType</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#af0754743793ac27f62ea31d5b0cb3603">ArmISA::FpDataType</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Floating point data types. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="af0754743793ac27f62ea31d5b0cb3603afe294cd6f9909150e9ab48cdebcc2caa"></a>Fp16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af0754743793ac27f62ea31d5b0cb3603a50b21607e666f7582bcab10be3a30e13"></a>Fp32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af0754743793ac27f62ea31d5b0cb3603a9827fcb63f1f5c7962e8056d676ede53"></a>Fp64&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="pred__inst_8hh_source.html#l00163">163</a> of file <a class="el" href="pred__inst_8hh_source.html">pred_inst.hh</a>.</p>

</div>
</div>
<a id="a07ad256fb288410cced38c60101221fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07ad256fb288410cced38c60101221fd">&#9670;&nbsp;</a></span>FPRounding</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">ArmISA::FPRounding</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a07ad256fb288410cced38c60101221fda1c7ce6822031c9512b99c53031586cf5"></a>FPRounding_TIEEVEN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a07ad256fb288410cced38c60101221fdaf71f5494d776a26aa48baffdbe7c7841"></a>FPRounding_POSINF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a07ad256fb288410cced38c60101221fda9fd77bb12388d1c90dcbb69e0fe496b8"></a>FPRounding_NEGINF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a07ad256fb288410cced38c60101221fda107dcf1a12f5b69030b73345de9ecbf8"></a>FPRounding_ZERO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a07ad256fb288410cced38c60101221fda1fde7a64fcf152f280e2e382c1df50f8"></a>FPRounding_TIEAWAY&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a07ad256fb288410cced38c60101221fdac5254c552d513575d10fa2ec7236ad48"></a>FPRounding_ODD&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="fplib_8hh_source.html#l00059">59</a> of file <a class="el" href="fplib_8hh_source.html">fplib.hh</a>.</p>

</div>
</div>
<a id="a5944639e8d6a3ef3fd6a51234896148a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5944639e8d6a3ef3fd6a51234896148a">&#9670;&nbsp;</a></span>InterruptTypes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148a">ArmISA::InterruptTypes</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a5944639e8d6a3ef3fd6a51234896148aa31f7e7de796c9ad975b49e7b67b9cb0b"></a>INT_RST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5944639e8d6a3ef3fd6a51234896148aa174c01e09b28d57161a9d13a619514ba"></a>INT_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5"></a>INT_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b"></a>INT_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5944639e8d6a3ef3fd6a51234896148aa397eab29ef44121fc27ae29a330fc03a"></a>INT_SEV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5944639e8d6a3ef3fd6a51234896148aacb28e5b9567a3c4b6327c35656abc3e4"></a>INT_VIRT_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5944639e8d6a3ef3fd6a51234896148aabcbcef9d4e51912d719e90e374f057cc"></a>INT_VIRT_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5944639e8d6a3ef3fd6a51234896148aa154f10fecd8bf0fe22e0b52255d27832"></a>NumInterruptTypes&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00104">104</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="a28f9c55fc1ae496fd36bca4b09be4a5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f9c55fc1ae496fd36bca4b09be4a5f">&#9670;&nbsp;</a></span>IntRegIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">ArmISA::IntRegIndex</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa795d26fae230cf254fdd4f77edad9551"></a>INTREG_R0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fab86d52254a113157e481b4f5fda8d7ee"></a>INTREG_R1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fac4b0181d6ba7e4db1e7d94f6e59cf6dc"></a>INTREG_R2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fad97b0731b6e4679fb684f7bc788d69d8"></a>INTREG_R3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa9242a7c30f693553a9d5307897c7a132"></a>INTREG_R4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faefa8f209bf4d479e04e030e8cf113dca"></a>INTREG_R5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fad81588966893f91133b667280c0b277f"></a>INTREG_R6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517"></a>INTREG_R7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538"></a>INTREG_R8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7"></a>INTREG_R9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42"></a>INTREG_R10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1"></a>INTREG_R11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25"></a>INTREG_R12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa0f08e8c1819f191e46de90d44365e072"></a>INTREG_R13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188"></a>INTREG_SP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa30d0654f15d5bc84f2c3bf5c86cacbe3"></a>INTREG_R14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b"></a>INTREG_LR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa65067348a53e65a155ca20d07fd6ef40"></a>INTREG_R15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff"></a>INTREG_PC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa17e99fa2491800d8a120768c94b3b319"></a>INTREG_R13_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fab6fff5b334286774f1e5b917de6875b1"></a>INTREG_SP_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faae37161fcde032c6d3e0148c829a7997"></a>INTREG_R14_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa5afa525410446c2a4e6d6f8a22f59362"></a>INTREG_LR_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa0683f8e7bc06cc01104df1ad117f9a22"></a>INTREG_R13_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faa378e038668be1f199952a8c6bfca88a"></a>INTREG_SP_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa8d4424ffe6ea7fbed6e1e7fe1902fe1f"></a>INTREG_R14_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa2ea9d06483bb2f534396bed9161a3656"></a>INTREG_LR_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa6e7a059a73881b7ae9dbde7bf6afa2f2"></a>INTREG_R13_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa5c6ea3068afed69a3b63d044991946ca"></a>INTREG_SP_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa06a7e8b810ae195220681ff33b0d16f3"></a>INTREG_R13_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa261e29325c8e9e8156483452c4702346"></a>INTREG_SP_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa1b85106f23d41d37cf5a8d9ad370d140"></a>INTREG_R14_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa100ee5f4a4b15bc243eb15fef969b0e8"></a>INTREG_LR_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fafc6d80c5248dd98dc561c83891678ccd"></a>INTREG_R13_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa8d2068cf3eada6761e4dc303546615b8"></a>INTREG_SP_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa211dcd7433181152f0df6e457ce66adb"></a>INTREG_R14_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa24efc441c7104a3ec9a627299518b727"></a>INTREG_LR_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa854785cd61620c8155780a019587dbe6"></a>INTREG_R13_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faacfcd44691bd848bffea29dbe4ce7eb4"></a>INTREG_SP_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa2590f7bcdc5e15ede411995b95c22acb"></a>INTREG_R14_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fae29b8fbe835bbaba4f463fb19676f966"></a>INTREG_LR_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fad249b418489f64b734b23bf091cbbe77"></a>INTREG_R8_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faade65cabf1d76da2635f7cd74a6de8f8"></a>INTREG_R9_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa549da86b9fb9587893297f03873c5165"></a>INTREG_R10_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa4e7cdf95aab53b3ca9b5d08bf0571994"></a>INTREG_R11_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa7090d919b9d77cdc36dffadd735b70fd"></a>INTREG_R12_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fadc1058c1e9e569ce5441a0bf2e2c6c53"></a>INTREG_R13_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa85f18d4dc9b91325c04ae3c86312283f"></a>INTREG_SP_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa6a69d5abf048b2db4be26a4bdb77b86f"></a>INTREG_R14_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa2950a9c60ed946c54bccdcbde26b7bf1"></a>INTREG_LR_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f"></a>INTREG_ZERO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e"></a>INTREG_UREG0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8"></a>INTREG_UREG1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faef9e339f357340dc9b166162b8b05fce"></a>INTREG_UREG2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa5ffd8f174f93ce584c127c5ac65d86b9"></a>INTREG_DUMMY&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa21fa949889362c27926c1965bb2073aa"></a>INTREG_SP0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faebb0b7237f827c636a9b4dcb78697c51"></a>INTREG_SP1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa47d7f27a4ebfdf0d925d7e413a376243"></a>INTREG_SP2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fab9cfebf5426e4b906daf98a086725f41"></a>INTREG_SP3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0"></a>NUM_INTREGS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb"></a>NUM_ARCH_INTREGS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa11667ebec0cf6e51f06c9afd1ac321a8"></a>INTREG_X0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa72e9584a5bcf36c0c6807f70a780703d"></a>INTREG_X1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fab6a07069db4c8339b8783f2f05c0f2b9"></a>INTREG_X2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa91a71b4e2718b8d68cae3d0360391617"></a>INTREG_X3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa145c8e94dae27b80afb92f88ea3f660c"></a>INTREG_X4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fac48f9c756ef4d3faaa14db6cb6a34ac3"></a>INTREG_X5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faf94cdb1965c8c1e683852276a68ea88a"></a>INTREG_X6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faf274b1e03b25a482fd22652e58688f56"></a>INTREG_X7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa70b3a95c291f0c8f60389cff3803725b"></a>INTREG_X8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa8cc83f64b8bc5c501c6eb8db0a8cb31b"></a>INTREG_X9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa27c11a411147cfc4d1ad67c0e2052523"></a>INTREG_X10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa1146bbf221995e1b112865c13ce1997b"></a>INTREG_X11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fade3f7cb1af10ac73ab0369b916e50c1e"></a>INTREG_X12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5face5cd8b84c66c979c5700efee0d705eb"></a>INTREG_X13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faeb183bee58f7c49b908bcca07681a6f2"></a>INTREG_X14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5facc6549302b9b4414b15a3c80d2ff9c1b"></a>INTREG_X15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faec63bcea0ee5a673d650b4f35fe2df25"></a>INTREG_X16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa9bc6d7c4e6cff9e64d031120b284d273"></a>INTREG_X17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faad79498a4941ed8317607c36503c476d"></a>INTREG_X18&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fac693208abb43d3b2d3c91e3417bed95b"></a>INTREG_X19&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa59d159c2e897d3a8bfbf83acd8c13752"></a>INTREG_X20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa6c3733ad34cb1f45c0847c9b901b3dcc"></a>INTREG_X21&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa65c4099f8266341c4c7b91b4e54e689f"></a>INTREG_X22&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa99bd4e79f31f68d55e53f39d4ef6ee07"></a>INTREG_X23&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fadcb563774c5d1340abbc5742872bcd36"></a>INTREG_X24&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa149fdeef30afff64167abdc7775af622"></a>INTREG_X25&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa42a223c89ba713dc35a5ea2b268415f5"></a>INTREG_X26&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa52b429d19699b2ae8d95adb8e34e132d"></a>INTREG_X27&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faab69f0371928619b6e80c964e82504e3"></a>INTREG_X28&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa3929de4e5fd328ceb3a5f797a0e0e4f9"></a>INTREG_X29&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fabafdd3dbc6d6ee3fc05507f59ac36d81"></a>INTREG_X30&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fac6174e1543018b24068f89d05ad6fc18"></a>INTREG_X31&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa67276c4a4871dba4b747f626c22ab01f"></a>INTREG_SPX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faa6b4eff7fb9d641124980406c410c675"></a>INTREG_R0_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa2d37b89d8ff28124efcc743edddef09f"></a>INTREG_R1_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faa477bc030d579c9920b1927baa5abc68"></a>INTREG_R2_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa47ecdb30e87120804ae09a6e42d82966"></a>INTREG_R3_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa12fcc33a8c858487d5b79ba7cd70dc90"></a>INTREG_R4_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5facaf5a3f5e41e77fa78aa3688462579a6"></a>INTREG_R5_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa030b8785cb795082ff79896932273963"></a>INTREG_R6_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa13dc9add076c6aba2fb7fb0c45990711"></a>INTREG_R7_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faccf83262b7d94823ef68b821cc2cbfb9"></a>INTREG_R8_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faafed189778663d1f41b93829339771f1"></a>INTREG_R9_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa1deb7b2fa95f327f7c233e9967335c6a"></a>INTREG_R10_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fad5468c10be570252205b1bcf4b6613fb"></a>INTREG_R11_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa3cdfb067c91ea38ca945abc0b2c4ad09"></a>INTREG_R12_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fae2c9df187178821cd2e767df926b1300"></a>INTREG_R13_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa2fd6e4f69786e7681ca27ff458e49c4d"></a>INTREG_SP_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faf5574685405f67d403956dc1eec4a163"></a>INTREG_R14_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fada8ffff55eda66556fcb1216209a22b4"></a>INTREG_LR_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa297f9a31328d7d5b5991c3bed2a91eda"></a>INTREG_R15_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fae260022ab3e71a250666de0b5db9d25d"></a>INTREG_PC_USR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa4cce7777e431331168ab5928e9718930"></a>INTREG_R0_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fab8c48c451fcefd986e0eb6fb21533f3e"></a>INTREG_R1_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fad8736059ea97c23d1909bdeb14de9bb7"></a>INTREG_R2_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faca9a4bc6b64ac8e886f55250ee22f393"></a>INTREG_R3_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faca5696205147cb274e41a2fdbb435a51"></a>INTREG_R4_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fae2dd7eae2c0b992089f31161c8294563"></a>INTREG_R5_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa778da4a4de4433d7f4c6bcc96c9b5d8f"></a>INTREG_R6_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faf67c2b4daab74726df4b73ac37954e39"></a>INTREG_R7_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fad4003fd65b029ee1de55d7ffa5a79808"></a>INTREG_R8_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa5282e0ea550467f6bcb3d1ab381a73cb"></a>INTREG_R9_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa5a00367367233ae06fca53e9c72dfd46"></a>INTREG_R10_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa043c73d2a0530f48d5a60583e4720855"></a>INTREG_R11_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa3398a3aa23d3138a0ea241b6d3fee709"></a>INTREG_R12_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa5cf4aee076b7f52a74c3fc771b37903b"></a>INTREG_PC_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa0f5d735d140c1fa2f04bd2440ff78daa"></a>INTREG_R15_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa027a7ad645774c09e352106ea6e452ea"></a>INTREG_R0_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fad6b699347cdf09ea86768f47b7ba50b9"></a>INTREG_R1_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faa8b23abab82da404cbb1b1fee6a6f5cd"></a>INTREG_R2_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fad404710e257948ada8d4b18af5bd523f"></a>INTREG_R3_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa826cd293caee6f8ea9ada6314e1fe069"></a>INTREG_R4_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa90760b47e401d9e0ddffa868bdb9b267"></a>INTREG_R5_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faf2fff3f773501d8807db60caf19561e8"></a>INTREG_R6_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faaf85783998bc4ea8d285073d081c5ed2"></a>INTREG_R7_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faf2c135f72d85e51a4d3901e927500f3f"></a>INTREG_R8_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5facb731dc688b6452016b515fff5caa625"></a>INTREG_R9_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fab60d5a9de1cf28565f66ae0ace8a18be"></a>INTREG_R10_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa3fb1c008d7f906feeb2cc46d76c8b5f7"></a>INTREG_R11_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faf854ee94d7cd8dd05270237f1d1d9442"></a>INTREG_R12_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa0d056ba6b4964cc762c38405f1a0e0b5"></a>INTREG_PC_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa1354185bf2dc8a119798e61a32aa26b3"></a>INTREG_R15_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fae21cb4c2b23ef34e42873ee078b5aa7b"></a>INTREG_R0_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa254a7192d5ce53152de6adfe5e8a399d"></a>INTREG_R1_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fae69fe108d0fd718c6ab8c05492c74116"></a>INTREG_R2_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa7aeb68ba42b8d82dd4e20bad4687ffbd"></a>INTREG_R3_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa4367d2fcd56528ca2d4fca437ce93895"></a>INTREG_R4_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fabb6d154d7b5f64b9c761ba07a0dfd9d7"></a>INTREG_R5_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa4c09e73ed88468d239a409fc859095be"></a>INTREG_R6_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa9b2b583d56531f72285790f9e63969a1"></a>INTREG_R7_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa07c75ae52968f3deb58e7625c248bb87"></a>INTREG_R8_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fabf6baa1e3c198fd45bcab6c6496802d5"></a>INTREG_R9_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa940874385fa44e00da3fc39b4626ed2e"></a>INTREG_R10_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa6eb63b8d6304d7cebf854055de6552f9"></a>INTREG_R11_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5facbcd4c6b249af9cd830a0c2ff60e91cc"></a>INTREG_R12_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa5e5e7e98566630677820a95e01674495"></a>INTREG_PC_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fad625e68c84cc02205bf30fef80c67549"></a>INTREG_R15_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa631ce2c82fc65edc5e9c1f819360085a"></a>INTREG_R0_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fad7df65668772c52582aa7aac475aec15"></a>INTREG_R1_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa742b885ee88a37b3643cad384e5438be"></a>INTREG_R2_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faef3703d10575af8c4c9357e6319651c9"></a>INTREG_R3_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa3cfde9763473f043d789e59c2dde8619"></a>INTREG_R4_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fab1f528fe33af8902f681e87a7efc52df"></a>INTREG_R5_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa3839f3a6b33de0caba5d663d99db6972"></a>INTREG_R6_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa7db354053046f4fee51f4f1d93483534"></a>INTREG_R7_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa2a48c8f11d6ddabba12997f307e1ff8f"></a>INTREG_R8_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa6cbfd6f390427297e19441a1f87270f4"></a>INTREG_R9_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa498b757e971f96f2c7b9211cb542d0f1"></a>INTREG_R10_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faaf33cc30a6278737378b6817934f372d"></a>INTREG_R11_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa67112ad7210f08b6b16f679fe2ab7a4e"></a>INTREG_R12_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa8e7a0f82e693199c9dce1dcc071ab1e8"></a>INTREG_LR_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa399d6f5f86827ffeaccd35a999f8c7df"></a>INTREG_R14_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa353f3d180ed602c67844d6e65c19089d"></a>INTREG_PC_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faf9f02847d6e58b84dabcc3e37d878461"></a>INTREG_R15_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa15af2b278f5f5f7d8e09912db9e20351"></a>INTREG_R0_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa41c1248ea41d1cbea1b2f6345f9c6571"></a>INTREG_R1_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa3957df7461c55dea05ee2f1751295b18"></a>INTREG_R2_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa0b27cefd0c310f3444b81f57208bab2a"></a>INTREG_R3_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa963a040ec33352ed71baea27948f0613"></a>INTREG_R4_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fae652f587ddf8ed3c5952322bf67a1d92"></a>INTREG_R5_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa5b1b2c30f9a96ade22d7d257dde8e979"></a>INTREG_R6_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa37405399fcf570ec8166fdc62e1bb4e6"></a>INTREG_R7_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fab9ecabfd1035a29ed2a8ed4537a6a274"></a>INTREG_R8_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa381fce4ca41439b2ed057278322cfc7d"></a>INTREG_R9_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa128a5a742880ed26ac4111e59131d987"></a>INTREG_R10_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa3ff6a9d12f2ce754cb276ebcb4dcabc3"></a>INTREG_R11_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa275d98a4fb104ad0f7d2e038438fdf54"></a>INTREG_R12_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa0a1789b5ec8329d7484b5bd6186050d7"></a>INTREG_PC_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa1b1d1f7d6434306bf73ddd8fe66ba855"></a>INTREG_R15_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5faea27a3bcff3fe016ffc812bdf8a33d9b"></a>INTREG_R0_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa68f8cccea17aba18fa7075b55babeabe"></a>INTREG_R1_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa2ee8351b4a3be9c41f6da02b1fed1b47"></a>INTREG_R2_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fab865345c8e271f63ebcc4dc4b836141b"></a>INTREG_R3_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa7d1cc5cd53f62105da3bf0584585838d"></a>INTREG_R4_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa5f00a81633df3d7f3b7a5ad56f87c9c2"></a>INTREG_R5_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fab1ca7f3b61b9f7292cf7f331ff3fa17a"></a>INTREG_R6_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fabb7affc0f89424ba6f8544f11fff4de3"></a>INTREG_R7_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fab4f0a3135a82aacd15b22ad49cf2f17c"></a>INTREG_R8_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa4d915f346871d6142a2f26960035da83"></a>INTREG_R9_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa0905d6cd940c2090be1163008fdcfed0"></a>INTREG_R10_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa6999e9d3c3a8974cf7e0170e6519f844"></a>INTREG_R11_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa9576d5a28426dfd093afcb8546e896e9"></a>INTREG_R12_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa2d24be3df1ae409e7dae81d759c3ba81"></a>INTREG_PC_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa67e074352ccf92607d9538362c6e7b3e"></a>INTREG_R15_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa23498ebf0cd35db7ae8196f08857b2d3"></a>INTREG_R0_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa10476d72d620f63638765adfa08c2bd5"></a>INTREG_R1_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa55abf531548c5b5ab786f3351f0489e8"></a>INTREG_R2_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa0f024c247e2e39c4862478c828aa4769"></a>INTREG_R3_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa3f312cc29898384df0115930dc74ed0e"></a>INTREG_R4_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa7dafea16ce483a5cfc993dc7f7ff065c"></a>INTREG_R5_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa1b520a8797a5d9f6d21cb7bc1df0960b"></a>INTREG_R6_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa1ba922e3a430d558a15e1a298e5fcb39"></a>INTREG_R7_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa21015ddc5a53bf809c8426d08d48be09"></a>INTREG_PC_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a28f9c55fc1ae496fd36bca4b09be4a5fa1046ebf585a0f289b4e651ddb2758138"></a>INTREG_R15_FIQ&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00053">53</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

</div>
</div>
<a id="a61e59682673124232fb275589cac9136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61e59682673124232fb275589cac9136">&#9670;&nbsp;</a></span>LookupLevel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a61e59682673124232fb275589cac9136">ArmISA::LookupLevel</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a61e59682673124232fb275589cac9136a7fc5a1f88601963a363cf5210c745707"></a>L0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a61e59682673124232fb275589cac9136a7f8bbd24717b53877dba856d54062202"></a>L1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a61e59682673124232fb275589cac9136ae25498139c7c639ad31bf3a04b171754"></a>L2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a61e59682673124232fb275589cac9136ae1e033c5e7f83ac3be01e3bdd98be0bb"></a>L3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a61e59682673124232fb275589cac9136affd18e7cd3e6b81c8c83ba1bbc94155f"></a>MAX_LOOKUP_LEVELS&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arm_2pagetable_8hh_source.html#l00077">77</a> of file <a class="el" href="arm_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a id="a95c4749b8e05d58cf7536163a9ce919c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95c4749b8e05d58cf7536163a9ce919c">&#9670;&nbsp;</a></span>MiscRegIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">ArmISA::MiscRegIndex</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba"></a>MISCREG_CPSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca629c5a91c7c38b30701184fd3e8c19b8"></a>MISCREG_SPSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080"></a>MISCREG_SPSR_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31"></a>MISCREG_SPSR_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cade4b60cfb1d5a208ea54f119692adc2a"></a>MISCREG_SPSR_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca523fc954142987a41e0ce0f88662fa0a"></a>MISCREG_SPSR_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe"></a>MISCREG_SPSR_ABT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad22e1e056516ed04bc079c3a3237878f"></a>MISCREG_SPSR_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7"></a>MISCREG_SPSR_UND&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2b9c16e2c454c387c4c34f4e185c55f2"></a>MISCREG_ELR_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca782403f98b3f18d1c87433562a046a27"></a>MISCREG_FPSID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664"></a>MISCREG_FPSCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca95c008bfb7e9778da090ead9cce7aeee"></a>MISCREG_MVFR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8b23d147e2f3f690f1b9468c67554e13"></a>MISCREG_MVFR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca48af8eafc532123e001df274b82f2de9"></a>MISCREG_FPEXC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cacd17b179bd7743948fb23339a9ab0262"></a>MISCREG_CPSR_MODE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca433dee61bef8154a3532959bc919a16b"></a>MISCREG_CPSR_Q&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca06562c3508fb0a2743cb7dd85b217a84"></a>MISCREG_FPSCR_EXC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caeed16351097472c356b961608e012a0e"></a>MISCREG_FPSCR_QC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caebc102a10019b30f1d434acc08b044c9"></a>MISCREG_LOCKADDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52"></a>MISCREG_LOCKFLAG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7d5f4af092d0d6f1cdf5b1e256ec7ffa"></a>MISCREG_PRRR_MAIR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6f2acf31e5ca5e8e6ae9d102f107e6a9"></a>MISCREG_PRRR_MAIR0_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caffb0275b290309b0b571ee1003c6d2fb"></a>MISCREG_PRRR_MAIR0_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab50f4edb6db6434a1b44ea5df597f4ed"></a>MISCREG_NMRR_MAIR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca17f17b1cd6d633386e5a20ba434b1099"></a>MISCREG_NMRR_MAIR1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca809e7378a36f758b44d41dd5bda5ad88"></a>MISCREG_NMRR_MAIR1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caeef899821c19dd5493d8bd98acffd4e4"></a>MISCREG_PMXEVTYPER_PMCCFILTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cace4697875a688fbf366db1453175e3c1"></a>MISCREG_SCTLR_RST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4"></a>MISCREG_SEV_MAILBOX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cafd6a9968c82040c289a1e8df818da64f"></a>MISCREG_DBGDIDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad0c33d11314b76e0a32fd3fbe22cdd80"></a>MISCREG_DBGDSCRint&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca478b8a28fe36eb44486d23ff8dcbb3e1"></a>MISCREG_DBGDCCINT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca961be58b8c0b6b5bc2ca04949e7679b6"></a>MISCREG_DBGDTRTXint&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8d07bae39efc0b9c68da735683f516be"></a>MISCREG_DBGDTRRXint&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cafc5fe7a8a67c23ea341d8f37663fbd61"></a>MISCREG_DBGWFAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca625a3d7760fdb6f7e1dbe7afb7b6533a"></a>MISCREG_DBGVCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf3a7952e077e31f4a675d079b0fee469"></a>MISCREG_DBGDTRRXext&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caddf7727958b9d1e8208be986fabc2edf"></a>MISCREG_DBGDSCRext&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3f67a83a03acadc124a5d4b792737b75"></a>MISCREG_DBGDTRTXext&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad8aa3ad8cc13c4373855ab9af86bace3"></a>MISCREG_DBGOSECCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca01fe07e33d61aa7ad08b13ebf16b2c96"></a>MISCREG_DBGBVR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5a632247658595cb525254dbaad4e207"></a>MISCREG_DBGBVR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca258fd4409311220f2f4cb87850a49b2a"></a>MISCREG_DBGBVR2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca17ee93911b58f3768f3c18c6902b1ccb"></a>MISCREG_DBGBVR3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca998c821161911d42793e6277561fca05"></a>MISCREG_DBGBVR4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4a27d265bd9b93ba58c7314d382b4677"></a>MISCREG_DBGBVR5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae9bb6f44ba0c38b197c3e1cc43b1facc"></a>MISCREG_DBGBCR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cadd69d0d9d5cdb26dc95d4cdc00201589"></a>MISCREG_DBGBCR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1c54dcc82d20ee17f0230e6804d857db"></a>MISCREG_DBGBCR2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca00f0962c4d775b1a0766fd8e95091f57"></a>MISCREG_DBGBCR3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4f18d35db8882fd43f143ceca18c2a09"></a>MISCREG_DBGBCR4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4b0104f4827c6731ebad1a824e435d79"></a>MISCREG_DBGBCR5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae1f72674a222210575779f5cac3347a9"></a>MISCREG_DBGWVR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca51e3d284a017d451a682113ff2b4dc7c"></a>MISCREG_DBGWVR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca610e55bccf2dc30f506faa5a6d35dbe5"></a>MISCREG_DBGWVR2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca75479d76b5a01de3376731957bfed9c0"></a>MISCREG_DBGWVR3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cabb516cf688d7b455bc3f8bf82a9a5002"></a>MISCREG_DBGWCR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab503d28882a4a55d063d95c8279f5862"></a>MISCREG_DBGWCR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca425351e8e603ee3de1861c4740b5ede5"></a>MISCREG_DBGWCR2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cacbeb6a30a69aadff4c1ef8aee710a362"></a>MISCREG_DBGWCR3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca14edc3740760601da02a2466a682f0b8"></a>MISCREG_DBGDRAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca11933c1152123a14de04c67c71849e5e"></a>MISCREG_DBGBXVR4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae488d1f7f7b3e2e615f752b8a7f1b45d"></a>MISCREG_DBGBXVR5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca741b75e42d5645b3b6338a49a5b089ea"></a>MISCREG_DBGOSLAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca50eda57820b2c08f648c12a1fc2c08a8"></a>MISCREG_DBGOSLSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf3209ab5f28cda42e64acc21f5af2252"></a>MISCREG_DBGOSDLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2ce8e4657177df47174237b894564f19"></a>MISCREG_DBGPRCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cadac3dcd7aa8414cee69738a65d6962a8"></a>MISCREG_DBGDSAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cafa7d062f7ae2b5bd5e5f0bfc08b21a8e"></a>MISCREG_DBGCLAIMSET&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6f1aa0ca6aae6ef3e624c2de4c54bd94"></a>MISCREG_DBGCLAIMCLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca95e3c9658146365b976bb16d331b2584"></a>MISCREG_DBGAUTHSTATUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa425566f70528c1fbc52a173be93dac4"></a>MISCREG_DBGDEVID2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7b0d05ca6d9bc6e14df98eed301a471e"></a>MISCREG_DBGDEVID1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa721f49c0676640923ce02ffb5682ec8"></a>MISCREG_DBGDEVID0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca83575b0ef8d6e228a8871db4e726740b"></a>MISCREG_TEECR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab113c71592638c5ee446fb6619cdff1d"></a>MISCREG_JIDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cafbcd03563973ad7b8180c82b286381a4"></a>MISCREG_TEEHBR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa2af19acb96e1a0d8eb8626bebdfb26e"></a>MISCREG_JOSCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4d826882684c582e3d48bc29e86be523"></a>MISCREG_JMCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cadc608e04cb976f686af795b444bc6832"></a>MISCREG_MIDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caad24ccdd262d2fda58c5818c16ce9d52"></a>MISCREG_CTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa6fd30cedd3f1cd6138bc919dfb16399"></a>MISCREG_TCMTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cace40afc520e485c32007d226062894b5"></a>MISCREG_TLBTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cadd221dda6f7809c358100c45f0724020"></a>MISCREG_MPIDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8aac71cc6d5777ddb1a51ae04972bae3"></a>MISCREG_REVIDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae3ff6125f3635480b95f7cc4eea900ff"></a>MISCREG_ID_PFR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cacdd627b13d30f6f82676f789b0e0c44c"></a>MISCREG_ID_PFR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2d551ec7da0544e4816550f590cb6801"></a>MISCREG_ID_DFR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5c98c3088aaac33f27695e1e71fe7cb3"></a>MISCREG_ID_AFR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca344b758a27d1db96e5bce041a14a4ed7"></a>MISCREG_ID_MMFR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab9036bd4d98170cbdbc70125a8ba9397"></a>MISCREG_ID_MMFR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca17ae208709284d34c21f53edb7d46aea"></a>MISCREG_ID_MMFR2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac3c9dfa10bb5aa634e1df2f7d7d9adb0"></a>MISCREG_ID_MMFR3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca68fe3af92534b9a943a114580b3c9d39"></a>MISCREG_ID_ISAR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf4cef18dbef50885e187adddd1327d9e"></a>MISCREG_ID_ISAR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca30812347ebd4dd4acb50048b317e9ed7"></a>MISCREG_ID_ISAR2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa4e546048874cb8aeb47584175559326"></a>MISCREG_ID_ISAR3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab58b694aa4d1972b88a238c813f87173"></a>MISCREG_ID_ISAR4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca097734a5fdc6fce17ce5caa5606af525"></a>MISCREG_ID_ISAR5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae77eb577ec63504b8bcdab694febc75f"></a>MISCREG_CCSIDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2feec33736b14518adcfe04c6528c522"></a>MISCREG_CLIDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caabcef3978aa7e1d659b66d0456565ac2"></a>MISCREG_AIDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3c709b276a04ec5ca9ee382b797dfcc5"></a>MISCREG_CSSELR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6a9b9c30060af89bcd822272c01d492a"></a>MISCREG_CSSELR_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4c370f735051c043ba9ab26b11272874"></a>MISCREG_CSSELR_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca132fc3bf23dbf11e3469c5793f36746a"></a>MISCREG_VPIDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac71e99c4e6f9de9760e1ea474af349d7"></a>MISCREG_VMPIDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1"></a>MISCREG_SCTLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca360b79ced0619e6a76eace131cf7c1b9"></a>MISCREG_SCTLR_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caad47953fcca722f8446003f5e293569f"></a>MISCREG_SCTLR_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6827da006da460886fdcd488c3a119a0"></a>MISCREG_ACTLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cadbfabfcfa5cd72d9318f1182698371ee"></a>MISCREG_ACTLR_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf0a6dfdeac78e2beb9ca7200cac44510"></a>MISCREG_ACTLR_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca56f5859b27c49381dd9e0d7f3310565d"></a>MISCREG_CPACR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8"></a>MISCREG_SCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5026f0ba544d51e04a56157937c96c42"></a>MISCREG_SDER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca227ca1dc43b4cc7be618d433e8e9bf07"></a>MISCREG_NSACR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5a527cd4f6298497a08d3a0b3ecc9e99"></a>MISCREG_HSCTLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5f2a71fb19040159bd7f06d1ac4f2b18"></a>MISCREG_HACTLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71"></a>MISCREG_HCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf7e2b1066807b219a7db0bdade16ace4"></a>MISCREG_HCR2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca97eecbdef114ffd3a77f279c034d909d"></a>MISCREG_HDCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae4a87918573b1f768605e2b9d9d8997f"></a>MISCREG_HCPTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6b82a84c0a0b651d68df7a89ad8d9509"></a>MISCREG_HSTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca86bba169e8dae53bfbcf575cb86b8c9b"></a>MISCREG_HACR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8"></a>MISCREG_TTBR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cadbdb28603fbdfc058f41deb1d137ba91"></a>MISCREG_TTBR0_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5d890479a542f2574d272d72236a6087"></a>MISCREG_TTBR0_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc"></a>MISCREG_TTBR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad4863ab6b44c7e15eb931f699a77f038"></a>MISCREG_TTBR1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca228d5d98d7495fd276a3c00da13afa20"></a>MISCREG_TTBR1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0"></a>MISCREG_TTBCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca16206c90c6020addfc5855ddc0edf038"></a>MISCREG_TTBCR_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca37fffb602030144c098b21feae5e242f"></a>MISCREG_TTBCR_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caaec739922d29ac6e2180c87616914737"></a>MISCREG_HTCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0323c35822c34ca5d438f8b9459bb21d"></a>MISCREG_VTCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca75883e1c671c8d333ef80bbb64c09233"></a>MISCREG_DACR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca91fd3899e4e3f3937f45d72d6a82ff36"></a>MISCREG_DACR_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf530d0b280efe4972eb3e8938cb5d4e5"></a>MISCREG_DACR_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca20a213d7fbe0563819180bb2de4914e4"></a>MISCREG_DFSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9e3593f2e94df1ec8b573b5526da3dee"></a>MISCREG_DFSR_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caebd4a8d7d38551eb6d4fe7415b0502a9"></a>MISCREG_DFSR_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac2645bfecf67b4eff0518ae7a7f8e95e"></a>MISCREG_IFSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3b75c42dd690680acb1f372d3d50a828"></a>MISCREG_IFSR_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1ee3e4aa78afdfddc8a1c9e3b78f1de6"></a>MISCREG_IFSR_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca96b0c3b1461ade48e19adb577bb93cd4"></a>MISCREG_ADFSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca30713d3a2ed09756107eb6ae1fcd339a"></a>MISCREG_ADFSR_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cadf1d91acb54a893cb24e02738f55456c"></a>MISCREG_ADFSR_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6d627cfe11c273e094f6cd72cde19ba9"></a>MISCREG_AIFSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cafb8ef96aa6f2191899bc591f2e91e46a"></a>MISCREG_AIFSR_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0acc7fa3cb5614a5496c5312cb399287"></a>MISCREG_AIFSR_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9de3dc5ae4c2c1c385a91aa9c337c710"></a>MISCREG_HADFSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2391321765440382f2cd26252cfca0fc"></a>MISCREG_HAIFSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caed4f4a6f8aae9686c22ae8d180f40ab8"></a>MISCREG_HSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca02fa0575976eba48928d8d99abe26a5a"></a>MISCREG_DFAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1e2fceaadd37053e716236ddd71e596d"></a>MISCREG_DFAR_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca70221da844bfb51ee592e571c59d8499"></a>MISCREG_DFAR_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca26989c87e432f012c3f2a5ae1c8a369f"></a>MISCREG_IFAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caeda63a65627f494779809ca66ad3c9b6"></a>MISCREG_IFAR_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3c24661983e158c2111c319db6fd4259"></a>MISCREG_IFAR_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca52f0ff1daa8b976035d238029243ec9a"></a>MISCREG_HDFAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca52a41307defcb5fb997785be15877013"></a>MISCREG_HIFAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6bb1943e82738f9d9ad7b6b9fea703b1"></a>MISCREG_HPFAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac520849cda3e57dafe97deb268f51eea"></a>MISCREG_ICIALLUIS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca09c2fb4dc38b9e741541a0cfbe304d22"></a>MISCREG_BPIALLIS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2963346f87bf29113a2fabb125b43f7a"></a>MISCREG_PAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cacc6c9003eba7e8809559c98fdab88523"></a>MISCREG_PAR_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa0d4562221fd93a8e87245f4a6d7b4af"></a>MISCREG_PAR_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca19b17f0b68316dea03aeabe1d2f3fa3f"></a>MISCREG_ICIALLU&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9e7bfa12f74d473450463db1e33d741b"></a>MISCREG_ICIMVAU&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3c32ca201c154253d03eebfb0d91542f"></a>MISCREG_CP15ISB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca930bf07d8e21a5f8c14ab7a7f4f51a19"></a>MISCREG_BPIALL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca105aed9c7e2f2e16133553c3a196c444"></a>MISCREG_BPIMVA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4c504a6482a2fce359e5444b953d7855"></a>MISCREG_DCIMVAC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4621addc92a17409cd39ea8a3a56e945"></a>MISCREG_DCISW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1ba962a047972a6f2f7dad79de7be02a"></a>MISCREG_ATS1CPR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0e72be333ef1543cc001ca9ae9f63445"></a>MISCREG_ATS1CPW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca24475198501dbf7113f730a6333b2718"></a>MISCREG_ATS1CUR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0e4fb818ffdf772cc11e4caa0543538b"></a>MISCREG_ATS1CUW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab9d125d426080bcc1d3499276d52e417"></a>MISCREG_ATS12NSOPR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa38f0b5aad0a2e942e7ff6852395674b"></a>MISCREG_ATS12NSOPW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3d31459809ae96d11b5f52bca0671ef3"></a>MISCREG_ATS12NSOUR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf62e36359ee757b41e53c409ba9bfc69"></a>MISCREG_ATS12NSOUW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5f8c34a72d98f59b94c2f3240a27d249"></a>MISCREG_DCCMVAC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca526b5d91a26031db9be2c378d6d49b1f"></a>MISCREG_DCCSW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8993ca0a3d88818ee3ba6d818c7389b8"></a>MISCREG_CP15DSB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad5f944d0e42a8a775062bf09da6e2044"></a>MISCREG_CP15DMB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4140ce7be1e3e8798bd4d8751658cbfd"></a>MISCREG_DCCMVAU&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca494bf0d57bf385f3390e316e04cf78ae"></a>MISCREG_DCCIMVAC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca96687d142f592ea8af69b94e729d349c"></a>MISCREG_DCCISW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca20c0c15b945aded913fccb58caa31112"></a>MISCREG_ATS1HR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caafd2fc15216221de638c65ab6deeb9ff"></a>MISCREG_ATS1HW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad33f7d3ef73f518dba36b6cc5c881627"></a>MISCREG_TLBIALLIS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4d06fd3e9f671633ce1d5b151c5d3455"></a>MISCREG_TLBIMVAIS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf6b27f38425b6c7e5b13119c1a5b1754"></a>MISCREG_TLBIASIDIS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca11b8f3d7eb754bba1890b23ac9267a73"></a>MISCREG_TLBIMVAAIS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac925f522cf9fe7db42f30941a2845ad9"></a>MISCREG_TLBIMVALIS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca614e290a75dfe812ebc6b0854d0b9e64"></a>MISCREG_TLBIMVAALIS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad570b36e9185493a099894f58018fac0"></a>MISCREG_ITLBIALL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3f3bdac3de8737bd96516a00f0a24e2b"></a>MISCREG_ITLBIMVA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8e66b41d02fe712ea99dc3560cc01537"></a>MISCREG_ITLBIASID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca055d59fa0781ac72026b011dea0490cf"></a>MISCREG_DTLBIALL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2bc0f84891bd9bced655f99817c7d73a"></a>MISCREG_DTLBIMVA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cabe867f0cb674ef1a887da582894ea161"></a>MISCREG_DTLBIASID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0272e4641b1c33ec30a95b8d5b5b7274"></a>MISCREG_TLBIALL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab0d3898aa2aaf2fffd4953283d284b88"></a>MISCREG_TLBIMVA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caacb8cbb1c501ab158fedd21b52fa2220"></a>MISCREG_TLBIASID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7c70c1eac0935c3d1c30e66f5061b063"></a>MISCREG_TLBIMVAA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca39a4d42042f5ad9406036e86161f2387"></a>MISCREG_TLBIMVAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab7ae914e1dccd2d93763a75ead2e4569"></a>MISCREG_TLBIMVAAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6420877bd761c21ac477798a2ea02e62"></a>MISCREG_TLBIIPAS2IS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caef63881c3b7a8da8f95f61673ddb8e90"></a>MISCREG_TLBIIPAS2LIS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4150e901d1d2e854c6cf9acb17e393f1"></a>MISCREG_TLBIALLHIS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cabb07e768de8f795296ebe9016671de9e"></a>MISCREG_TLBIMVAHIS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac7e1f92dfd7376c6f131741bc378213a"></a>MISCREG_TLBIALLNSNHIS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2d2a0da4d7c159212d976b8d91bb8d94"></a>MISCREG_TLBIMVALHIS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caeb357d06b7dc27fb1102ecf3087eda61"></a>MISCREG_TLBIIPAS2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab389cff3fc3d7724ff3bcd0f96c48efc"></a>MISCREG_TLBIIPAS2L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca983e18aec06c285abd5bd897534dd48c"></a>MISCREG_TLBIALLH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cafd10239b4680f6b68b0956c00f29f82d"></a>MISCREG_TLBIMVAH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca69a89ff15c69327578136c4d1cbeac4b"></a>MISCREG_TLBIALLNSNH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf6e99558b5b893424f9adb0706aa5122"></a>MISCREG_TLBIMVALH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6c0878622bb5a09bfd8c9c2e2aee6ae7"></a>MISCREG_PMCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca321cd68d20e446a5e1a55c74e76fc6de"></a>MISCREG_PMCNTENSET&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caea436a3e430f315b9d1d7a6acda490ca"></a>MISCREG_PMCNTENCLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8f51cb9d87fda471d6ac27e0e7ed913e"></a>MISCREG_PMOVSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf61d2a797d4a236a4e30dfce469e7012"></a>MISCREG_PMSWINC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4f5156e0329d8e4f9679e5ffbcf0dd24"></a>MISCREG_PMSELR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6098b290b2acb54d08ee1edf6e744cdc"></a>MISCREG_PMCEID0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9c15ee0be44959a35f9bcbf89cdfe860"></a>MISCREG_PMCEID1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caea053362393cd899b0be0b89d3303b88"></a>MISCREG_PMCCNTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1795a5b53662203982bd6cf652fdc4e2"></a>MISCREG_PMXEVTYPER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cafd4d09e4411c008eea38ee2f1c7fa73f"></a>MISCREG_PMCCFILTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7c205f86d838cf3a43c3b01a770a1069"></a>MISCREG_PMXEVCNTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9d02d13e284353bcfa07166b9232c2b2"></a>MISCREG_PMUSERENR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab2349af53dbd391bd4122bd23c41e2a6"></a>MISCREG_PMINTENSET&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8ffaa3d3de1b9320a204347feb465258"></a>MISCREG_PMINTENCLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5c4a6fba359353a9ce354a9a1d36ee6a"></a>MISCREG_PMOVSSET&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4c0eb4a6ce76f0de03e15a2152f190ac"></a>MISCREG_L2CTLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa56a3db1e493ee0a195e0e928d3618ca"></a>MISCREG_L2ECTLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca558657ebddea41bb1fc2cf61e725f6a9"></a>MISCREG_PRRR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf1c70bb7740522e70853ddcccadcafd2"></a>MISCREG_PRRR_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7ba24512a6aab95e9a1e763094e58768"></a>MISCREG_PRRR_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4f258252d52941bc7a97300ab7fd967e"></a>MISCREG_MAIR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca637951971f3b1c324a1252dc8400e25f"></a>MISCREG_MAIR0_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7688d9a9027880be557ecc4a4a44f850"></a>MISCREG_MAIR0_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac979e506d9ce19425eb582d6acd8cee0"></a>MISCREG_NMRR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa5cd859db6e65607457beba177f35f1a"></a>MISCREG_NMRR_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cadb5195e5ac00cd47d7fc05f07ac1bf44"></a>MISCREG_NMRR_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca890e14915a3e3da7c6637e71f8884633"></a>MISCREG_MAIR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6e343b2629395f8381a99dc0b568b5b7"></a>MISCREG_MAIR1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa9ff1304279ff33defd2825565693a27"></a>MISCREG_MAIR1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0797215d149dd6d506aa742e4bddabc1"></a>MISCREG_AMAIR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cabdc26bc927a78f7676608b0df499c452"></a>MISCREG_AMAIR0_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6f30922fe5c4bed97f82b8a4e2de95f8"></a>MISCREG_AMAIR0_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca81deed498a989d6b3bf8739c22e3bdf0"></a>MISCREG_AMAIR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9b1e431b1deb229ca867f62f2cfc804b"></a>MISCREG_AMAIR1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf89176d0db6dc593e97f9e2260da8e60"></a>MISCREG_AMAIR1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cacb4f149cac7b3dde2aa3e97a1d1a2fc6"></a>MISCREG_HMAIR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1a81addb4a201f2a0d39f636b094bc23"></a>MISCREG_HMAIR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca74933780e70d0bdef84b7904095afa76"></a>MISCREG_HAMAIR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caaec2daa7bbbb3428af2f6008e9fd2cca"></a>MISCREG_HAMAIR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7c75d790c0b82fa49e3891e5fa334e1e"></a>MISCREG_VBAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8c7c94809ec7620e5e3b759d871349cb"></a>MISCREG_VBAR_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6d7e11b1bdc559e11bd2ca9ff1bb9634"></a>MISCREG_VBAR_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac81ed598242aa264e2a1ae14f8eb8710"></a>MISCREG_MVBAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5bbbdc2d64664758f481261aa5707d07"></a>MISCREG_RMR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf84c258967a8d4832795785a8ac961b5"></a>MISCREG_ISR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad31e9d4cb740f361765b5604985f048f"></a>MISCREG_HVBAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cade4d2d07245f7d11114d07de45d87ab7"></a>MISCREG_FCSEIDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c"></a>MISCREG_CONTEXTIDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5d614118e4e4da7dcf6dd0fc0a67273c"></a>MISCREG_CONTEXTIDR_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5727d2d818f2238d0a4f8f8ad423b4e4"></a>MISCREG_CONTEXTIDR_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab6caebec784f3ce62f3b9a8f9980b923"></a>MISCREG_TPIDRURW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca734118a5dc5edb5ab5354deb9ff7a54f"></a>MISCREG_TPIDRURW_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca04d2b7195db0e6d54cc763768235ce2c"></a>MISCREG_TPIDRURW_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6b74e3f18bf8eacd7b5a7881b97a2733"></a>MISCREG_TPIDRURO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5e01f5588ce5af1923fe2c9b9396388e"></a>MISCREG_TPIDRURO_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae12ab3dca3c9ad7115bce2fdfeac2d26"></a>MISCREG_TPIDRURO_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caacad0c4dbe020a85e34a289c36f5ed24"></a>MISCREG_TPIDRPRW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2233dd0b61574c4fb8a10954c7b69dce"></a>MISCREG_TPIDRPRW_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caeb8baab86dc23b0107ef21ada2f9218a"></a>MISCREG_TPIDRPRW_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3ed1d63b8da44a9df605f926d2202a7c"></a>MISCREG_HTPIDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0f74fcabaec0585fa64fdd5320ac8460"></a>MISCREG_CNTFRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caed93090a1aa63572ce90982348465372"></a>MISCREG_CNTKCTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab242418e6715eb2d32569a483e006167"></a>MISCREG_CNTP_TVAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca164be448aa87f27c9759f6f7dda14f58"></a>MISCREG_CNTP_TVAL_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca932d20409b9d7e492fcdd2f87bb24322"></a>MISCREG_CNTP_TVAL_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca204a6d2cd0a99834e0d6e537bfc620b8"></a>MISCREG_CNTP_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad5a770f276896a6ef69653e5a89af9ce"></a>MISCREG_CNTP_CTL_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8582718fbcafca74cccd4080525803f1"></a>MISCREG_CNTP_CTL_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca653e9ff9c2a68888f026be73522561e5"></a>MISCREG_CNTV_TVAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7dff860856caeb9e32f0a69f5c81c2dd"></a>MISCREG_CNTV_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5c78e264cbf6b3f4975f5d40f327d1f0"></a>MISCREG_CNTHCTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca267abed97aec857351e10aec7e93159a"></a>MISCREG_CNTHP_TVAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca145142160e70a4a7f8201eb06236a6db"></a>MISCREG_CNTHP_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9d7c7b073cd97ad75189f18954f6cf38"></a>MISCREG_IL1DATA0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca78cf2711978db55fa370dd476f50f185"></a>MISCREG_IL1DATA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae244898bc52407953b578115213b95d1"></a>MISCREG_IL1DATA2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5fc8fc03dfc2bfa95c4795a32af3558e"></a>MISCREG_IL1DATA3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca589a2bbecb770361048051107af9b2e8"></a>MISCREG_DL1DATA0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9444f992a8ec635c1bc4ca690b712c07"></a>MISCREG_DL1DATA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7b3d239a9ac0a5c10dabdd0c0e149715"></a>MISCREG_DL1DATA2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca02711b638e935162da0c9fc1020a372b"></a>MISCREG_DL1DATA3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0acf71b9c9e299b4b2b0b6f0b933f92b"></a>MISCREG_DL1DATA4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5c4c3a121ae62bc47d81eb1d02afa35c"></a>MISCREG_RAMINDEX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca348f7979425530dfc3e3f5feb6f80e99"></a>MISCREG_L2ACTLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caff51c37c27515037f51b65ae34a358c6"></a>MISCREG_CBAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6f17e06a75d4a8dd7543708ac3cff02a"></a>MISCREG_HTTBR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caeb8a6ed844e484a42d84318742e9ad1d"></a>MISCREG_VTTBR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5b48045b79595b2d016c3d11c39f4882"></a>MISCREG_CNTPCT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caeb45e6814275b8ce1dece3fd413849ff"></a>MISCREG_CNTVCT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5235ab07f4e67209c7410ffc44205f58"></a>MISCREG_CNTP_CVAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cafeaa4e0c78938b56d14b10733cfd6b3a"></a>MISCREG_CNTP_CVAL_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cacc713877fe0164c48eab522d12585334"></a>MISCREG_CNTP_CVAL_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0f4f807da435a90439a6f345fc410947"></a>MISCREG_CNTV_CVAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca384f75e1bfc9f600f494e201aa41e21e"></a>MISCREG_CNTVOFF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cada0a86c3391596b18b194e09c8d34c69"></a>MISCREG_CNTHP_CVAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2e79d1b20a6e03d1802ed28e27f02074"></a>MISCREG_CPUMERRSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0c9c55d3b980183f00c586e739aa25b9"></a>MISCREG_L2MERRSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8bbac5b442fa15033f9b4e32526f82c8"></a>MISCREG_MDCCINT_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caae533e48f793f5139763d4638528b556"></a>MISCREG_OSDTRRX_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca317697326270d47155260c40ce6259e5"></a>MISCREG_MDSCR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3d963376ed236c4d861be28535838e90"></a>MISCREG_OSDTRTX_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0b184633975c07ad39099d7efb72041c"></a>MISCREG_OSECCR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6af09afeaba6fa626e24892228928664"></a>MISCREG_DBGBVR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab48099f22a354b77f683dc444bf7e990"></a>MISCREG_DBGBVR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca20d2f3714736bc458cb269533ece56fe"></a>MISCREG_DBGBVR2_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3a8fb90a0f508211ddc61b997445ce11"></a>MISCREG_DBGBVR3_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0624985dbb340347015088b416ceecc6"></a>MISCREG_DBGBVR4_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8669378819cd9e8dd80fde892d183438"></a>MISCREG_DBGBVR5_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca442a2aa8e1aad5b50b7a661fa1f517e2"></a>MISCREG_DBGBCR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad37433b705a35844eb2cb5f838afd1e8"></a>MISCREG_DBGBCR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa14d98ff17624f2ec3b723354c52e2a6"></a>MISCREG_DBGBCR2_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5fb91fd431c6a4e0be458c90e6a29adb"></a>MISCREG_DBGBCR3_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac8a05bc7f1ad90c6c5cc7b4da917d2f6"></a>MISCREG_DBGBCR4_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3e71c39530c65cca0801a0fa32871c19"></a>MISCREG_DBGBCR5_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab455203167877789126afb18202d4064"></a>MISCREG_DBGWVR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa71539e0fd351ee495eb07a9617ae926"></a>MISCREG_DBGWVR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca274cf462218c66557b33b553700857f3"></a>MISCREG_DBGWVR2_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf6b331250e6c5857b3e545c425cfb4c6"></a>MISCREG_DBGWVR3_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf298f3fb770fe84c684af6e11595505e"></a>MISCREG_DBGWCR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad943c32f0c3c41495ef83e147f2752a6"></a>MISCREG_DBGWCR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca75abb870489ba7dba8d18a8a1cbcc680"></a>MISCREG_DBGWCR2_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caca959f0f0c5785fe8a50a5e34db70e7d"></a>MISCREG_DBGWCR3_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8e1432da438477b842146740ffb0c9c7"></a>MISCREG_MDCCSR_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3293d81dda2ea964a65e2c0dcc610451"></a>MISCREG_MDDTR_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2497af90801e9f0a82ed930f802cc037"></a>MISCREG_MDDTRTX_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca94e6980de92a64f21f81f5c874cdf371"></a>MISCREG_MDDTRRX_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad3b5c9e30645641773f0e908ca6204d3"></a>MISCREG_DBGVCR32_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca84d2ad3caaee9bc2e98a55dd0d5c33a1"></a>MISCREG_MDRAR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4325d838577e354057a77074c9477e30"></a>MISCREG_OSLAR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca55010240f53c04300fbe302ad91dbc7e"></a>MISCREG_OSLSR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca47be45c7e49a6509d835e74c335b662a"></a>MISCREG_OSDLR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac70ccdf761a3ba0d6cd0df6a14f5453d"></a>MISCREG_DBGPRCR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae2f3fab5215967ec68911492d6f7a29c"></a>MISCREG_DBGCLAIMSET_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac1828660bcc74c7f3439fb6974e06c6f"></a>MISCREG_DBGCLAIMCLR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0dd3718f96f8b90b6d74a1077bfbd30e"></a>MISCREG_DBGAUTHSTATUS_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6e789b8daadca7673a3490bd44b1e6e9"></a>MISCREG_TEECR32_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8cd5c111cd6a409e3c21804ae740e9c2"></a>MISCREG_TEEHBR32_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca87c650300c5e82bd513de83eafa1cd20"></a>MISCREG_MIDR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac35c2c26bf6a839a1844bd85c46b2e83"></a>MISCREG_MPIDR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca50526cd630e5e08a859f6d813e08f454"></a>MISCREG_REVIDR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca836bcadf67c2d6d974fbcba5cddf3fa8"></a>MISCREG_ID_PFR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca962c74969b7bb73ee12333c3bbd67648"></a>MISCREG_ID_PFR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca12b84daa436a1291c54089e563bfe62b"></a>MISCREG_ID_DFR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4fcdcf5d42b038aec56245b26f336970"></a>MISCREG_ID_AFR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca33d14b57ec8b269c5c409096bb74cda1"></a>MISCREG_ID_MMFR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca79222ec543bb810d3637020c4749f7d5"></a>MISCREG_ID_MMFR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caeb02a081492ecb47ea1d668cd44e235b"></a>MISCREG_ID_MMFR2_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad8c0cb8d02a6667fbef6a6d3465b1fcf"></a>MISCREG_ID_MMFR3_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca27d52077fda3009c61f6232af71e6a6d"></a>MISCREG_ID_ISAR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1fb28a1636c89fab4e493cb9a2d35b37"></a>MISCREG_ID_ISAR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca546a387dad3b59fcf44338573016a30d"></a>MISCREG_ID_ISAR2_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca48c8ccd2ccfec6ae009c048e71a382ad"></a>MISCREG_ID_ISAR3_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca263ee57b033cd71a1f1746e85671b0b0"></a>MISCREG_ID_ISAR4_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca75f4260c445fea4c3a1473d21d37ad27"></a>MISCREG_ID_ISAR5_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca917109c17558734db7fa082430fea9dd"></a>MISCREG_MVFR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2a2656eef92d8b63a6d68b1c9d9c6224"></a>MISCREG_MVFR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7459cf43acd64df686ae0f108f031849"></a>MISCREG_MVFR2_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1f67b0b70cd63a9d580183f96e302c25"></a>MISCREG_ID_AA64PFR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad4624483d0fde58150bac9a05d2d93c2"></a>MISCREG_ID_AA64PFR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca257ebe5fbd21331eeacf40de02b9c869"></a>MISCREG_ID_AA64DFR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca88c1e000248c4359e401304f2c4de082"></a>MISCREG_ID_AA64DFR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab8b39010cdc0fe971922aefa57837d23"></a>MISCREG_ID_AA64AFR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8797f004798df47a089e9c3f2e81d2f2"></a>MISCREG_ID_AA64AFR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2e4c38994591183a2a4f9824c2f04de1"></a>MISCREG_ID_AA64ISAR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca30e718528af33a5acae4bb80df269b0e"></a>MISCREG_ID_AA64ISAR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca094617d2658838c1f5ad737b50608112"></a>MISCREG_ID_AA64MMFR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cacc1a75c0a4b9ecbfe29cddd1176f7a3f"></a>MISCREG_ID_AA64MMFR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca51232111a3a05dd0adcf7492c786f31b"></a>MISCREG_CCSIDR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae4136d47b37a7b84f9dc6fbf963f90aa"></a>MISCREG_CLIDR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca199c3b2b3631bebbf5f15d646b3c5e9e"></a>MISCREG_AIDR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca64bea1b1a9ee2b02db32ffb4b636f429"></a>MISCREG_CSSELR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca851a9dfc7dcf2531ece00994dfa38736"></a>MISCREG_CTR_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa2ee3b8cc1e57624465775ccb4b83a51"></a>MISCREG_DCZID_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caee803ffb0726cffa288c74617aa43265"></a>MISCREG_VPIDR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca63d2a38c0aca156fe162a9a108067697"></a>MISCREG_VMPIDR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce"></a>MISCREG_SCTLR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cacf7366ade0a8b66d2c31487f60f7d5db"></a>MISCREG_ACTLR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6314fd451148954c2a66286c04cefdaf"></a>MISCREG_CPACR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848"></a>MISCREG_SCTLR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cadf3846c4440e1c5556623e405c322724"></a>MISCREG_ACTLR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea"></a>MISCREG_HCR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2838d0aa9c391efb59ffd8ffd1182060"></a>MISCREG_MDCR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca47def05a9be0494d6ad9553885cc09c5"></a>MISCREG_CPTR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae55f13d525fb8764f84e3b3585716b30"></a>MISCREG_HSTR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca22053ae2e96c47efca477ea6c27af7c6"></a>MISCREG_HACR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0b410ff413a02c9b8979d026cb151bcc"></a>MISCREG_SCTLR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca14b2d8f8ff08949724dcd1a7b1723ed4"></a>MISCREG_ACTLR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4"></a>MISCREG_SCR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caaa7759d8b49ebe71e14b0bda9bbcf539"></a>MISCREG_SDER32_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca682e050ac376ea746a94e3f0be8768f9"></a>MISCREG_CPTR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5a2486501a8548d70ef78d0ef539d619"></a>MISCREG_MDCR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8445c66a08413a3565f5796bd9ac2d56"></a>MISCREG_TTBR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca50ff79a603fadbd7cac516d7bbf28ee3"></a>MISCREG_TTBR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca483fe08e0ab9e0d7dccba21804547878"></a>MISCREG_TCR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0eb9b86d344a323006d673c55417e9fd"></a>MISCREG_TTBR0_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caca13cb1ca00fd3bd2130da500c0b92bf"></a>MISCREG_TCR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2697fc0a230c6d30c694645d31874b58"></a>MISCREG_VTTBR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4c268d118638b812382607d175623814"></a>MISCREG_VTCR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca59c8029c0336f282ed909147d6ad376e"></a>MISCREG_TTBR0_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab0af73c5db0f641c99bcdf88b9ad7a60"></a>MISCREG_TCR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caeb586fac4da352f4940bb43ee8e3743b"></a>MISCREG_DACR32_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cabf77dd155ddd1020a03a9f11e2c44803"></a>MISCREG_SPSR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca23432fcb06b63bbbdf0f10bae2d73748"></a>MISCREG_ELR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cabb4600ac78743974130ebf8581b9beba"></a>MISCREG_SP_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab2cbf3e305339d4934cb3c5972ccb16e"></a>MISCREG_SPSEL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac2a12012517b99ae0a5e437c08abf980"></a>MISCREG_CURRENTEL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca087f90f8a16dcee78371adcf2462d8d2"></a>MISCREG_NZCV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca91c269465cc875f5528de43581f3901a"></a>MISCREG_DAIF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2b7a9afa7586c3f1bb44289b2aeba619"></a>MISCREG_FPCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca41f3fa5f2b85d9748ee5d4264f67d6c3"></a>MISCREG_FPSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae533d0b2a93243879334775499d5cac8"></a>MISCREG_DSPSR_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae64a6f34ceddc018ec7e952e8c82205e"></a>MISCREG_DLR_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab05fb75ce53c570d46d8707a58e5444d"></a>MISCREG_SPSR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cadb86c08f9847cb18703b0fceeee1c030"></a>MISCREG_ELR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab42e1e8c6b691bc52dd4144ac05377d3"></a>MISCREG_SP_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cade4e3e6e24220da37071d5dccd2bdee0"></a>MISCREG_SPSR_IRQ_AA64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7a5f2b9f80f012ec2c021ed2548ebd72"></a>MISCREG_SPSR_ABT_AA64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca748096e78d75d3cb73956ff9f7fe3b8f"></a>MISCREG_SPSR_UND_AA64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf1bc2380739cbbb9438f4eeb4627eeef"></a>MISCREG_SPSR_FIQ_AA64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca896e0f9942a14136d8bac636196fbc26"></a>MISCREG_SPSR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca50b87b4279dc2c1133ed81214b2f482f"></a>MISCREG_ELR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf5674665a5a4c9d27f6b42d0f34a2f6e"></a>MISCREG_SP_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa8b9c34c699cef0ef241121a77c820fc"></a>MISCREG_AFSR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca537d2e4752810da7ed76836270629426"></a>MISCREG_AFSR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9c3fbdad885dc58484a15fbb7efbb88a"></a>MISCREG_ESR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae701c72f04b7748ee82dcd21d43dcdbf"></a>MISCREG_IFSR32_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca99c2f5f69dc43f1d9ad31db321c21efa"></a>MISCREG_AFSR0_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa78709f79eece6533d7d3385f3ed4b72"></a>MISCREG_AFSR1_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca852880390e7b97cca94dd92985898c2b"></a>MISCREG_ESR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca543633d2ae5058c46a604506266f0ac3"></a>MISCREG_FPEXC32_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9c677463af9453afa434ba7adb2991c6"></a>MISCREG_AFSR0_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2eb950a465ac8f64db85214c8820a1a1"></a>MISCREG_AFSR1_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cadfb1a0b52fdcd6e03f8182bd45af4d77"></a>MISCREG_ESR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6e1c29f8f88c8befb0737028c053d3c4"></a>MISCREG_FAR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa29f08635f388d3c388635bd77940829"></a>MISCREG_FAR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac1d11d41fbfc2bd28293d43e1ad85b60"></a>MISCREG_HPFAR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca947307fca8bc903a3786a606758e4a41"></a>MISCREG_FAR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4c39392af40955e10076e9c57ef45422"></a>MISCREG_IC_IALLUIS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab0068d369cc2c322740d26568643ef24"></a>MISCREG_PAR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca82bd02f02ae3d3816e1862c9282b1b25"></a>MISCREG_IC_IALLU&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cabae1a433f5933f7696c34689a805edb6"></a>MISCREG_DC_IVAC_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad5a6209252b624e3cb16e97119a4ecc0"></a>MISCREG_DC_ISW_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0bc74310160b9a89f9c0e3564ad68a4f"></a>MISCREG_AT_S1E1R_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad6357a936aeea919b0f95fde5f0a0e77"></a>MISCREG_AT_S1E1W_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca567dd5a736bb8621d9cc7fc4f5a7fc43"></a>MISCREG_AT_S1E0R_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa8932b2f0aa24944298fa3a6a9b52ea5"></a>MISCREG_AT_S1E0W_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa5a09e5e2a61f55528a3547f1a018f87"></a>MISCREG_DC_CSW_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae050015de16a85601c76494abb747ea4"></a>MISCREG_DC_CISW_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca67e1cf2bf863f32eaddb0b0597f48099"></a>MISCREG_DC_ZVA_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac9b836e08048e388e5cded8daad9c9e1"></a>MISCREG_IC_IVAU_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca106deb4fade8c5159a7ee9127050128a"></a>MISCREG_DC_CVAC_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca678cfd52617a9311c18531ea6f3c1643"></a>MISCREG_DC_CVAU_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca24b6793aba8e5d83666ab29890bdbfda"></a>MISCREG_DC_CIVAC_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae9640f4ea488e0c0261b721e2325ef90"></a>MISCREG_AT_S1E2R_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca429302703f6f489e9681c006252684ad"></a>MISCREG_AT_S1E2W_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca35dc49aa33c2f270cbc89fff4103332f"></a>MISCREG_AT_S12E1R_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caaf2bf1eeec24c007e19e9a995a47bac6"></a>MISCREG_AT_S12E1W_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae9ab8840c265e86bd339868d028298b5"></a>MISCREG_AT_S12E0R_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca19955b37138e16426a27b51244498e8a"></a>MISCREG_AT_S12E0W_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4ba9662fe232e634ae52438fed010087"></a>MISCREG_AT_S1E3R_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caabb39224602d449b6816124c7825d103"></a>MISCREG_AT_S1E3W_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca29476e31e75583e33d2fdf6da8adb762"></a>MISCREG_TLBI_VMALLE1IS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca91cba30f8a939d27f1e3a54ccc6f44ce"></a>MISCREG_TLBI_VAE1IS_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6835186a9dd53568756680ebf622e2f1"></a>MISCREG_TLBI_ASIDE1IS_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab534432dcce55c6ce03b514e4a898067"></a>MISCREG_TLBI_VAAE1IS_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab429365aa2f1fbb96d053348fa39fdd0"></a>MISCREG_TLBI_VALE1IS_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad74b554719c6c9c0140b23023b86f754"></a>MISCREG_TLBI_VAALE1IS_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0942371ca40142865a823c0112fa6052"></a>MISCREG_TLBI_VMALLE1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca74286deb81ace4783a59e67b8c39add0"></a>MISCREG_TLBI_VAE1_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca78a101d810b6100f2353bc7a0b978e82"></a>MISCREG_TLBI_ASIDE1_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caca12d96085a6e1c6bbeaff01525915ba"></a>MISCREG_TLBI_VAAE1_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9d5a38f35665d1d75d544cdef2ba7ec6"></a>MISCREG_TLBI_VALE1_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca044b02f827e33c3580341dbe0608ea85"></a>MISCREG_TLBI_VAALE1_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cabe9fe1e4bd6a11d5d2336fc494848c23"></a>MISCREG_TLBI_IPAS2E1IS_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca583bc22cfa68a367339a8febfc90333c"></a>MISCREG_TLBI_IPAS2LE1IS_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8ed947a13c8dedd4baafa1a9b2dd1a10"></a>MISCREG_TLBI_ALLE2IS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0e00b864ccb2996916f03458d6beb524"></a>MISCREG_TLBI_VAE2IS_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caabcfd2d3aa33833f3f6e689e09b3b32a"></a>MISCREG_TLBI_ALLE1IS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca79b7c034d50297edd462f13fa1bf9f35"></a>MISCREG_TLBI_VALE2IS_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca52f9b4f972970a240dbfc63eadb65758"></a>MISCREG_TLBI_VMALLS12E1IS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cabf8dcf93a14c9520db4efa7ccb68b93f"></a>MISCREG_TLBI_IPAS2E1_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad410a81c26fddedb1c1429a334214075"></a>MISCREG_TLBI_IPAS2LE1_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5d161abbbb3fa9963e493ef60415a88b"></a>MISCREG_TLBI_ALLE2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6863ce533fb25783fe16f79f0c9532b2"></a>MISCREG_TLBI_VAE2_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caaa8ef27b2eb541cac70af31c99b7336c"></a>MISCREG_TLBI_ALLE1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa60b933f31788dd242b58ab0f56ca079"></a>MISCREG_TLBI_VALE2_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2020033f494d46cd3d9fac2025c5b850"></a>MISCREG_TLBI_VMALLS12E1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0260e987b120bb2f05c477786bd7f353"></a>MISCREG_TLBI_ALLE3IS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4c2f57562968c37f3e2b89063a5a4b1f"></a>MISCREG_TLBI_VAE3IS_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca76cfd2fa228ef3bc799330eabed1e827"></a>MISCREG_TLBI_VALE3IS_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca77b6e2b589383064719584e8556d67de"></a>MISCREG_TLBI_ALLE3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7b4f324456a33edcb78c9da5d75df68b"></a>MISCREG_TLBI_VAE3_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca59b4af0370b3394a76f59883801e7643"></a>MISCREG_TLBI_VALE3_Xt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2085b2b651e11b2a29ef484a21f88173"></a>MISCREG_PMINTENSET_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae21143876547224dec3d71f2172220bd"></a>MISCREG_PMINTENCLR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7b80d2de3574389c3d824679cecf3985"></a>MISCREG_PMCR_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca32b006b22169c23c1da0d04341361570"></a>MISCREG_PMCNTENSET_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0f6422ba8c5cd115e6499f6618e616fb"></a>MISCREG_PMCNTENCLR_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca58db3553c6bea41209e0ee824b6a2f73"></a>MISCREG_PMOVSCLR_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf8ddc3f0919e5d274e55a77a98b7046a"></a>MISCREG_PMSWINC_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad4320d9bfdae9515f0015a45a91e6148"></a>MISCREG_PMSELR_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa6623a5c528b804398c4cf0eb2af9856"></a>MISCREG_PMCEID0_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca428318a55f52fbdcc0f7b4fdb9a75ca1"></a>MISCREG_PMCEID1_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad3b64b09862fa8f3204ce0849174702a"></a>MISCREG_PMCCNTR_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca046de629b0199d9f43d5ebd82ad5f8db"></a>MISCREG_PMXEVTYPER_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0bc006018c0edd2c705843e2f46269a6"></a>MISCREG_PMCCFILTR_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca48e13f82b3d52b4809ecf1e0d9d5a2bd"></a>MISCREG_PMXEVCNTR_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cacf892147e493baae6f82fb937da1f418"></a>MISCREG_PMUSERENR_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cabc94068b71b9fc4fb93b1eb56beea516"></a>MISCREG_PMOVSSET_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5c4454017ba7645808043123511c41ed"></a>MISCREG_MAIR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf6c8263390075c367e32d1c93f4de3d7"></a>MISCREG_AMAIR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0c52c4f593a472a21dbf9d8acbbe1fc9"></a>MISCREG_MAIR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca199141c5267c9b9a81eee3638091dc9b"></a>MISCREG_AMAIR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0efeda85b80dabb2cdd3611a04f5eea1"></a>MISCREG_MAIR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cafbb4fc848e553e9d40c0233761dd5b33"></a>MISCREG_AMAIR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cabc1f20e86b0a3bf219c4bcdd9919cfd0"></a>MISCREG_L2CTLR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6088f134f65abf3f502fe36820c23b8f"></a>MISCREG_L2ECTLR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4d415fa145a5b12231d0ceeb4c910e32"></a>MISCREG_VBAR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad3f4001caae3a6c7e0153dc413483668"></a>MISCREG_RVBAR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab29ca10d20ebdb11baa47750b1fdde80"></a>MISCREG_ISR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca374ecc2ab96831f90c813f7cc9b9c06c"></a>MISCREG_VBAR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca027dd496fd4bef2bbe03585c8c7ee46f"></a>MISCREG_RVBAR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7c66ffd5b1be0a9bdeacff320694a62f"></a>MISCREG_VBAR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8cb9b57dddbd676a068f8dfd3556f0c2"></a>MISCREG_RVBAR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4e88ee3cce0c64d8cfa7e9fe56da518a"></a>MISCREG_RMR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1992f8149f4bdf313042a26b47b56670"></a>MISCREG_CONTEXTIDR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7f399d597ca2b0b789ede6f2c1908c2d"></a>MISCREG_TPIDR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa46e6bad32d64ae244bde882a78afeef"></a>MISCREG_TPIDR_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca16c8681391a73928edeeed7c5286522d"></a>MISCREG_TPIDRRO_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac6d0adf24fa3748adfc982c8343481ab"></a>MISCREG_TPIDR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca578856b5334ff6c2d7415746d889e95e"></a>MISCREG_TPIDR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7aee5179ce9c4ec339670c2ee5c09fb5"></a>MISCREG_CNTKCTL_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cafd4f2dc13098a69749546fa0aa65f084"></a>MISCREG_CNTFRQ_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1bdf4578a5e265d32a55d0f8ab9abab9"></a>MISCREG_CNTPCT_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca31f837eb4eeabffb98e02a8ec370a4e2"></a>MISCREG_CNTVCT_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8b8ba12391888855aa8c6ee4f0d95fbf"></a>MISCREG_CNTP_TVAL_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0dd783ae59dea6ad152d870ec5ddd425"></a>MISCREG_CNTP_CTL_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8ce7ffd2641bac06cf038d4e05660a85"></a>MISCREG_CNTP_CVAL_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca32dc548ab83e879ea9072d5515b967fd"></a>MISCREG_CNTV_TVAL_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca10c5d74680a2aaf6f75ff2e3f7ae7b15"></a>MISCREG_CNTV_CTL_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca255138f5bb2c4542e7a935eef561dd5c"></a>MISCREG_CNTV_CVAL_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca23ff27da919b86d96764817c6e17da90"></a>MISCREG_PMEVCNTR0_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cafe6c1ba0d0f026df65695c3538072942"></a>MISCREG_PMEVCNTR1_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9602843182a29b5f92b3782e7164afda"></a>MISCREG_PMEVCNTR2_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1848f7e765af88017f44e10212a85150"></a>MISCREG_PMEVCNTR3_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca28e00ee60ae8b6e33ed9bcd99aa6d2fd"></a>MISCREG_PMEVCNTR4_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca50f9f3d278068e87c1f5982cedc43ce1"></a>MISCREG_PMEVCNTR5_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caab5d0e72909482c05d23217f9f051b1b"></a>MISCREG_PMEVTYPER0_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac5deb10c936f1302c3a7810d21459f06"></a>MISCREG_PMEVTYPER1_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9f4889927a9cc1cc96a74e839f5cbf0a"></a>MISCREG_PMEVTYPER2_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7c5d7da9954cb1e9d79b37ac0b7e0c08"></a>MISCREG_PMEVTYPER3_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae26b24af19219032d5d2cbb339597383"></a>MISCREG_PMEVTYPER4_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9b4952560e9bd7ca38f5d510282937f6"></a>MISCREG_PMEVTYPER5_EL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caed2d1d95ea9004de926f3e66e14be983"></a>MISCREG_CNTVOFF_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7030299ddc28f6e8a58c8e7932443517"></a>MISCREG_CNTHCTL_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0af8aed45e49e6ea4b4f08428adb30bc"></a>MISCREG_CNTHP_TVAL_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca43538e54f94540ee41ee0456f0334b48"></a>MISCREG_CNTHP_CTL_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca03430ce753cc40fd1ebfeed326a505bf"></a>MISCREG_CNTHP_CVAL_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad5b17bcc3dfeb7790aa8ae91e1d59866"></a>MISCREG_CNTPS_TVAL_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca08e72431fe6e2d9156f95fc2b911f00a"></a>MISCREG_CNTPS_CTL_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2ee954daabf9280f901a7ff40f55123c"></a>MISCREG_CNTPS_CVAL_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0e1c6bc29956aa03a626d3a15913693b"></a>MISCREG_IL1DATA0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae9075b8b5251674d4ac4010e6ee4a7d4"></a>MISCREG_IL1DATA1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0c439225cd8d0449e19616e2ea34e286"></a>MISCREG_IL1DATA2_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2cf3c867493dbb71fef00252823733d6"></a>MISCREG_IL1DATA3_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca50815e3bdbd5a9d7d26dceb2881a6589"></a>MISCREG_DL1DATA0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca71d5ab4926fd2a7d5ef211d651a84630"></a>MISCREG_DL1DATA1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9420eccf840141a41c4949db2debc9cf"></a>MISCREG_DL1DATA2_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caba25fc606ba6b8a0730e3cc60ec49d63"></a>MISCREG_DL1DATA3_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca61339ea2774a2f06cc62a3e4750debd7"></a>MISCREG_DL1DATA4_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca767e88e9a0684361bb5cb8c7e332f894"></a>MISCREG_L2ACTLR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab15a382f9bb9fbee746740e308514834"></a>MISCREG_CPUACTLR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1888433112259db724e80ec0040857f4"></a>MISCREG_CPUECTLR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5e29ddb41342f7a920d98dfbf92741f8"></a>MISCREG_CPUMERRSR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca938c0d440637ea157e1bb3698cd65e88"></a>MISCREG_L2MERRSR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae129950e10cda5d27da70defbefe3ba0"></a>MISCREG_CBAR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4c2b74e35d2356251ade97301ba53989"></a>MISCREG_CONTEXTIDR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cabbe4220ccfebedff797c5b5be584397c"></a>MISCREG_TTBR1_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca76d9d720433376d206bb1120aacb8531"></a>MISCREG_CNTHV_CTL_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca227ffc625a2db68ac8160010128f0332"></a>MISCREG_CNTHV_CVAL_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cada6a9a6934f00225e81b761f62b8a122"></a>MISCREG_CNTHV_TVAL_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca08a88770dc04ee0baf983ebe108c6b00"></a>MISCREG_ID_AA64MMFR2_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf24c33b9027ea614619b23cc78de8fc7"></a>MISCREG_ICC_PMR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca614c417a9f615e4c932bb8d53696c46d"></a>MISCREG_ICC_IAR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa4763a9d18fc039d83b96a78f6f87f12"></a>MISCREG_ICC_EOIR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1b19d476847be7990988229c7e968767"></a>MISCREG_ICC_HPPIR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae5ef89ebf1ede2059477cad3c55c9312"></a>MISCREG_ICC_BPR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca436ad1f1cbb9b39963c98ed6a60b8c53"></a>MISCREG_ICC_AP0R0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac9f483eaf886eac63500f6ffe11f7202"></a>MISCREG_ICC_AP0R1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0a7720994c0c1e197e8c1430ed32a789"></a>MISCREG_ICC_AP0R2_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8b47a54182d0101ed78f110859fdd6c5"></a>MISCREG_ICC_AP0R3_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca94036d32e13456b3051cef01f5bec7e4"></a>MISCREG_ICC_AP1R0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5042eded0126e526780a18a97676452b"></a>MISCREG_ICC_AP1R0_EL1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5a0fc481e48e4e2c0fd2fa67a8fe465f"></a>MISCREG_ICC_AP1R0_EL1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca475596635ca42ac1d9c4fac0a9f69724"></a>MISCREG_ICC_AP1R1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca371505de178391320ae1e235b196da0f"></a>MISCREG_ICC_AP1R1_EL1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8ee55c20e5da2fce03319951018ba21b"></a>MISCREG_ICC_AP1R1_EL1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad57f685f5b3ddf9fdb311dc42219bb6b"></a>MISCREG_ICC_AP1R2_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9eed9f835a35241dfaa0192ca077bda4"></a>MISCREG_ICC_AP1R2_EL1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf07cdcc8bf85e16b0f6c68bf4e01f28f"></a>MISCREG_ICC_AP1R2_EL1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caec3c25740713ed7ada17ffbec144ee12"></a>MISCREG_ICC_AP1R3_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cacfc99971e0c37707d5d245f85a7bb42a"></a>MISCREG_ICC_AP1R3_EL1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf332c2b65d88808fbbb07b1a78747990"></a>MISCREG_ICC_AP1R3_EL1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca87c2a4830e862250de0edc6fc86f504c"></a>MISCREG_ICC_DIR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca760cca6faf3566c48178215cbae2d7ff"></a>MISCREG_ICC_RPR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca008f910428f48df3a84a3167835e6b03"></a>MISCREG_ICC_SGI1R_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2054ed035d501de2ffe1e3d6b94972c0"></a>MISCREG_ICC_ASGI1R_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca314d26bf8543757b5fa420d3b9a833c3"></a>MISCREG_ICC_SGI0R_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9f598b2acd72be911d2d7665c6fc28b7"></a>MISCREG_ICC_IAR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca51e2fd33a7dcf2ff7600f8fb8498ea20"></a>MISCREG_ICC_EOIR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca26821647983f6fdab35988a6313e6cd7"></a>MISCREG_ICC_HPPIR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9145ada786ef19b78bde92073ac5ce64"></a>MISCREG_ICC_BPR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3dd60124f44409b0cbb8f06fb2b97887"></a>MISCREG_ICC_BPR1_EL1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca922caddba50f0bb2f2bbda2c937d2d6d"></a>MISCREG_ICC_BPR1_EL1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf989741ead622016f7667ef22de9221b"></a>MISCREG_ICC_CTLR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca39551eaec401870c7536fb877bb9690f"></a>MISCREG_ICC_CTLR_EL1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cacd54b8977b8d62c8376c92711b72c231"></a>MISCREG_ICC_CTLR_EL1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab15163159502cada493e68e6fd30cd3d"></a>MISCREG_ICC_SRE_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cafa868e643d99a0cccbf2e425a6240829"></a>MISCREG_ICC_SRE_EL1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cabaa186b29c17c2b5cca9e6984bdaeb21"></a>MISCREG_ICC_SRE_EL1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac96db49da189f075fd8429c59091cbee"></a>MISCREG_ICC_IGRPEN0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae8f594213fb0d2cadb2621c28b3d4698"></a>MISCREG_ICC_IGRPEN1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab49aefaf8efcb39bd5358e4d70bfc70b"></a>MISCREG_ICC_IGRPEN1_EL1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa1172bbe8c75e9e22e4588d4c25945ef"></a>MISCREG_ICC_IGRPEN1_EL1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7152f819cd62270f1bb776e457992134"></a>MISCREG_ICC_SRE_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca03b2af3d5dfb948036a0bc0963528500"></a>MISCREG_ICC_CTLR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca765cc18afe40eb0ea678227c1a22b482"></a>MISCREG_ICC_SRE_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1b59e34222a1ad9101827df743e8b23a"></a>MISCREG_ICC_IGRPEN1_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca506614b40a3bdbfe8b75e14a9201f31a"></a>MISCREG_ICH_AP0R0_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0489d287e3015fd5c5104ec598cfa175"></a>MISCREG_ICH_AP0R1_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9e52c9884813fac1b5a04c44c9c5be6e"></a>MISCREG_ICH_AP0R2_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca773283e0034a5c4818ecb1092eaa7428"></a>MISCREG_ICH_AP0R3_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5da404b36cf0591c9a0bef9913f3b133"></a>MISCREG_ICH_AP1R0_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf7dbba129252a67e60a0c004db99631c"></a>MISCREG_ICH_AP1R1_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac6aaf6058587eba56814fb83bf08c8cc"></a>MISCREG_ICH_AP1R2_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad1931536e9815804d2f14f229ff31cfd"></a>MISCREG_ICH_AP1R3_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca740fa095ed6375464a921bc3e1198424"></a>MISCREG_ICH_HCR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa01c46936a71c1f1e0c9b98a4339a07c"></a>MISCREG_ICH_VTR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2ae8b7f431c23bfeeb13b32672681c90"></a>MISCREG_ICH_MISR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca87af7d7cd2bd37c3029433bcd9264175"></a>MISCREG_ICH_EISR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caffa000a503de7c2f0a2195b72a8598ed"></a>MISCREG_ICH_ELRSR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caaff4ded51dc072e0b5a9a046311d0138"></a>MISCREG_ICH_VMCR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7cdb4acb0296e07d68c8bceede9c43be"></a>MISCREG_ICH_LR0_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3645b8346bd9243d4ed24a0a39b29e9f"></a>MISCREG_ICH_LR1_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca03261a02bdbaa248ac861cabe5a74861"></a>MISCREG_ICH_LR2_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2b1a22caaf03184386a8d52465f76b93"></a>MISCREG_ICH_LR3_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca392970c077c9aed2cd09e4005b3d0aec"></a>MISCREG_ICH_LR4_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4ef7a1b81a704ab58266ef1a8ed9d6ea"></a>MISCREG_ICH_LR5_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8dd85bf78d86de9bfe44314844d9f10e"></a>MISCREG_ICH_LR6_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca749484273cd7aca250218dc446de0f5d"></a>MISCREG_ICH_LR7_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5d7523a695be890bcef11e0e2b2714f6"></a>MISCREG_ICH_LR8_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5e7584b825b21e545fe3d43d53a6cb3e"></a>MISCREG_ICH_LR9_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab8fce35408cf2ae45b4f30fb394de952"></a>MISCREG_ICH_LR10_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8fc35975854d51d1e050d450ef2c0354"></a>MISCREG_ICH_LR11_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0482f27b19f5d6f4ddd14fa3d713cd1f"></a>MISCREG_ICH_LR12_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca07f7c6b2d7487de33b07239596694447"></a>MISCREG_ICH_LR13_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca941999fbd5523511c1792c8374ca9e64"></a>MISCREG_ICH_LR14_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca57bd506220c71a7bcf45be485ddee6e5"></a>MISCREG_ICH_LR15_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7f76114eb4bb880314f887441fe7b16e"></a>MISCREG_ICV_PMR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cafc6d17c0e41ccff9334b8a2b634210b2"></a>MISCREG_ICV_IAR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa36f87e7909e9438f867b4cfc0e2645c"></a>MISCREG_ICV_EOIR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cadcb9d4ae465eafd88806a6b894aa3bf8"></a>MISCREG_ICV_HPPIR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa6864f438e4d753aae8738bc2dbc2aaf"></a>MISCREG_ICV_BPR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1a155f1731697476ef2e0698e481a8ad"></a>MISCREG_ICV_AP0R0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca12ea888d993efef5cfaa8a9ae704abd0"></a>MISCREG_ICV_AP0R1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca156b34fe1dc5bd1d7fa2754491de4d4c"></a>MISCREG_ICV_AP0R2_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad6032df40263c83a72e6504661ae4671"></a>MISCREG_ICV_AP0R3_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa21568657eb66ec235224aff303ecd5d"></a>MISCREG_ICV_AP1R0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac4c8b881c77336d395b92055341c0efc"></a>MISCREG_ICV_AP1R0_EL1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac0eaad7132d3b1c07415b20b7b280b51"></a>MISCREG_ICV_AP1R0_EL1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca15f5e47c543893a7bcd786eb6f6d4973"></a>MISCREG_ICV_AP1R1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca628d9b43297512e4e54f24c5c7cd6d8b"></a>MISCREG_ICV_AP1R1_EL1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca759410670bdc4124f3c0b04c6298b81d"></a>MISCREG_ICV_AP1R1_EL1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad20701fd253988440bed6e68bb88006d"></a>MISCREG_ICV_AP1R2_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6265a671fc5e22615deaccbea5eb61f9"></a>MISCREG_ICV_AP1R2_EL1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8425f4e58539d00c61ecc50933412a40"></a>MISCREG_ICV_AP1R2_EL1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4a30e174b677f3f6556ee19628dad0fd"></a>MISCREG_ICV_AP1R3_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0e054093092c0276b26cb95696be0fa8"></a>MISCREG_ICV_AP1R3_EL1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab25a58b1e6a561c5701f0fad7d59a9ea"></a>MISCREG_ICV_AP1R3_EL1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caabb1dd42a252f26cd27289fec0383746"></a>MISCREG_ICV_DIR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae14ba9ba97c8690c2deafa93bda17821"></a>MISCREG_ICV_RPR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca39b7719f2bf98926052ad696c915eb33"></a>MISCREG_ICV_SGI1R_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2baadba0d8843e3e7c3e3070d2c3b065"></a>MISCREG_ICV_ASGI1R_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5844f094e2af75e08b92d67806a8d444"></a>MISCREG_ICV_SGI0R_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa45728e353f69e127bb4a502ea0084fe"></a>MISCREG_ICV_IAR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae5447c228e83e8c42dde91e5f43be6fe"></a>MISCREG_ICV_EOIR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca63b36a2dcb728823bf3839bf06816fc0"></a>MISCREG_ICV_HPPIR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4a86ce3b6916ffb73ac367eb0f368904"></a>MISCREG_ICV_BPR1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca14872d21e5182db3e035f9d89f89c129"></a>MISCREG_ICV_BPR1_EL1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca875a654b33327f2ed981c81bf836f90c"></a>MISCREG_ICV_BPR1_EL1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5f193183c28a65cc7e32fb1823efb324"></a>MISCREG_ICV_CTLR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae308d282a59580192aa35adfd3f77ec8"></a>MISCREG_ICV_CTLR_EL1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa5cf259fcb7279ec6e0898dde4d018f2"></a>MISCREG_ICV_CTLR_EL1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caaac5ecca6877917d5a45ebb81530d4f2"></a>MISCREG_ICV_SRE_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cabc237ba3d9b51c53cd799170dc7c2639"></a>MISCREG_ICV_SRE_EL1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf32340226dd177a8421eeda75a14885d"></a>MISCREG_ICV_SRE_EL1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad3abd4e351531e15fa1b24a03f56f8d9"></a>MISCREG_ICV_IGRPEN0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca68ff21de9b144d8121c8ae916b774d35"></a>MISCREG_ICV_IGRPEN1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf1b47572e609c42668635699b6f4d62c"></a>MISCREG_ICV_IGRPEN1_EL1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caceec9d2aa08ae68da1c8fa4c53b1bb79"></a>MISCREG_ICV_IGRPEN1_EL1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cacb61059addf4422bd8083f71772380c2"></a>MISCREG_ICC_AP0R0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad214048215fdcc35dd08cf5dd66f6dd9"></a>MISCREG_ICC_AP0R1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad34ee69ef91d0149afb1ff59bf77aa44"></a>MISCREG_ICC_AP0R2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac55582e3f282170f2c0836d3937e51e3"></a>MISCREG_ICC_AP0R3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca27cd203a9bca6eab37a554e898142d93"></a>MISCREG_ICC_AP1R0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1362136c0289d9e2e8d39554e6169482"></a>MISCREG_ICC_AP1R0_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca47d85dbe243450f9127f350fd11823d6"></a>MISCREG_ICC_AP1R0_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca45e85a7946312872e9c33f350b766a60"></a>MISCREG_ICC_AP1R1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cafdae72f1efe8db17e7fc161c4879eee0"></a>MISCREG_ICC_AP1R1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca55b74ca1c3bde5a97588bd64c1302173"></a>MISCREG_ICC_AP1R1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cacb79ec2fc3f83cf135119c0c87f71928"></a>MISCREG_ICC_AP1R2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca65e0cfae3329c93817ee3afc376d3824"></a>MISCREG_ICC_AP1R2_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8a8d3b18b31570cf31da9a5bde8e650f"></a>MISCREG_ICC_AP1R2_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cacf06b0676b71327ff81b1279017a70f4"></a>MISCREG_ICC_AP1R3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae348f45584fa28e84ab3e208e715fc46"></a>MISCREG_ICC_AP1R3_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cabb0cf703645228bbd792df0b7d253578"></a>MISCREG_ICC_AP1R3_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6f977db24b93ceac0ca9f5a8c32b1108"></a>MISCREG_ICC_ASGI1R&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca277ce93cc320101fbd084a0ce4f13fea"></a>MISCREG_ICC_BPR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3482db1432ccd97bf4aeb564ee8984a1"></a>MISCREG_ICC_BPR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae4f2fcd87d6064838f7da697d36c129c"></a>MISCREG_ICC_BPR1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caead7be861720811ed9fe2e3a9d627dbd"></a>MISCREG_ICC_BPR1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2eed81b30a693fc3bb6871da425dc355"></a>MISCREG_ICC_CTLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1f0dfdaef6ddb9f7ebcbc7584bdc358e"></a>MISCREG_ICC_CTLR_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1dd1ad8ee001af4d5daf6efb8fb5cf2b"></a>MISCREG_ICC_CTLR_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8a40603a460899e67fae313f4009d2bc"></a>MISCREG_ICC_DIR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca98e744a76b9cda50cd8cd5798d44bdb8"></a>MISCREG_ICC_EOIR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4e49d90b1dbacdf1a4024bf97810e811"></a>MISCREG_ICC_EOIR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca068828a2dd9c0cbb20df721d051cf5f1"></a>MISCREG_ICC_HPPIR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0cb22eec0de9d39ddc92e430bcf3b328"></a>MISCREG_ICC_HPPIR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab8c3568196a941ebb8b286fc83abfead"></a>MISCREG_ICC_HSRE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac7c98e9d9418d80ff614763dd5086b83"></a>MISCREG_ICC_IAR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac732b81054b0ab6a0ab3def8d8ca4ec5"></a>MISCREG_ICC_IAR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caebf6310c1b5ae0a4897150bb7d248151"></a>MISCREG_ICC_IGRPEN0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca27c9f066df04eb10cf842ccc051c3816"></a>MISCREG_ICC_IGRPEN1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4d8f4c6a01f0a211252f3fb8899c6321"></a>MISCREG_ICC_IGRPEN1_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2d6aea354c0d06b9bbc6643cd9f06256"></a>MISCREG_ICC_IGRPEN1_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac096a560e0696a8284ea711d7b9accb3"></a>MISCREG_ICC_MCTLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa39d58577a3df5de2a8c366f82e003ef"></a>MISCREG_ICC_MGRPEN1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae481d6903ff005d75618595e07c0cd91"></a>MISCREG_ICC_MSRE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca27ee79b5ad39eaf6e042db7b9b46d1d4"></a>MISCREG_ICC_PMR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca914ec93eb7ef2000d809895e9671dfdc"></a>MISCREG_ICC_RPR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca15368abdb247cacb0f9da09c2cb9d4d5"></a>MISCREG_ICC_SGI0R&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca552bffd9d22212b0a6c127596f217553"></a>MISCREG_ICC_SGI1R&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab5f4250f1ff66c148551b5f38265f1f2"></a>MISCREG_ICC_SRE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca0255778d7b23b87232eafc1aa651d8e0"></a>MISCREG_ICC_SRE_NS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1e1576e13318064d0034208cb331f571"></a>MISCREG_ICC_SRE_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad1fde8d70184ea1f0423eea69fbb6e09"></a>MISCREG_ICH_AP0R0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7aa0754ad180ae9b27a6970c0ee19c11"></a>MISCREG_ICH_AP0R1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca15afc78cb7a8666d2006195ebd53f923"></a>MISCREG_ICH_AP0R2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca49e10cd1001a1ac99d7a1dd65891ee7e"></a>MISCREG_ICH_AP0R3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9f29b01b6a0daaac0fc564af1768eb34"></a>MISCREG_ICH_AP1R0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca89cf4b757dcc31564106ec738effa5f7"></a>MISCREG_ICH_AP1R1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad68be9de59b48666fc6bb8690e3a4e94"></a>MISCREG_ICH_AP1R2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa7e5a49456e960f66089e61b9da34c39"></a>MISCREG_ICH_AP1R3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9a2970e3c1e8f16dd70c8b59ca70cdaa"></a>MISCREG_ICH_HCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cacc11476de7774bfbcb72c5b9ca80fc21"></a>MISCREG_ICH_VTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cac920c8d81606ef1fc1051ad1e8e771dc"></a>MISCREG_ICH_MISR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cabbeb5693a698ad8aaeeb3fae230c850f"></a>MISCREG_ICH_EISR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2c03a9ae1d4cd1bbd3c26c49770baeaa"></a>MISCREG_ICH_ELRSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1069f2ef62ab473c8eaf110b37e8218d"></a>MISCREG_ICH_VMCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4a671267500eaaa2f4c5a1961eeef34a"></a>MISCREG_ICH_LR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8ac65c3b53b226be1b6d468f51549552"></a>MISCREG_ICH_LR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf7fcb76224243e42b43189e3eda29a75"></a>MISCREG_ICH_LR2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5cee3654f2f5a4905e12173c3de6d0fe"></a>MISCREG_ICH_LR3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad4c7626b1f970a219d2c905deee33625"></a>MISCREG_ICH_LR4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3da8daa1e5910ea2c8932878279980dc"></a>MISCREG_ICH_LR5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cabc878bedff3a7c7abd2e9e131fe311c4"></a>MISCREG_ICH_LR6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca941e363944aa7b101fab7132ce87271b"></a>MISCREG_ICH_LR7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3bb0bc70ba773d933c8003d58a704a60"></a>MISCREG_ICH_LR8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae00b70c99db0c1b885e50a5eea18db0c"></a>MISCREG_ICH_LR9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad860c76055c3fff062057916b87df5eb"></a>MISCREG_ICH_LR10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad38fe126dd8d7d102d25d0c0e83fbe22"></a>MISCREG_ICH_LR11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa566abe4845ddaff505585ae94b351ff"></a>MISCREG_ICH_LR12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cae5580c52fa89603547fac578be967df9"></a>MISCREG_ICH_LR13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca814b7c70b825a40c10f6c4a7a34b516c"></a>MISCREG_ICH_LR14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7765bf47ca853dc33c65ed98baeb8ab0"></a>MISCREG_ICH_LR15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2af2427f64a63140e8cbfd97ea500859"></a>MISCREG_ICH_LRC0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca20d73950dedcede35ad82b56372bcc27"></a>MISCREG_ICH_LRC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca231d1fd4116ac904c6c35591697e51cf"></a>MISCREG_ICH_LRC2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca745126df38af4b04171ae864e3e80fb6"></a>MISCREG_ICH_LRC3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caeaed6c0f90c761daf9eeab5ffc76bc8b"></a>MISCREG_ICH_LRC4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca8003eb7310599d4d61f9a4e39f2075c2"></a>MISCREG_ICH_LRC5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca59c12305da13ca264792e1d6c71e647f"></a>MISCREG_ICH_LRC6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca295053b6cffd6678a1923006ebc62155"></a>MISCREG_ICH_LRC7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cacd267541d4fd4e4d33059e8ea5a8323a"></a>MISCREG_ICH_LRC8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9f2fb88295b24c6b8295a9458ecabfbb"></a>MISCREG_ICH_LRC9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cadd54a40463390943f0fec194ff842b30"></a>MISCREG_ICH_LRC10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caf757e922b7926f88a2db91f1f406d968"></a>MISCREG_ICH_LRC11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1cec0b41ed9726f92eb4bca3534ab1f9"></a>MISCREG_ICH_LRC12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4f1d8f47babd6390175711e7c8ec0687"></a>MISCREG_ICH_LRC13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caa6ade17d472e53a67f47a2514c87652d"></a>MISCREG_ICH_LRC14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caeb681c1afdf97953fcecda8abe046e13"></a>MISCREG_ICH_LRC15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca10add1eea11070acf085669e6261f43f"></a>MISCREG_ID_AA64ZFR0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca2f561adeb1f672724d7dfe827956c29c"></a>MISCREG_ZCR_EL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6bce8651d5cd0391462ba851a324d44a"></a>MISCREG_ZCR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca9d8dbe4a8bd0a0c6067673b30fccb758"></a>MISCREG_ZCR_EL12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca09d95c2ca8a3503a89d19908afbbd8b6"></a>MISCREG_ZCR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1686b390d22960c7928298063c190ea1"></a>NUM_PHYS_MISCREGS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca80275b654c5e644f823d29839dc80cda"></a>MISCREG_NOP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca6ec4fd515302465cb5054dc08c18c22d"></a>MISCREG_RAZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca447d9ec05dcd29c709f5895312fe8440"></a>MISCREG_CP14_UNIMPL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3d217b55acbe213efadcf8ed7a709cf3"></a>MISCREG_CP15_UNIMPL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3630feb173a375b0f1eddb4e74c6aabc"></a>MISCREG_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca1b13bf3f8dd9fbb6a4dece70be058717"></a>MISCREG_IMPDEF_UNIMPL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca21f0e401ab99e8644d6e3c1d421f86e4"></a>MISCREG_ERRIDR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca05ca7eea9948532113cb8a57cb7c1628"></a>MISCREG_ERRSELR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919caab57420d2e94d420a798dff68e60a6c3"></a>MISCREG_ERXFR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab8340c90b030d9ab328e9a565ed0bef4"></a>MISCREG_ERXCTLR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cad4fbae60e35901ee389c8d5efee28360"></a>MISCREG_ERXSTATUS_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919cab9626f8edc3d3fef745970ee7d83bb09"></a>MISCREG_ERXADDR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5a40370e9daa7fc60e50eb44fa53ec48"></a>MISCREG_ERXMISC0_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca5a41dc31435b7af927ccb654ff0b79ee"></a>MISCREG_ERXMISC1_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca7af3bbeec820ac80a0d2e068b64d37a9"></a>MISCREG_DISR_EL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4f8eecfa75b7d4fb5c5354773669f2aa"></a>MISCREG_VSESR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca3d47aef6129f19a468b6c48c71e69775"></a>MISCREG_VDISR_EL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca4029e1a55025db20b9c730f5a84c0434"></a>MISCREG_PAN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970"></a>NUM_MISCREGS&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l00057">57</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a id="acbfe4414fa174a85a2473fcdcd7b829a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbfe4414fa174a85a2473fcdcd7b829a">&#9670;&nbsp;</a></span>MiscRegInfo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">ArmISA::MiscRegInfo</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aafd6bee87a898b977c42b81ce84df3c48"></a>MISCREG_IMPLEMENTED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aa315f9c279bd79a143845b62e17536e73"></a>MISCREG_UNVERIFIABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aad1d3caec9105e35f8e05448a4724b016"></a>MISCREG_WARN_NOT_FAIL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aa11c78d202ace6d3b39452c4cfe46511a"></a>MISCREG_MUTEX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aa34bae398d9e59ee03978294b8a3bcb61"></a>MISCREG_BANKED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aa204c9100601a01ffe99152ddde4fad73"></a>MISCREG_BANKED64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aaff47c694ba6354840a8fa95ea2bd879e"></a>MISCREG_BANKED_CHILD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aa6556607fea719f97fadb502c5c06fc52"></a>MISCREG_USR_NS_RD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aa9e862c2191adc37fe47d9058c11fe1f9"></a>MISCREG_USR_NS_WR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aa3b67cec7b75f67be6ddc3105ac4c3c89"></a>MISCREG_USR_S_RD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aa15794884e1952d420be6834b237344b7"></a>MISCREG_USR_S_WR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aa79d77a69c4804cf0d0a466665ec436f4"></a>MISCREG_PRI_NS_RD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aaf75440e1d43702ec106e0567bcb61a60"></a>MISCREG_PRI_NS_WR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aa54478441f2eea3adf6c322a718571dd1"></a>MISCREG_PRI_S_RD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aa39266f1f413296016df38e86adf75d0c"></a>MISCREG_PRI_S_WR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aa33d185596dbeaabc66aa5044343394d4"></a>MISCREG_HYP_RD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aa309967c12a6738370049c2564d0acc84"></a>MISCREG_HYP_WR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aad9a508ebf7a875d349244d594a9bbe5c"></a>MISCREG_MON_NS0_RD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aa4887ef41fd2292581c2da2bc9ed489b6"></a>MISCREG_MON_NS0_WR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aa9a6d05752b0cb28ebf57b589251df87d"></a>MISCREG_MON_NS1_RD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aaea520d2a66138d5419924c635da57fc4"></a>MISCREG_MON_NS1_WR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acbfe4414fa174a85a2473fcdcd7b829aa5f1ac739249c6d8619e97a9f9e4b99e5"></a>NUM_MISCREG_INFOS&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l00941">941</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a id="a5e5caf7b8ca343e256c2ac66262990ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e5caf7b8ca343e256c2ac66262990ca">&#9670;&nbsp;</a></span>OperatingMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">ArmISA::OperatingMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a5e5caf7b8ca343e256c2ac66262990caaaa7a1bafeb682721069f072132e90d59"></a>MODE_EL0T&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5e5caf7b8ca343e256c2ac66262990caa5fc68351f8134ae978ff8c3d1a8860b5"></a>MODE_EL1T&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5e5caf7b8ca343e256c2ac66262990caa28de6045ec325526e6b101c46115bcf0"></a>MODE_EL1H&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5e5caf7b8ca343e256c2ac66262990caa5f8d23b722ebb29fb899be9e033726f0"></a>MODE_EL2T&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5e5caf7b8ca343e256c2ac66262990caa14db321486ae70478159f1b474897d6d"></a>MODE_EL2H&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5e5caf7b8ca343e256c2ac66262990caa668e9d3bfd96d9e2e2d6ae2b4a5f5a72"></a>MODE_EL3T&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5e5caf7b8ca343e256c2ac66262990caa0ad2586bf3231bb4f0a257eb300b989b"></a>MODE_EL3H&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811"></a>MODE_USER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495"></a>MODE_FIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d"></a>MODE_IRQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525"></a>MODE_SVC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0"></a>MODE_MON&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085"></a>MODE_ABORT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225"></a>MODE_HYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67"></a>MODE_UNDEFINED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5e5caf7b8ca343e256c2ac66262990caa61076748f70e41542620a98f4e424dc9"></a>MODE_SYSTEM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5e5caf7b8ca343e256c2ac66262990caa30042e7163d6b8693ae3f0ed6fa86faf"></a>MODE_MAXMODE&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00592">592</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a2679a43a1afec327cbbac2e4c258f4ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2679a43a1afec327cbbac2e4c258f4ad">&#9670;&nbsp;</a></span>RoundMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a2679a43a1afec327cbbac2e4c258f4ad">ArmISA::RoundMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a2679a43a1afec327cbbac2e4c258f4adad5700dc580865590136fc28dc9340e55"></a>RND_ZERO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a2679a43a1afec327cbbac2e4c258f4adafe37a25c3bb91e82c15b4b00bb91267c"></a>RND_DOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a2679a43a1afec327cbbac2e4c258f4ada3db266fd4ade65e04c7ff2b1a4d86749"></a>RND_UP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a2679a43a1afec327cbbac2e4c258f4ada865f8a7552456c1f02beaa031202efa1"></a>RND_NEAREST&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00578">578</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a41eca30e9d158ffe1fc0245874e9f777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41eca30e9d158ffe1fc0245874e9f777">&#9670;&nbsp;</a></span>SvePredType</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a41eca30e9d158ffe1fc0245874e9f777">ArmISA::SvePredType</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a41eca30e9d158ffe1fc0245874e9f777ab50339a10e1de285ac99d4c3990b8693"></a>NONE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a41eca30e9d158ffe1fc0245874e9f777a97c51054c5ed46d2f88641ac57ff6347"></a>MERGE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a41eca30e9d158ffe1fc0245874e9f777a529e9e0beb5f85d1f132917c1a09860c"></a>ZERO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a41eca30e9d158ffe1fc0245874e9f777a63225f19fccb18e7c709f1fa11bc738e"></a>SELECT&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="sve_8hh_source.html#l00047">47</a> of file <a class="el" href="sve_8hh_source.html">sve.hh</a>.</p>

</div>
</div>
<a id="a7144dcba1336f514c5b9cce66fd4b318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7144dcba1336f514c5b9cce66fd4b318">&#9670;&nbsp;</a></span>VfpMicroMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a7144dcba1336f514c5b9cce66fd4b318">ArmISA::VfpMicroMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a7144dcba1336f514c5b9cce66fd4b318a6858431a39d090d300b6be13c457ebae"></a>VfpNotAMicroop&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7144dcba1336f514c5b9cce66fd4b318a7135a1b0fda35baa3d1502cb718885c7"></a>VfpMicroop&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7144dcba1336f514c5b9cce66fd4b318abcacc884ebc5d4243f613d40a93eb843"></a>VfpFirstMicroop&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7144dcba1336f514c5b9cce66fd4b318a91d7f9fa6a9e0d853791a3eabfcf471c"></a>VfpLastMicroop&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00053">53</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a id="a6c875ad90a1fb8c2d1a1150f874244ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c875ad90a1fb8c2d1a1150f874244ef">&#9670;&nbsp;</a></span>VfpRoundingMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244ef">ArmISA::VfpRoundingMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a6c875ad90a1fb8c2d1a1150f874244efa0c9b4030ac762edcbe7af419a85e8a4b"></a>VfpRoundNearest&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6c875ad90a1fb8c2d1a1150f874244efa9df7c56206ed014eab29454ccd017516"></a>VfpRoundUpward&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6c875ad90a1fb8c2d1a1150f874244efab55b454c67a9b85612e5b923e0283471"></a>VfpRoundDown&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6c875ad90a1fb8c2d1a1150f874244efa0f0dc9dd6aa221282eb2d2a150bb0cf4"></a>VfpRoundZero&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6c875ad90a1fb8c2d1a1150f874244efa489294c4b00d4da069965210ae7c4c0c"></a>VfpRoundAway&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00102">102</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a76c990bcb3826d0f4322c96b8be3370d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76c990bcb3826d0f4322c96b8be3370d">&#9670;&nbsp;</a></span>aarch64SysRegReadOnly()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::aarch64SysRegReadOnly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td>
          <td class="paramname"><em>miscReg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aede6956d6ef94b5e0dd0158758984dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede6956d6ef94b5e0dd0158758984dd7">&#9670;&nbsp;</a></span>add128()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::add128 </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>x0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>x1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00195">195</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="mt__constants_8hh_source.html#l00079">MipsISA::a0</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>.</p>

</div>
</div>
<a id="aea2dba739c66ca577044be29b03d4aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea2dba739c66ca577044be29b03d4aae">&#9670;&nbsp;</a></span>advancePC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::advancePC </td>
          <td>(</td>
          <td class="paramtype">PCState &amp;&#160;</td>
          <td class="paramname"><em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>inst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00341">341</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="classStaticInst.html#ad9b6b1d5baf970022cc111373e22923d">StaticInst::advancePC()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00465">roundPage()</a>, and <a class="el" href="arm_2utility_8cc_source.html#l00459">truncPage()</a>.</p>

</div>
</div>
<a id="a9770037b8955f1e6377e3aaa3e54d28e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9770037b8955f1e6377e3aaa3e54d28e">&#9670;&nbsp;</a></span>badMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::badMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>badMode is checking if the execution mode provided as an argument is valid and implemented. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tc</td><td><a class="el" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> </td></tr>
    <tr><td class="paramname">mode</td><td>OperatingMode to check </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>false if mode is valid and implemented, true otherwise </dd></dl>

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00388">388</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2system_8cc_source.html#l00243">ArmSystem::haveEL()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00689">opModeToEL()</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00718">unknownMode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00203">ArmISA::ArmStaticInst::cpsrWriteByInstr()</a>, and <a class="el" href="arm_2utility_8hh_source.html#l00164">currEL()</a>.</p>

</div>
</div>
<a id="aa4ce7256d8c95525d7ae29cb1a2e1143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4ce7256d8c95525d7ae29cb1a2e1143">&#9670;&nbsp;</a></span>badMode32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::badMode32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>badMode is checking if the execution mode provided as an argument is valid and implemented for AArch32 </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tc</td><td><a class="el" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> </td></tr>
    <tr><td class="paramname">mode</td><td>OperatingMode to check </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>false if mode is valid and implemented, true otherwise </dd></dl>

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00382">382</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2system_8cc_source.html#l00243">ArmSystem::haveEL()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00689">opModeToEL()</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00744">unknownMode32()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00164">currEL()</a>.</p>

</div>
</div>
<a id="aceb639ae873d192ed0a1adfeedb88d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceb639ae873d192ed0a1adfeedb88d42">&#9670;&nbsp;</a></span>bitsToFp() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static float ArmISA::bitsToFp </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>junk</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00180">180</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00175">fp</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8cc_source.html#l01029">ArmISA::FpOp::binaryOp()</a>, <a class="el" href="vfp_8hh_source.html#l00812">ArmISA::FpOp::dbl()</a>, <a class="el" href="vfp_8cc_source.html#l00221">fixDest()</a>, <a class="el" href="vfp_8cc_source.html#l00292">fixDivDest()</a>, <a class="el" href="vfp_8cc_source.html#l00327">fixFpDFpSDest()</a>, <a class="el" href="vfp_8cc_source.html#l00363">fixFpSFpDDest()</a>, <a class="el" href="vfp_8hh_source.html#l00118">flushToZero()</a>, <a class="el" href="vfp_8hh_source.html#l00589">fpMulAdd()</a>, <a class="el" href="vfp_8cc_source.html#l00843">fpRecipEstimate()</a>, <a class="el" href="vfp_8cc_source.html#l00761">fprSqrtEstimate()</a>, <a class="el" href="vfp_8hh_source.html#l00239">makeDouble()</a>, <a class="el" href="vfp_8cc_source.html#l00907">ArmISA::FpOp::processNans()</a>, <a class="el" href="vfp_8cc_source.html#l00951">ArmISA::FpOp::ternaryOp()</a>, <a class="el" href="vfp_8cc_source.html#l01100">ArmISA::FpOp::unaryOp()</a>, <a class="el" href="vfp_8cc_source.html#l00879">unsignedRecipEstimate()</a>, <a class="el" href="vfp_8cc_source.html#l00804">unsignedRSqrtEstimate()</a>, <a class="el" href="vfp_8cc_source.html#l00645">vcvtFpHFpD()</a>, and <a class="el" href="vfp_8cc_source.html#l00655">vcvtFpHFpS()</a>.</p>

</div>
</div>
<a id="a445c1280ad9dbdc9e7b9796c47dcd13b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a445c1280ad9dbdc9e7b9796c47dcd13b">&#9670;&nbsp;</a></span>bitsToFp() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static double ArmISA::bitsToFp </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>junk</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00192">192</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00175">fp</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<a id="a34b7283592d851f9ab2edabde0dd27ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34b7283592d851f9ab2edabde0dd27ea">&#9670;&nbsp;</a></span>BitUnion32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::BitUnion32 </td>
          <td>(</td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17d73b7a7310f14bb809ab2d47e7f28e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17d73b7a7310f14bb809ab2d47e7f28e">&#9670;&nbsp;</a></span>BitUnion8() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::BitUnion8 </td>
          <td>(</td>
          <td class="paramtype">ITSTATE&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36638228058bc2f783ba5fda95fe9005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36638228058bc2f783ba5fda95fe9005">&#9670;&nbsp;</a></span>BitUnion8() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::BitUnion8 </td>
          <td>(</td>
          <td class="paramtype">OperatingMode64&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e2815b0803df8ce2136b60016c753e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e2815b0803df8ce2136b60016c753e7">&#9670;&nbsp;</a></span>buildRetPC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">PCState ArmISA::buildRetPC </td>
          <td>(</td>
          <td class="paramtype">const PCState &amp;&#160;</td>
          <td class="paramname"><em>curPC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const PCState &amp;&#160;</td>
          <td class="paramname"><em>callPC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00062">62</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

</div>
</div>
<a id="a3c705743d5e536be1441ce2242faf242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c705743d5e536be1441ce2242faf242">&#9670;&nbsp;</a></span>byteOrder()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142b">ByteOrder</a> ArmISA::byteOrder </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00385">385</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="base_2types_8hh_source.html#l00265">BigEndianByteOrder</a>, <a class="el" href="arm_2utility_8cc_source.html#l00364">isBigEndian64()</a>, and <a class="el" href="base_2types_8hh_source.html#l00266">LittleEndianByteOrder</a>.</p>

<p class="reference">Referenced by <a class="el" href="semihosting_8cc_source.html#l00191">ArmSemihosting::call32()</a>, <a class="el" href="semihosting_8cc_source.html#l00156">ArmSemihosting::call64()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02037">clock_gettimeFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00621">copyOutStat64Buf()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00610">copyOutStatBuf()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00633">copyOutStatfsBuf()</a>, <a class="el" href="table__walker_8cc_source.html#l01476">ArmISA::TableWalker::doL1Descriptor()</a>, <a class="el" href="table__walker_8cc_source.html#l01763">ArmISA::TableWalker::doL2Descriptor()</a>, <a class="el" href="table__walker_8cc_source.html#l01601">ArmISA::TableWalker::doLongDescriptor()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01952">getrlimitFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02222">getrusageFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02075">gettimeofdayFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01993">prlimitFunc()</a>, <a class="el" href="semihosting_8cc_source.html#l00270">ArmSemihosting::readString()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01664">readvFunc()</a>, <a class="el" href="semihosting_8cc_source.html#l00646">ArmSemihosting::semiExit()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02300">timeFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02274">timesFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02095">utimesFunc()</a>, and <a class="el" href="syscall__emul_8hh_source.html#l01704">writevFunc()</a>.</p>

</div>
</div>
<a id="a57182d9292f190aca26f1af6496ef3e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57182d9292f190aca26f1af6496ef3e4">&#9670;&nbsp;</a></span>canReadAArch64SysReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::canReadAArch64SysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&#160;</td>
          <td class="paramname"><em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs_8cc_source.html#l01120">1120</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8hh_source.html#l00158">currEL()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">EL3</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00191">ArmSystem::haveSecurity()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00230">ArmSystem::highestEL()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00972">MISCREG_HYP_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00975">MISCREG_MON_NS0_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00978">MISCREG_MON_NS1_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00967">MISCREG_PRI_NS_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00969">MISCREG_PRI_S_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00610">MISCREG_RVBAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00613">MISCREG_RVBAR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00495">MISCREG_SP_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00496">MISCREG_SPSEL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00962">MISCREG_USR_NS_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00964">MISCREG_USR_S_RD</a>, <a class="el" href="miscregs_8cc_source.html#l02846">miscRegInfo</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

</div>
</div>
<a id="a73e22a76b1bae17fb3ba75361afeca95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e22a76b1bae17fb3ba75361afeca95">&#9670;&nbsp;</a></span>canReadCoprocReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::tuple&lt; bool, bool &gt; ArmISA::canReadCoprocReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&#160;</td>
          <td class="paramname"><em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> for permission to read coprocessor registers. </p>
<p>Checks whether an instruction at the current program mode has permissions to read the coprocessor registers. This function returns whether the check is undefined and if not whether the read access is permitted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">the</td><td>misc reg indicating the coprocessor </td></tr>
    <tr><td class="paramname">the</td><td>SCR </td></tr>
    <tr><td class="paramname">the</td><td>CPSR </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a tuple of booleans: can_read, undefined </dd></dl>

<p class="definition">Definition at line <a class="el" href="miscregs_8cc_source.html#l00991">991</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2miscregs_8hh_source.html#l00950">MISCREG_BANKED</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00972">MISCREG_HYP_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00975">MISCREG_MON_NS0_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00978">MISCREG_MON_NS1_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00967">MISCREG_PRI_NS_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00969">MISCREG_PRI_S_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00962">MISCREG_USR_NS_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00964">MISCREG_USR_S_RD</a>, <a class="el" href="miscregs_8cc_source.html#l02846">miscRegInfo</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00605">MODE_ABORT</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00601">MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00606">MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00602">MODE_IRQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00604">MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00603">MODE_SVC</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00608">MODE_SYSTEM</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00607">MODE_UNDEFINED</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00600">MODE_USER</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

</div>
</div>
<a id="aedd26882022959246730ea24d1d4b35c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd26882022959246730ea24d1d4b35c">&#9670;&nbsp;</a></span>canWriteAArch64SysReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::canWriteAArch64SysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&#160;</td>
          <td class="paramname"><em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs_8cc_source.html#l01158">1158</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8hh_source.html#l00158">currEL()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00072">el</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">EL3</a>, <a class="el" href="root_8cc_source.html#l00136">FullSystem</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00191">ArmSystem::haveSecurity()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00499">MISCREG_DAIF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00544">MISCREG_DC_CIVAC_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00542">MISCREG_DC_CVAC_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00540">MISCREG_DC_ZVA_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00973">MISCREG_HYP_WR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00976">MISCREG_MON_NS0_WR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00979">MISCREG_MON_NS1_WR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00968">MISCREG_PRI_NS_WR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00970">MISCREG_PRI_S_WR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00467">MISCREG_SCTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00495">MISCREG_SP_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00496">MISCREG_SPSEL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00963">MISCREG_USR_NS_WR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00965">MISCREG_USR_S_WR</a>, <a class="el" href="miscregs_8cc_source.html#l02846">miscRegInfo</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

</div>
</div>
<a id="ace6b5786ed56ed6a847c2124a6b7d847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace6b5786ed56ed6a847c2124a6b7d847">&#9670;&nbsp;</a></span>canWriteCoprocReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::tuple&lt; bool, bool &gt; ArmISA::canWriteCoprocReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&#160;</td>
          <td class="paramname"><em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> for permission to write coprocessor registers. </p>
<p>Checks whether an instruction at the current program mode has permissions to write the coprocessor registers. This function returns whether the check is undefined and if not whether the write access is permitted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">the</td><td>misc reg indicating the coprocessor </td></tr>
    <tr><td class="paramname">the</td><td>SCR </td></tr>
    <tr><td class="paramname">the</td><td>CPSR </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a tuple of booleans: can_write, undefined </dd></dl>

<p class="definition">Definition at line <a class="el" href="miscregs_8cc_source.html#l01027">1027</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2miscregs_8hh_source.html#l00950">MISCREG_BANKED</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00973">MISCREG_HYP_WR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00976">MISCREG_MON_NS0_WR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00979">MISCREG_MON_NS1_WR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00968">MISCREG_PRI_NS_WR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00970">MISCREG_PRI_S_WR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00963">MISCREG_USR_NS_WR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00965">MISCREG_USR_S_WR</a>, <a class="el" href="miscregs_8cc_source.html#l02846">miscRegInfo</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00605">MODE_ABORT</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00601">MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00606">MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00602">MODE_IRQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00604">MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00603">MODE_SVC</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00608">MODE_SYSTEM</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00607">MODE_UNDEFINED</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00600">MODE_USER</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

</div>
</div>
<a id="a43ce4bbd1e046d6a63b9278cb0a94114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43ce4bbd1e046d6a63b9278cb0a94114">&#9670;&nbsp;</a></span>cmp128()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::cmp128 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00211">211</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01846">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>, and <a class="el" href="fplib_8cc_source.html#l02133">fp64_sqrt()</a>.</p>

</div>
</div>
<a id="a515eb33a0f75168399abe82a660c1de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a515eb33a0f75168399abe82a660c1de8">&#9670;&nbsp;</a></span>copyMiscRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::copyMiscRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>dest</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00113">113</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8cc_source.html#l00058">initCPU()</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="arm_2utility_8cc_source.html#l00196">sendEvent()</a>.</p>

</div>
</div>
<a id="a704e27d64f779615b5ec5141b94b2711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a704e27d64f779615b5ec5141b94b2711">&#9670;&nbsp;</a></span>copyRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::copyRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>dest</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00167">167</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8cc_source.html#l00149">copyVecRegs()</a>, <a class="el" href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">ThreadContext::getDTBPtr()</a>, <a class="el" href="classThreadContext.html#a2a9e2f3b0b81225d34ce2e840dbc43eb">ThreadContext::getITBPtr()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00066">i</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">MISCREG_CPSR</a>, <a class="el" href="arm_2registers_8hh_source.html#l00098">NumCCRegs</a>, <a class="el" href="arm_2registers_8hh_source.html#l00092">NumFloatRegs</a>, <a class="el" href="arm_2registers_8hh_source.html#l00091">NumIntRegs</a>, <a class="el" href="arm_2registers_8hh_source.html#l00099">NumMiscRegs</a>, <a class="el" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState()</a>, <a class="el" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">ThreadContext::readCCReg()</a>, <a class="el" href="classThreadContext.html#a40439a17173175ef883a9cd6faf37aef">ThreadContext::readFloatRegFlat()</a>, <a class="el" href="classThreadContext.html#a5020bb8a7861e0f9a06c49248b5f397c">ThreadContext::readIntRegFlat()</a>, <a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect()</a>, <a class="el" href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">ThreadContext::setCCReg()</a>, <a class="el" href="classThreadContext.html#abc720169d0e3f5f99a4414822d386eac">ThreadContext::setFloatRegFlat()</a>, <a class="el" href="classThreadContext.html#af5ba61c412683b28c0650337eb09d57c">ThreadContext::setIntRegFlat()</a>, <a class="el" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg()</a>, and <a class="el" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2linux_2linux_8hh_source.html#l00057">ArmLinux::archClone()</a>, and <a class="el" href="arm_2utility_8hh_source.html#l00105">startupCPU()</a>.</p>

</div>
</div>
<a id="a72708f62169900b9522663e73a5a753b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72708f62169900b9522663e73a5a753b">&#9670;&nbsp;</a></span>copyVecRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::copyVecRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>dest</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00149">149</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="traits_8hh_source.html#l00059">RenameMode&lt; ISA &gt;::mode()</a>, <a class="el" href="arm_2registers_8hh_source.html#l00068">NumVecElemPerVecReg</a>, <a class="el" href="arm_2registers_8hh_source.html#l00093">NumVecRegs</a>, <a class="el" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState()</a>, <a class="el" href="classThreadContext.html#a38f609e6fa97ddba38409b51ce46bbe5">ThreadContext::readVecElemFlat()</a>, <a class="el" href="classThreadContext.html#ac94929c2d43f8cc8154c7f476173a841">ThreadContext::readVecRegFlat()</a>, <a class="el" href="classThreadContext.html#a5ed12f21a862dc0026a8816d5272bf98">ThreadContext::setVecElemFlat()</a>, and <a class="el" href="classThreadContext.html#a31018b1d89fe7d666efc72f1897e1b5f">ThreadContext::setVecRegFlat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00167">copyRegs()</a>.</p>

</div>
</div>
<a id="a7d0efb0cabf7164c98bf8eddda31c1a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d0efb0cabf7164c98bf8eddda31c1a8">&#9670;&nbsp;</a></span>currEL() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> ArmISA::currEL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00158">158</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8hh_source.html#l00151">currOpMode()</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00689">opModeToEL()</a>.</p>

<p class="reference">Referenced by <a class="el" href="miscregs_8cc_source.html#l01120">canReadAArch64SysReg()</a>, <a class="el" href="miscregs_8cc_source.html#l01158">canWriteAArch64SysReg()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00698">ArmISA::ArmStaticInst::checkAdvSIMDOrFPEnabled32()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00686">ArmISA::ArmStaticInst::checkFPAdvSIMDEnabled64()</a>, <a class="el" href="arm_2interrupts_8hh_source.html#l00136">ArmISA::Interrupts::checkInterrupts()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00901">ArmISA::ArmStaticInst::checkSETENDEnabled()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00319">ELUsingAArch32K()</a>, <a class="el" href="arm_2interrupts_8hh_source.html#l00225">ArmISA::Interrupts::getInterrupt()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00364">isBigEndian64()</a>, <a class="el" href="pmu_8cc_source.html#l00495">ArmISA::PMU::CounterState::isFiltered()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00235">readMPIDR()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00794">ArmISA::UndefinedInstruction::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00866">ArmISA::SupervisorCall::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01008">ArmISA::SupervisorTrap::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01280">ArmISA::PrefetchAbort::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01340">ArmISA::DataAbort::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01535">ArmISA::PCAlignmentFault::routeToHyp()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00828">SPAlignmentCheckEnabled()</a>, <a class="el" href="arm_2interrupts_8cc_source.html#l00051">ArmISA::Interrupts::takeInt()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01423">ArmISA::TLB::tranTypeEL()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00874">ArmISA::ArmStaticInst::trapWFx()</a>.</p>

</div>
</div>
<a id="ab4723f918f3e9c4838cc2013dc357f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4723f918f3e9c4838cc2013dc357f1c">&#9670;&nbsp;</a></span>currEL() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> ArmISA::currEL </td>
          <td>(</td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00164">164</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8cc_source.html#l00388">badMode()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00382">badMode32()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00072">el</a>, <a class="el" href="arm_2utility_8cc_source.html#l00299">ELIs32()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00293">ELIs64()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00308">ELIsInHost()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00319">ELUsingAArch32K()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00364">isBigEndian64()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00689">opModeToEL()</a>.</p>

</div>
</div>
<a id="a89bff2ee523d372c456087b77df1a43b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89bff2ee523d372c456087b77df1a43b">&#9670;&nbsp;</a></span>currOpMode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> ArmISA::currOpMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00151">151</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2miscregs_8hh_source.html#l00058">MISCREG_CPSR</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00158">currEL()</a>.</p>

</div>
</div>
<a id="a3403a5c8675b12469af5590f4ba2dc62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3403a5c8675b12469af5590f4ba2dc62">&#9670;&nbsp;</a></span>decode_fp_data_type()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#af0754743793ac27f62ea31d5b0cb3603">FpDataType</a> ArmISA::decode_fp_data_type </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>encoding</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pred__inst_8hh_source.html#l00196">196</a> of file <a class="el" href="pred__inst_8hh_source.html">pred_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="namespaceArmISA.html#af0754743793ac27f62ea31d5b0cb3603afe294cd6f9909150e9ab48cdebcc2caa">Fp16</a>, <a class="el" href="namespaceArmISA.html#af0754743793ac27f62ea31d5b0cb3603a50b21607e666f7582bcab10be3a30e13">Fp32</a>, <a class="el" href="namespaceArmISA.html#af0754743793ac27f62ea31d5b0cb3603a9827fcb63f1f5c7962e8056d676ede53">Fp64</a>, and <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

</div>
</div>
<a id="aa997a57492cbf2204c7b0ec435873edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa997a57492cbf2204c7b0ec435873edb">&#9670;&nbsp;</a></span>decodeAArch64SysReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> ArmISA::decodeAArch64SysReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>crn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>crm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>op2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs_8cc_source.html#l01202">1202</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

<p class="reference">References <a class="el" href="compiler_8hh_source.html#l00086">M5_FALLTHROUGH</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00468">MISCREG_ACTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00471">MISCREG_ACTLR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00478">MISCREG_ACTLR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00514">MISCREG_AFSR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00518">MISCREG_AFSR0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00522">MISCREG_AFSR0_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00515">MISCREG_AFSR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00519">MISCREG_AFSR1_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00523">MISCREG_AFSR1_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00461">MISCREG_AIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00602">MISCREG_AMAIR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00604">MISCREG_AMAIR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00606">MISCREG_AMAIR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00549">MISCREG_AT_S12E0R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00550">MISCREG_AT_S12E0W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00547">MISCREG_AT_S12E1R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00548">MISCREG_AT_S12E1W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00536">MISCREG_AT_S1E0R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00537">MISCREG_AT_S1E0W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00534">MISCREG_AT_S1E1R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00535">MISCREG_AT_S1E1W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00545">MISCREG_AT_S1E2R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00546">MISCREG_AT_S1E2W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00551">MISCREG_AT_S1E3R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00552">MISCREG_AT_S1E3W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00667">MISCREG_CBAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00459">MISCREG_CCSIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00460">MISCREG_CLIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00624">MISCREG_CNTFRQ_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00646">MISCREG_CNTHCTL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00648">MISCREG_CNTHP_CTL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00649">MISCREG_CNTHP_CVAL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00647">MISCREG_CNTHP_TVAL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00672">MISCREG_CNTHV_CTL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00673">MISCREG_CNTHV_CVAL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00674">MISCREG_CNTHV_TVAL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00623">MISCREG_CNTKCTL_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00628">MISCREG_CNTP_CTL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00629">MISCREG_CNTP_CVAL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00627">MISCREG_CNTP_TVAL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00625">MISCREG_CNTPCT_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00651">MISCREG_CNTPS_CTL_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00652">MISCREG_CNTPS_CVAL_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00650">MISCREG_CNTPS_TVAL_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00631">MISCREG_CNTV_CTL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00632">MISCREG_CNTV_CVAL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00630">MISCREG_CNTV_TVAL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00626">MISCREG_CNTVCT_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00645">MISCREG_CNTVOFF_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00617">MISCREG_CONTEXTIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00668">MISCREG_CONTEXTIDR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00469">MISCREG_CPACR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00474">MISCREG_CPTR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00481">MISCREG_CPTR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00663">MISCREG_CPUACTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00664">MISCREG_CPUECTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00665">MISCREG_CPUMERRSR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00462">MISCREG_CSSELR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00463">MISCREG_CTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00497">MISCREG_CURRENTEL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00492">MISCREG_DACR32_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00499">MISCREG_DAIF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00424">MISCREG_DBGAUTHSTATUS_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00398">MISCREG_DBGBCR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00399">MISCREG_DBGBCR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00400">MISCREG_DBGBCR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00401">MISCREG_DBGBCR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00402">MISCREG_DBGBCR4_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00403">MISCREG_DBGBCR5_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00392">MISCREG_DBGBVR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00393">MISCREG_DBGBVR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00394">MISCREG_DBGBVR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00395">MISCREG_DBGBVR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00396">MISCREG_DBGBVR4_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00397">MISCREG_DBGBVR5_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00423">MISCREG_DBGCLAIMCLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00422">MISCREG_DBGCLAIMSET_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00421">MISCREG_DBGPRCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00416">MISCREG_DBGVCR32_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00408">MISCREG_DBGWCR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00409">MISCREG_DBGWCR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00410">MISCREG_DBGWCR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00411">MISCREG_DBGWCR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00404">MISCREG_DBGWVR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00405">MISCREG_DBGWVR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00406">MISCREG_DBGWVR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00407">MISCREG_DBGWVR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00539">MISCREG_DC_CISW_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00544">MISCREG_DC_CIVAC_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00538">MISCREG_DC_CSW_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00542">MISCREG_DC_CVAC_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00543">MISCREG_DC_CVAU_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00533">MISCREG_DC_ISW_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00532">MISCREG_DC_IVAC_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00540">MISCREG_DC_ZVA_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00464">MISCREG_DCZID_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00930">MISCREG_DISR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00657">MISCREG_DL1DATA0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00658">MISCREG_DL1DATA1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00659">MISCREG_DL1DATA2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00660">MISCREG_DL1DATA3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00661">MISCREG_DL1DATA4_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00503">MISCREG_DLR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00502">MISCREG_DSPSR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00494">MISCREG_ELR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00505">MISCREG_ELR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00512">MISCREG_ELR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00922">MISCREG_ERRIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00923">MISCREG_ERRSELR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00927">MISCREG_ERXADDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00925">MISCREG_ERXCTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00924">MISCREG_ERXFR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00928">MISCREG_ERXMISC0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00929">MISCREG_ERXMISC1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00926">MISCREG_ERXSTATUS_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00516">MISCREG_ESR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00520">MISCREG_ESR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00524">MISCREG_ESR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00525">MISCREG_FAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00526">MISCREG_FAR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00528">MISCREG_FAR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00500">MISCREG_FPCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00521">MISCREG_FPEXC32_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00501">MISCREG_FPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00476">MISCREG_HACR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00472">MISCREG_HCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00527">MISCREG_HPFAR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00475">MISCREG_HSTR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00531">MISCREG_IC_IALLU</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00529">MISCREG_IC_IALLUIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00541">MISCREG_IC_IVAU_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00684">MISCREG_ICC_AP0R0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00685">MISCREG_ICC_AP0R1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00686">MISCREG_ICC_AP0R2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00687">MISCREG_ICC_AP0R3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00688">MISCREG_ICC_AP1R0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00691">MISCREG_ICC_AP1R1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00694">MISCREG_ICC_AP1R2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00697">MISCREG_ICC_AP1R3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00703">MISCREG_ICC_ASGI1R_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00683">MISCREG_ICC_BPR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00708">MISCREG_ICC_BPR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00711">MISCREG_ICC_CTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00722">MISCREG_ICC_CTLR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00700">MISCREG_ICC_DIR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00681">MISCREG_ICC_EOIR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00706">MISCREG_ICC_EOIR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00682">MISCREG_ICC_HPPIR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00707">MISCREG_ICC_HPPIR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00680">MISCREG_ICC_IAR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00705">MISCREG_ICC_IAR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00717">MISCREG_ICC_IGRPEN0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00718">MISCREG_ICC_IGRPEN1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00724">MISCREG_ICC_IGRPEN1_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00679">MISCREG_ICC_PMR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00701">MISCREG_ICC_RPR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00704">MISCREG_ICC_SGI0R_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00702">MISCREG_ICC_SGI1R_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00714">MISCREG_ICC_SRE_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00721">MISCREG_ICC_SRE_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00723">MISCREG_ICC_SRE_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00727">MISCREG_ICH_AP0R0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00728">MISCREG_ICH_AP0R1_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00729">MISCREG_ICH_AP0R2_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00730">MISCREG_ICH_AP0R3_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00731">MISCREG_ICH_AP1R0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00732">MISCREG_ICH_AP1R1_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00733">MISCREG_ICH_AP1R2_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00734">MISCREG_ICH_AP1R3_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00738">MISCREG_ICH_EISR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00739">MISCREG_ICH_ELRSR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00735">MISCREG_ICH_HCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00741">MISCREG_ICH_LR0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00751">MISCREG_ICH_LR10_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00752">MISCREG_ICH_LR11_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00753">MISCREG_ICH_LR12_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00754">MISCREG_ICH_LR13_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00755">MISCREG_ICH_LR14_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00756">MISCREG_ICH_LR15_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00742">MISCREG_ICH_LR1_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00743">MISCREG_ICH_LR2_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00744">MISCREG_ICH_LR3_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00745">MISCREG_ICH_LR4_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00746">MISCREG_ICH_LR5_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00747">MISCREG_ICH_LR6_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00748">MISCREG_ICH_LR7_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00749">MISCREG_ICH_LR8_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00750">MISCREG_ICH_LR9_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00737">MISCREG_ICH_MISR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00740">MISCREG_ICH_VMCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00736">MISCREG_ICH_VTR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00453">MISCREG_ID_AA64AFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00454">MISCREG_ID_AA64AFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00451">MISCREG_ID_AA64DFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00452">MISCREG_ID_AA64DFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00455">MISCREG_ID_AA64ISAR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00456">MISCREG_ID_AA64ISAR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00457">MISCREG_ID_AA64MMFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00458">MISCREG_ID_AA64MMFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00676">MISCREG_ID_AA64MMFR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00449">MISCREG_ID_AA64PFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00450">MISCREG_ID_AA64PFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00896">MISCREG_ID_AA64ZFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00435">MISCREG_ID_AFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00434">MISCREG_ID_DFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00440">MISCREG_ID_ISAR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00441">MISCREG_ID_ISAR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00442">MISCREG_ID_ISAR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00443">MISCREG_ID_ISAR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00444">MISCREG_ID_ISAR4_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00445">MISCREG_ID_ISAR5_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00436">MISCREG_ID_MMFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00437">MISCREG_ID_MMFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00438">MISCREG_ID_MMFR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00439">MISCREG_ID_MMFR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00432">MISCREG_ID_PFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00433">MISCREG_ID_PFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00517">MISCREG_IFSR32_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00653">MISCREG_IL1DATA0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00654">MISCREG_IL1DATA1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00655">MISCREG_IL1DATA2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00656">MISCREG_IL1DATA3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00919">MISCREG_IMPDEF_UNIMPL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00611">MISCREG_ISR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00662">MISCREG_L2ACTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00607">MISCREG_L2CTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00608">MISCREG_L2ECTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00666">MISCREG_L2MERRSR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00601">MISCREG_MAIR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00603">MISCREG_MAIR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00605">MISCREG_MAIR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00387">MISCREG_MDCCINT_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00412">MISCREG_MDCCSR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00473">MISCREG_MDCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00482">MISCREG_MDCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00413">MISCREG_MDDTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00415">MISCREG_MDDTRRX_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00417">MISCREG_MDRAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00389">MISCREG_MDSCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00429">MISCREG_MIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00430">MISCREG_MPIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00446">MISCREG_MVFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00447">MISCREG_MVFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00448">MISCREG_MVFR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00498">MISCREG_NZCV</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00420">MISCREG_OSDLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00388">MISCREG_OSDTRRX_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00390">MISCREG_OSDTRTX_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00391">MISCREG_OSECCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00418">MISCREG_OSLAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00419">MISCREG_OSLSR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00935">MISCREG_PAN</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00530">MISCREG_PAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00597">MISCREG_PMCCFILTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00595">MISCREG_PMCCNTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00593">MISCREG_PMCEID0_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00594">MISCREG_PMCEID1_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00589">MISCREG_PMCNTENCLR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00588">MISCREG_PMCNTENSET_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00587">MISCREG_PMCR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00633">MISCREG_PMEVCNTR0_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00634">MISCREG_PMEVCNTR1_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00635">MISCREG_PMEVCNTR2_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00636">MISCREG_PMEVCNTR3_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00637">MISCREG_PMEVCNTR4_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00638">MISCREG_PMEVCNTR5_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00639">MISCREG_PMEVTYPER0_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00640">MISCREG_PMEVTYPER1_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00641">MISCREG_PMEVTYPER2_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00642">MISCREG_PMEVTYPER3_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00643">MISCREG_PMEVTYPER4_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00644">MISCREG_PMEVTYPER5_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00586">MISCREG_PMINTENCLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00585">MISCREG_PMINTENSET_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00590">MISCREG_PMOVSCLR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00600">MISCREG_PMOVSSET_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00592">MISCREG_PMSELR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00591">MISCREG_PMSWINC_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00599">MISCREG_PMUSERENR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00598">MISCREG_PMXEVCNTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00596">MISCREG_PMXEVTYPER_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00911">MISCREG_RAZ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00431">MISCREG_REVIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00616">MISCREG_RMR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00610">MISCREG_RVBAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00613">MISCREG_RVBAR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00615">MISCREG_RVBAR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00479">MISCREG_SCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00467">MISCREG_SCTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00470">MISCREG_SCTLR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00477">MISCREG_SCTLR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00480">MISCREG_SDER32_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00495">MISCREG_SP_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00506">MISCREG_SP_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00513">MISCREG_SP_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00496">MISCREG_SPSEL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00508">MISCREG_SPSR_ABT_AA64</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00493">MISCREG_SPSR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00504">MISCREG_SPSR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00511">MISCREG_SPSR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00510">MISCREG_SPSR_FIQ_AA64</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00507">MISCREG_SPSR_IRQ_AA64</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00509">MISCREG_SPSR_UND_AA64</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00485">MISCREG_TCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00487">MISCREG_TCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00491">MISCREG_TCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00425">MISCREG_TEECR32_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00426">MISCREG_TEEHBR32_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00576">MISCREG_TLBI_ALLE1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00569">MISCREG_TLBI_ALLE1IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00574">MISCREG_TLBI_ALLE2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00567">MISCREG_TLBI_ALLE2IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00582">MISCREG_TLBI_ALLE3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00579">MISCREG_TLBI_ALLE3IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00561">MISCREG_TLBI_ASIDE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00555">MISCREG_TLBI_ASIDE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00572">MISCREG_TLBI_IPAS2E1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00565">MISCREG_TLBI_IPAS2E1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00573">MISCREG_TLBI_IPAS2LE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00566">MISCREG_TLBI_IPAS2LE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00562">MISCREG_TLBI_VAAE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00556">MISCREG_TLBI_VAAE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00564">MISCREG_TLBI_VAALE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00558">MISCREG_TLBI_VAALE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00560">MISCREG_TLBI_VAE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00554">MISCREG_TLBI_VAE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00575">MISCREG_TLBI_VAE2_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00568">MISCREG_TLBI_VAE2IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00583">MISCREG_TLBI_VAE3_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00580">MISCREG_TLBI_VAE3IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00563">MISCREG_TLBI_VALE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00557">MISCREG_TLBI_VALE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00577">MISCREG_TLBI_VALE2_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00570">MISCREG_TLBI_VALE2IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00584">MISCREG_TLBI_VALE3_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00581">MISCREG_TLBI_VALE3IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00559">MISCREG_TLBI_VMALLE1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00553">MISCREG_TLBI_VMALLE1IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00578">MISCREG_TLBI_VMALLS12E1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00571">MISCREG_TLBI_VMALLS12E1IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00619">MISCREG_TPIDR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00618">MISCREG_TPIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00621">MISCREG_TPIDR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00622">MISCREG_TPIDR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00620">MISCREG_TPIDRRO_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00483">MISCREG_TTBR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00486">MISCREG_TTBR0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00490">MISCREG_TTBR0_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00484">MISCREG_TTBR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00671">MISCREG_TTBR1_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00914">MISCREG_UNKNOWN</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00609">MISCREG_VBAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00612">MISCREG_VBAR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00614">MISCREG_VBAR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00932">MISCREG_VDISR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00466">MISCREG_VMPIDR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00465">MISCREG_VPIDR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00931">MISCREG_VSESR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00489">MISCREG_VTCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00488">MISCREG_VTTBR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00900">MISCREG_ZCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00899">MISCREG_ZCR_EL12</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00898">MISCREG_ZCR_EL2</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l00897">MISCREG_ZCR_EL3</a>.</p>

<p class="reference">Referenced by <a class="el" href="armv8__cpu_8cc_source.html#l00149">ArmV8KvmCPU::dump()</a>, and <a class="el" href="armv8__cpu_8cc_source.html#l00359">ArmV8KvmCPU::getSysRegMap()</a>.</p>

</div>
</div>
<a id="a7a239826ec4c8da295489b6c287eb5c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a239826ec4c8da295489b6c287eb5c7">&#9670;&nbsp;</a></span>decodeCP14Reg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> ArmISA::decodeCP14Reg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>crn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>opc1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>crm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>opc2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs_8cc_source.html#l00055">55</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2miscregs_8hh_source.html#l00912">MISCREG_CP14_UNIMPL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00092">MISCREG_DBGDIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00093">MISCREG_DBGDSCRint</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00138">MISCREG_JIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00141">MISCREG_JMCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00140">MISCREG_JOSCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00139">MISCREG_TEEHBR</a>, and <a class="el" href="logging_8hh_source.html#l00212">warn</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm__cpu_8cc_source.html#l00376">ArmKvmCPU::decodeCoProcReg()</a>.</p>

</div>
</div>
<a id="a5e6d4f525dbe24bd1bc07c6861b9eb5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e6d4f525dbe24bd1bc07c6861b9eb5f">&#9670;&nbsp;</a></span>decodeCP15Reg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> ArmISA::decodeCP15Reg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>crn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>opc1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>crm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>opc2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs_8cc_source.html#l00132">132</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2miscregs_8hh_source.html#l00175">MISCREG_ACTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00210">MISCREG_ADFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00166">MISCREG_AIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00213">MISCREG_AIFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00317">MISCREG_AMAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00320">MISCREG_AMAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00244">MISCREG_ATS12NSOPR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00245">MISCREG_ATS12NSOPW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00246">MISCREG_ATS12NSOUR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00247">MISCREG_ATS12NSOUW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00240">MISCREG_ATS1CPR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00241">MISCREG_ATS1CPW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00242">MISCREG_ATS1CUR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00243">MISCREG_ATS1CUW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00255">MISCREG_ATS1HR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00256">MISCREG_ATS1HW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00236">MISCREG_BPIALL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00229">MISCREG_BPIALLIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00237">MISCREG_BPIMVA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00164">MISCREG_CCSIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00165">MISCREG_CLIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00348">MISCREG_CNTFRQ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00358">MISCREG_CNTHCTL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00360">MISCREG_CNTHP_CTL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00359">MISCREG_CNTHP_TVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00349">MISCREG_CNTKCTL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00353">MISCREG_CNTP_CTL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00350">MISCREG_CNTP_TVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00357">MISCREG_CNTV_CTL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00356">MISCREG_CNTV_TVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00335">MISCREG_CONTEXTIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00913">MISCREG_CP15_UNIMPL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00251">MISCREG_CP15DMB</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00250">MISCREG_CP15DSB</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00235">MISCREG_CP15ISB</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00178">MISCREG_CPACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00167">MISCREG_CSSELR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00145">MISCREG_CTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00201">MISCREG_DACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00253">MISCREG_DCCIMVAC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00254">MISCREG_DCCISW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00248">MISCREG_DCCMVAC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00252">MISCREG_DCCMVAU</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00249">MISCREG_DCCSW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00238">MISCREG_DCIMVAC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00239">MISCREG_DCISW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00219">MISCREG_DFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00204">MISCREG_DFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00266">MISCREG_DTLBIALL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00268">MISCREG_DTLBIASID</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00267">MISCREG_DTLBIMVA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00334">MISCREG_FCSEIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00189">MISCREG_HACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00183">MISCREG_HACTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00216">MISCREG_HADFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00217">MISCREG_HAIFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00325">MISCREG_HAMAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00326">MISCREG_HAMAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00187">MISCREG_HCPTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00184">MISCREG_HCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00185">MISCREG_HCR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00186">MISCREG_HDCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00225">MISCREG_HDFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00226">MISCREG_HIFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00323">MISCREG_HMAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00324">MISCREG_HMAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00227">MISCREG_HPFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00182">MISCREG_HSCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00218">MISCREG_HSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00188">MISCREG_HSTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00199">MISCREG_HTCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00347">MISCREG_HTPIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00333">MISCREG_HVBAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00801">MISCREG_ICC_AP0R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00802">MISCREG_ICC_AP0R1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00803">MISCREG_ICC_AP0R2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00804">MISCREG_ICC_AP0R3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00805">MISCREG_ICC_AP1R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00808">MISCREG_ICC_AP1R1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00811">MISCREG_ICC_AP1R2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00814">MISCREG_ICC_AP1R3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00818">MISCREG_ICC_BPR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00819">MISCREG_ICC_BPR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00822">MISCREG_ICC_CTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00825">MISCREG_ICC_DIR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00826">MISCREG_ICC_EOIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00827">MISCREG_ICC_EOIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00828">MISCREG_ICC_HPPIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00829">MISCREG_ICC_HPPIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00830">MISCREG_ICC_HSRE</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00831">MISCREG_ICC_IAR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00832">MISCREG_ICC_IAR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00833">MISCREG_ICC_IGRPEN0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00834">MISCREG_ICC_IGRPEN1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00837">MISCREG_ICC_MCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00838">MISCREG_ICC_MGRPEN1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00839">MISCREG_ICC_MSRE</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00840">MISCREG_ICC_PMR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00841">MISCREG_ICC_RPR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00844">MISCREG_ICC_SRE</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00848">MISCREG_ICH_AP0R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00849">MISCREG_ICH_AP0R1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00850">MISCREG_ICH_AP0R2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00851">MISCREG_ICH_AP0R3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00852">MISCREG_ICH_AP1R0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00853">MISCREG_ICH_AP1R1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00854">MISCREG_ICH_AP1R2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00855">MISCREG_ICH_AP1R3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00859">MISCREG_ICH_EISR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00860">MISCREG_ICH_ELRSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00856">MISCREG_ICH_HCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00862">MISCREG_ICH_LR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00863">MISCREG_ICH_LR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00872">MISCREG_ICH_LR10</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00873">MISCREG_ICH_LR11</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00874">MISCREG_ICH_LR12</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00875">MISCREG_ICH_LR13</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00876">MISCREG_ICH_LR14</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00877">MISCREG_ICH_LR15</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00864">MISCREG_ICH_LR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00865">MISCREG_ICH_LR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00866">MISCREG_ICH_LR4</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00867">MISCREG_ICH_LR5</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00868">MISCREG_ICH_LR6</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00869">MISCREG_ICH_LR7</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00870">MISCREG_ICH_LR8</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00871">MISCREG_ICH_LR9</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00878">MISCREG_ICH_LRC0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00879">MISCREG_ICH_LRC1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00888">MISCREG_ICH_LRC10</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00889">MISCREG_ICH_LRC11</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00890">MISCREG_ICH_LRC12</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00891">MISCREG_ICH_LRC13</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00892">MISCREG_ICH_LRC14</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00893">MISCREG_ICH_LRC15</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00880">MISCREG_ICH_LRC2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00881">MISCREG_ICH_LRC3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00882">MISCREG_ICH_LRC4</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00883">MISCREG_ICH_LRC5</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00884">MISCREG_ICH_LRC6</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00885">MISCREG_ICH_LRC7</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00886">MISCREG_ICH_LRC8</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00887">MISCREG_ICH_LRC9</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00858">MISCREG_ICH_MISR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00861">MISCREG_ICH_VMCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00857">MISCREG_ICH_VTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00233">MISCREG_ICIALLU</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00228">MISCREG_ICIALLUIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00234">MISCREG_ICIMVAU</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00153">MISCREG_ID_AFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00152">MISCREG_ID_DFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00158">MISCREG_ID_ISAR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00159">MISCREG_ID_ISAR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00160">MISCREG_ID_ISAR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00161">MISCREG_ID_ISAR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00162">MISCREG_ID_ISAR4</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00163">MISCREG_ID_ISAR5</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00154">MISCREG_ID_MMFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00155">MISCREG_ID_MMFR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00156">MISCREG_ID_MMFR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00157">MISCREG_ID_MMFR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00150">MISCREG_ID_PFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00151">MISCREG_ID_PFR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00222">MISCREG_IFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00207">MISCREG_IFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00919">MISCREG_IMPDEF_UNIMPL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00332">MISCREG_ISR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00263">MISCREG_ITLBIALL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00265">MISCREG_ITLBIASID</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00264">MISCREG_ITLBIMVA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00303">MISCREG_L2CTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00304">MISCREG_L2ECTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00144">MISCREG_MIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00148">MISCREG_MPIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00330">MISCREG_MVBAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00084">MISCREG_NMRR_MAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00910">MISCREG_NOP</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00181">MISCREG_NSACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00230">MISCREG_PAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00295">MISCREG_PMCCNTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00293">MISCREG_PMCEID0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00294">MISCREG_PMCEID1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00289">MISCREG_PMCNTENCLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00288">MISCREG_PMCNTENSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00287">MISCREG_PMCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00301">MISCREG_PMINTENCLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00300">MISCREG_PMINTENSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00290">MISCREG_PMOVSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00302">MISCREG_PMOVSSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00292">MISCREG_PMSELR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00291">MISCREG_PMSWINC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00299">MISCREG_PMUSERENR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00298">MISCREG_PMXEVCNTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00087">MISCREG_PMXEVTYPER_PMCCFILTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00081">MISCREG_PRRR_MAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00911">MISCREG_RAZ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00149">MISCREG_REVIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00179">MISCREG_SCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00172">MISCREG_SCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00180">MISCREG_SDER</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00146">MISCREG_TCMTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00269">MISCREG_TLBIALL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00283">MISCREG_TLBIALLH</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00277">MISCREG_TLBIALLHIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00257">MISCREG_TLBIALLIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00285">MISCREG_TLBIALLNSNH</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00279">MISCREG_TLBIALLNSNHIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00271">MISCREG_TLBIASID</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00259">MISCREG_TLBIASIDIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00281">MISCREG_TLBIIPAS2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00275">MISCREG_TLBIIPAS2IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00282">MISCREG_TLBIIPAS2L</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00276">MISCREG_TLBIIPAS2LIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00270">MISCREG_TLBIMVA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00272">MISCREG_TLBIMVAA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00260">MISCREG_TLBIMVAAIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00274">MISCREG_TLBIMVAAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00262">MISCREG_TLBIMVAALIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00284">MISCREG_TLBIMVAH</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00278">MISCREG_TLBIMVAHIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00258">MISCREG_TLBIMVAIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00273">MISCREG_TLBIMVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00286">MISCREG_TLBIMVALH</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00280">MISCREG_TLBIMVALHIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00261">MISCREG_TLBIMVALIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00147">MISCREG_TLBTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00344">MISCREG_TPIDRPRW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00341">MISCREG_TPIDRURO</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00338">MISCREG_TPIDRURW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00196">MISCREG_TTBCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00190">MISCREG_TTBR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00193">MISCREG_TTBR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00327">MISCREG_VBAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00171">MISCREG_VMPIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00170">MISCREG_VPIDR</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l00200">MISCREG_VTCR</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm__cpu_8cc_source.html#l00376">ArmKvmCPU::decodeCoProcReg()</a>.</p>

</div>
</div>
<a id="a86d5561ce7cd036495d45a96f0d59639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86d5561ce7cd036495d45a96f0d59639">&#9670;&nbsp;</a></span>decodeCP15Reg64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> ArmISA::decodeCP15Reg64 </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>crm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>opc1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs_8cc_source.html#l00932">932</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2miscregs_8hh_source.html#l00382">MISCREG_CNTHP_CVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00377">MISCREG_CNTP_CVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00375">MISCREG_CNTPCT</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00380">MISCREG_CNTV_CVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00376">MISCREG_CNTVCT</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00381">MISCREG_CNTVOFF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00913">MISCREG_CP15_UNIMPL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00383">MISCREG_CPUMERRSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00373">MISCREG_HTTBR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00817">MISCREG_ICC_ASGI1R</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00842">MISCREG_ICC_SGI0R</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00843">MISCREG_ICC_SGI1R</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00384">MISCREG_L2MERRSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00230">MISCREG_PAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00190">MISCREG_TTBR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00193">MISCREG_TTBR1</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l00374">MISCREG_VTTBR</a>.</p>

</div>
</div>
<a id="a1b1e3eb6c94c999f4a770af53577cd65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b1e3eb6c94c999f4a770af53577cd65">&#9670;&nbsp;</a></span>decodeMrsMsrBankedIntRegIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::decodeMrsMsrBankedIntRegIndex </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>sysM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>r</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00365">365</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8cc_source.html#l00709">decodeMrsMsrBankedReg()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00846">decodePhysAddrRange64()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00869">encodePhysAddrRange64()</a>, and <a class="el" href="intregs_8hh_source.html#l00118">INTREG_DUMMY</a>.</p>

</div>
</div>
<a id="a48a1577b2026e48e360623cc68617f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48a1577b2026e48e360623cc68617f80">&#9670;&nbsp;</a></span>decodeMrsMsrBankedReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::decodeMrsMsrBankedReg </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>sysM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>r</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>isIntReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>regIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&#160;</td>
          <td class="paramname"><em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">NSACR&#160;</td>
          <td class="paramname"><em>nsacr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>checkSecurity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00709">709</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="intregs_8hh_source.html#l00464">intRegInMode()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00067">MISCREG_ELR_HYP</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00064">MISCREG_SPSR_ABT</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00060">MISCREG_SPSR_FIQ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00065">MISCREG_SPSR_HYP</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00061">MISCREG_SPSR_IRQ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00063">MISCREG_SPSR_MON</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00062">MISCREG_SPSR_SVC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00066">MISCREG_SPSR_UND</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00605">MODE_ABORT</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00601">MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00606">MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00602">MODE_IRQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00604">MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00603">MODE_SVC</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00608">MODE_SYSTEM</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00607">MODE_UNDEFINED</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00600">MODE_USER</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="mips_2pra__constants_8hh_source.html#l00097">MipsISA::r</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00365">decodeMrsMsrBankedIntRegIndex()</a>, and <a class="el" href="arm_2utility_8hh_source.html#l00350">getExecutingAsid()</a>.</p>

</div>
</div>
<a id="a04b1f3d49e59abbe94e52e84ceffcf06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b1f3d49e59abbe94e52e84ceffcf06">&#9670;&nbsp;</a></span>decodePhysAddrRange64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::decodePhysAddrRange64 </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>pa_enc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the n. </p>
<p>of PA bits corresponding to the specified encoding. </p>

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00846">846</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00365">decodeMrsMsrBankedIntRegIndex()</a>, and <a class="el" href="table__walker_8cc_source.html#l00753">ArmISA::TableWalker::processWalkAArch64()</a>.</p>

</div>
</div>
<a id="abf6ca896d3fd317eec17d4b55723b8ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf6ca896d3fd317eec17d4b55723b8ba">&#9670;&nbsp;</a></span>ELIs32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ELIs32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&#160;</td>
          <td class="paramname"><em>el</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00299">299</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8cc_source.html#l00319">ELUsingAArch32K()</a>, and <a class="el" href="logging_8hh_source.html#l00185">panic_if</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00164">currEL()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00293">ELIs64()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00308">ELIsInHost()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01154">ArmISA::ArmStaticInst::generalExceptionsToAArch64()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00954">ArmISA::ArmFaultVals&lt; FastInterrupt &gt;::offset64()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">ArmISA::ISA::readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00630">ArmISA::ArmStaticInst::softwareBreakpoint32()</a>.</p>

</div>
</div>
<a id="af131e4106f967b76540fcbdd084da71b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af131e4106f967b76540fcbdd084da71b">&#9670;&nbsp;</a></span>ELIs64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ELIs64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&#160;</td>
          <td class="paramname"><em>el</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00293">293</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8cc_source.html#l00299">ELIs32()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00698">ArmISA::ArmStaticInst::checkAdvSIMDOrFPEnabled32()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00802">ArmISA::ArmStaticInst::checkForWFxTrap32()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00164">currEL()</a>, <a class="el" href="stage2__lookup_8cc_source.html#l00057">ArmISA::Stage2LookUp::getTe()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01050">illegalExceptionReturn()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00424">ArmISA::ArmFault::update()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01293">ArmISA::TLB::updateMiscReg()</a>, and <a class="el" href="table__walker_8cc_source.html#l00191">ArmISA::TableWalker::walk()</a>.</p>

</div>
</div>
<a id="aeb752480f8ccbb6fe5119361665a5461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb752480f8ccbb6fe5119361665a5461">&#9670;&nbsp;</a></span>ELIsInHost()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ELIsInHost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&#160;</td>
          <td class="paramname"><em>el</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if the current exception level <code>el</code> is executing a Host OS or an application of a Host OS (Armv8.1 Virtualization Host Extensions). </p>

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00308">308</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">EL2</a>, <a class="el" href="arm_2utility_8cc_source.html#l00299">ELIs32()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00200">ArmSystem::haveVirtualization()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00214">isSecureBelowEL3()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00472">MISCREG_HCR_EL2</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00164">currEL()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l02130">ArmISA::ISA::getCurSveVecLenInBits()</a>.</p>

</div>
</div>
<a id="ac8b68a74d6364ddab858d98bfe3ceabd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8b68a74d6364ddab858d98bfe3ceabd">&#9670;&nbsp;</a></span>ELUsingAArch32K()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1pair.html">std::pair</a>&lt; bool, bool &gt; ArmISA::ELUsingAArch32K </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&#160;</td>
          <td class="paramname"><em>el</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function checks whether selected EL provided as an argument is using the AArch32 <a class="el" href="classArmISA_1_1ISA.html">ISA</a>. </p>
<p>This information might be unavailable at the current EL status: it hence returns a pair of boolean values: a first boolean, true if information is available (known), and a second one, true if EL is using AArch32, false for AArch64.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tc</td><td>The thread context. </td></tr>
    <tr><td class="paramname">el</td><td>The target exception level. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">known</td><td>is FALSE for EL0 if the current Exception level is not EL0 and EL1 is using AArch64, since it cannot determine the state of EL0; TRUE otherwise. </td></tr>
    <tr><td class="paramname">aarch32</td><td>is TRUE if the specified Exception level is using AArch32; FALSE otherwise. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00319">319</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8hh_source.html#l00158">currEL()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">EL3</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00191">ArmSystem::haveSecurity()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00200">ArmSystem::haveVirtualization()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00230">ArmSystem::highestEL()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00227">ArmSystem::highestELIs64()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00214">isSecureBelowEL3()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00472">MISCREG_HCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00479">MISCREG_SCR_EL3</a>, <a class="el" href="logging_8hh_source.html#l00185">panic_if</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00164">currEL()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00299">ELIs32()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01050">illegalExceptionReturn()</a>.</p>

</div>
</div>
<a id="a74e39019e6d3d3cc122fc34d99503141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e39019e6d3d3cc122fc34d99503141">&#9670;&nbsp;</a></span>encodePhysAddrRange64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ArmISA::encodePhysAddrRange64 </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>pa_size</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the encoding corresponding to the specified n. </p>
<p>of PA bits. </p>

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00869">869</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00365">decodeMrsMsrBankedIntRegIndex()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00344">ArmISA::ISA::initID64()</a>.</p>

</div>
</div>
<a id="acc4caeebf1448a486f3606b1f30d5038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc4caeebf1448a486f3606b1f30d5038">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[1/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ITSTATE&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b8a9089321c7172cc3f0b31bedddd55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b8a9089321c7172cc3f0b31bedddd55">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[2/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad29edcb81e3523ebd9bfc19128072c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad29edcb81e3523ebd9bfc19128072c5e">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[3/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">AA64DFR0&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bf1c0fbc6ebb91f217701cca4ba159e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bf1c0fbc6ebb91f217701cca4ba159e">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[4/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">AA64ISAR0&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae93524267fa2b8af109eee5349a8bbd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae93524267fa2b8af109eee5349a8bbd3">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[5/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">AA64ISAR1&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e7a3a3fb9958a60c4e342039e26160a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e7a3a3fb9958a60c4e342039e26160a">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[6/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">AA64MMFR0&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad676de1454f2604516cf70e31af2a7de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad676de1454f2604516cf70e31af2a7de">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[7/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">AA64MMFR1&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb82c58b5bbd71a83dbfa4779db73db7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb82c58b5bbd71a83dbfa4779db73db7">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[8/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">AA64MMFR2&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a8b54941d503c8476e77d10a6273924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a8b54941d503c8476e77d10a6273924">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[9/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">AA64PFR0&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ddcb65e66c8d8f74321fff84d2314c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ddcb65e66c8d8f74321fff84d2314c4">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[10/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">HDCR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96da1c484eecc0f8ef22c940148cc969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96da1c484eecc0f8ef22c940148cc969">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[11/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">HCPTR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26d1e8dd426431157c92b38071bbc3e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26d1e8dd426431157c92b38071bbc3e9">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[12/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ExtMachInst&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00213">213</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00091">aarch64</a>, <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00080">itstate</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">mask</a>, <a class="el" href="refcnt_8hh_source.html#l00274">operator!=()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00256">X86ISA::operator==()</a>, <a class="el" href="mips_2pra__constants_8hh_source.html#l00242">MipsISA::pc</a>, <a class="el" href="bitfield_8hh_source.html#l00157">replaceBits()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00532">s</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00166">serialize()</a>, <a class="el" href="serialize_8hh_source.html#l00643">SERIALIZE_SCALAR</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00089">thumb</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00207">unserialize()</a>, <a class="el" href="serialize_8hh_source.html#l00645">UNSERIALIZE_SCALAR</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<a id="a4c9188cd12c135a030c956a6a41d195b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9188cd12c135a030c956a6a41d195b">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[13/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">HSTR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b8adc627a3a2c30d582bb2e5619e65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b8adc627a3a2c30d582bb2e5619e65b">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[14/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">HCR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d3f62a8ec68a8c5bccb723ddf390033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d3f62a8ec68a8c5bccb723ddf390033">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[15/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">NSACR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dde7a10c5652538a443b2ec2195996d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dde7a10c5652538a443b2ec2195996d">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[16/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">SCR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ddc19d9c846830529cf3919d8022571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ddc19d9c846830529cf3919d8022571">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[17/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">SCTLR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2440cb022725b2dd5d0f39f9e1393f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2440cb022725b2dd5d0f39f9e1393f5e">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[18/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CPACR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98c7c8e647ac73572d2d7356a134eda7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98c7c8e647ac73572d2d7356a134eda7">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[19/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">FSR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a572dfdb1ec33dcf30eef7ce885e23ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a572dfdb1ec33dcf30eef7ce885e23ca8">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[20/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">FPSCR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec093c1868f720b2ba2d780c7049ad20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec093c1868f720b2ba2d780c7049ad20">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[21/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">FPEXC&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe98b04305b6bcfb21275c992704c145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe98b04305b6bcfb21275c992704c145">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[22/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">MVFR0&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2c1b2edc2938a7ebe87ba4fe4c33026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c1b2edc2938a7ebe87ba4fe4c33026">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[23/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">MVFR1&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa17cab7b130be4dcca9e5bc0f44acf69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa17cab7b130be4dcca9e5bc0f44acf69">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[24/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">TTBCR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92910bf94c24c3702eb0bbcf6e7f2b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92910bf94c24c3702eb0bbcf6e7f2b01">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[25/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">TCR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a442003a841e92dc99e9684d739c4853d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a442003a841e92dc99e9684d739c4853d">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[26/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">HTCR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae71eefa8777a616f59449345f0e307fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae71eefa8777a616f59449345f0e307fd">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[27/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">VTCR_t&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a93e4a6dd3302777f92c3db319c84ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a93e4a6dd3302777f92c3db319c84ab">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[28/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">PRRR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99e04680f77aec625c64c095631ea866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99e04680f77aec625c64c095631ea866">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[29/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">NMRR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6eeaa6b8cf59feb774b28b4c09f8b9b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eeaa6b8cf59feb774b28b4c09f8b9b7">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[30/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CONTEXTIDR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad35b5c9ccabe9d13374bc8f3b86f4509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad35b5c9ccabe9d13374bc8f3b86f4509">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[31/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">L2CTLR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa44b5bad7ec4e95ed9c38000fc69136f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa44b5bad7ec4e95ed9c38000fc69136f">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[32/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CTR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ac38e4e19b3a4b329b4a932f26e2e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ac38e4e19b3a4b329b4a932f26e2e80">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[33/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">PMSELR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c06d6bc35bdac0fbd0e84fe6ccb89e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c06d6bc35bdac0fbd0e84fe6ccb89e1">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[34/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">PAR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64622fb5c4eb20a958d7ae4f4278e77a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64622fb5c4eb20a958d7ae4f4278e77a">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[35/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ESR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab554a3363af655fb2828a35d190ebf6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab554a3363af655fb2828a35d190ebf6d">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[36/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CPTR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3d1fca016cabbd197ed33355167bc1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d1fca016cabbd197ed33355167bc1b">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[37/37]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">OperatingMode64&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00667">667</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a7f6e4fdae4b138ed14d15d5d0b7252db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f6e4fdae4b138ed14d15d5d0b7252db">&#9670;&nbsp;</a></span>EndSubBitUnion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndSubBitUnion </td>
          <td>(</td>
          <td class="paramtype">puswl&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ff669578cb962f024252cef5d473a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ff669578cb962f024252cef5d473a56">&#9670;&nbsp;</a></span>finishVfp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::finishVfp </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#aa4bdd4dc4a14c32c25d7ac85c1429880">VfpSavedState</a>&#160;</td>
          <td class="paramname"><em>state</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00195">195</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00091">FeAllExceptions</a>, <a class="el" href="vfp_8hh_source.html#l00086">FeDivByZero</a>, <a class="el" href="vfp_8hh_source.html#l00087">FeInexact</a>, <a class="el" href="vfp_8hh_source.html#l00088">FeInvalid</a>, <a class="el" href="vfp_8hh_source.html#l00089">FeOverflow</a>, and <a class="el" href="vfp_8hh_source.html#l00090">FeUnderflow</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8cc_source.html#l01029">ArmISA::FpOp::binaryOp()</a>, <a class="el" href="vfp_8cc_source.html#l00951">ArmISA::FpOp::ternaryOp()</a>, and <a class="el" href="vfp_8cc_source.html#l01100">ArmISA::FpOp::unaryOp()</a>.</p>

</div>
</div>
<a id="a8dec19ba05eb10540f937380dd5a8969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dec19ba05eb10540f937380dd5a8969">&#9670;&nbsp;</a></span>fixDest() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">fpType ArmISA::fixDest </td>
          <td>(</td>
          <td class="paramtype">FPSCR&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&#160;</td>
          <td class="paramname"><em>op1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59e7d90a6759166d39337d71d15513d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59e7d90a6759166d39337d71d15513d5">&#9670;&nbsp;</a></span>fixDest() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">fpType ArmISA::fixDest </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&#160;</td>
          <td class="paramname"><em>op1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00221">221</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, <a class="el" href="vfp_8hh_source.html#l00087">FeInexact</a>, <a class="el" href="vfp_8hh_source.html#l00090">FeUnderflow</a>, <a class="el" href="namespaceArmISA.html#a1da241df7232d03946548a998687a5ec">fixDest&lt; double &gt;()</a>, <a class="el" href="namespaceArmISA.html#a9323412dec359bbfa8235cf2b6a3c266">fixDest&lt; float &gt;()</a>, <a class="el" href="decl_8hh_source.html#l00537">HsailISA::fpclassify()</a>, <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, <a class="el" href="vfp_8hh_source.html#l00885">ArmISA::FpCondCompRegOp::op1</a>, <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8cc_source.html#l00292">fixDivDest()</a>, <a class="el" href="vfp_8cc_source.html#l00327">fixFpDFpSDest()</a>, and <a class="el" href="vfp_8cc_source.html#l00363">fixFpSFpDDest()</a>.</p>

</div>
</div>
<a id="a0781bb5bbfd85d02f795ace7b4a6f0fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0781bb5bbfd85d02f795ace7b4a6f0fa">&#9670;&nbsp;</a></span>fixDest() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">fpType ArmISA::fixDest </td>
          <td>(</td>
          <td class="paramtype">FPSCR&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&#160;</td>
          <td class="paramname"><em>op2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afde66520a1bce4738fada33f7673fd64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afde66520a1bce4738fada33f7673fd64">&#9670;&nbsp;</a></span>fixDest() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">fpType ArmISA::fixDest </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&#160;</td>
          <td class="paramname"><em>op2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00251">251</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, <a class="el" href="vfp_8hh_source.html#l00087">FeInexact</a>, <a class="el" href="vfp_8hh_source.html#l00090">FeUnderflow</a>, <a class="el" href="namespaceArmISA.html#a1da241df7232d03946548a998687a5ec">fixDest&lt; double &gt;()</a>, <a class="el" href="namespaceArmISA.html#a9323412dec359bbfa8235cf2b6a3c266">fixDest&lt; float &gt;()</a>, <a class="el" href="decl_8hh_source.html#l00537">HsailISA::fpclassify()</a>, <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, <a class="el" href="vfp_8hh_source.html#l00885">ArmISA::FpCondCompRegOp::op1</a>, <a class="el" href="vfp_8hh_source.html#l00885">ArmISA::FpCondCompRegOp::op2</a>, <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<a id="a1da241df7232d03946548a998687a5ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1da241df7232d03946548a998687a5ec">&#9670;&nbsp;</a></span>fixDest< double >() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template double <a class="el" href="namespaceArmISA.html#a59e7d90a6759166d39337d71d15513d5">ArmISA::fixDest</a>&lt; double &gt; </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>op1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="vfp_8cc_source.html#l00221">fixDest()</a>.</p>

</div>
</div>
<a id="ade928229b79c1245779183e3bd7bddea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade928229b79c1245779183e3bd7bddea">&#9670;&nbsp;</a></span>fixDest< double >() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template double <a class="el" href="namespaceArmISA.html#a59e7d90a6759166d39337d71d15513d5">ArmISA::fixDest</a>&lt; double &gt; </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>op2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9323412dec359bbfa8235cf2b6a3c266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9323412dec359bbfa8235cf2b6a3c266">&#9670;&nbsp;</a></span>fixDest< float >() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template float <a class="el" href="namespaceArmISA.html#a59e7d90a6759166d39337d71d15513d5">ArmISA::fixDest</a>&lt; float &gt; </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>op1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="vfp_8cc_source.html#l00221">fixDest()</a>.</p>

</div>
</div>
<a id="adf7f98aa9153b168ea491c8dbf5dbad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf7f98aa9153b168ea491c8dbf5dbad0">&#9670;&nbsp;</a></span>fixDest< float >() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template float <a class="el" href="namespaceArmISA.html#a59e7d90a6759166d39337d71d15513d5">ArmISA::fixDest</a>&lt; float &gt; </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>op2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d5c77ba550c99d9b8e92ac8f6f31a10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d5c77ba550c99d9b8e92ac8f6f31a10">&#9670;&nbsp;</a></span>fixDivDest() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">fpType ArmISA::fixDivDest </td>
          <td>(</td>
          <td class="paramtype">FPSCR&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&#160;</td>
          <td class="paramname"><em>op2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33169090eb2107ce3f1c4c9f5a0848fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33169090eb2107ce3f1c4c9f5a0848fe">&#9670;&nbsp;</a></span>fixDivDest() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">fpType ArmISA::fixDivDest </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&#160;</td>
          <td class="paramname"><em>op2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00292">292</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, <a class="el" href="vfp_8hh_source.html#l00087">FeInexact</a>, <a class="el" href="vfp_8hh_source.html#l00098">FeRoundZero</a>, <a class="el" href="vfp_8hh_source.html#l00090">FeUnderflow</a>, <a class="el" href="vfp_8cc_source.html#l00221">fixDest()</a>, <a class="el" href="namespaceArmISA.html#a8a037a54a196ce7060d2c3b986008c0d">fixDivDest&lt; double &gt;()</a>, <a class="el" href="namespaceArmISA.html#a42679829dd25343b8ddd2b7743740829">fixDivDest&lt; float &gt;()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00450">flushToZero</a>, <a class="el" href="vfp_8hh_source.html#l00885">ArmISA::FpCondCompRegOp::op1</a>, <a class="el" href="vfp_8hh_source.html#l00885">ArmISA::FpCondCompRegOp::op2</a>, <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8cc_source.html#l00722">vfpSFixedToFpD()</a>, <a class="el" href="vfp_8cc_source.html#l00683">vfpSFixedToFpS()</a>, <a class="el" href="vfp_8cc_source.html#l00703">vfpUFixedToFpD()</a>, and <a class="el" href="vfp_8cc_source.html#l00665">vfpUFixedToFpS()</a>.</p>

</div>
</div>
<a id="a8a037a54a196ce7060d2c3b986008c0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a037a54a196ce7060d2c3b986008c0d">&#9670;&nbsp;</a></span>fixDivDest< double >()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template double <a class="el" href="namespaceArmISA.html#a33169090eb2107ce3f1c4c9f5a0848fe">ArmISA::fixDivDest</a>&lt; double &gt; </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>op2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="vfp_8cc_source.html#l00292">fixDivDest()</a>.</p>

</div>
</div>
<a id="a42679829dd25343b8ddd2b7743740829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42679829dd25343b8ddd2b7743740829">&#9670;&nbsp;</a></span>fixDivDest< float >()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template float <a class="el" href="namespaceArmISA.html#a33169090eb2107ce3f1c4c9f5a0848fe">ArmISA::fixDivDest</a>&lt; float &gt; </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>op2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="vfp_8cc_source.html#l00292">fixDivDest()</a>.</p>

</div>
</div>
<a id="a599f440ad1cddeff9ca7e18927b2611a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a599f440ad1cddeff9ca7e18927b2611a">&#9670;&nbsp;</a></span>fixFpDFpSDest()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">float ArmISA::fixFpDFpSDest </td>
          <td>(</td>
          <td class="paramtype">FPSCR&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00327">327</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, <a class="el" href="vfp_8hh_source.html#l00087">FeInexact</a>, <a class="el" href="vfp_8hh_source.html#l00098">FeRoundZero</a>, <a class="el" href="vfp_8hh_source.html#l00090">FeUnderflow</a>, <a class="el" href="vfp_8cc_source.html#l00221">fixDest()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00450">flushToZero</a>, <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">mask</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<a id="a1a2bee32ed1eb7b42772cb7bc53c2fcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a2bee32ed1eb7b42772cb7bc53c2fcd">&#9670;&nbsp;</a></span>fixFpSFpDDest()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double ArmISA::fixFpSFpDDest </td>
          <td>(</td>
          <td class="paramtype">FPSCR&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00363">363</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, <a class="el" href="vfp_8hh_source.html#l00087">FeInexact</a>, <a class="el" href="vfp_8hh_source.html#l00098">FeRoundZero</a>, <a class="el" href="vfp_8hh_source.html#l00090">FeUnderflow</a>, <a class="el" href="vfp_8cc_source.html#l00221">fixDest()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00450">flushToZero</a>, <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">mask</a>, <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<a id="a5145cdbf9c033da6bf91afd54198ae2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5145cdbf9c033da6bf91afd54198ae2f">&#9670;&nbsp;</a></span>flattenIntRegModeIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::flattenIntRegModeIndex </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00471">471</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">References <a class="el" href="sim_2core_8hh_source.html#l00047">curTick()</a>, <a class="el" href="intregs_8hh_source.html#l00401">INTREG_ABT()</a>, <a class="el" href="intregs_8hh_source.html#l00455">INTREG_FIQ()</a>, <a class="el" href="intregs_8hh_source.html#l00347">INTREG_HYP()</a>, <a class="el" href="intregs_8hh_source.html#l00437">INTREG_IRQ()</a>, <a class="el" href="intregs_8hh_source.html#l00383">INTREG_MON()</a>, <a class="el" href="intregs_8hh_source.html#l00365">INTREG_SVC()</a>, <a class="el" href="intregs_8hh_source.html#l00419">INTREG_UND()</a>, <a class="el" href="intregs_8hh_source.html#l00329">INTREG_USR()</a>, <a class="el" href="intregs_8hh_source.html#l00461">intRegsPerMode</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00605">MODE_ABORT</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00601">MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00606">MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00602">MODE_IRQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00604">MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00603">MODE_SVC</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00608">MODE_SYSTEM</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00607">MODE_UNDEFINED</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00600">MODE_USER</a>, and <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00473">ArmISA::ISA::flattenIntIndex()</a>.</p>

</div>
</div>
<a id="a3761ecdac8f2551dfcefa90bb17e6aef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3761ecdac8f2551dfcefa90bb17e6aef">&#9670;&nbsp;</a></span>flushToZero() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::flushToZero </td>
          <td>(</td>
          <td class="paramtype">fpType &amp;&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00118">118</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, <a class="el" href="decl_8hh_source.html#l00537">HsailISA::fpclassify()</a>, <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

</div>
</div>
<a id="ad19007f4dac1a6bc28e01d3381536b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19007f4dac1a6bc28e01d3381536b78">&#9670;&nbsp;</a></span>flushToZero() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::flushToZero </td>
          <td>(</td>
          <td class="paramtype">fpType &amp;&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType &amp;&#160;</td>
          <td class="paramname"><em>op2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00131">131</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00450">flushToZero</a>.</p>

</div>
</div>
<a id="a1d26db9e95ea1c03f1ab1b8ed8a21bb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d26db9e95ea1c03f1ab1b8ed8a21bb2">&#9670;&nbsp;</a></span>fp128_normalise()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::fp128_normalise </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>mnt0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>mnt1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>exp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00271">271</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00127">shift</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01463">fp64_mul()</a>, and <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>.</p>

</div>
</div>
<a id="a25cbc2b2fd28aed4688560b88ccd647a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25cbc2b2fd28aed4688560b88ccd647a">&#9670;&nbsp;</a></span>fp16_add()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_add </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>neg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01209">1209</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00372">fp16_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00071">FP16_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00217">fp16_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00551">fp16_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00785">fp16_round()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00318">fp16_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00096">lsl16()</a>, <a class="el" href="fplib_8cc_source.html#l00102">lsr16()</a>, <a class="el" href="sc__fxnum_8hh_source.html#l02270">sc_dt::neg()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02379">fplibAdd()</a>, and <a class="el" href="fplib_8cc_source.html#l04324">fplibSub()</a>.</p>

</div>
</div>
<a id="ac8d7004ae8656d8cff1cdb60e73ea54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8d7004ae8656d8cff1cdb60e73ea54f">&#9670;&nbsp;</a></span>fp16_compare_eq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp16_compare_eq </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00945">945</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00467">fp16_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02238">fplibCompareEQ()</a>.</p>

</div>
</div>
<a id="a7c7b893aa4f926cab40895982d0f8967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c7b893aa4f926cab40895982d0f8967">&#9670;&nbsp;</a></span>fp16_compare_ge()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp16_compare_ge </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00964">964</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02248">fplibCompareGE()</a>.</p>

</div>
</div>
<a id="a9cbdb0bc4d8fd7b75fd85c718e8fa0f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cbdb0bc4d8fd7b75fd85c718e8fa0f9">&#9670;&nbsp;</a></span>fp16_compare_gt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp16_compare_gt </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00989">989</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02258">fplibCompareGT()</a>.</p>

</div>
</div>
<a id="a8546fbb01c3818d3fc2f62e75570d6e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8546fbb01c3818d3fc2f62e75570d6e4">&#9670;&nbsp;</a></span>fp16_compare_un()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp16_compare_un </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01014">1014</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00467">fp16_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02268">fplibCompareUN()</a>.</p>

</div>
</div>
<a id="a2777113d2640c5fd5401f3e379508db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2777113d2640c5fd5401f3e379508db6">&#9670;&nbsp;</a></span>fp16_cvtf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_cvtf </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04829">4829</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00065">a</a>, <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00785">fp16_round()</a>, <a class="el" href="fplib_8cc_source.html#l00318">fp16_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00069">FP64_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00253">fp64_normalise()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l04887">fplibFixedToFP()</a>.</p>

</div>
</div>
<a id="ad771a4e2f62b55efe4d43d33967e3683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad771a4e2f62b55efe4d43d33967e3683">&#9670;&nbsp;</a></span>fp16_defaultNaN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_defaultNaN </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00372">372</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00300">fp16_pack()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01209">fp16_add()</a>, <a class="el" href="fplib_8cc_source.html#l01762">fp16_div()</a>, <a class="el" href="fplib_8cc_source.html#l01389">fp16_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01500">fp16_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00521">fp16_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l02026">fp16_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02613">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l04945">fplibDefaultNaN()</a>, and <a class="el" href="fplib_8cc_source.html#l03517">fplibRSqrtEstimate()</a>.</p>

</div>
</div>
<a id="a28a917b664bb5c3523e082bafe81f51d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28a917b664bb5c3523e082bafe81f51d">&#9670;&nbsp;</a></span>fp16_div()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_div </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01762">1762</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00372">fp16_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00071">FP16_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00217">fp16_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00551">fp16_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00785">fp16_round()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00318">fp16_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00235">fp32_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00064">FPLIB_DZC</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02894">fplibDiv()</a>.</p>

</div>
</div>
<a id="afd64391e3b66ec1b56d03f0c30dec24d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd64391e3b66ec1b56d03f0c30dec24d">&#9670;&nbsp;</a></span>fp16_FPConvertNaN_32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_FPConvertNaN_32 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02510">2510</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00300">fp16_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02613">fplibConvert()</a>.</p>

</div>
</div>
<a id="afe109e05907e2fe9a706650f46a6f95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe109e05907e2fe9a706650f46a6f95a">&#9670;&nbsp;</a></span>fp16_FPConvertNaN_64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_FPConvertNaN_64 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02518">2518</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00300">fp16_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00069">FP64_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02662">fplibConvert()</a>.</p>

</div>
</div>
<a id="a8f07a2048993ccb004c287e5e9d4a3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f07a2048993ccb004c287e5e9d4a3eb">&#9670;&nbsp;</a></span>fp16_FPOnePointFive()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_FPOnePointFive </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02558">2558</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00300">fp16_pack()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03622">fplibRSqrtStepFused()</a>.</p>

</div>
</div>
<a id="afcc771df32894d4b7798a88642573fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcc771df32894d4b7798a88642573fb9">&#9670;&nbsp;</a></span>fp16_FPThree()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_FPThree </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02576">2576</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00300">fp16_pack()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03622">fplibRSqrtStepFused()</a>.</p>

</div>
</div>
<a id="a43f0f1934d1ae53dae8cada9bdf2c688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43f0f1934d1ae53dae8cada9bdf2c688">&#9670;&nbsp;</a></span>fp16_FPTwo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_FPTwo </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02594">2594</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, and <a class="el" href="fplib_8cc_source.html#l00300">fp16_pack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03384">fplibMulX()</a>, and <a class="el" href="fplib_8cc_source.html#l03898">fplibRecipStepFused()</a>.</p>

</div>
</div>
<a id="affaff9cee567acdfd57a465fbe0ebc52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affaff9cee567acdfd57a465fbe0ebc52">&#9670;&nbsp;</a></span>fp16_infinity()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_infinity </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00354">354</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, and <a class="el" href="fplib_8cc_source.html#l00300">fp16_pack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01209">fp16_add()</a>, <a class="el" href="fplib_8cc_source.html#l01762">fp16_div()</a>, <a class="el" href="fplib_8cc_source.html#l03131">fp16_minmaxnum()</a>, <a class="el" href="fplib_8cc_source.html#l01389">fp16_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01500">fp16_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00707">fp16_round_()</a>, <a class="el" href="fplib_8cc_source.html#l01924">fp16_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02026">fp16_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02613">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l04924">fplibInfinity()</a>, <a class="el" href="fplib_8cc_source.html#l03384">fplibMulX()</a>, <a class="el" href="fplib_8cc_source.html#l03712">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03898">fplibRecipStepFused()</a>, <a class="el" href="fplib_8cc_source.html#l04069">fplibRoundInt()</a>, <a class="el" href="fplib_8cc_source.html#l03517">fplibRSqrtEstimate()</a>, and <a class="el" href="fplib_8cc_source.html#l03622">fplibRSqrtStepFused()</a>.</p>

</div>
</div>
<a id="a51d603e7eea61092e72c19c310ed36b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51d603e7eea61092e72c19c310ed36b7">&#9670;&nbsp;</a></span>fp16_is_infinity()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp16_is_infinity </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00503">503</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, and <a class="el" href="fplib_8cc_source.html#l00091">FP16_MANT</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01500">fp16_muladd()</a>.</p>

</div>
</div>
<a id="a7beab3cb46048c84fa1948e1935d8533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7beab3cb46048c84fa1948e1935d8533">&#9670;&nbsp;</a></span>fp16_is_NaN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp16_is_NaN </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00449">449</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, and <a class="el" href="fplib_8cc_source.html#l00091">FP16_MANT</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l00945">fp16_compare_eq()</a>, <a class="el" href="fplib_8cc_source.html#l00964">fp16_compare_ge()</a>, <a class="el" href="fplib_8cc_source.html#l00989">fp16_compare_gt()</a>, <a class="el" href="fplib_8cc_source.html#l01014">fp16_compare_un()</a>, <a class="el" href="fplib_8cc_source.html#l00467">fp16_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00551">fp16_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00620">fp16_process_NaNs3()</a>, <a class="el" href="fplib_8cc_source.html#l01924">fp16_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02026">fp16_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02409">fplibCompare()</a>, <a class="el" href="fplib_8cc_source.html#l02711">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l04624">fplibFPToFixed()</a>, <a class="el" href="fplib_8cc_source.html#l03712">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03988">fplibRecpX()</a>, <a class="el" href="fplib_8cc_source.html#l04069">fplibRoundInt()</a>, <a class="el" href="fplib_8cc_source.html#l03517">fplibRSqrtEstimate()</a>, and <a class="el" href="fplib_8cc_source.html#l04456">fplibTrigSMul()</a>.</p>

</div>
</div>
<a id="ad3702883fb625a5a356248078839c0e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3702883fb625a5a356248078839c0e2">&#9670;&nbsp;</a></span>fp16_is_quiet_NaN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp16_is_quiet_NaN </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00485">485</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, and <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01500">fp16_muladd()</a>.</p>

</div>
</div>
<a id="a79eff89f6f0598a86c5de001b78283ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79eff89f6f0598a86c5de001b78283ac">&#9670;&nbsp;</a></span>fp16_is_signalling_NaN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp16_is_signalling_NaN </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00467">467</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, and <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l00945">fp16_compare_eq()</a>, <a class="el" href="fplib_8cc_source.html#l01014">fp16_compare_un()</a>, <a class="el" href="fplib_8cc_source.html#l00551">fp16_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00620">fp16_process_NaNs3()</a>, and <a class="el" href="fplib_8cc_source.html#l02409">fplibCompare()</a>.</p>

</div>
</div>
<a id="a69949a201750e85d95d4baaa97466bf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69949a201750e85d95d4baaa97466bf7">&#9670;&nbsp;</a></span>fp16_max_normal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_max_normal </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00336">336</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, and <a class="el" href="fplib_8cc_source.html#l00300">fp16_pack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l00707">fp16_round_()</a>, and <a class="el" href="fplib_8cc_source.html#l03712">fplibRecipEstimate()</a>.</p>

</div>
</div>
<a id="abe254ed67afe22306d7f50d8689b6a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe254ed67afe22306d7f50d8689b6a1f">&#9670;&nbsp;</a></span>fp16_minmaxnum()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::fp16_minmaxnum </td>
          <td>(</td>
          <td class="paramtype">uint16_t *&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t *&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03131">3131</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, and <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03237">fplibMaxNum()</a>, and <a class="el" href="fplib_8cc_source.html#l03330">fplibMinNum()</a>.</p>

</div>
</div>
<a id="a72b1761b3e89840132d607f579d35440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72b1761b3e89840132d607f579d35440">&#9670;&nbsp;</a></span>fp16_mul()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_mul </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01389">1389</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00372">fp16_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00071">FP16_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00551">fp16_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00785">fp16_round()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00318">fp16_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00235">fp32_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00108">lsl32()</a>, <a class="el" href="fplib_8cc_source.html#l00114">lsr32()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03354">fplibMul()</a>, <a class="el" href="fplib_8cc_source.html#l03384">fplibMulX()</a>, and <a class="el" href="fplib_8cc_source.html#l04456">fplibTrigSMul()</a>.</p>

</div>
</div>
<a id="a00826a17a7b153865a0d389ba5ebcd88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00826a17a7b153865a0d389ba5ebcd88">&#9670;&nbsp;</a></span>fp16_muladd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_muladd </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>scale</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01500">1500</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00372">fp16_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00071">FP16_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00503">fp16_is_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00485">fp16_is_quiet_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00620">fp16_process_NaNs3()</a>, <a class="el" href="fplib_8cc_source.html#l00785">fp16_round()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00318">fp16_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00235">fp32_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00108">lsl32()</a>, <a class="el" href="fplib_8cc_source.html#l00114">lsr32()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02864">fplibMulAdd()</a>, <a class="el" href="fplib_8cc_source.html#l03898">fplibRecipStepFused()</a>, <a class="el" href="fplib_8cc_source.html#l03622">fplibRSqrtStepFused()</a>, and <a class="el" href="fplib_8cc_source.html#l04354">fplibTrigMulAdd()</a>.</p>

</div>
</div>
<a id="a749a24f52da4b6d5921deee8bf3e1e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a749a24f52da4b6d5921deee8bf3e1e1e">&#9670;&nbsp;</a></span>fp16_normalise()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_normalise </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>exp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00217">217</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00127">shift</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01209">fp16_add()</a>, <a class="el" href="fplib_8cc_source.html#l01762">fp16_div()</a>, <a class="el" href="fplib_8cc_source.html#l01924">fp16_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02026">fp16_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02711">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l03712">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l04069">fplibRoundInt()</a>, and <a class="el" href="fplib_8cc_source.html#l03517">fplibRSqrtEstimate()</a>.</p>

</div>
</div>
<a id="ab6f84164387dce83d73da19855f0ce55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6f84164387dce83d73da19855f0ce55">&#9670;&nbsp;</a></span>fp16_pack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_pack </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00300">300</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00091">FP16_MANT</a>, and <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l00372">fp16_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l02510">fp16_FPConvertNaN_32()</a>, <a class="el" href="fplib_8cc_source.html#l02518">fp16_FPConvertNaN_64()</a>, <a class="el" href="fplib_8cc_source.html#l02558">fp16_FPOnePointFive()</a>, <a class="el" href="fplib_8cc_source.html#l02576">fp16_FPThree()</a>, <a class="el" href="fplib_8cc_source.html#l02594">fp16_FPTwo()</a>, <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00336">fp16_max_normal()</a>, <a class="el" href="fplib_8cc_source.html#l03113">fp16_repack()</a>, <a class="el" href="fplib_8cc_source.html#l00707">fp16_round_()</a>, <a class="el" href="fplib_8cc_source.html#l00318">fp16_zero()</a>, <a class="el" href="fplib_8cc_source.html#l03712">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03988">fplibRecpX()</a>, <a class="el" href="fplib_8cc_source.html#l04069">fplibRoundInt()</a>, and <a class="el" href="fplib_8cc_source.html#l03517">fplibRSqrtEstimate()</a>.</p>

</div>
</div>
<a id="acbe3f824f32d9a35c7ab86a2bdb5326e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbe3f824f32d9a35c7ab86a2bdb5326e">&#9670;&nbsp;</a></span>fp16_process_NaN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_process_NaN </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00521">521</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00065">a</a>, <a class="el" href="fplib_8cc_source.html#l00372">fp16_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00056">FPLIB_DN</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l00551">fp16_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00620">fp16_process_NaNs3()</a>, <a class="el" href="fplib_8cc_source.html#l01924">fp16_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02026">fp16_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l03712">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03988">fplibRecpX()</a>, <a class="el" href="fplib_8cc_source.html#l04069">fplibRoundInt()</a>, and <a class="el" href="fplib_8cc_source.html#l03517">fplibRSqrtEstimate()</a>.</p>

</div>
</div>
<a id="a1b2ab541156cf496b0122137c8e7f31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b2ab541156cf496b0122137c8e7f31f">&#9670;&nbsp;</a></span>fp16_process_NaNs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_process_NaNs </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00551">551</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00087">FP16_EXP</a>, <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00467">fp16_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00091">FP16_MANT</a>, and <a class="el" href="fplib_8cc_source.html#l00521">fp16_process_NaN()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01209">fp16_add()</a>, <a class="el" href="fplib_8cc_source.html#l01762">fp16_div()</a>, <a class="el" href="fplib_8cc_source.html#l01389">fp16_mul()</a>, <a class="el" href="fplib_8cc_source.html#l03168">fplibMax()</a>, <a class="el" href="fplib_8cc_source.html#l03261">fplibMin()</a>, <a class="el" href="fplib_8cc_source.html#l03384">fplibMulX()</a>, <a class="el" href="fplib_8cc_source.html#l03898">fplibRecipStepFused()</a>, and <a class="el" href="fplib_8cc_source.html#l03622">fplibRSqrtStepFused()</a>.</p>

</div>
</div>
<a id="a64f56893a8ec068c6dfeb37f6c0a00a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64f56893a8ec068c6dfeb37f6c0a00a2">&#9670;&nbsp;</a></span>fp16_process_NaNs3()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_process_NaNs3 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00620">620</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00087">FP16_EXP</a>, <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00467">fp16_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00091">FP16_MANT</a>, and <a class="el" href="fplib_8cc_source.html#l00521">fp16_process_NaN()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01500">fp16_muladd()</a>.</p>

</div>
</div>
<a id="abf4cff2b35694626e99d5c7ba94ad9fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf4cff2b35694626e99d5c7ba94ad9fa">&#9670;&nbsp;</a></span>fp16_repack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_repack </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03113">3113</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, and <a class="el" href="fplib_8cc_source.html#l00300">fp16_pack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03168">fplibMax()</a>, and <a class="el" href="fplib_8cc_source.html#l03261">fplibMin()</a>.</p>

</div>
</div>
<a id="a20af347a3c536cfae50eb5a4f7609b15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20af347a3c536cfae50eb5a4f7609b15">&#9670;&nbsp;</a></span>fp16_round()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_round </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00785">785</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00707">fp16_round_()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01209">fp16_add()</a>, <a class="el" href="fplib_8cc_source.html#l04829">fp16_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l01762">fp16_div()</a>, <a class="el" href="fplib_8cc_source.html#l01389">fp16_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01500">fp16_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l01924">fp16_scale()</a>, and <a class="el" href="fplib_8cc_source.html#l02026">fp16_sqrt()</a>.</p>

</div>
</div>
<a id="a992373a3d5f9f5f84bd2312aee5bf8c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a992373a3d5f9f5f84bd2312aee5bf8c0">&#9670;&nbsp;</a></span>fp16_round_()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_round_ </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>rm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00707">707</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00071">FP16_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00336">fp16_max_normal()</a>, <a class="el" href="fplib_8cc_source.html#l00300">fp16_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00318">fp16_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00057">FPLIB_AHP</a>, <a class="el" href="fplib_8cc_source.html#l00058">FPLIB_FZ16</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00061">FPLIB_IXC</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_OFC</a>, <a class="el" href="fplib_8cc_source.html#l00053">FPLIB_RM</a>, <a class="el" href="fplib_8cc_source.html#l00051">FPLIB_RN</a>, <a class="el" href="fplib_8cc_source.html#l00052">FPLIB_RP</a>, <a class="el" href="fplib_8cc_source.html#l00062">FPLIB_UFC</a>, <a class="el" href="fplib_8hh_source.html#l00065">FPRounding_ODD</a>, <a class="el" href="fplib_8hh_source.html#l00064">FPRounding_TIEAWAY</a>, <a class="el" href="fplib_8cc_source.html#l00096">lsl16()</a>, <a class="el" href="fplib_8cc_source.html#l00102">lsr16()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l00785">fp16_round()</a>, and <a class="el" href="fplib_8cc_source.html#l02613">fplibConvert()</a>.</p>

</div>
</div>
<a id="a7f93f8a29f369b30c958a331ae344a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f93f8a29f369b30c958a331ae344a4e">&#9670;&nbsp;</a></span>fp16_scale()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_scale </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01924">1924</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>, <a class="el" href="fplib_8cc_source.html#l00071">FP16_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00217">fp16_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00521">fp16_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00785">fp16_round()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00318">fp16_zero()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l04264">fplibScale()</a>.</p>

</div>
</div>
<a id="a365d2722f857ca01d8edf252f120427a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365d2722f857ca01d8edf252f120427a">&#9670;&nbsp;</a></span>fp16_sqrt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_sqrt </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02026">2026</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00372">fp16_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00217">fp16_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00521">fp16_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00785">fp16_round()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00318">fp16_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="miscregs__types_8hh_source.html#l00232">t0</a>, <a class="el" href="miscregs__types_8hh_source.html#l00231">t1</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l04294">fplibSqrt()</a>.</p>

</div>
</div>
<a id="ab3b1186e91c9ca0cb77ce3a29592f593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3b1186e91c9ca0cb77ce3a29592f593">&#9670;&nbsp;</a></span>fp16_unpack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::fp16_unpack </td>
          <td>(</td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t *&#160;</td>
          <td class="paramname"><em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00390">390</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00087">FP16_EXP</a>, <a class="el" href="fplib_8cc_source.html#l00091">FP16_MANT</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00058">FPLIB_FZ16</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01209">fp16_add()</a>, <a class="el" href="fplib_8cc_source.html#l00945">fp16_compare_eq()</a>, <a class="el" href="fplib_8cc_source.html#l00964">fp16_compare_ge()</a>, <a class="el" href="fplib_8cc_source.html#l00989">fp16_compare_gt()</a>, <a class="el" href="fplib_8cc_source.html#l01014">fp16_compare_un()</a>, <a class="el" href="fplib_8cc_source.html#l01762">fp16_div()</a>, <a class="el" href="fplib_8cc_source.html#l01389">fp16_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01500">fp16_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l01924">fp16_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02026">fp16_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02409">fplibCompare()</a>, <a class="el" href="fplib_8cc_source.html#l02711">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l04624">fplibFPToFixed()</a>, <a class="el" href="fplib_8cc_source.html#l03168">fplibMax()</a>, <a class="el" href="fplib_8cc_source.html#l03261">fplibMin()</a>, <a class="el" href="fplib_8cc_source.html#l03384">fplibMulX()</a>, <a class="el" href="fplib_8cc_source.html#l03712">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03898">fplibRecipStepFused()</a>, <a class="el" href="fplib_8cc_source.html#l03988">fplibRecpX()</a>, <a class="el" href="fplib_8cc_source.html#l04069">fplibRoundInt()</a>, <a class="el" href="fplib_8cc_source.html#l03517">fplibRSqrtEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03622">fplibRSqrtStepFused()</a>, and <a class="el" href="fplib_8cc_source.html#l04456">fplibTrigSMul()</a>.</p>

</div>
</div>
<a id="a9ec5a5c04b6968d231219613bb6bc73d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ec5a5c04b6968d231219613bb6bc73d">&#9670;&nbsp;</a></span>fp16_zero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_zero </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00318">318</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00300">fp16_pack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01209">fp16_add()</a>, <a class="el" href="fplib_8cc_source.html#l04829">fp16_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l01762">fp16_div()</a>, <a class="el" href="fplib_8cc_source.html#l01389">fp16_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01500">fp16_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00707">fp16_round_()</a>, <a class="el" href="fplib_8cc_source.html#l01924">fp16_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02026">fp16_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02613">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l03384">fplibMulX()</a>, <a class="el" href="fplib_8cc_source.html#l03712">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l04069">fplibRoundInt()</a>, and <a class="el" href="fplib_8cc_source.html#l03517">fplibRSqrtEstimate()</a>.</p>

</div>
</div>
<a id="a2ef4d816d12148977cc8da316aa42a2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ef4d816d12148977cc8da316aa42a2f">&#9670;&nbsp;</a></span>fp32_add()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_add </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>neg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01269">1269</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00378">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00072">FP32_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00235">fp32_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00574">fp32_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00862">fp32_round()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00108">lsl32()</a>, <a class="el" href="fplib_8cc_source.html#l00114">lsr32()</a>, <a class="el" href="sc__fxnum_8hh_source.html#l02270">sc_dt::neg()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02389">fplibAdd()</a>, and <a class="el" href="fplib_8cc_source.html#l04334">fplibSub()</a>.</p>

</div>
</div>
<a id="a9ec3f44f5eae523887ea383f5d84c595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ec3f44f5eae523887ea383f5d84c595">&#9670;&nbsp;</a></span>fp32_compare_eq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp32_compare_eq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01033">1033</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00473">fp32_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02278">fplibCompareEQ()</a>.</p>

</div>
</div>
<a id="a37e6f39c075030d8a79a850f86af24d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37e6f39c075030d8a79a850f86af24d3">&#9670;&nbsp;</a></span>fp32_compare_ge()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp32_compare_ge </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01052">1052</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02288">fplibCompareGE()</a>.</p>

</div>
</div>
<a id="ad5f4beb0355cf4985250b9b1e2011f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5f4beb0355cf4985250b9b1e2011f5c">&#9670;&nbsp;</a></span>fp32_compare_gt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp32_compare_gt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01077">1077</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02298">fplibCompareGT()</a>.</p>

</div>
</div>
<a id="a89616475930e4bbf4d3a71ce14467d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89616475930e4bbf4d3a71ce14467d12">&#9670;&nbsp;</a></span>fp32_compare_un()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp32_compare_un </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01102">1102</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00473">fp32_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02308">fplibCompareUN()</a>.</p>

</div>
</div>
<a id="a4c009a1f0d9c0818cbea6e3f948fa616"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c009a1f0d9c0818cbea6e3f948fa616">&#9670;&nbsp;</a></span>fp32_cvtf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_cvtf </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04849">4849</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00065">a</a>, <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00076">FP32_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00862">fp32_round()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00069">FP64_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00253">fp64_normalise()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l04900">fplibFixedToFP()</a>.</p>

</div>
</div>
<a id="a744a967d263a7a69461681a089de4383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a744a967d263a7a69461681a089de4383">&#9670;&nbsp;</a></span>fp32_defaultNaN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_defaultNaN </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00378">378</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00306">fp32_pack()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01269">fp32_add()</a>, <a class="el" href="fplib_8cc_source.html#l01804">fp32_div()</a>, <a class="el" href="fplib_8cc_source.html#l01426">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01585">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00531">fp32_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l02078">fp32_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02711">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l04952">fplibDefaultNaN()</a>, and <a class="el" href="fplib_8cc_source.html#l03552">fplibRSqrtEstimate()</a>.</p>

</div>
</div>
<a id="a537b6182055a57e6e1ccc63b97d4db9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a537b6182055a57e6e1ccc63b97d4db9f">&#9670;&nbsp;</a></span>fp32_div()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_div </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01804">1804</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00378">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00076">FP32_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00072">FP32_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00235">fp32_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00574">fp32_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00862">fp32_round()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00253">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00064">FPLIB_DZC</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02904">fplibDiv()</a>.</p>

</div>
</div>
<a id="afce3d743c8f2bfaeebbe1a335f4fa862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afce3d743c8f2bfaeebbe1a335f4fa862">&#9670;&nbsp;</a></span>fp32_FPConvertNaN_16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_FPConvertNaN_16 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02526">2526</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00306">fp32_pack()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02711">fplibConvert()</a>.</p>

</div>
</div>
<a id="adb02356b4b618be88d97ed2679af6d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb02356b4b618be88d97ed2679af6d31">&#9670;&nbsp;</a></span>fp32_FPConvertNaN_64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_FPConvertNaN_64 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02534">2534</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00306">fp32_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00069">FP64_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02749">fplibConvert()</a>.</p>

</div>
</div>
<a id="ae61503a9d238fabe514ac0357cf2f52d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae61503a9d238fabe514ac0357cf2f52d">&#9670;&nbsp;</a></span>fp32_FPOnePointFive()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_FPOnePointFive </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02564">2564</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00076">FP32_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00306">fp32_pack()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03652">fplibRSqrtStepFused()</a>.</p>

</div>
</div>
<a id="a66ac3624ab6a67f0e8d07d689c67b41e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66ac3624ab6a67f0e8d07d689c67b41e">&#9670;&nbsp;</a></span>fp32_FPThree()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_FPThree </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02582">2582</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00076">FP32_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00306">fp32_pack()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03652">fplibRSqrtStepFused()</a>.</p>

</div>
</div>
<a id="ae7b0a2fcc9b21c0bfb6a14798e4ec4be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7b0a2fcc9b21c0bfb6a14798e4ec4be">&#9670;&nbsp;</a></span>fp32_FPTwo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_FPTwo </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02600">2600</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00076">FP32_EXP_BIAS</a>, and <a class="el" href="fplib_8cc_source.html#l00306">fp32_pack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03415">fplibMulX()</a>, and <a class="el" href="fplib_8cc_source.html#l03928">fplibRecipStepFused()</a>.</p>

</div>
</div>
<a id="a3950353d885b32c3beef97ba81749c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3950353d885b32c3beef97ba81749c63">&#9670;&nbsp;</a></span>fp32_infinity()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_infinity </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00360">360</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, and <a class="el" href="fplib_8cc_source.html#l00306">fp32_pack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01269">fp32_add()</a>, <a class="el" href="fplib_8cc_source.html#l01804">fp32_div()</a>, <a class="el" href="fplib_8cc_source.html#l03143">fp32_minmaxnum()</a>, <a class="el" href="fplib_8cc_source.html#l01426">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01585">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00791">fp32_round_()</a>, <a class="el" href="fplib_8cc_source.html#l01958">fp32_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02078">fp32_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02711">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l04931">fplibInfinity()</a>, <a class="el" href="fplib_8cc_source.html#l03415">fplibMulX()</a>, <a class="el" href="fplib_8cc_source.html#l03774">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03928">fplibRecipStepFused()</a>, <a class="el" href="fplib_8cc_source.html#l04134">fplibRoundInt()</a>, <a class="el" href="fplib_8cc_source.html#l03552">fplibRSqrtEstimate()</a>, and <a class="el" href="fplib_8cc_source.html#l03652">fplibRSqrtStepFused()</a>.</p>

</div>
</div>
<a id="aeb540a51bb73c708f688affa0a1a24b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb540a51bb73c708f688affa0a1a24b0">&#9670;&nbsp;</a></span>fp32_is_infinity()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp32_is_infinity </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00509">509</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, and <a class="el" href="fplib_8cc_source.html#l00092">FP32_MANT</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01585">fp32_muladd()</a>.</p>

</div>
</div>
<a id="a0bd8b502262f54397929ddfb6276b613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bd8b502262f54397929ddfb6276b613">&#9670;&nbsp;</a></span>fp32_is_NaN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp32_is_NaN </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00455">455</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, and <a class="el" href="fplib_8cc_source.html#l00092">FP32_MANT</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01033">fp32_compare_eq()</a>, <a class="el" href="fplib_8cc_source.html#l01052">fp32_compare_ge()</a>, <a class="el" href="fplib_8cc_source.html#l01077">fp32_compare_gt()</a>, <a class="el" href="fplib_8cc_source.html#l01102">fp32_compare_un()</a>, <a class="el" href="fplib_8cc_source.html#l00473">fp32_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00574">fp32_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00649">fp32_process_NaNs3()</a>, <a class="el" href="fplib_8cc_source.html#l01958">fp32_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02078">fp32_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02443">fplibCompare()</a>, <a class="el" href="fplib_8cc_source.html#l02613">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l04686">fplibFPToFixed()</a>, <a class="el" href="fplib_8cc_source.html#l03774">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l04015">fplibRecpX()</a>, <a class="el" href="fplib_8cc_source.html#l04134">fplibRoundInt()</a>, <a class="el" href="fplib_8cc_source.html#l03552">fplibRSqrtEstimate()</a>, and <a class="el" href="fplib_8cc_source.html#l04476">fplibTrigSMul()</a>.</p>

</div>
</div>
<a id="a93245c045c2f25aba8694ae81d020719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93245c045c2f25aba8694ae81d020719">&#9670;&nbsp;</a></span>fp32_is_quiet_NaN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp32_is_quiet_NaN </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00491">491</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, and <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01585">fp32_muladd()</a>.</p>

</div>
</div>
<a id="a5ea0e4e4379935f01d1dc4f554340a9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ea0e4e4379935f01d1dc4f554340a9b">&#9670;&nbsp;</a></span>fp32_is_signalling_NaN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp32_is_signalling_NaN </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00473">473</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, and <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01033">fp32_compare_eq()</a>, <a class="el" href="fplib_8cc_source.html#l01102">fp32_compare_un()</a>, <a class="el" href="fplib_8cc_source.html#l00574">fp32_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00649">fp32_process_NaNs3()</a>, and <a class="el" href="fplib_8cc_source.html#l02443">fplibCompare()</a>.</p>

</div>
</div>
<a id="ac7adcec7f724838db7fca917259af849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7adcec7f724838db7fca917259af849">&#9670;&nbsp;</a></span>fp32_max_normal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_max_normal </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00342">342</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, and <a class="el" href="fplib_8cc_source.html#l00306">fp32_pack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l00791">fp32_round_()</a>, and <a class="el" href="fplib_8cc_source.html#l03774">fplibRecipEstimate()</a>.</p>

</div>
</div>
<a id="a0e040723f1cd29efe0bcf69b6b6821bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e040723f1cd29efe0bcf69b6b6821bd">&#9670;&nbsp;</a></span>fp32_minmaxnum()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::fp32_minmaxnum </td>
          <td>(</td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03143">3143</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, and <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03245">fplibMaxNum()</a>, and <a class="el" href="fplib_8cc_source.html#l03338">fplibMinNum()</a>.</p>

</div>
</div>
<a id="ad42a701a273f60bd6ce8b7765cf9279c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad42a701a273f60bd6ce8b7765cf9279c">&#9670;&nbsp;</a></span>fp32_mul()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_mul </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01426">1426</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00378">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00076">FP32_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00072">FP32_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00574">fp32_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00862">fp32_round()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00253">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00120">lsl64()</a>, <a class="el" href="fplib_8cc_source.html#l00126">lsr64()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03364">fplibMul()</a>, <a class="el" href="fplib_8cc_source.html#l03415">fplibMulX()</a>, and <a class="el" href="fplib_8cc_source.html#l04476">fplibTrigSMul()</a>.</p>

</div>
</div>
<a id="ae872f7924ec5f1fcd0185f300089ce35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae872f7924ec5f1fcd0185f300089ce35">&#9670;&nbsp;</a></span>fp32_muladd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_muladd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>scale</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01585">1585</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00378">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00076">FP32_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00072">FP32_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00509">fp32_is_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00491">fp32_is_quiet_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00649">fp32_process_NaNs3()</a>, <a class="el" href="fplib_8cc_source.html#l00862">fp32_round()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00253">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00120">lsl64()</a>, <a class="el" href="fplib_8cc_source.html#l00126">lsr64()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02874">fplibMulAdd()</a>, <a class="el" href="fplib_8cc_source.html#l03928">fplibRecipStepFused()</a>, <a class="el" href="fplib_8cc_source.html#l03652">fplibRSqrtStepFused()</a>, and <a class="el" href="fplib_8cc_source.html#l04388">fplibTrigMulAdd()</a>.</p>

</div>
</div>
<a id="a0f0175cc1ffefa8b7dd1d25399920f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f0175cc1ffefa8b7dd1d25399920f68">&#9670;&nbsp;</a></span>fp32_normalise()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_normalise </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>exp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00235">235</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00127">shift</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01762">fp16_div()</a>, <a class="el" href="fplib_8cc_source.html#l01389">fp16_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01500">fp16_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l01269">fp32_add()</a>, <a class="el" href="fplib_8cc_source.html#l01804">fp32_div()</a>, <a class="el" href="fplib_8cc_source.html#l01958">fp32_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02078">fp32_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02826">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l03774">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l04134">fplibRoundInt()</a>, and <a class="el" href="fplib_8cc_source.html#l03552">fplibRSqrtEstimate()</a>.</p>

</div>
</div>
<a id="a51dae660987a028ea6b7953786c2c8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51dae660987a028ea6b7953786c2c8f1">&#9670;&nbsp;</a></span>fp32_pack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_pack </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00306">306</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00092">FP32_MANT</a>, and <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l00378">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l02526">fp32_FPConvertNaN_16()</a>, <a class="el" href="fplib_8cc_source.html#l02534">fp32_FPConvertNaN_64()</a>, <a class="el" href="fplib_8cc_source.html#l02564">fp32_FPOnePointFive()</a>, <a class="el" href="fplib_8cc_source.html#l02582">fp32_FPThree()</a>, <a class="el" href="fplib_8cc_source.html#l02600">fp32_FPTwo()</a>, <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00342">fp32_max_normal()</a>, <a class="el" href="fplib_8cc_source.html#l03119">fp32_repack()</a>, <a class="el" href="fplib_8cc_source.html#l00791">fp32_round_()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l02711">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l03774">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l04015">fplibRecpX()</a>, <a class="el" href="fplib_8cc_source.html#l04134">fplibRoundInt()</a>, and <a class="el" href="fplib_8cc_source.html#l03552">fplibRSqrtEstimate()</a>.</p>

</div>
</div>
<a id="aab3026b127392cac1141f9635b7061c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab3026b127392cac1141f9635b7061c7">&#9670;&nbsp;</a></span>fp32_process_NaN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_process_NaN </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00531">531</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00065">a</a>, <a class="el" href="fplib_8cc_source.html#l00378">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00056">FPLIB_DN</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l00574">fp32_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00649">fp32_process_NaNs3()</a>, <a class="el" href="fplib_8cc_source.html#l01958">fp32_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02078">fp32_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l03774">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l04015">fplibRecpX()</a>, <a class="el" href="fplib_8cc_source.html#l04134">fplibRoundInt()</a>, and <a class="el" href="fplib_8cc_source.html#l03552">fplibRSqrtEstimate()</a>.</p>

</div>
</div>
<a id="aa2831fbb45bc79c2023efc3c629be1d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2831fbb45bc79c2023efc3c629be1d9">&#9670;&nbsp;</a></span>fp32_process_NaNs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_process_NaNs </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00574">574</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00088">FP32_EXP</a>, <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00473">fp32_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00092">FP32_MANT</a>, and <a class="el" href="fplib_8cc_source.html#l00531">fp32_process_NaN()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01269">fp32_add()</a>, <a class="el" href="fplib_8cc_source.html#l01804">fp32_div()</a>, <a class="el" href="fplib_8cc_source.html#l01426">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l03191">fplibMax()</a>, <a class="el" href="fplib_8cc_source.html#l03284">fplibMin()</a>, <a class="el" href="fplib_8cc_source.html#l03415">fplibMulX()</a>, <a class="el" href="fplib_8cc_source.html#l03928">fplibRecipStepFused()</a>, and <a class="el" href="fplib_8cc_source.html#l03652">fplibRSqrtStepFused()</a>.</p>

</div>
</div>
<a id="adc48b9139e94c05b70eb7b9b5f850823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc48b9139e94c05b70eb7b9b5f850823">&#9670;&nbsp;</a></span>fp32_process_NaNs3()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_process_NaNs3 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00649">649</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00088">FP32_EXP</a>, <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00473">fp32_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00092">FP32_MANT</a>, and <a class="el" href="fplib_8cc_source.html#l00531">fp32_process_NaN()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01585">fp32_muladd()</a>.</p>

</div>
</div>
<a id="aa29ec5552ed7e4a279bf959a3fbb186b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa29ec5552ed7e4a279bf959a3fbb186b">&#9670;&nbsp;</a></span>fp32_repack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_repack </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03119">3119</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, and <a class="el" href="fplib_8cc_source.html#l00306">fp32_pack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03191">fplibMax()</a>, and <a class="el" href="fplib_8cc_source.html#l03284">fplibMin()</a>.</p>

</div>
</div>
<a id="a4a2ee16c400754d6aa2cf9d312a5a7d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a2ee16c400754d6aa2cf9d312a5a7d6">&#9670;&nbsp;</a></span>fp32_round()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_round </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00862">862</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00791">fp32_round_()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01269">fp32_add()</a>, <a class="el" href="fplib_8cc_source.html#l04849">fp32_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l01804">fp32_div()</a>, <a class="el" href="fplib_8cc_source.html#l01426">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01585">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l01958">fp32_scale()</a>, and <a class="el" href="fplib_8cc_source.html#l02078">fp32_sqrt()</a>.</p>

</div>
</div>
<a id="a8367571b220ba0fd6b89370fe8a4e88a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8367571b220ba0fd6b89370fe8a4e88a">&#9670;&nbsp;</a></span>fp32_round_()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_round_ </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>rm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00791">791</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00072">FP32_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00342">fp32_max_normal()</a>, <a class="el" href="fplib_8cc_source.html#l00306">fp32_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00055">FPLIB_FZ</a>, <a class="el" href="fplib_8cc_source.html#l00061">FPLIB_IXC</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_OFC</a>, <a class="el" href="fplib_8cc_source.html#l00053">FPLIB_RM</a>, <a class="el" href="fplib_8cc_source.html#l00051">FPLIB_RN</a>, <a class="el" href="fplib_8cc_source.html#l00052">FPLIB_RP</a>, <a class="el" href="fplib_8cc_source.html#l00062">FPLIB_UFC</a>, <a class="el" href="fplib_8hh_source.html#l00065">FPRounding_ODD</a>, <a class="el" href="fplib_8hh_source.html#l00064">FPRounding_TIEAWAY</a>, <a class="el" href="fplib_8cc_source.html#l00108">lsl32()</a>, <a class="el" href="fplib_8cc_source.html#l00114">lsr32()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l00862">fp32_round()</a>, and <a class="el" href="fplib_8cc_source.html#l02749">fplibConvert()</a>.</p>

</div>
</div>
<a id="a4be6282475473dd4604b84e25b3deb36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be6282475473dd4604b84e25b3deb36">&#9670;&nbsp;</a></span>fp32_scale()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_scale </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01958">1958</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>, <a class="el" href="fplib_8cc_source.html#l00072">FP32_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00235">fp32_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00531">fp32_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00862">fp32_round()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00324">fp32_zero()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l04274">fplibScale()</a>.</p>

</div>
</div>
<a id="a7764b9e2865e8bd5f5a9dd12f34944f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7764b9e2865e8bd5f5a9dd12f34944f5">&#9670;&nbsp;</a></span>fp32_sqrt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_sqrt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02078">2078</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00378">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00235">fp32_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00531">fp32_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00862">fp32_round()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="miscregs__types_8hh_source.html#l00232">t0</a>, <a class="el" href="miscregs__types_8hh_source.html#l00231">t1</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l04304">fplibSqrt()</a>.</p>

</div>
</div>
<a id="a7f28321088b54d70ac77541e3b53fad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f28321088b54d70ac77541e3b53fad2">&#9670;&nbsp;</a></span>fp32_unpack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::fp32_unpack </td>
          <td>(</td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00409">409</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00088">FP32_EXP</a>, <a class="el" href="fplib_8cc_source.html#l00092">FP32_MANT</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00055">FPLIB_FZ</a>, <a class="el" href="fplib_8cc_source.html#l00060">FPLIB_IDC</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01269">fp32_add()</a>, <a class="el" href="fplib_8cc_source.html#l01033">fp32_compare_eq()</a>, <a class="el" href="fplib_8cc_source.html#l01052">fp32_compare_ge()</a>, <a class="el" href="fplib_8cc_source.html#l01077">fp32_compare_gt()</a>, <a class="el" href="fplib_8cc_source.html#l01102">fp32_compare_un()</a>, <a class="el" href="fplib_8cc_source.html#l01804">fp32_div()</a>, <a class="el" href="fplib_8cc_source.html#l01426">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01585">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l01958">fp32_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02078">fp32_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02443">fplibCompare()</a>, <a class="el" href="fplib_8cc_source.html#l02613">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l04686">fplibFPToFixed()</a>, <a class="el" href="fplib_8cc_source.html#l03191">fplibMax()</a>, <a class="el" href="fplib_8cc_source.html#l03284">fplibMin()</a>, <a class="el" href="fplib_8cc_source.html#l03415">fplibMulX()</a>, <a class="el" href="fplib_8cc_source.html#l03774">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03928">fplibRecipStepFused()</a>, <a class="el" href="fplib_8cc_source.html#l04015">fplibRecpX()</a>, <a class="el" href="fplib_8cc_source.html#l04134">fplibRoundInt()</a>, <a class="el" href="fplib_8cc_source.html#l03552">fplibRSqrtEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03652">fplibRSqrtStepFused()</a>, and <a class="el" href="fplib_8cc_source.html#l04476">fplibTrigSMul()</a>.</p>

</div>
</div>
<a id="a3235c4c8ffc8407fd032ec075e83d25f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3235c4c8ffc8407fd032ec075e83d25f">&#9670;&nbsp;</a></span>fp32_zero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_zero </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00324">324</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00306">fp32_pack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01269">fp32_add()</a>, <a class="el" href="fplib_8cc_source.html#l04849">fp32_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l01804">fp32_div()</a>, <a class="el" href="fplib_8cc_source.html#l01426">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01585">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00791">fp32_round_()</a>, <a class="el" href="fplib_8cc_source.html#l01958">fp32_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02078">fp32_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02711">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l03415">fplibMulX()</a>, <a class="el" href="fplib_8cc_source.html#l03774">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l04134">fplibRoundInt()</a>, and <a class="el" href="fplib_8cc_source.html#l03552">fplibRSqrtEstimate()</a>.</p>

</div>
</div>
<a id="a7da0526d3b13d6740343f4cae0fd870e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7da0526d3b13d6740343f4cae0fd870e">&#9670;&nbsp;</a></span>fp64_add()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_add </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>neg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01329">1329</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00384">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00073">FP64_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00253">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00597">fp64_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00939">fp64_round()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00120">lsl64()</a>, <a class="el" href="fplib_8cc_source.html#l00126">lsr64()</a>, <a class="el" href="sc__fxnum_8hh_source.html#l02270">sc_dt::neg()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02399">fplibAdd()</a>, and <a class="el" href="fplib_8cc_source.html#l04344">fplibSub()</a>.</p>

</div>
</div>
<a id="a38cd12db3de8effd8646a98431895108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38cd12db3de8effd8646a98431895108">&#9670;&nbsp;</a></span>fp64_compare_eq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp64_compare_eq </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01121">1121</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00479">fp64_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02318">fplibCompareEQ()</a>.</p>

</div>
</div>
<a id="aa131c989793b7e094e9f9eef8b0a63a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa131c989793b7e094e9f9eef8b0a63a0">&#9670;&nbsp;</a></span>fp64_compare_ge()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp64_compare_ge </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01140">1140</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02328">fplibCompareGE()</a>.</p>

</div>
</div>
<a id="af768cd1d844b2c1756ce269683b6f4fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af768cd1d844b2c1756ce269683b6f4fe">&#9670;&nbsp;</a></span>fp64_compare_gt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp64_compare_gt </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01165">1165</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02338">fplibCompareGT()</a>.</p>

</div>
</div>
<a id="a760acc223fdee270ede3459be3c8fdba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a760acc223fdee270ede3459be3c8fdba">&#9670;&nbsp;</a></span>fp64_compare_un()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp64_compare_un </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01190">1190</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00479">fp64_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02348">fplibCompareUN()</a>.</p>

</div>
</div>
<a id="a2eefa51d1a6e12c7f177146c640f0345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eefa51d1a6e12c7f177146c640f0345">&#9670;&nbsp;</a></span>fp64_cvtf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_cvtf </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04869">4869</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00065">a</a>, <a class="el" href="fplib_8cc_source.html#l00069">FP64_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00253">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00939">fp64_round()</a>, and <a class="el" href="fplib_8cc_source.html#l00330">fp64_zero()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l04912">fplibFixedToFP()</a>.</p>

</div>
</div>
<a id="a1df89d29e8f8494c15bcf6b73f951f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1df89d29e8f8494c15bcf6b73f951f07">&#9670;&nbsp;</a></span>fp64_defaultNaN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_defaultNaN </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00384">384</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00312">fp64_pack()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01329">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l01846">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01463">fp64_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00541">fp64_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l02133">fp64_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02788">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l04959">fplibDefaultNaN()</a>, and <a class="el" href="fplib_8cc_source.html#l03587">fplibRSqrtEstimate()</a>.</p>

</div>
</div>
<a id="acae0edcd60b561117099bbd354ad9f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acae0edcd60b561117099bbd354ad9f81">&#9670;&nbsp;</a></span>fp64_div()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_div </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01846">1846</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00053">c</a>, <a class="el" href="fplib_8cc_source.html#l00211">cmp128()</a>, <a class="el" href="fplib_8cc_source.html#l00384">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00253">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00597">fp64_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00939">fp64_round()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00064">FPLIB_DZC</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00150">lsr128()</a>, <a class="el" href="fplib_8cc_source.html#l00168">mul62x62()</a>, <a class="el" href="fplib_8cc_source.html#l00186">mul64x32()</a>, <a class="el" href="fplib_8cc_source.html#l00203">sub128()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02914">fplibDiv()</a>.</p>

</div>
</div>
<a id="a03afbc4e9dc26053a3db706c8ed73a3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03afbc4e9dc26053a3db706c8ed73a3f">&#9670;&nbsp;</a></span>fp64_FPConvertNaN_16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_FPConvertNaN_16 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02542">2542</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00312">fp64_pack()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02788">fplibConvert()</a>.</p>

</div>
</div>
<a id="a7419352958e1c1b64d3c7bbf750ff86f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7419352958e1c1b64d3c7bbf750ff86f">&#9670;&nbsp;</a></span>fp64_FPConvertNaN_32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_FPConvertNaN_32 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02550">2550</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00312">fp64_pack()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02826">fplibConvert()</a>.</p>

</div>
</div>
<a id="aaefe15a4f5b0a88adeb21d7f5f243772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaefe15a4f5b0a88adeb21d7f5f243772">&#9670;&nbsp;</a></span>fp64_FPOnePointFive()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_FPOnePointFive </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02570">2570</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00312">fp64_pack()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03682">fplibRSqrtStepFused()</a>.</p>

</div>
</div>
<a id="a2578d84fef4931203fbe690a2379b979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2578d84fef4931203fbe690a2379b979">&#9670;&nbsp;</a></span>fp64_FPThree()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_FPThree </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02588">2588</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00312">fp64_pack()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03682">fplibRSqrtStepFused()</a>.</p>

</div>
</div>
<a id="a46b4fab290db7566ed6f3f6b36093dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b4fab290db7566ed6f3f6b36093dd8">&#9670;&nbsp;</a></span>fp64_FPTwo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_FPTwo </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02606">2606</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, and <a class="el" href="fplib_8cc_source.html#l00312">fp64_pack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03446">fplibMulX()</a>, and <a class="el" href="fplib_8cc_source.html#l03958">fplibRecipStepFused()</a>.</p>

</div>
</div>
<a id="a689cd18e720f9d0de81bd47ac27656ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a689cd18e720f9d0de81bd47ac27656ac">&#9670;&nbsp;</a></span>fp64_infinity()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_infinity </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00366">366</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, and <a class="el" href="fplib_8cc_source.html#l00312">fp64_pack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01329">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l01846">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l03155">fp64_minmaxnum()</a>, <a class="el" href="fplib_8cc_source.html#l01463">fp64_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00868">fp64_round_()</a>, <a class="el" href="fplib_8cc_source.html#l01992">fp64_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02133">fp64_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02788">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l04938">fplibInfinity()</a>, <a class="el" href="fplib_8cc_source.html#l03446">fplibMulX()</a>, <a class="el" href="fplib_8cc_source.html#l03836">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03958">fplibRecipStepFused()</a>, <a class="el" href="fplib_8cc_source.html#l04199">fplibRoundInt()</a>, <a class="el" href="fplib_8cc_source.html#l03587">fplibRSqrtEstimate()</a>, and <a class="el" href="fplib_8cc_source.html#l03682">fplibRSqrtStepFused()</a>.</p>

</div>
</div>
<a id="a0f8d0f5fe3b673274dc2cf3e11e0e44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f8d0f5fe3b673274dc2cf3e11e0e44b">&#9670;&nbsp;</a></span>fp64_is_infinity()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp64_is_infinity </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00515">515</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, and <a class="el" href="fplib_8cc_source.html#l00093">FP64_MANT</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>.</p>

</div>
</div>
<a id="ad40ba37ccf2afcc3da17667d7f38baa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad40ba37ccf2afcc3da17667d7f38baa5">&#9670;&nbsp;</a></span>fp64_is_NaN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp64_is_NaN </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00461">461</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, and <a class="el" href="fplib_8cc_source.html#l00093">FP64_MANT</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01121">fp64_compare_eq()</a>, <a class="el" href="fplib_8cc_source.html#l01140">fp64_compare_ge()</a>, <a class="el" href="fplib_8cc_source.html#l01165">fp64_compare_gt()</a>, <a class="el" href="fplib_8cc_source.html#l01190">fp64_compare_un()</a>, <a class="el" href="fplib_8cc_source.html#l00479">fp64_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00597">fp64_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00678">fp64_process_NaNs3()</a>, <a class="el" href="fplib_8cc_source.html#l01992">fp64_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02133">fp64_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02477">fplibCompare()</a>, <a class="el" href="fplib_8cc_source.html#l02662">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l04715">fplibFPToFixed()</a>, <a class="el" href="fplib_8cc_source.html#l03836">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l04042">fplibRecpX()</a>, <a class="el" href="fplib_8cc_source.html#l04199">fplibRoundInt()</a>, <a class="el" href="fplib_8cc_source.html#l03587">fplibRSqrtEstimate()</a>, and <a class="el" href="fplib_8cc_source.html#l04495">fplibTrigSMul()</a>.</p>

</div>
</div>
<a id="a183c84eda346bc05130f9eb027421fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a183c84eda346bc05130f9eb027421fe6">&#9670;&nbsp;</a></span>fp64_is_quiet_NaN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp64_is_quiet_NaN </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00497">497</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, and <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>.</p>

</div>
</div>
<a id="ab914bbeff59d01cc175cf7871f851278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab914bbeff59d01cc175cf7871f851278">&#9670;&nbsp;</a></span>fp64_is_signalling_NaN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp64_is_signalling_NaN </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00479">479</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, and <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01121">fp64_compare_eq()</a>, <a class="el" href="fplib_8cc_source.html#l01190">fp64_compare_un()</a>, <a class="el" href="fplib_8cc_source.html#l00597">fp64_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00678">fp64_process_NaNs3()</a>, and <a class="el" href="fplib_8cc_source.html#l02477">fplibCompare()</a>.</p>

</div>
</div>
<a id="a4e0a83f00ff6716257b9b7456a7b9e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e0a83f00ff6716257b9b7456a7b9e63">&#9670;&nbsp;</a></span>fp64_max_normal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_max_normal </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00348">348</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, and <a class="el" href="fplib_8cc_source.html#l00312">fp64_pack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l00868">fp64_round_()</a>, and <a class="el" href="fplib_8cc_source.html#l03836">fplibRecipEstimate()</a>.</p>

</div>
</div>
<a id="aa6b91ce317bd9e4f692b9f756c123a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6b91ce317bd9e4f692b9f756c123a17">&#9670;&nbsp;</a></span>fp64_minmaxnum()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::fp64_minmaxnum </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03155">3155</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>, and <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03253">fplibMaxNum()</a>, and <a class="el" href="fplib_8cc_source.html#l03346">fplibMinNum()</a>.</p>

</div>
</div>
<a id="ab67232cd2fe148375855e99279adef77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab67232cd2fe148375855e99279adef77">&#9670;&nbsp;</a></span>fp64_mul()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_mul </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01463">1463</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00271">fp128_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00384">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00073">FP64_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00597">fp64_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00939">fp64_round()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00168">mul62x62()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03374">fplibMul()</a>, <a class="el" href="fplib_8cc_source.html#l03446">fplibMulX()</a>, and <a class="el" href="fplib_8cc_source.html#l04495">fplibTrigSMul()</a>.</p>

</div>
</div>
<a id="ade746f157f34075e21edf09d596d0618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade746f157f34075e21edf09d596d0618">&#9670;&nbsp;</a></span>fp64_muladd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_muladd </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>scale</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01670">1670</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00195">add128()</a>, <a class="el" href="fplib_8cc_source.html#l00211">cmp128()</a>, <a class="el" href="fplib_8cc_source.html#l00271">fp128_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00384">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00073">FP64_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00515">fp64_is_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00497">fp64_is_quiet_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00678">fp64_process_NaNs3()</a>, <a class="el" href="fplib_8cc_source.html#l00939">fp64_round()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00132">lsl128()</a>, <a class="el" href="fplib_8cc_source.html#l00150">lsr128()</a>, <a class="el" href="fplib_8cc_source.html#l00168">mul62x62()</a>, <a class="el" href="fplib_8cc_source.html#l00203">sub128()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00232">t0</a>, <a class="el" href="miscregs__types_8hh_source.html#l00231">t1</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02884">fplibMulAdd()</a>, <a class="el" href="fplib_8cc_source.html#l03958">fplibRecipStepFused()</a>, <a class="el" href="fplib_8cc_source.html#l03682">fplibRSqrtStepFused()</a>, and <a class="el" href="fplib_8cc_source.html#l04422">fplibTrigMulAdd()</a>.</p>

</div>
</div>
<a id="a6e521a1a69a167e5cc052698276cd389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e521a1a69a167e5cc052698276cd389">&#9670;&nbsp;</a></span>fp64_normalise()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_normalise </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>exp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00253">253</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00127">shift</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l04829">fp16_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l04849">fp32_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l01804">fp32_div()</a>, <a class="el" href="fplib_8cc_source.html#l01426">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01585">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l01329">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l04869">fp64_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l01846">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01992">fp64_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02133">fp64_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l03836">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l04199">fplibRoundInt()</a>, and <a class="el" href="fplib_8cc_source.html#l03587">fplibRSqrtEstimate()</a>.</p>

</div>
</div>
<a id="a2ffb5c4b69562b5111fd2311a849aced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ffb5c4b69562b5111fd2311a849aced">&#9670;&nbsp;</a></span>fp64_pack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_pack </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00312">312</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00069">FP64_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00093">FP64_MANT</a>, and <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l00384">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l02542">fp64_FPConvertNaN_16()</a>, <a class="el" href="fplib_8cc_source.html#l02550">fp64_FPConvertNaN_32()</a>, <a class="el" href="fplib_8cc_source.html#l02570">fp64_FPOnePointFive()</a>, <a class="el" href="fplib_8cc_source.html#l02588">fp64_FPThree()</a>, <a class="el" href="fplib_8cc_source.html#l02606">fp64_FPTwo()</a>, <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00348">fp64_max_normal()</a>, <a class="el" href="fplib_8cc_source.html#l03125">fp64_repack()</a>, <a class="el" href="fplib_8cc_source.html#l00868">fp64_round_()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l02788">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l03836">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l04042">fplibRecpX()</a>, <a class="el" href="fplib_8cc_source.html#l04199">fplibRoundInt()</a>, and <a class="el" href="fplib_8cc_source.html#l03587">fplibRSqrtEstimate()</a>.</p>

</div>
</div>
<a id="a79c2352db3e640f4e726a9721317bf2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79c2352db3e640f4e726a9721317bf2e">&#9670;&nbsp;</a></span>fp64_process_NaN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_process_NaN </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00541">541</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00065">a</a>, <a class="el" href="fplib_8cc_source.html#l00384">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00056">FPLIB_DN</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l00597">fp64_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00678">fp64_process_NaNs3()</a>, <a class="el" href="fplib_8cc_source.html#l01992">fp64_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02133">fp64_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l03836">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l04042">fplibRecpX()</a>, <a class="el" href="fplib_8cc_source.html#l04199">fplibRoundInt()</a>, and <a class="el" href="fplib_8cc_source.html#l03587">fplibRSqrtEstimate()</a>.</p>

</div>
</div>
<a id="a894944319edcbb19550d80c61a710b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a894944319edcbb19550d80c61a710b6e">&#9670;&nbsp;</a></span>fp64_process_NaNs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_process_NaNs </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00597">597</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00089">FP64_EXP</a>, <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00479">fp64_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00093">FP64_MANT</a>, and <a class="el" href="fplib_8cc_source.html#l00541">fp64_process_NaN()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01329">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l01846">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01463">fp64_mul()</a>, <a class="el" href="fplib_8cc_source.html#l03214">fplibMax()</a>, <a class="el" href="fplib_8cc_source.html#l03307">fplibMin()</a>, <a class="el" href="fplib_8cc_source.html#l03446">fplibMulX()</a>, <a class="el" href="fplib_8cc_source.html#l03958">fplibRecipStepFused()</a>, and <a class="el" href="fplib_8cc_source.html#l03682">fplibRSqrtStepFused()</a>.</p>

</div>
</div>
<a id="a400b96f57a2199f06a1271e14bdec3a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a400b96f57a2199f06a1271e14bdec3a0">&#9670;&nbsp;</a></span>fp64_process_NaNs3()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_process_NaNs3 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00678">678</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00089">FP64_EXP</a>, <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00479">fp64_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00093">FP64_MANT</a>, and <a class="el" href="fplib_8cc_source.html#l00541">fp64_process_NaN()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>.</p>

</div>
</div>
<a id="acfd39932e5ccac2b08bf586b9764a4f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfd39932e5ccac2b08bf586b9764a4f1">&#9670;&nbsp;</a></span>fp64_repack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_repack </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>mnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03125">3125</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, and <a class="el" href="fplib_8cc_source.html#l00312">fp64_pack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03214">fplibMax()</a>, and <a class="el" href="fplib_8cc_source.html#l03307">fplibMin()</a>.</p>

</div>
</div>
<a id="a5d644a548e05a126b14ae65c098a5ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d644a548e05a126b14ae65c098a5ee8">&#9670;&nbsp;</a></span>fp64_round()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_round </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00939">939</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00868">fp64_round_()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01329">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l04869">fp64_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l01846">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01463">fp64_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l01992">fp64_scale()</a>, and <a class="el" href="fplib_8cc_source.html#l02133">fp64_sqrt()</a>.</p>

</div>
</div>
<a id="a43a7c959e25a25b2375569b5b070df42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43a7c959e25a25b2375569b5b070df42">&#9670;&nbsp;</a></span>fp64_round_()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_round_ </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>rm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00868">868</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00073">FP64_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00348">fp64_max_normal()</a>, <a class="el" href="fplib_8cc_source.html#l00312">fp64_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00055">FPLIB_FZ</a>, <a class="el" href="fplib_8cc_source.html#l00061">FPLIB_IXC</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_OFC</a>, <a class="el" href="fplib_8cc_source.html#l00053">FPLIB_RM</a>, <a class="el" href="fplib_8cc_source.html#l00051">FPLIB_RN</a>, <a class="el" href="fplib_8cc_source.html#l00052">FPLIB_RP</a>, <a class="el" href="fplib_8cc_source.html#l00062">FPLIB_UFC</a>, <a class="el" href="fplib_8hh_source.html#l00065">FPRounding_ODD</a>, <a class="el" href="fplib_8hh_source.html#l00064">FPRounding_TIEAWAY</a>, <a class="el" href="fplib_8cc_source.html#l00120">lsl64()</a>, <a class="el" href="fplib_8cc_source.html#l00126">lsr64()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l00939">fp64_round()</a>.</p>

</div>
</div>
<a id="a7a545631849643efc5f68921c11d7b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a545631849643efc5f68921c11d7b32">&#9670;&nbsp;</a></span>fp64_scale()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_scale </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01992">1992</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>, <a class="el" href="fplib_8cc_source.html#l00073">FP64_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00253">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00541">fp64_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00939">fp64_round()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00330">fp64_zero()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l04284">fplibScale()</a>.</p>

</div>
</div>
<a id="a359653c1ecbfc310fe3dd888a1b91f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a359653c1ecbfc310fe3dd888a1b91f67">&#9670;&nbsp;</a></span>fp64_sqrt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_sqrt </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02133">2133</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00053">c</a>, <a class="el" href="fplib_8cc_source.html#l00211">cmp128()</a>, <a class="el" href="fplib_8cc_source.html#l00384">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00253">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00541">fp64_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00939">fp64_round()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00132">lsl128()</a>, <a class="el" href="fplib_8cc_source.html#l00150">lsr128()</a>, <a class="el" href="fplib_8cc_source.html#l00168">mul62x62()</a>, <a class="el" href="fplib_8cc_source.html#l00186">mul64x32()</a>, <a class="el" href="mips_2pra__constants_8hh_source.html#l00097">MipsISA::r</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l04314">fplibSqrt()</a>.</p>

</div>
</div>
<a id="a78e8d1dbfd88dd684f8d337e19b6ba3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e8d1dbfd88dd684f8d337e19b6ba3e">&#9670;&nbsp;</a></span>fp64_unpack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::fp64_unpack </td>
          <td>(</td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00429">429</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00069">FP64_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00089">FP64_EXP</a>, <a class="el" href="fplib_8cc_source.html#l00093">FP64_MANT</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00055">FPLIB_FZ</a>, <a class="el" href="fplib_8cc_source.html#l00060">FPLIB_IDC</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01329">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l01121">fp64_compare_eq()</a>, <a class="el" href="fplib_8cc_source.html#l01140">fp64_compare_ge()</a>, <a class="el" href="fplib_8cc_source.html#l01165">fp64_compare_gt()</a>, <a class="el" href="fplib_8cc_source.html#l01190">fp64_compare_un()</a>, <a class="el" href="fplib_8cc_source.html#l01846">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01463">fp64_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l01992">fp64_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02133">fp64_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02477">fplibCompare()</a>, <a class="el" href="fplib_8cc_source.html#l02662">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l04715">fplibFPToFixed()</a>, <a class="el" href="fplib_8cc_source.html#l03214">fplibMax()</a>, <a class="el" href="fplib_8cc_source.html#l03307">fplibMin()</a>, <a class="el" href="fplib_8cc_source.html#l03446">fplibMulX()</a>, <a class="el" href="fplib_8cc_source.html#l03836">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03958">fplibRecipStepFused()</a>, <a class="el" href="fplib_8cc_source.html#l04042">fplibRecpX()</a>, <a class="el" href="fplib_8cc_source.html#l04199">fplibRoundInt()</a>, <a class="el" href="fplib_8cc_source.html#l03587">fplibRSqrtEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03682">fplibRSqrtStepFused()</a>, and <a class="el" href="fplib_8cc_source.html#l04495">fplibTrigSMul()</a>.</p>

</div>
</div>
<a id="aa9d065b3e75869d6f3ea069ff0025f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9d065b3e75869d6f3ea069ff0025f83">&#9670;&nbsp;</a></span>fp64_zero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_zero </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00330">330</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00312">fp64_pack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01329">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l04869">fp64_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l01846">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01463">fp64_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00868">fp64_round_()</a>, <a class="el" href="fplib_8cc_source.html#l01992">fp64_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02133">fp64_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02788">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l03446">fplibMulX()</a>, <a class="el" href="fplib_8cc_source.html#l03836">fplibRecipEstimate()</a>, and <a class="el" href="fplib_8cc_source.html#l04199">fplibRoundInt()</a>.</p>

</div>
</div>
<a id="af7a16f65c2c59ba9ccfc9f320f5c9974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7a16f65c2c59ba9ccfc9f320f5c9974">&#9670;&nbsp;</a></span>fpAdd()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpAdd </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00478">478</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>.</p>

</div>
</div>
<a id="a7555a577746b606b35fe2aecd1030008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7555a577746b606b35fe2aecd1030008">&#9670;&nbsp;</a></span>fpAddD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static double ArmISA::fpAddD </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00497">497</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>.</p>

</div>
</div>
<a id="a30d928e550eec7b1e060695cd23cc775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30d928e550eec7b1e060695cd23cc775">&#9670;&nbsp;</a></span>fpAddS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static float ArmISA::fpAddS </td>
          <td>(</td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00491">491</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>.</p>

</div>
</div>
<a id="ac3868bde2da2b545550e434e63ec639d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3868bde2da2b545550e434e63ec639d">&#9670;&nbsp;</a></span>FPCRRounding()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> ArmISA::FPCRRounding </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8hh_source.html#l00069">69</a> of file <a class="el" href="fplib_8hh_source.html">fplib.hh</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l02358">fplibAbs()</a>, <a class="el" href="fplib_8cc_source.html#l02379">fplibAdd()</a>, <a class="el" href="fplib_8cc_source.html#l02409">fplibCompare()</a>, <a class="el" href="fplib_8cc_source.html#l02238">fplibCompareEQ()</a>, <a class="el" href="fplib_8cc_source.html#l02248">fplibCompareGE()</a>, <a class="el" href="fplib_8cc_source.html#l02258">fplibCompareGT()</a>, <a class="el" href="fplib_8cc_source.html#l02268">fplibCompareUN()</a>, <a class="el" href="fplib_8cc_source.html#l02613">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l04945">fplibDefaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l02894">fplibDiv()</a>, <a class="el" href="fplib_8cc_source.html#l02924">fplibExpA()</a>, <a class="el" href="fplib_8cc_source.html#l04887">fplibFixedToFP()</a>, <a class="el" href="fplib_8cc_source.html#l04624">fplibFPToFixed()</a>, <a class="el" href="fplib_8cc_source.html#l04924">fplibInfinity()</a>, <a class="el" href="fplib_8cc_source.html#l03168">fplibMax()</a>, <a class="el" href="fplib_8cc_source.html#l03237">fplibMaxNum()</a>, <a class="el" href="fplib_8cc_source.html#l03261">fplibMin()</a>, <a class="el" href="fplib_8cc_source.html#l03330">fplibMinNum()</a>, <a class="el" href="fplib_8cc_source.html#l03354">fplibMul()</a>, <a class="el" href="fplib_8cc_source.html#l02864">fplibMulAdd()</a>, <a class="el" href="fplib_8cc_source.html#l03384">fplibMulX()</a>, <a class="el" href="fplib_8cc_source.html#l03477">fplibNeg()</a>, <a class="el" href="fplib_8cc_source.html#l03712">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03898">fplibRecipStepFused()</a>, <a class="el" href="fplib_8cc_source.html#l03988">fplibRecpX()</a>, <a class="el" href="fplib_8cc_source.html#l04069">fplibRoundInt()</a>, <a class="el" href="fplib_8cc_source.html#l03517">fplibRSqrtEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03622">fplibRSqrtStepFused()</a>, <a class="el" href="fplib_8cc_source.html#l04264">fplibScale()</a>, <a class="el" href="fplib_8cc_source.html#l04294">fplibSqrt()</a>, <a class="el" href="fplib_8cc_source.html#l04324">fplibSub()</a>, <a class="el" href="fplib_8cc_source.html#l04354">fplibTrigMulAdd()</a>, <a class="el" href="fplib_8cc_source.html#l04456">fplibTrigSMul()</a>, <a class="el" href="fplib_8cc_source.html#l04514">fplibTrigSSel()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00080">X86ISA::op</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00328">u</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l03712">fplibRecipEstimate()</a>.</p>

</div>
</div>
<a id="a1772fe163d0bcb5d67c3a911c5d5acf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1772fe163d0bcb5d67c3a911c5d5acf6">&#9670;&nbsp;</a></span>fpDiv()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpDiv </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00528">528</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>.</p>

</div>
</div>
<a id="ac1f5d84bf5f7004c05f07dc492cf6733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1f5d84bf5f7004c05f07dc492cf6733">&#9670;&nbsp;</a></span>fpDivD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static double ArmISA::fpDivD </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00521">521</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>.</p>

</div>
</div>
<a id="a9ce23f6d7f92886b3f294ce377a9689b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce23f6d7f92886b3f294ce377a9689b">&#9670;&nbsp;</a></span>fpDivS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static float ArmISA::fpDivS </td>
          <td>(</td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00515">515</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>.</p>

</div>
</div>
<a id="a48960aca28d13ac396a7f7c20fc4d796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48960aca28d13ac396a7f7c20fc4d796">&#9670;&nbsp;</a></span>fplibAbs() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibAbs </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point absolute value. </p>

</div>
</div>
<a id="abd7ec404b3d888e41eb71217ee1f0d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd7ec404b3d888e41eb71217ee1f0d74">&#9670;&nbsp;</a></span>fplibAbs() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibAbs </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02358">2358</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>, and <a class="el" href="fplib_8cc_source.html#l04354">fplibTrigMulAdd()</a>.</p>

</div>
</div>
<a id="a2f0de7c8a828f9f8472c9460f28e25b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f0de7c8a828f9f8472c9460f28e25b4">&#9670;&nbsp;</a></span>fplibAbs() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibAbs </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02365">2365</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

</div>
</div>
<a id="af6a1c2fd10618321749522e2e9b0d16c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6a1c2fd10618321749522e2e9b0d16c">&#9670;&nbsp;</a></span>fplibAbs() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibAbs </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02372">2372</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00069">FP64_BITS</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

</div>
</div>
<a id="af4c571caf1e03460dcee7c40af620fa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4c571caf1e03460dcee7c40af620fa8">&#9670;&nbsp;</a></span>fplibAdd() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibAdd </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point add. </p>

</div>
</div>
<a id="a5d25e852caae6e0cffa05d2a2bdcc042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d25e852caae6e0cffa05d2a2bdcc042">&#9670;&nbsp;</a></span>fplibAdd() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibAdd </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02379">2379</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01209">fp16_add()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="ac3e02313933862a7f543e4fbebca3ca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3e02313933862a7f543e4fbebca3ca0">&#9670;&nbsp;</a></span>fplibAdd() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibAdd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02389">2389</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01269">fp32_add()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a5f14a923f31a909ca96b4ef27dda9467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f14a923f31a909ca96b4ef27dda9467">&#9670;&nbsp;</a></span>fplibAdd() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibAdd </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02399">2399</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01329">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a3915bf2bfdd7dddf99c7af9e9cc2c461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3915bf2bfdd7dddf99c7af9e9cc2c461">&#9670;&nbsp;</a></span>fplibCompare() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::fplibCompare </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>signal_nans</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point compare (quiet and signaling). </p>

</div>
</div>
<a id="a9d4f058156d91590adbc83857a7a6e8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d4f058156d91590adbc83857a7a6e8d">&#9670;&nbsp;</a></span>fplibCompare() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::fplibCompare </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>signal_nans</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02409">2409</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00467">fp16_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a937b230b73790e43ebcae147227555a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a937b230b73790e43ebcae147227555a3">&#9670;&nbsp;</a></span>fplibCompare() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::fplibCompare </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>signal_nans</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02443">2443</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00473">fp32_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="aa4fb217fbc9a060eada03cf67e68a73c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4fb217fbc9a060eada03cf67e68a73c">&#9670;&nbsp;</a></span>fplibCompare() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::fplibCompare </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>signal_nans</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02477">2477</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00479">fp64_is_signalling_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a2514bdbfdadcc3e9009ae00bc728e60b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2514bdbfdadcc3e9009ae00bc728e60b">&#9670;&nbsp;</a></span>fplibCompareEQ() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareEQ </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point compare equal. </p>

</div>
</div>
<a id="a625f2864d9227316299e3cde61d43505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a625f2864d9227316299e3cde61d43505">&#9670;&nbsp;</a></span>fplibCompareEQ() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareEQ </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02238">2238</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00945">fp16_compare_eq()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l02211">set_fpscr()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a5477d2dafe6087aaf2be54baa203f4cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5477d2dafe6087aaf2be54baa203f4cd">&#9670;&nbsp;</a></span>fplibCompareEQ() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareEQ </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02278">2278</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01033">fp32_compare_eq()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l02211">set_fpscr()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

</div>
</div>
<a id="a2c42e8a85c873c3362ad45140bfaa43b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c42e8a85c873c3362ad45140bfaa43b">&#9670;&nbsp;</a></span>fplibCompareEQ() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareEQ </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02318">2318</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01121">fp64_compare_eq()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l02211">set_fpscr()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

</div>
</div>
<a id="a669f293d5a69f5cfd6889402dbaa0091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669f293d5a69f5cfd6889402dbaa0091">&#9670;&nbsp;</a></span>fplibCompareGE() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareGE </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point compare greater than or equal. </p>

</div>
</div>
<a id="aef7b5517ab36cd0f6224f155e5e16e66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef7b5517ab36cd0f6224f155e5e16e66">&#9670;&nbsp;</a></span>fplibCompareGE() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareGE </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02248">2248</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00964">fp16_compare_ge()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l02211">set_fpscr()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="ae22b16ae7bbe3d298e18d6bcac24b5b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae22b16ae7bbe3d298e18d6bcac24b5b3">&#9670;&nbsp;</a></span>fplibCompareGE() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareGE </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02288">2288</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01052">fp32_compare_ge()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l02211">set_fpscr()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

</div>
</div>
<a id="a8a99cf1394c53873b52fa72720cf94a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a99cf1394c53873b52fa72720cf94a9">&#9670;&nbsp;</a></span>fplibCompareGE() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareGE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02328">2328</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01140">fp64_compare_ge()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l02211">set_fpscr()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

</div>
</div>
<a id="a3829f00290f1de951856e541d0f6d98c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3829f00290f1de951856e541d0f6d98c">&#9670;&nbsp;</a></span>fplibCompareGT() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareGT </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point compare greater than. </p>

</div>
</div>
<a id="a05bc28772cb3df5b6445473c881692c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05bc28772cb3df5b6445473c881692c9">&#9670;&nbsp;</a></span>fplibCompareGT() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareGT </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02258">2258</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00989">fp16_compare_gt()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l02211">set_fpscr()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="ad4e55a4874ee27e879936e2a3d7c34a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4e55a4874ee27e879936e2a3d7c34a1">&#9670;&nbsp;</a></span>fplibCompareGT() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareGT </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02298">2298</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01077">fp32_compare_gt()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l02211">set_fpscr()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

</div>
</div>
<a id="a597075610bc4d4710976ad5d0184c6e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597075610bc4d4710976ad5d0184c6e0">&#9670;&nbsp;</a></span>fplibCompareGT() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareGT </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02338">2338</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01165">fp64_compare_gt()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l02211">set_fpscr()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

</div>
</div>
<a id="a609c4f86fe83cd61ed5f70b8d8c37afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a609c4f86fe83cd61ed5f70b8d8c37afc">&#9670;&nbsp;</a></span>fplibCompareUN() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareUN </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point compare unordered. </p>

</div>
</div>
<a id="a07e09cfc5e5075ba3a53f9dfe9595789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07e09cfc5e5075ba3a53f9dfe9595789">&#9670;&nbsp;</a></span>fplibCompareUN() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareUN </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02268">2268</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01014">fp16_compare_un()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l02211">set_fpscr()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a2223ba29d1779969f0dc76f2fbadbc14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2223ba29d1779969f0dc76f2fbadbc14">&#9670;&nbsp;</a></span>fplibCompareUN() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareUN </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02308">2308</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01102">fp32_compare_un()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l02211">set_fpscr()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

</div>
</div>
<a id="a36c63f5059f59b44a25e11669e3ccee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36c63f5059f59b44a25e11669e3ccee9">&#9670;&nbsp;</a></span>fplibCompareUN() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareUN </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02348">2348</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01190">fp64_compare_un()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l02211">set_fpscr()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

</div>
</div>
<a id="ac8d618c44292c0b48a61b887f1076533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8d618c44292c0b48a61b887f1076533">&#9670;&nbsp;</a></span>fplibConvert() <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T2 ArmISA::fplibConvert </td>
          <td>(</td>
          <td class="paramtype">T1&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point convert precision. </p>

</div>
</div>
<a id="ac584b73fdde0d4df3afe44053f6eb7b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac584b73fdde0d4df3afe44053f6eb7b4">&#9670;&nbsp;</a></span>fplibConvert() <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibConvert </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02613">2613</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00372">fp16_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l02510">fp16_FPConvertNaN_32()</a>, <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00707">fp16_round_()</a>, <a class="el" href="fplib_8cc_source.html#l00318">fp16_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00076">FP32_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a6f9312dfc14b1a7b9d91195d5a6529f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f9312dfc14b1a7b9d91195d5a6529f0">&#9670;&nbsp;</a></span>fplibConvert() <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibConvert </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02662">2662</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00372">fp16_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l02518">fp16_FPConvertNaN_64()</a>, <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00707">fp16_round_()</a>, <a class="el" href="fplib_8cc_source.html#l00318">fp16_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

</div>
</div>
<a id="a5239f532c25dc74ad0046636f0f078c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5239f532c25dc74ad0046636f0f078c9">&#9670;&nbsp;</a></span>fplibConvert() <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibConvert </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02711">2711</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00071">FP16_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00217">fp16_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00378">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00076">FP32_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l02526">fp32_FPConvertNaN_16()</a>, <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00306">fp32_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a7c5bc51a1e0ec62e363abc551f6bc3f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c5bc51a1e0ec62e363abc551f6bc3f6">&#9670;&nbsp;</a></span>fplibConvert() <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibConvert </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02749">2749</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00378">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00076">FP32_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l02534">fp32_FPConvertNaN_64()</a>, <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00791">fp32_round_()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

</div>
</div>
<a id="af51730427050a3d2295080e7d242a4b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af51730427050a3d2295080e7d242a4b9">&#9670;&nbsp;</a></span>fplibConvert() <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibConvert </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02788">2788</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00071">FP16_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00217">fp16_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00384">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l02542">fp64_FPConvertNaN_16()</a>, <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00312">fp64_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a7bba662162a75c521a4c4c10ba1009ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bba662162a75c521a4c4c10ba1009ef">&#9670;&nbsp;</a></span>fplibConvert() <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibConvert </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02826">2826</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00076">FP32_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00072">FP32_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00235">fp32_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00384">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l02550">fp64_FPConvertNaN_32()</a>, <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00312">fp64_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a914b761f55c1a600eb3c46be8fda774d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a914b761f55c1a600eb3c46be8fda774d">&#9670;&nbsp;</a></span>fplibDefaultNaN() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibDefaultNaN </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Foating-point value for default NaN. </p>

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04945">4945</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00372">fp16_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00378">fp32_defaultNaN()</a>, and <a class="el" href="fplib_8cc_source.html#l00384">fp64_defaultNaN()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a7289c3c994a1deb4efd28b304673e431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7289c3c994a1deb4efd28b304673e431">&#9670;&nbsp;</a></span>fplibDefaultNaN() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibDefaultNaN </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Foating-point value for default NaN. </p>

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04945">4945</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="aa11c7bd6c7977d2e962e16e2e30f4cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa11c7bd6c7977d2e962e16e2e30f4cf4">&#9670;&nbsp;</a></span>fplibDefaultNaN() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibDefaultNaN </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Foating-point value for default NaN. </p>

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04952">4952</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00378">fp32_defaultNaN()</a>.</p>

</div>
</div>
<a id="adb51fee386981e5b68151f6db17c7067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb51fee386981e5b68151f6db17c7067">&#9670;&nbsp;</a></span>fplibDefaultNaN() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibDefaultNaN </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Foating-point value for default NaN. </p>

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04959">4959</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00372">fp16_defaultNaN()</a>, and <a class="el" href="fplib_8cc_source.html#l00384">fp64_defaultNaN()</a>.</p>

</div>
</div>
<a id="ac681f27c04905fbd4828d7b41d8a2417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac681f27c04905fbd4828d7b41d8a2417">&#9670;&nbsp;</a></span>fplibDiv() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibDiv </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point division. </p>

</div>
</div>
<a id="aa9d2ee502b421d063d59ab4c26e4d6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9d2ee502b421d063d59ab4c26e4d6d0">&#9670;&nbsp;</a></span>fplibDiv() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibDiv </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02894">2894</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01762">fp16_div()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a1c1247e19f676e7caa148971e60e5a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c1247e19f676e7caa148971e60e5a61">&#9670;&nbsp;</a></span>fplibDiv() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibDiv </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02904">2904</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01804">fp32_div()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="adc3a552220fc52b305bb0424588739c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc3a552220fc52b305bb0424588739c9">&#9670;&nbsp;</a></span>fplibDiv() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibDiv </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02914">2914</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01846">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a6a1ea1a0ddfe49b6a21c7fd0c487a510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a1ea1a0ddfe49b6a21c7fd0c487a510">&#9670;&nbsp;</a></span>fplibExpA() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibExpA </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point exponential accelerator. </p>

</div>
</div>
<a id="a227cd180a26a1c02ac7cfca7cad6d1a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a227cd180a26a1c02ac7cfca7cad6d1a4">&#9670;&nbsp;</a></span>fplibExpA() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibExpA </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02924">2924</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00071">FP16_EXP_BITS</a>, and <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a61970a676c6569167ee60ae5be202cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61970a676c6569167ee60ae5be202cea">&#9670;&nbsp;</a></span>fplibExpA() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibExpA </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02966">2966</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00072">FP32_EXP_BITS</a>, and <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>.</p>

</div>
</div>
<a id="a003406508360d3108fc2e2687ae81c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a003406508360d3108fc2e2687ae81c03">&#9670;&nbsp;</a></span>fplibExpA() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibExpA </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03040">3040</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00073">FP64_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

</div>
</div>
<a id="ae992f7ede6a187b3c921e8afe7e264d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae992f7ede6a187b3c921e8afe7e264d2">&#9670;&nbsp;</a></span>fplibFixedToFP() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibFixedToFP </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point convert from fixed-point. </p>

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04887">4887</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l04829">fp16_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l04849">fp32_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l04869">fp64_cvtf()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a572a89d2b6e5852caf06a21c85eae897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a572a89d2b6e5852caf06a21c85eae897">&#9670;&nbsp;</a></span>fplibFixedToFP() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibFixedToFP </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point convert from fixed-point. </p>

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04887">4887</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="ac2a194e1fabb5e704222513e2654aeb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2a194e1fabb5e704222513e2654aeb7">&#9670;&nbsp;</a></span>fplibFixedToFP() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibFixedToFP </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point convert from fixed-point. </p>

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04900">4900</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l04849">fp32_cvtf()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a1ad452e95b7468915fc5073c80c7ec55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ad452e95b7468915fc5073c80c7ec55">&#9670;&nbsp;</a></span>fplibFixedToFP() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibFixedToFP </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point convert from fixed-point. </p>

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04912">4912</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l04829">fp16_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l04869">fp64_cvtf()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a2e64ba3b9701c369224de5d2b4229072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e64ba3b9701c369224de5d2b4229072">&#9670;&nbsp;</a></span>fplibFPToFixed() <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T2 ArmISA::fplibFPToFixed </td>
          <td>(</td>
          <td class="paramtype">T1&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point convert to fixed-point. </p>

</div>
</div>
<a id="a42fd52a787c901d81cc460a36879882f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42fd52a787c901d81cc460a36879882f">&#9670;&nbsp;</a></span>fplibFPToFixed() <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibFPToFixed </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04624">4624</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l04609">FPToFixed_16()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a2ba5c311d450ab9a8397c88cda565f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ba5c311d450ab9a8397c88cda565f16">&#9670;&nbsp;</a></span>fplibFPToFixed() <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibFPToFixed </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04654">4654</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l04595">FPToFixed_32()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a52621f67362ebe9b80431caa30d758da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52621f67362ebe9b80431caa30d758da">&#9670;&nbsp;</a></span>fplibFPToFixed() <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibFPToFixed </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04686">4686</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00076">FP32_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l04595">FPToFixed_32()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="ac720b8d8fcf42a42d7f37b7da5615ca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac720b8d8fcf42a42d7f37b7da5615ca2">&#9670;&nbsp;</a></span>fplibFPToFixed() <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibFPToFixed </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04715">4715</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l04595">FPToFixed_32()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="ad830dbb108fa7287f027891f6fbba204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad830dbb108fa7287f027891f6fbba204">&#9670;&nbsp;</a></span>fplibFPToFixed() <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibFPToFixed </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04742">4742</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l04546">FPToFixed_64()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="ae1ec6087928e744edcc3b48dbfb74ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ec6087928e744edcc3b48dbfb74ea9">&#9670;&nbsp;</a></span>fplibFPToFixed() <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibFPToFixed </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04774">4774</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00076">FP32_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l04546">FPToFixed_64()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a8ea16be8bdf037765101369fb3d614a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ea16be8bdf037765101369fb3d614a8">&#9670;&nbsp;</a></span>fplibFPToFixed() <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibFPToFixed </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04804">4804</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l04546">FPToFixed_64()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a529d6b203d524c42ecc8e99bddfb3c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a529d6b203d524c42ecc8e99bddfb3c32">&#9670;&nbsp;</a></span>fplibInfinity() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibInfinity </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point value for +/- infinity. </p>

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04924">4924</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, and <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a520b0670adf29201644f63095a525126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a520b0670adf29201644f63095a525126">&#9670;&nbsp;</a></span>fplibInfinity() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibInfinity </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point value for +/- infinity. </p>

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04924">4924</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a0977ab04decebbc637fed6cb8a8b1260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0977ab04decebbc637fed6cb8a8b1260">&#9670;&nbsp;</a></span>fplibInfinity() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibInfinity </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point value for +/- infinity. </p>

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04931">4931</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>.</p>

</div>
</div>
<a id="afe8e7042c7a51a067429524ce5d20f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe8e7042c7a51a067429524ce5d20f1d">&#9670;&nbsp;</a></span>fplibInfinity() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibInfinity </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point value for +/- infinity. </p>

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04938">4938</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, and <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>.</p>

</div>
</div>
<a id="ab42efb29f43e86766a1167d3ba72a85d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab42efb29f43e86766a1167d3ba72a85d">&#9670;&nbsp;</a></span>fplibMax() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibMax </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point maximum. </p>

</div>
</div>
<a id="ac9b08e98efb7a9c1fd18d7976d781fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9b08e98efb7a9c1fd18d7976d781fe7">&#9670;&nbsp;</a></span>fplibMax() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibMax </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03168">3168</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00551">fp16_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l03113">fp16_repack()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a73f7bc2eb455b629c40077006be8de66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73f7bc2eb455b629c40077006be8de66">&#9670;&nbsp;</a></span>fplibMax() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibMax </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03191">3191</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00574">fp32_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l03119">fp32_repack()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

</div>
</div>
<a id="ae26303c69237d9b46709d368e7004a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26303c69237d9b46709d368e7004a7e">&#9670;&nbsp;</a></span>fplibMax() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibMax </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03214">3214</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00597">fp64_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l03125">fp64_repack()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

</div>
</div>
<a id="ab7ff845c0d7745af6b9d8e0e8e4729b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7ff845c0d7745af6b9d8e0e8e4729b4">&#9670;&nbsp;</a></span>fplibMaxNum() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibMaxNum </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point maximum number. </p>

</div>
</div>
<a id="a41bfbdbcb308b9b28778b9cc30198c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41bfbdbcb308b9b28778b9cc30198c92">&#9670;&nbsp;</a></span>fplibMaxNum() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibMaxNum </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03237">3237</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l03131">fp16_minmaxnum()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="ae076d21ecf142b2f7df2aa90a61d5eff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae076d21ecf142b2f7df2aa90a61d5eff">&#9670;&nbsp;</a></span>fplibMaxNum() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibMaxNum </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03245">3245</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l03143">fp32_minmaxnum()</a>.</p>

</div>
</div>
<a id="ae500bd520d989e9dfb710aa1cd3d6783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae500bd520d989e9dfb710aa1cd3d6783">&#9670;&nbsp;</a></span>fplibMaxNum() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibMaxNum </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03253">3253</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l03155">fp64_minmaxnum()</a>.</p>

</div>
</div>
<a id="a8e68b24b9baf8850a27d9f5ab9da50e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e68b24b9baf8850a27d9f5ab9da50e5">&#9670;&nbsp;</a></span>fplibMin() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibMin </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point minimum. </p>

</div>
</div>
<a id="ad889982928ca7a5d5f560f3d46afd32f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad889982928ca7a5d5f560f3d46afd32f">&#9670;&nbsp;</a></span>fplibMin() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibMin </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03261">3261</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00551">fp16_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l03113">fp16_repack()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a98bfcac4b5cf8166316b626ae16d5665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98bfcac4b5cf8166316b626ae16d5665">&#9670;&nbsp;</a></span>fplibMin() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibMin </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03284">3284</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00574">fp32_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l03119">fp32_repack()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

</div>
</div>
<a id="a2e0d601237ba35d34e9b6d6680687066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e0d601237ba35d34e9b6d6680687066">&#9670;&nbsp;</a></span>fplibMin() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibMin </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03307">3307</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00597">fp64_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l03125">fp64_repack()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

</div>
</div>
<a id="a409cfe7b466078ee163cf9d909f7e2fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a409cfe7b466078ee163cf9d909f7e2fe">&#9670;&nbsp;</a></span>fplibMinNum() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibMinNum </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point minimum number. </p>

</div>
</div>
<a id="af5cc915d711ddd5bc3ce01d988f74db3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5cc915d711ddd5bc3ce01d988f74db3">&#9670;&nbsp;</a></span>fplibMinNum() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibMinNum </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03330">3330</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l03131">fp16_minmaxnum()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="ae773bb940a6352a86acaba83d0dc6997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae773bb940a6352a86acaba83d0dc6997">&#9670;&nbsp;</a></span>fplibMinNum() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibMinNum </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03338">3338</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l03143">fp32_minmaxnum()</a>.</p>

</div>
</div>
<a id="a602ec8fd34a070be1093495ec67f8a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a602ec8fd34a070be1093495ec67f8a17">&#9670;&nbsp;</a></span>fplibMinNum() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibMinNum </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03346">3346</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l03155">fp64_minmaxnum()</a>.</p>

</div>
</div>
<a id="a928ea6a81acf86441a2ae5c44f7b11de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a928ea6a81acf86441a2ae5c44f7b11de">&#9670;&nbsp;</a></span>fplibMul() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibMul </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point multiply. </p>

</div>
</div>
<a id="a0e7609854d5d392fcdef57fffb0bf9fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e7609854d5d392fcdef57fffb0bf9fa">&#9670;&nbsp;</a></span>fplibMul() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibMul </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03354">3354</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01389">fp16_mul()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a6e76b0045c3e2fc4e60013f7f94d6d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e76b0045c3e2fc4e60013f7f94d6d00">&#9670;&nbsp;</a></span>fplibMul() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibMul </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03364">3364</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01426">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a69ba42cb1e8008c97966b459206f8660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69ba42cb1e8008c97966b459206f8660">&#9670;&nbsp;</a></span>fplibMul() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibMul </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03374">3374</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01463">fp64_mul()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="ae4a547093717555f3a94f795c78651fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4a547093717555f3a94f795c78651fd">&#9670;&nbsp;</a></span>fplibMulAdd() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibMulAdd </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>addend</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point multiply-add. </p>

</div>
</div>
<a id="a3fcb810a150dfb5ef7ed588b40e7e9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fcb810a150dfb5ef7ed588b40e7e9b1">&#9670;&nbsp;</a></span>fplibMulAdd() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibMulAdd </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>addend</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02864">2864</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01500">fp16_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="aa6a5b543f23ddd66d54c68849d859c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a5b543f23ddd66d54c68849d859c43">&#9670;&nbsp;</a></span>fplibMulAdd() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibMulAdd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addend</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02874">2874</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01585">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a7d8f025c4ff013644baef081d7204c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d8f025c4ff013644baef081d7204c62">&#9670;&nbsp;</a></span>fplibMulAdd() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibMulAdd </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>addend</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02884">2884</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="ad760eb6a808b0384cb599a834375ac3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad760eb6a808b0384cb599a834375ac3d">&#9670;&nbsp;</a></span>fplibMulX() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibMulX </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point multiply extended. </p>

</div>
</div>
<a id="adbeb6039b2ec3d45734587b28cdd4de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbeb6039b2ec3d45734587b28cdd4de5">&#9670;&nbsp;</a></span>fplibMulX() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibMulX </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03384">3384</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l02594">fp16_FPTwo()</a>, <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l01389">fp16_mul()</a>, <a class="el" href="fplib_8cc_source.html#l00551">fp16_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00318">fp16_zero()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a2e01101a1983b1d67b7814e1665631af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e01101a1983b1d67b7814e1665631af">&#9670;&nbsp;</a></span>fplibMulX() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibMulX </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03415">3415</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l02600">fp32_FPTwo()</a>, <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l01426">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l00574">fp32_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_zero()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a74bbd9b98ab0d7d3244b97124676a261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74bbd9b98ab0d7d3244b97124676a261">&#9670;&nbsp;</a></span>fplibMulX() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibMulX </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03446">3446</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l02606">fp64_FPTwo()</a>, <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l01463">fp64_mul()</a>, <a class="el" href="fplib_8cc_source.html#l00597">fp64_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_zero()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a50f8b58e649f7e30f3d7c8ba5acced08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50f8b58e649f7e30f3d7c8ba5acced08">&#9670;&nbsp;</a></span>fplibNeg() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibNeg </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point negate. </p>

</div>
</div>
<a id="aaa539c8aff775824c6b63b36511c3340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa539c8aff775824c6b63b36511c3340">&#9670;&nbsp;</a></span>fplibNeg() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibNeg </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03477">3477</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="af36077c967592156719d7a3ee39fa3b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af36077c967592156719d7a3ee39fa3b5">&#9670;&nbsp;</a></span>fplibNeg() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibNeg </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03484">3484</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

</div>
</div>
<a id="aaf5049ac2b9a31d6b044b7ccbb863ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf5049ac2b9a31d6b044b7ccbb863ea5">&#9670;&nbsp;</a></span>fplibNeg() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibNeg </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03491">3491</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00069">FP64_BITS</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

</div>
</div>
<a id="a748770f4ffef1c5a907a8841dba12345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a748770f4ffef1c5a907a8841dba12345">&#9670;&nbsp;</a></span>fplibRecipEstimate() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibRecipEstimate </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point reciprocal estimate. </p>

</div>
</div>
<a id="ae706811f28df38d8a91eecfee26b51eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae706811f28df38d8a91eecfee26b51eb">&#9670;&nbsp;</a></span>fplibRecipEstimate() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibRecipEstimate </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03712">3712</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00071">FP16_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00336">fp16_max_normal()</a>, <a class="el" href="fplib_8cc_source.html#l00217">fp16_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00300">fp16_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00521">fp16_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00318">fp16_zero()</a>, <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>, <a class="el" href="fplib_8cc_source.html#l00064">FPLIB_DZC</a>, <a class="el" href="fplib_8cc_source.html#l00061">FPLIB_IXC</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_OFC</a>, <a class="el" href="fplib_8cc_source.html#l00062">FPLIB_UFC</a>, <a class="el" href="fplib_8hh_source.html#l00062">FPRounding_NEGINF</a>, <a class="el" href="fplib_8hh_source.html#l00061">FPRounding_POSINF</a>, <a class="el" href="fplib_8hh_source.html#l00060">FPRounding_TIEEVEN</a>, <a class="el" href="fplib_8hh_source.html#l00063">FPRounding_ZERO</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a78f7fd55cbc9dd276e2045db79732f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78f7fd55cbc9dd276e2045db79732f06">&#9670;&nbsp;</a></span>fplibRecipEstimate() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibRecipEstimate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03774">3774</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00076">FP32_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00072">FP32_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00342">fp32_max_normal()</a>, <a class="el" href="fplib_8cc_source.html#l00235">fp32_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00306">fp32_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00531">fp32_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_zero()</a>, <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>, <a class="el" href="fplib_8cc_source.html#l00064">FPLIB_DZC</a>, <a class="el" href="fplib_8cc_source.html#l00061">FPLIB_IXC</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_OFC</a>, <a class="el" href="fplib_8cc_source.html#l00062">FPLIB_UFC</a>, <a class="el" href="fplib_8hh_source.html#l00062">FPRounding_NEGINF</a>, <a class="el" href="fplib_8hh_source.html#l00061">FPRounding_POSINF</a>, <a class="el" href="fplib_8hh_source.html#l00060">FPRounding_TIEEVEN</a>, <a class="el" href="fplib_8hh_source.html#l00063">FPRounding_ZERO</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a2fe52fd579c2349d62ee6b1215d22b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fe52fd579c2349d62ee6b1215d22b0b">&#9670;&nbsp;</a></span>fplibRecipEstimate() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibRecipEstimate </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03836">3836</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00069">FP64_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00073">FP64_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00348">fp64_max_normal()</a>, <a class="el" href="fplib_8cc_source.html#l00253">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00312">fp64_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00541">fp64_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_zero()</a>, <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>, <a class="el" href="fplib_8cc_source.html#l00064">FPLIB_DZC</a>, <a class="el" href="fplib_8cc_source.html#l00061">FPLIB_IXC</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_OFC</a>, <a class="el" href="fplib_8cc_source.html#l00062">FPLIB_UFC</a>, <a class="el" href="fplib_8hh_source.html#l00062">FPRounding_NEGINF</a>, <a class="el" href="fplib_8hh_source.html#l00061">FPRounding_POSINF</a>, <a class="el" href="fplib_8hh_source.html#l00060">FPRounding_TIEEVEN</a>, <a class="el" href="fplib_8hh_source.html#l00063">FPRounding_ZERO</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a9b401bcb8266e407c7aef994b387225f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b401bcb8266e407c7aef994b387225f">&#9670;&nbsp;</a></span>fplibRecipStepFused() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibRecipStepFused </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point reciprocal step. </p>

</div>
</div>
<a id="a22ee626aac6468dd04a2912b6b74aad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ee626aac6468dd04a2912b6b74aad0">&#9670;&nbsp;</a></span>fplibRecipStepFused() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibRecipStepFused </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03898">3898</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l02594">fp16_FPTwo()</a>, <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l01500">fp16_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00551">fp16_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a3dd6bf0fe65a01d1aa1021b291a7576e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dd6bf0fe65a01d1aa1021b291a7576e">&#9670;&nbsp;</a></span>fplibRecipStepFused() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibRecipStepFused </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03928">3928</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l02600">fp32_FPTwo()</a>, <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l01585">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00574">fp32_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a74ca28f87b6225d49312ccebeec49169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74ca28f87b6225d49312ccebeec49169">&#9670;&nbsp;</a></span>fplibRecipStepFused() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibRecipStepFused </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03958">3958</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l02606">fp64_FPTwo()</a>, <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00597">fp64_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a08c256296926c5c9e826c53f6a156e33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08c256296926c5c9e826c53f6a156e33">&#9670;&nbsp;</a></span>fplibRecpX() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibRecpX </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point reciprocal exponent. </p>

</div>
</div>
<a id="aa78daf271147c07b31b71d99efa74249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78daf271147c07b31b71d99efa74249">&#9670;&nbsp;</a></span>fplibRecpX() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibRecpX </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03988">3988</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00300">fp16_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00521">fp16_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a09aae9fe2819770f6fd12ad2f111e9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09aae9fe2819770f6fd12ad2f111e9fd">&#9670;&nbsp;</a></span>fplibRecpX() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibRecpX </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04015">4015</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00306">fp32_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00531">fp32_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a16a9bcfba4feca24c856f50eb9263008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16a9bcfba4feca24c856f50eb9263008">&#9670;&nbsp;</a></span>fplibRecpX() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibRecpX </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04042">4042</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00312">fp64_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00541">fp64_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a113d24a46fe6826216abb59ba0279f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a113d24a46fe6826216abb59ba0279f9e">&#9670;&nbsp;</a></span>fplibRoundInt() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibRoundInt </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>exact</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point convert to integer. </p>

</div>
</div>
<a id="a40892feb17c5419007b94b07fa880b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40892feb17c5419007b94b07fa880b17">&#9670;&nbsp;</a></span>fplibRoundInt() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibRoundInt </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>exact</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04069">4069</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00071">FP16_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00217">fp16_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00300">fp16_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00521">fp16_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00318">fp16_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00061">FPLIB_IXC</a>, <a class="el" href="fplib_8hh_source.html#l00062">FPRounding_NEGINF</a>, <a class="el" href="fplib_8hh_source.html#l00061">FPRounding_POSINF</a>, <a class="el" href="fplib_8hh_source.html#l00064">FPRounding_TIEAWAY</a>, <a class="el" href="fplib_8hh_source.html#l00060">FPRounding_TIEEVEN</a>, <a class="el" href="fplib_8hh_source.html#l00063">FPRounding_ZERO</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00080">X86ISA::op</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a9a8f78dec8ef3819858df23342abefeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a8f78dec8ef3819858df23342abefeb">&#9670;&nbsp;</a></span>fplibRoundInt() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibRoundInt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>exact</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04134">4134</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00076">FP32_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00072">FP32_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00235">fp32_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00306">fp32_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00531">fp32_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00061">FPLIB_IXC</a>, <a class="el" href="fplib_8hh_source.html#l00062">FPRounding_NEGINF</a>, <a class="el" href="fplib_8hh_source.html#l00061">FPRounding_POSINF</a>, <a class="el" href="fplib_8hh_source.html#l00064">FPRounding_TIEAWAY</a>, <a class="el" href="fplib_8hh_source.html#l00060">FPRounding_TIEEVEN</a>, <a class="el" href="fplib_8hh_source.html#l00063">FPRounding_ZERO</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00080">X86ISA::op</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

</div>
</div>
<a id="a953f18a34fae7744e52fc4242f2f37a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a953f18a34fae7744e52fc4242f2f37a3">&#9670;&nbsp;</a></span>fplibRoundInt() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibRoundInt </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>exact</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04199">4199</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00069">FP64_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00073">FP64_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00253">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00312">fp64_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00541">fp64_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00061">FPLIB_IXC</a>, <a class="el" href="fplib_8hh_source.html#l00062">FPRounding_NEGINF</a>, <a class="el" href="fplib_8hh_source.html#l00061">FPRounding_POSINF</a>, <a class="el" href="fplib_8hh_source.html#l00064">FPRounding_TIEAWAY</a>, <a class="el" href="fplib_8hh_source.html#l00060">FPRounding_TIEEVEN</a>, <a class="el" href="fplib_8hh_source.html#l00063">FPRounding_ZERO</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00080">X86ISA::op</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

</div>
</div>
<a id="a0f410bd70f510747c4876dc01541aed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f410bd70f510747c4876dc01541aed3">&#9670;&nbsp;</a></span>fplibRSqrtEstimate() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibRSqrtEstimate </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point reciprocal square root estimate. </p>

</div>
</div>
<a id="a888d170e4f3fde2f5a2f957075b88829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a888d170e4f3fde2f5a2f957075b88829">&#9670;&nbsp;</a></span>fplibRSqrtEstimate() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibRSqrtEstimate </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03517">3517</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00372">fp16_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00071">FP16_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00217">fp16_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00300">fp16_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00521">fp16_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00318">fp16_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00064">FPLIB_DZC</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="ad970e73b22a4506253e0fed34f4488d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad970e73b22a4506253e0fed34f4488d8">&#9670;&nbsp;</a></span>fplibRSqrtEstimate() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibRSqrtEstimate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03552">3552</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00378">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00076">FP32_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00072">FP32_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00235">fp32_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00306">fp32_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00531">fp32_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00064">FPLIB_DZC</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="ad643b8a0dc4aecda11dbbba5c2c2abe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad643b8a0dc4aecda11dbbba5c2c2abe7">&#9670;&nbsp;</a></span>fplibRSqrtEstimate() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibRSqrtEstimate </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03587">3587</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00324">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00069">FP64_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00384">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00073">FP64_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00253">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00312">fp64_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00541">fp64_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00064">FPLIB_DZC</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="ac81aee8b09f7a3aea86bc26457084fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac81aee8b09f7a3aea86bc26457084fd9">&#9670;&nbsp;</a></span>fplibRSqrtStepFused() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibRSqrtStepFused </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point reciprocal square root step. </p>

</div>
</div>
<a id="abb704e81e4ec8763bc9c78ca54abbb33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb704e81e4ec8763bc9c78ca54abbb33">&#9670;&nbsp;</a></span>fplibRSqrtStepFused() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibRSqrtStepFused </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03622">3622</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00079">FP16_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l02558">fp16_FPOnePointFive()</a>, <a class="el" href="fplib_8cc_source.html#l02576">fp16_FPThree()</a>, <a class="el" href="fplib_8cc_source.html#l00354">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l01500">fp16_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00551">fp16_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a1f1e1b84bf7af0ddd319ab23d37a814a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f1e1b84bf7af0ddd319ab23d37a814a">&#9670;&nbsp;</a></span>fplibRSqrtStepFused() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibRSqrtStepFused </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03652">3652</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00080">FP32_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l02564">fp32_FPOnePointFive()</a>, <a class="el" href="fplib_8cc_source.html#l02582">fp32_FPThree()</a>, <a class="el" href="fplib_8cc_source.html#l00360">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l01585">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00574">fp32_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a66b8bbf311138ec0699a633c522debc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66b8bbf311138ec0699a633c522debc7">&#9670;&nbsp;</a></span>fplibRSqrtStepFused() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibRSqrtStepFused </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03682">3682</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00081">FP64_EXP_INF</a>, <a class="el" href="fplib_8cc_source.html#l02570">fp64_FPOnePointFive()</a>, <a class="el" href="fplib_8cc_source.html#l02588">fp64_FPThree()</a>, <a class="el" href="fplib_8cc_source.html#l00366">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00597">fp64_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a02a34c9e692f798677cc1397b905db27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02a34c9e692f798677cc1397b905db27">&#9670;&nbsp;</a></span>fplibScale() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibScale </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point adjust exponent. </p>

</div>
</div>
<a id="a5f1ddf90ba04837549999056ab4725e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f1ddf90ba04837549999056ab4725e3">&#9670;&nbsp;</a></span>fplibScale() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibScale </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04264">4264</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01924">fp16_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a9a2158220d1443387df014b985f7524d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a2158220d1443387df014b985f7524d">&#9670;&nbsp;</a></span>fplibScale() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibScale </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04274">4274</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01958">fp32_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="ac8bc8b232b113af6eb81e93e130ef1d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8bc8b232b113af6eb81e93e130ef1d6">&#9670;&nbsp;</a></span>fplibScale() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibScale </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04284">4284</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01992">fp64_scale()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a2daa28f31c3b9a026dc1583c3b6fc0c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2daa28f31c3b9a026dc1583c3b6fc0c2">&#9670;&nbsp;</a></span>fplibSqrt() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibSqrt </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point square root. </p>

</div>
</div>
<a id="a54a591dbfc273ef026a56807890a1d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54a591dbfc273ef026a56807890a1d24">&#9670;&nbsp;</a></span>fplibSqrt() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibSqrt </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04294">4294</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l02026">fp16_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="abe3d92c5b1aedc592fcdbbc698465907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe3d92c5b1aedc592fcdbbc698465907">&#9670;&nbsp;</a></span>fplibSqrt() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibSqrt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04304">4304</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l02078">fp32_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a9620267013b6407e23ea36f6a7caa88e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9620267013b6407e23ea36f6a7caa88e">&#9670;&nbsp;</a></span>fplibSqrt() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibSqrt </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04314">4314</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l02133">fp64_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a8f21f32eab8fdd45dab4a2688fe1a1ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f21f32eab8fdd45dab4a2688fe1a1ba">&#9670;&nbsp;</a></span>fplibSub() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibSub </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point subtract. </p>

</div>
</div>
<a id="a712f54f5c8c4deab30e5a79bfe7adb4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a712f54f5c8c4deab30e5a79bfe7adb4a">&#9670;&nbsp;</a></span>fplibSub() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibSub </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04324">4324</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01209">fp16_add()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="aec26c50731f5693efe44b6367cfabc4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec26c50731f5693efe44b6367cfabc4d">&#9670;&nbsp;</a></span>fplibSub() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibSub </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04334">4334</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01269">fp32_add()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a5e8c1d1ec4fcfb5938f7f6c044b827f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e8c1d1ec4fcfb5938f7f6c044b827f6">&#9670;&nbsp;</a></span>fplibSub() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibSub </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04344">4344</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l01329">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a9f53aa5ebd0847408ad67a7e3dbba7b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f53aa5ebd0847408ad67a7e3dbba7b5">&#9670;&nbsp;</a></span>fplibTrigMulAdd() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibTrigMulAdd </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>coeff_index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point trigonometric multiply-add coefficient. </p>

</div>
</div>
<a id="a8e7d6d831ab1aeea16da446cdb4f6512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e7d6d831ab1aeea16da446cdb4f6512">&#9670;&nbsp;</a></span>fplibTrigMulAdd() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibTrigMulAdd </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>coeff_index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04354">4354</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l01500">fp16_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l02358">fplibAbs()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a948e6d0226494fc2686ac4700c1bd372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a948e6d0226494fc2686ac4700c1bd372">&#9670;&nbsp;</a></span>fplibTrigMulAdd() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibTrigMulAdd </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>coeff_index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04388">4388</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, <a class="el" href="fplib_8cc_source.html#l01585">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l02358">fplibAbs()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>.</p>

</div>
</div>
<a id="a996ab259d68d95b06947d96332359f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a996ab259d68d95b06947d96332359f43">&#9670;&nbsp;</a></span>fplibTrigMulAdd() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibTrigMulAdd </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>coeff_index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04422">4422</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00069">FP64_BITS</a>, <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l02358">fplibAbs()</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

</div>
</div>
<a id="a82d35f8d06b2d03f0fdc3f1dd1cc1beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d35f8d06b2d03f0fdc3f1dd1cc1beb">&#9670;&nbsp;</a></span>fplibTrigSMul() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibTrigSMul </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point trigonometric starting value. </p>

</div>
</div>
<a id="acb43b702c9837d52d1ab91c67cec36d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb43b702c9837d52d1ab91c67cec36d5">&#9670;&nbsp;</a></span>fplibTrigSMul() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibTrigSMul </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04456">4456</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00449">fp16_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l01389">fp16_mul()</a>, <a class="el" href="fplib_8cc_source.html#l00390">fp16_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="ad35bbfdf9d30b368a7c46d152c03f418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad35bbfdf9d30b368a7c46d152c03f418">&#9670;&nbsp;</a></span>fplibTrigSMul() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibTrigSMul </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04476">4476</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00455">fp32_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l01426">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l00409">fp32_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

</div>
</div>
<a id="acde4341278022175534f7cdddf3c448e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acde4341278022175534f7cdddf3c448e">&#9670;&nbsp;</a></span>fplibTrigSMul() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibTrigSMul </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04495">4495</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00069">FP64_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00461">fp64_is_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l01463">fp64_mul()</a>, <a class="el" href="fplib_8cc_source.html#l00429">fp64_unpack()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="fplib_8cc_source.html#l02203">modeConv()</a>, <a class="el" href="fplib_8cc_source.html#l01901">set_fpscr0()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

</div>
</div>
<a id="ad74d7fdc90ee40af44c99353ae9223bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad74d7fdc90ee40af44c99353ae9223bc">&#9670;&nbsp;</a></span>fplibTrigSSel() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibTrigSSel </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point trigonometric select coefficient. </p>

</div>
</div>
<a id="ae073a0098fceb4f8e1f59e5ddd5cebd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae073a0098fceb4f8e1f59e5ddd5cebd2">&#9670;&nbsp;</a></span>fplibTrigSSel() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::fplibTrigSSel </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04514">4514</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00075">FP16_EXP_BIAS</a>, and <a class="el" href="fplib_8cc_source.html#l00083">FP16_MANT_BITS</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>.</p>

</div>
</div>
<a id="a51beb0eca75785f5cb2988a75562ec9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51beb0eca75785f5cb2988a75562ec9f">&#9670;&nbsp;</a></span>fplibTrigSSel() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibTrigSSel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04525">4525</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00076">FP32_EXP_BIAS</a>, and <a class="el" href="fplib_8cc_source.html#l00084">FP32_MANT_BITS</a>.</p>

</div>
</div>
<a id="a0a3e662aed34e88b6a9fd043507bb204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a3e662aed34e88b6a9fd043507bb204">&#9670;&nbsp;</a></span>fplibTrigSSel() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibTrigSSel </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04536">4536</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00069">FP64_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, and <a class="el" href="fplib_8cc_source.html#l00085">FP64_MANT_BITS</a>.</p>

</div>
</div>
<a id="aa2bf20d38af44152e418e43cdd1bf747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2bf20d38af44152e418e43cdd1bf747">&#9670;&nbsp;</a></span>fpMax()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpMax </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00639">639</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00065">a</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>.</p>

</div>
</div>
<a id="a0dfb1d5bb6bb6c6f3379f2870ef84f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dfb1d5bb6bb6c6f3379f2870ef84f93">&#9670;&nbsp;</a></span>fpMaxNum()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpMaxNum </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00622">622</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00065">a</a>, <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>, <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, <a class="el" href="hsail__code_8hh_source.html#l00100">signbit()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

</div>
</div>
<a id="a7fb9660a7898eb4fe35513162672c4a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fb9660a7898eb4fe35513162672c4a2">&#9670;&nbsp;</a></span>fpMin()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpMin </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00667">667</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00065">a</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>.</p>

</div>
</div>
<a id="a4b87d4e8c8fabbb943e45e019f035060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b87d4e8c8fabbb943e45e019f035060">&#9670;&nbsp;</a></span>fpMinNum()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpMinNum </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00650">650</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00065">a</a>, <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>, <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, <a class="el" href="hsail__code_8hh_source.html#l00100">signbit()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

</div>
</div>
<a id="a6ad59f37f1ce47c1691289eb79d75271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ad59f37f1ce47c1691289eb79d75271">&#9670;&nbsp;</a></span>fpMul()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpMul </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00569">569</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>.</p>

</div>
</div>
<a id="ac42ab1b40e9619ed687aa2a3eee28294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac42ab1b40e9619ed687aa2a3eee28294">&#9670;&nbsp;</a></span>fpMulAdd()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpMulAdd </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>addend</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00589">589</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

</div>
</div>
<a id="a31f18bd00d9f444faade55185aa3f281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f18bd00d9f444faade55185aa3f281">&#9670;&nbsp;</a></span>fpMulD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static double ArmISA::fpMulD </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00581">581</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>.</p>

</div>
</div>
<a id="ab42c2c2188079a87ea44af3e76a32f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab42c2c2188079a87ea44af3e76a32f7a">&#9670;&nbsp;</a></span>fpMulS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static float ArmISA::fpMulS </td>
          <td>(</td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00575">575</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>.</p>

</div>
</div>
<a id="a4dde63926af7bff7aafd1b7a15c67975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dde63926af7bff7aafd1b7a15c67975">&#9670;&nbsp;</a></span>fpMulX()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpMulX </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00535">535</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="decl_8hh_source.html#l00537">HsailISA::fpclassify()</a>, and <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>.</p>

</div>
</div>
<a id="a0d30a9a3f1d728e257db150465e630f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d30a9a3f1d728e257db150465e630f1">&#9670;&nbsp;</a></span>fpRecipEstimate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">float ArmISA::fpRecipEstimate </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00843">843</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, <a class="el" href="decl_8hh_source.html#l00537">HsailISA::fpclassify()</a>, <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, <a class="el" href="vfp_8cc_source.html#l00830">recipEstimate()</a>, <a class="el" href="hsail__code_8hh_source.html#l00100">signbit()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8hh_source.html#l00265">vfpFpToFixed()</a>.</p>

</div>
</div>
<a id="acbb701b4cfdac52e039d7fa740506fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbb701b4cfdac52e039d7fa740506fef">&#9670;&nbsp;</a></span>fpRecps()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpRecps </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00700">700</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>, <a class="el" href="vfp_8hh_source.html#l00090">FeUnderflow</a>, and <a class="el" href="decl_8hh_source.html#l00537">HsailISA::fpclassify()</a>.</p>

</div>
</div>
<a id="a32b8b68ba6ed887428827a1d2516ec30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32b8b68ba6ed887428827a1d2516ec30">&#9670;&nbsp;</a></span>fpRecpsS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static float ArmISA::fpRecpsS </td>
          <td>(</td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00743">743</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>, <a class="el" href="vfp_8hh_source.html#l00090">FeUnderflow</a>, and <a class="el" href="decl_8hh_source.html#l00537">HsailISA::fpclassify()</a>.</p>

</div>
</div>
<a id="a7853c5e9d5fbb8dcffcee8513796e633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7853c5e9d5fbb8dcffcee8513796e633">&#9670;&nbsp;</a></span>fpRIntX()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpRIntX </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00610">610</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a id="a08c5dc710494831493840256875d9958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08c5dc710494831493840256875d9958">&#9670;&nbsp;</a></span>fprSqrtEstimate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">float ArmISA::fprSqrtEstimate </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00761">761</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, <a class="el" href="decl_8hh_source.html#l00537">HsailISA::fpclassify()</a>, <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, <a class="el" href="vfp_8cc_source.html#l00743">recipSqrtEstimate()</a>, <a class="el" href="hsail__code_8hh_source.html#l00100">signbit()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8hh_source.html#l00265">vfpFpToFixed()</a>.</p>

</div>
</div>
<a id="ad5ef010535ac087adb9cba35eea55175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5ef010535ac087adb9cba35eea55175">&#9670;&nbsp;</a></span>fpRSqrts()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpRSqrts </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00678">678</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>, <a class="el" href="vfp_8hh_source.html#l00090">FeUnderflow</a>, and <a class="el" href="decl_8hh_source.html#l00537">HsailISA::fpclassify()</a>.</p>

</div>
</div>
<a id="a94d34edffafa1fe4db6afca7ab02b69e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d34edffafa1fe4db6afca7ab02b69e">&#9670;&nbsp;</a></span>fpRSqrtsS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static float ArmISA::fpRSqrtsS </td>
          <td>(</td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00722">722</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>, <a class="el" href="vfp_8hh_source.html#l00090">FeUnderflow</a>, and <a class="el" href="decl_8hh_source.html#l00537">HsailISA::fpclassify()</a>.</p>

</div>
</div>
<a id="affcab07ff6694c7a35644be22756bffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affcab07ff6694c7a35644be22756bffe">&#9670;&nbsp;</a></span>fpStandardFPSCRValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FPSCR ArmISA::fpStandardFPSCRValue </td>
          <td>(</td>
          <td class="paramtype">const FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00895">895</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8hh_source.html#l00265">vfpFpToFixed()</a>.</p>

</div>
</div>
<a id="a230ade7b3a5b70731a2d8b956ff5dc65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230ade7b3a5b70731a2d8b956ff5dc65">&#9670;&nbsp;</a></span>fpSub()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpSub </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00485">485</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>.</p>

</div>
</div>
<a id="a146bef01a3d1b1d6099b506a969ca740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a146bef01a3d1b1d6099b506a969ca740">&#9670;&nbsp;</a></span>fpSubD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static double ArmISA::fpSubD </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00509">509</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>.</p>

</div>
</div>
<a id="a8d714d2cfd87ec8cd08863e48dbed215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d714d2cfd87ec8cd08863e48dbed215">&#9670;&nbsp;</a></span>fpSubS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static float ArmISA::fpSubS </td>
          <td>(</td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00503">503</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>.</p>

</div>
</div>
<a id="a8819dbfd1e19d44a180ae650e65fddf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8819dbfd1e19d44a180ae650e65fddf5">&#9670;&nbsp;</a></span>fpToBits() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fpToBits </td>
          <td>(</td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>fp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00156">156</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00175">fp</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8cc_source.html#l01029">ArmISA::FpOp::binaryOp()</a>, <a class="el" href="vfp_8hh_source.html#l00825">ArmISA::FpOp::dblHi()</a>, <a class="el" href="vfp_8hh_source.html#l00819">ArmISA::FpOp::dblLow()</a>, <a class="el" href="vfp_8cc_source.html#l00221">fixDest()</a>, <a class="el" href="vfp_8cc_source.html#l00327">fixFpDFpSDest()</a>, <a class="el" href="vfp_8cc_source.html#l00363">fixFpSFpDDest()</a>, <a class="el" href="vfp_8hh_source.html#l00118">flushToZero()</a>, <a class="el" href="vfp_8hh_source.html#l00622">fpMaxNum()</a>, <a class="el" href="vfp_8hh_source.html#l00650">fpMinNum()</a>, <a class="el" href="vfp_8hh_source.html#l00589">fpMulAdd()</a>, <a class="el" href="vfp_8hh_source.html#l00535">fpMulX()</a>, <a class="el" href="vfp_8cc_source.html#l00843">fpRecipEstimate()</a>, <a class="el" href="vfp_8cc_source.html#l00761">fprSqrtEstimate()</a>, <a class="el" href="vfp_8hh_source.html#l00252">highFromDouble()</a>, <a class="el" href="vfp_8hh_source.html#l00205">isSnan()</a>, <a class="el" href="vfp_8hh_source.html#l00246">lowFromDouble()</a>, <a class="el" href="vfp_8cc_source.html#l00907">ArmISA::FpOp::processNans()</a>, <a class="el" href="vfp_8cc_source.html#l00951">ArmISA::FpOp::ternaryOp()</a>, <a class="el" href="vfp_8cc_source.html#l01100">ArmISA::FpOp::unaryOp()</a>, <a class="el" href="vfp_8cc_source.html#l00879">unsignedRecipEstimate()</a>, <a class="el" href="vfp_8cc_source.html#l00804">unsignedRSqrtEstimate()</a>, <a class="el" href="vfp_8cc_source.html#l00575">vcvtFpDFpH()</a>, and <a class="el" href="vfp_8cc_source.html#l00567">vcvtFpSFpH()</a>.</p>

</div>
</div>
<a id="aae54a170a7d47c48e367a922c5b00ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae54a170a7d47c48e367a922c5b00ec7">&#9670;&nbsp;</a></span>fpToBits() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fpToBits </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>fp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00168">168</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00175">fp</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<a id="ad45ec78c12f01af2ed28c9a23ad88103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad45ec78c12f01af2ed28c9a23ad88103">&#9670;&nbsp;</a></span>FPToFixed_16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::FPToFixed_16 </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04609">4609</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00067">FP16_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l04546">FPToFixed_64()</a>, <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l04624">fplibFPToFixed()</a>.</p>

</div>
</div>
<a id="af7989b3febafc8cea57edeaf96a97fcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7989b3febafc8cea57edeaf96a97fcf">&#9670;&nbsp;</a></span>FPToFixed_32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::FPToFixed_32 </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04595">4595</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00068">FP32_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l04546">FPToFixed_64()</a>, <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l04654">fplibFPToFixed()</a>.</p>

</div>
</div>
<a id="ae6d9a5bd40d0a4b1030775b467dedf6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d9a5bd40d0a4b1030775b467dedf6b">&#9670;&nbsp;</a></span>FPToFixed_64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::FPToFixed_64 </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l04546">4546</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00069">FP64_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00077">FP64_EXP_BIAS</a>, <a class="el" href="fplib_8cc_source.html#l00073">FP64_EXP_BITS</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00061">FPLIB_IXC</a>, <a class="el" href="fplib_8hh_source.html#l00062">FPRounding_NEGINF</a>, <a class="el" href="fplib_8hh_source.html#l00061">FPRounding_POSINF</a>, <a class="el" href="fplib_8hh_source.html#l00064">FPRounding_TIEAWAY</a>, <a class="el" href="fplib_8hh_source.html#l00060">FPRounding_TIEEVEN</a>, <a class="el" href="fplib_8hh_source.html#l00063">FPRounding_ZERO</a>, <a class="el" href="fplib_8cc_source.html#l00120">lsl64()</a>, <a class="el" href="fplib_8cc_source.html#l00126">lsr64()</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l04742">fplibFPToFixed()</a>, <a class="el" href="fplib_8cc_source.html#l04609">FPToFixed_16()</a>, and <a class="el" href="fplib_8cc_source.html#l04595">FPToFixed_32()</a>.</p>

</div>
</div>
<a id="a9d6a8a495fda3a18828c10e9f22d4fd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d6a8a495fda3a18828c10e9f22d4fd1">&#9670;&nbsp;</a></span>getArgument()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::getArgument </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>number</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>fp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00069">69</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="root_8cc_source.html#l00136">FullSystem</a>, <a class="el" href="classThreadContext.html#a492b606f90dbfda70bd8de5650ac7088">ThreadContext::getVirtProxy()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00221">inAArch64()</a>, <a class="el" href="arm_2isa__traits_8hh_source.html#l00094">MachineBytes</a>, <a class="el" href="arm_2registers_8hh_source.html#l00114">NumArgumentRegs</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="port__proxy_8hh_source.html#l00284">PortProxy::read()</a>, <a class="el" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00074">sp</a>, and <a class="el" href="arm_2registers_8hh_source.html#l00121">StackPointerReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00312">msrMrs64IssBuild()</a>.</p>

</div>
</div>
<a id="a2040523697171cf9ca3afa6011b830a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2040523697171cf9ca3afa6011b830a7">&#9670;&nbsp;</a></span>getDTBPtr()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1TLB.html">TLB</a>* ArmISA::getDTBPtr </td>
          <td>(</td>
          <td class="paramtype">T *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00477">477</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00091">tlb</a>.</p>

<p class="reference">Referenced by <a class="el" href="tlbi__op_8cc_source.html#l00048">ArmISA::TLBIALL::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00070">ArmISA::DTLBIALL::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00076">ArmISA::TLBIASID::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00094">ArmISA::DTLBIASID::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00100">ArmISA::TLBIALLN::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00113">ArmISA::TLBIMVAA::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00126">ArmISA::TLBIMVA::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00150">ArmISA::DTLBIMVA::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00157">ArmISA::TLBIIPA::operator()()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>.</p>

</div>
</div>
<a id="a277f16254a40dea78dd28b3ae0d7f641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a277f16254a40dea78dd28b3ae0d7f641">&#9670;&nbsp;</a></span>getExecutingAsid()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::getExecutingAsid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00350">350</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8cc_source.html#l00709">decodeMrsMsrBankedReg()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00335">MISCREG_CONTEXTIDR</a>, <a class="el" href="mips_2pra__constants_8hh_source.html#l00097">MipsISA::r</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

</div>
</div>
<a id="a8092a8ffbf7e65c87bc2102609dc5059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8092a8ffbf7e65c87bc2102609dc5059">&#9670;&nbsp;</a></span>getFaultVAddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::getFaultVAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td>
          <td class="paramname"><em>fault</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;&#160;</td>
          <td class="paramname"><em>va</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if the fault passed as a first argument was triggered by a memory access, false otherwise. </p>
<p>If true it is storing the faulting address in the va argument</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">fault</td><td>generated fault </td></tr>
    <tr><td class="paramname">va</td><td>function will modify this passed-by-reference parameter with the correct faulting virtual address </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if va contains a valid value, false otherwise </dd></dl>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2faults_8cc_source.html#l01650">1650</a> of file <a class="el" href="arch_2arm_2faults_8cc_source.html">faults.cc</a>.</p>

<p class="reference">References <a class="el" href="sim_2faults_8hh_source.html#l00102">GenericPageTableFault::getFaultVAddr()</a>, <a class="el" href="sim_2faults_8hh_source.html#l00114">GenericAlignmentFault::getFaultVAddr()</a>, and <a class="el" href="arch_2arm_2faults_8hh_source.html#l00243">ArmISA::ArmFault::getFaultVAddr()</a>.</p>

</div>
</div>
<a id="a9fe5d892480e2d9dc4d9e280e9218a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe5d892480e2d9dc4d9e280e9218a21">&#9670;&nbsp;</a></span>getITBPtr()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1TLB.html">TLB</a>* ArmISA::getITBPtr </td>
          <td>(</td>
          <td class="paramtype">T *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2tlb_8hh_source.html#l00468">468</a> of file <a class="el" href="arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00091">tlb</a>.</p>

<p class="reference">Referenced by <a class="el" href="tlbi__op_8cc_source.html#l00048">ArmISA::TLBIALL::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00064">ArmISA::ITLBIALL::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00076">ArmISA::TLBIASID::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00088">ArmISA::ITLBIASID::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00100">ArmISA::TLBIALLN::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00113">ArmISA::TLBIMVAA::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00126">ArmISA::TLBIMVA::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00143">ArmISA::ITLBIMVA::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00157">ArmISA::TLBIIPA::operator()()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>.</p>

</div>
</div>
<a id="a24466240cd2c03c11f6e044d4ac11d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24466240cd2c03c11f6e044d4ac11d93">&#9670;&nbsp;</a></span>getMPIDR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> ArmISA::getMPIDR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classArmSystem.html">ArmSystem</a> *&#160;</td>
          <td class="paramname"><em>arm_sys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This helper function is returing the value of MPIDR_EL1. </p>

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00263">263</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">ThreadContext::contextId()</a>, <a class="el" href="classThreadContext.html#a68fd2366a3d5690409cd974c54d64aa7">ThreadContext::cpuId()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00188">ArmSystem::multiProc</a>, <a class="el" href="sim_2system_8hh_source.html#l00191">System::multiThread</a>, and <a class="el" href="classThreadContext.html#a3396ebd3c1fccbb83e4585ec4bc235c9">ThreadContext::socketId()</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__redistributor_8cc_source.html#l00981">Gicv3Redistributor::getAffinity()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00241">inSecureState()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00743">ArmISA::Reset::invoke()</a>, and <a class="el" href="arm_2utility_8cc_source.html#l00235">readMPIDR()</a>.</p>

</div>
</div>
<a id="a3868f636a6f3aab4f81cc0b44c8bbb23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3868f636a6f3aab4f81cc0b44c8bbb23">&#9670;&nbsp;</a></span>getRestoredITBits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint8_t ArmISA::getRestoredITBits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>spsr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01021">1021</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00072">el</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">EL2</a>, <a class="el" href="miscregs__types_8hh_source.html#l00356">itd</a>, <a class="el" href="arm_2utility_8hh_source.html#l00220">itState()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00182">MISCREG_HSCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00172">MISCREG_SCTLR</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00689">opModeToEL()</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01099">ArmISA::ArmStaticInst::getPSTATEFromPSR()</a>.</p>

</div>
</div>
<a id="a4a9085929b23a44dad283cc64e0aab4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a9085929b23a44dad283cc64e0aab4b">&#9670;&nbsp;</a></span>globalClearExclusive()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::globalClearExclusive </td>
          <td>(</td>
          <td class="paramtype">XC *&#160;</td>
          <td class="paramname"><em>xc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2locked__mem_8hh_source.html#l00153">153</a> of file <a class="el" href="arm_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00080">MISCREG_LOCKFLAG</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l00089">MISCREG_SEV_MAILBOX</a>.</p>

</div>
</div>
<a id="abd14f970c1144c7cd233c2e46ba00289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd14f970c1144c7cd233c2e46ba00289">&#9670;&nbsp;</a></span>handleLockedRead()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::handleLockedRead </td>
          <td>(</td>
          <td class="paramtype">XC *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>req</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2locked__mem_8hh_source.html#l00094">94</a> of file <a class="el" href="arm_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00079">MISCREG_LOCKADDR</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l00080">MISCREG_LOCKFLAG</a>.</p>

</div>
</div>
<a id="a1eabb9ed957e61d358df15e0d1bd39c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eabb9ed957e61d358df15e0d1bd39c7">&#9670;&nbsp;</a></span>handleLockedSnoop()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::handleLockedSnoop </td>
          <td>(</td>
          <td class="paramtype">XC *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a>&#160;</td>
          <td class="paramname"><em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>cacheBlockMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2locked__mem_8hh_source.html#l00065">65</a> of file <a class="el" href="arm_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="packet_8hh_source.html#l00726">Packet::getAddr()</a>, <a class="el" href="packet_8hh_source.html#l00543">Packet::isInvalidate()</a>, <a class="el" href="packet_8hh_source.html#l00529">Packet::isWrite()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00079">MISCREG_LOCKADDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00080">MISCREG_LOCKFLAG</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l00089">MISCREG_SEV_MAILBOX</a>.</p>

</div>
</div>
<a id="a47d7d9955c66eaa6aafebb9fde837486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47d7d9955c66eaa6aafebb9fde837486">&#9670;&nbsp;</a></span>handleLockedSnoopHit()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::handleLockedSnoopHit </td>
          <td>(</td>
          <td class="paramtype">XC *&#160;</td>
          <td class="paramname"><em>xc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2locked__mem_8hh_source.html#l00104">104</a> of file <a class="el" href="arm_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00079">MISCREG_LOCKADDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00080">MISCREG_LOCKFLAG</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l00089">MISCREG_SEV_MAILBOX</a>.</p>

</div>
</div>
<a id="a28cb69acf70026be92245cda3c2a0ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28cb69acf70026be92245cda3c2a0ae0">&#9670;&nbsp;</a></span>handleLockedWrite()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::handleLockedWrite </td>
          <td>(</td>
          <td class="paramtype">XC *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>cacheBlockMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2locked__mem_8hh_source.html#l00114">114</a> of file <a class="el" href="arm_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00079">MISCREG_LOCKADDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00080">MISCREG_LOCKFLAG</a>, and <a class="el" href="logging_8hh_source.html#l00212">warn</a>.</p>

</div>
</div>
<a id="a438b7674ff80ebfbdd1f6a769702f2b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a438b7674ff80ebfbdd1f6a769702f2b1">&#9670;&nbsp;</a></span>highFromDouble()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::highFromDouble </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00252">252</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>.</p>

</div>
</div>
<a id="a23a8e983917638af6d6bd6af63396c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23a8e983917638af6d6bd6af63396c7f">&#9670;&nbsp;</a></span>illegalExceptionReturn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::illegalExceptionReturn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>spsr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01050">1050</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">EL3</a>, <a class="el" href="arm_2utility_8cc_source.html#l00293">ELIs64()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00319">ELUsingAArch32K()</a>, <a class="el" href="arch_2arm_2system_8cc_source.html#l00243">ArmSystem::haveEL()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00227">ArmSystem::highestELIs64()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00472">MISCREG_HCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00479">MISCREG_SCR_EL3</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00689">opModeToEL()</a>, <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00718">unknownMode()</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00744">unknownMode32()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01099">ArmISA::ArmStaticInst::getPSTATEFromPSR()</a>.</p>

</div>
</div>
<a id="a24a144e8bb48dfc6573d7027cafd199b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a144e8bb48dfc6573d7027cafd199b">&#9670;&nbsp;</a></span>inAArch64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::inAArch64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00221">221</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2miscregs_8hh_source.html#l00058">MISCREG_CPSR</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00339">ArmISA::RemoteGDB::gdbRegs()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00069">getArgument()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00314">ArmISA::RemoteGDB::getXferFeaturesRead()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00143">inPrivilegedMode()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00205">inSecureState()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00131">skipFunction()</a>, and <a class="el" href="armv8__cpu_8cc_source.html#l00282">ArmV8KvmCPU::updateThreadContext()</a>.</p>

</div>
</div>
<a id="a9d47fac71b0f1177d1bccd36a134d08d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d47fac71b0f1177d1bccd36a134d08d">&#9670;&nbsp;</a></span>initCPU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::initCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>cpuId</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00058">58</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="statistics_8cc_source.html#l00570">Stats::reset()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00113">copyMiscRegs()</a>.</p>

</div>
</div>
<a id="a7e5eb3a6661fbae4f48cefbc26acace5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e5eb3a6661fbae4f48cefbc26acace5">&#9670;&nbsp;</a></span>inPrivilegedMode() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::inPrivilegedMode </td>
          <td>(</td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00137">137</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8hh_source.html#l00125">inUserMode()</a>.</p>

</div>
</div>
<a id="a345174a59872ced0db7dcd698b1dbed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a345174a59872ced0db7dcd698b1dbed7">&#9670;&nbsp;</a></span>inPrivilegedMode() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::inPrivilegedMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00143">143</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8cc_source.html#l00221">inAArch64()</a>, and <a class="el" href="arm_2utility_8hh_source.html#l00125">inUserMode()</a>.</p>

</div>
</div>
<a id="abb263f4ec2a2852ac26b5c33c6f5897b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb263f4ec2a2852ac26b5c33c6f5897b">&#9670;&nbsp;</a></span>inSecureState() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::inSecureState </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00205">205</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2system_8hh_source.html#l00191">ArmSystem::haveSecurity()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00221">inAArch64()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00179">MISCREG_SCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00479">MISCREG_SCR_EL3</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00698">ArmISA::ArmStaticInst::checkAdvSIMDOrFPEnabled32()</a>, <a class="el" href="misc64_8cc_source.html#l00143">MiscRegOp64::checkEL2Trap()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00668">ArmISA::ArmStaticInst::checkFPAdvSIMDTrap64()</a>, <a class="el" href="arm_2interrupts_8hh_source.html#l00136">ArmISA::Interrupts::checkInterrupts()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00901">ArmISA::ArmStaticInst::checkSETENDEnabled()</a>, <a class="el" href="arm_2interrupts_8hh_source.html#l00176">ArmISA::Interrupts::checkWfiWake()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00203">ArmISA::ArmStaticInst::cpsrWriteByInstr()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00540">ArmISA::ISA::flattenMiscIndex()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01154">ArmISA::ArmStaticInst::generalExceptionsToAArch64()</a>, <a class="el" href="arm_2isa_8cc_source.html#l02130">ArmISA::ISA::getCurSveVecLenInBits()</a>, <a class="el" href="arm_2interrupts_8hh_source.html#l00225">ArmISA::Interrupts::getInterrupt()</a>, <a class="el" href="arm_2interrupts_8hh_source.html#l00191">ArmISA::Interrupts::getISR()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00668">ArmISA::ISA::getMiscIndices()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00241">inSecureState()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02325">Gicv3CPUInterface::inSecureState()</a>, <a class="el" href="pmu_8cc_source.html#l00495">ArmISA::PMU::CounterState::isFiltered()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00611">mcrMrc14TrapToHyp()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00471">mcrMrc15TrapToHyp()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00661">mcrrMrrc15TrapToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00954">ArmISA::ArmFaultVals&lt; FastInterrupt &gt;::offset64()</a>, <a class="el" href="semihosting_8cc_source.html#l00253">ArmSemihosting::physProxy()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">ArmISA::ISA::readMiscReg()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00794">ArmISA::UndefinedInstruction::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00866">ArmISA::SupervisorCall::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01008">ArmISA::SupervisorTrap::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01280">ArmISA::PrefetchAbort::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01340">ArmISA::DataAbort::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01448">ArmISA::Interrupt::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01487">ArmISA::FastInterrupt::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01535">ArmISA::PCAlignmentFault::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01571">ArmISA::SystemError::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01590">ArmISA::SoftwareBreakpoint::routeToHyp()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00630">ArmISA::ArmStaticInst::softwareBreakpoint32()</a>, <a class="el" href="arm_2interrupts_8cc_source.html#l00051">ArmISA::Interrupts::takeInt()</a>, <a class="el" href="tarmac__record_8cc_source.html#l00118">Trace::TarmacTracerRecord::TraceInstEntry::TraceInstEntry()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00874">ArmISA::ArmStaticInst::trapWFx()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01293">ArmISA::TLB::updateMiscReg()</a>.</p>

</div>
</div>
<a id="a67cdf174e80dad7cea5b81cd045ba3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67cdf174e80dad7cea5b81cd045ba3b3">&#9670;&nbsp;</a></span>inSecureState() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::inSecureState </td>
          <td>(</td>
          <td class="paramtype">SCR&#160;</td>
          <td class="paramname"><em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00241">241</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8cc_source.html#l00263">getMPIDR()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00205">inSecureState()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00214">isSecureBelowEL3()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00228">longDescFormatInUse()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00597">MODE_EL2H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00596">MODE_EL2T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00599">MODE_EL3H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00598">MODE_EL3T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00606">MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00604">MODE_MON</a>, and <a class="el" href="arm_2utility_8cc_source.html#l00235">readMPIDR()</a>.</p>

</div>
</div>
<a id="acf41a748939193489ce8060a12a4e156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf41a748939193489ce8060a12a4e156">&#9670;&nbsp;</a></span>INTREG_ABT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::INTREG_ABT </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00401">401</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">References <a class="el" href="mips_2pra__constants_8hh_source.html#l00046">MipsISA::index</a>, and <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>.</p>

<p class="reference">Referenced by <a class="el" href="tarmac__parser_8cc_source.html#l00981">Trace::TarmacParserRecord::advanceTrace()</a>, and <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>.</p>

</div>
</div>
<a id="a69779ea18ee35b2b4da8e2da6dfc5df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69779ea18ee35b2b4da8e2da6dfc5df2">&#9670;&nbsp;</a></span>INTREG_FIQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::INTREG_FIQ </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00455">455</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">References <a class="el" href="mips_2pra__constants_8hh_source.html#l00046">MipsISA::index</a>, and <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>.</p>

<p class="reference">Referenced by <a class="el" href="tarmac__parser_8cc_source.html#l00981">Trace::TarmacParserRecord::advanceTrace()</a>, and <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>.</p>

</div>
</div>
<a id="a1ed0993c3868062aa01eac54ef9c26f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ed0993c3868062aa01eac54ef9c26f0">&#9670;&nbsp;</a></span>INTREG_HYP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::INTREG_HYP </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00347">347</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">References <a class="el" href="mips_2pra__constants_8hh_source.html#l00046">MipsISA::index</a>, and <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>.</p>

<p class="reference">Referenced by <a class="el" href="tarmac__parser_8cc_source.html#l00981">Trace::TarmacParserRecord::advanceTrace()</a>, and <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>.</p>

</div>
</div>
<a id="a31a9edd8c4d9b73d6b0e98a37c4aad74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31a9edd8c4d9b73d6b0e98a37c4aad74">&#9670;&nbsp;</a></span>INTREG_IRQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::INTREG_IRQ </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00437">437</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">References <a class="el" href="mips_2pra__constants_8hh_source.html#l00046">MipsISA::index</a>, and <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>.</p>

<p class="reference">Referenced by <a class="el" href="tarmac__parser_8cc_source.html#l00981">Trace::TarmacParserRecord::advanceTrace()</a>, and <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>.</p>

</div>
</div>
<a id="a9b7e821f71bd0f07e3379b5f6c20191d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b7e821f71bd0f07e3379b5f6c20191d">&#9670;&nbsp;</a></span>INTREG_MON()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::INTREG_MON </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00383">383</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">References <a class="el" href="mips_2pra__constants_8hh_source.html#l00046">MipsISA::index</a>, and <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>.</p>

<p class="reference">Referenced by <a class="el" href="tarmac__parser_8cc_source.html#l00981">Trace::TarmacParserRecord::advanceTrace()</a>, and <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>.</p>

</div>
</div>
<a id="a80b294215a228696fd380d538824e2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b294215a228696fd380d538824e2e3">&#9670;&nbsp;</a></span>INTREG_SVC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::INTREG_SVC </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00365">365</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">References <a class="el" href="mips_2pra__constants_8hh_source.html#l00046">MipsISA::index</a>, and <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>.</p>

<p class="reference">Referenced by <a class="el" href="tarmac__parser_8cc_source.html#l00981">Trace::TarmacParserRecord::advanceTrace()</a>, and <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>.</p>

</div>
</div>
<a id="a8eb60ace4091dc891b1af3d4a2d29a2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eb60ace4091dc891b1af3d4a2d29a2d">&#9670;&nbsp;</a></span>INTREG_UND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::INTREG_UND </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00419">419</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">References <a class="el" href="mips_2pra__constants_8hh_source.html#l00046">MipsISA::index</a>, and <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>.</p>

<p class="reference">Referenced by <a class="el" href="tarmac__parser_8cc_source.html#l00981">Trace::TarmacParserRecord::advanceTrace()</a>, and <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>.</p>

</div>
</div>
<a id="afcf51b62b293f8265519c2c1f0aa763b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcf51b62b293f8265519c2c1f0aa763b">&#9670;&nbsp;</a></span>INTREG_USR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::INTREG_USR </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00329">329</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">References <a class="el" href="mips_2pra__constants_8hh_source.html#l00046">MipsISA::index</a>, and <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>.</p>

<p class="reference">Referenced by <a class="el" href="tarmac__parser_8cc_source.html#l00981">Trace::TarmacParserRecord::advanceTrace()</a>, and <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>.</p>

</div>
</div>
<a id="ae0b6544f6aae9f75f1a985b3c947100a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0b6544f6aae9f75f1a985b3c947100a">&#9670;&nbsp;</a></span>intRegInMode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::intRegInMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00464">464</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">References <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00709">decodeMrsMsrBankedReg()</a>, and <a class="el" href="macromem_8cc_source.html#l00056">ArmISA::MacroMemOp::MacroMemOp()</a>.</p>

</div>
</div>
<a id="a6bb93acc2115e64547dbfefaf7b56059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bb93acc2115e64547dbfefaf7b56059">&#9670;&nbsp;</a></span>inUserMode() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::inUserMode </td>
          <td>(</td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00125">125</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00593">MODE_EL0T</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00600">MODE_USER</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00137">inPrivilegedMode()</a>, and <a class="el" href="arm_2utility_8hh_source.html#l00131">inUserMode()</a>.</p>

</div>
</div>
<a id="a48d2a96d7eabb140175bd62f0d7aea5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48d2a96d7eabb140175bd62f0d7aea5e">&#9670;&nbsp;</a></span>inUserMode() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::inUserMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00131">131</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8hh_source.html#l00125">inUserMode()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">MISCREG_CPSR</a>, and <a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect()</a>.</p>

</div>
</div>
<a id="a9adbdb041402388cfee2d82cb8721cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9adbdb041402388cfee2d82cb8721cca">&#9670;&nbsp;</a></span>isBigEndian64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::isBigEndian64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00364">364</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8hh_source.html#l00158">currEL()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00323">e0e</a>, <a class="el" href="miscregs__types_8hh_source.html#l00322">ee</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00467">MISCREG_SCTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00470">MISCREG_SCTLR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00477">MISCREG_SCTLR_EL3</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00385">byteOrder()</a>, and <a class="el" href="arm_2utility_8hh_source.html#l00164">currEL()</a>.</p>

</div>
</div>
<a id="abb102c52a026c1bd25b4332d38edd8b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb102c52a026c1bd25b4332d38edd8b0">&#9670;&nbsp;</a></span>isSecureBelowEL3()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::isSecureBelowEL3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return TRUE if an Exception level below EL3 is in Secure state. </p>
<p>Differs from inSecureState in that it ignores the current EL or Mode in considering security state. </p>

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00214">214</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">EL3</a>, <a class="el" href="arch_2arm_2system_8cc_source.html#l00243">ArmSystem::haveEL()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00479">MISCREG_SCR_EL3</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00308">ELIsInHost()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00319">ELUsingAArch32K()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00241">inSecureState()</a>, and <a class="el" href="arm_2utility_8cc_source.html#l00235">readMPIDR()</a>.</p>

</div>
</div>
<a id="a12f1c534fdb3e806454308c9381befa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12f1c534fdb3e806454308c9381befa4">&#9670;&nbsp;</a></span>isSnan()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::isSnan </td>
          <td>(</td>
          <td class="paramtype">fpType&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00205">205</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

</div>
</div>
<a id="a83caf036b07c97d2eba6a475430ceeb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83caf036b07c97d2eba6a475430ceeb7">&#9670;&nbsp;</a></span>isSP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::isSP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00517">517</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">References <a class="el" href="intregs_8hh_source.html#l00162">INTREG_SPX</a>.</p>

<p class="reference">Referenced by <a class="el" href="mem64_8hh_source.html#l00107">ArmISA::Memory64::Memory64()</a>, <a class="el" href="sve__mem_8hh_source.html#l00138">ArmISA::SveContigMemSI::SveContigMemSI()</a>, <a class="el" href="sve__mem_8hh_source.html#l00112">ArmISA::SveContigMemSS::SveContigMemSS()</a>, <a class="el" href="sve__mem_8hh_source.html#l00086">ArmISA::SveMemPredFillSpill::SveMemPredFillSpill()</a>, <a class="el" href="sve__mem_8hh_source.html#l00061">ArmISA::SveMemVecFillSpill::SveMemVecFillSpill()</a>, <a class="el" href="macromem_8cc_source.html#l01120">ArmISA::VldMultOp64::VldMultOp64()</a>, <a class="el" href="macromem_8cc_source.html#l01290">ArmISA::VldSingleOp64::VldSingleOp64()</a>, <a class="el" href="macromem_8cc_source.html#l01205">ArmISA::VstMultOp64::VstMultOp64()</a>, and <a class="el" href="macromem_8cc_source.html#l01364">ArmISA::VstSingleOp64::VstSingleOp64()</a>.</p>

</div>
</div>
<a id="a88405371edd827c1353d338416d06b33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88405371edd827c1353d338416d06b33">&#9670;&nbsp;</a></span>itState()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint8_t ArmISA::itState </td>
          <td>(</td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>psr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00220">220</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="inet_8hh_source.html#l00335">addr</a>, and <a class="el" href="arm_2utility_8cc_source.html#l00394">purifyTaggedAddr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01021">getRestoredITBits()</a>.</p>

</div>
</div>
<a id="a55fd78a34f452df0391bc46926724034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55fd78a34f452df0391bc46926724034">&#9670;&nbsp;</a></span>longDescFormatInUse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::longDescFormatInUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00228">228</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2system_8hh_source.html#l00195">ArmSystem::haveLPAE()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00196">MISCREG_TTBCR</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00241">inSecureState()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01049">ArmISA::AbortFault&lt; DataAbort &gt;::invoke()</a>, <a class="el" href="table__walker_8cc_source.html#l00564">ArmISA::TableWalker::processWalkLPAE()</a>, <a class="el" href="table__walker_8cc_source.html#l00364">ArmISA::TableWalker::processWalkWrapper()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01036">ArmISA::TLB::translateFs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01293">ArmISA::TLB::updateMiscReg()</a>, and <a class="el" href="table__walker_8cc_source.html#l00191">ArmISA::TableWalker::walk()</a>.</p>

</div>
</div>
<a id="abe3eb6506a3b096d7c74162d3e32c3a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe3eb6506a3b096d7c74162d3e32c3a4">&#9670;&nbsp;</a></span>lowFromDouble()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::lowFromDouble </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00246">246</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>.</p>

</div>
</div>
<a id="a78bfaf633ceb494c46bdc2a31fc5fa54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78bfaf633ceb494c46bdc2a31fc5fa54">&#9670;&nbsp;</a></span>lsl128()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::lsl128 </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>r0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>r1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>x0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>x1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shift</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00132">132</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00127">shift</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>, and <a class="el" href="fplib_8cc_source.html#l02133">fp64_sqrt()</a>.</p>

</div>
</div>
<a id="a3f2bebd0800ceab7d723ecb4e4807bfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f2bebd0800ceab7d723ecb4e4807bfa">&#9670;&nbsp;</a></span>lsl16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::lsl16 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shift</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00096">96</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00127">shift</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01209">fp16_add()</a>, and <a class="el" href="fplib_8cc_source.html#l00707">fp16_round_()</a>.</p>

</div>
</div>
<a id="a71d93bda14830af64207b1f2dea2eab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71d93bda14830af64207b1f2dea2eab2">&#9670;&nbsp;</a></span>lsl32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::lsl32 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shift</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00108">108</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00127">shift</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01389">fp16_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01500">fp16_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l01269">fp32_add()</a>, and <a class="el" href="fplib_8cc_source.html#l00791">fp32_round_()</a>.</p>

</div>
</div>
<a id="a57e74c93da68bdc01fc5ab4cb5b044b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57e74c93da68bdc01fc5ab4cb5b044b9">&#9670;&nbsp;</a></span>lsl64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::lsl64 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shift</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00120">120</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00127">shift</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01426">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01585">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l01329">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l00868">fp64_round_()</a>, and <a class="el" href="fplib_8cc_source.html#l04546">FPToFixed_64()</a>.</p>

</div>
</div>
<a id="ab6c8acd748b6383ec4a2b57648743abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c8acd748b6383ec4a2b57648743abf">&#9670;&nbsp;</a></span>lsr128()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::lsr128 </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>r0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>r1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>x0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>x1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shift</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00150">150</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00127">shift</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01846">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>, and <a class="el" href="fplib_8cc_source.html#l02133">fp64_sqrt()</a>.</p>

</div>
</div>
<a id="a7a55e96c1aef3b877b49ea9538212db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a55e96c1aef3b877b49ea9538212db8">&#9670;&nbsp;</a></span>lsr16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::lsr16 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shift</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00102">102</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00127">shift</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01209">fp16_add()</a>, and <a class="el" href="fplib_8cc_source.html#l00707">fp16_round_()</a>.</p>

</div>
</div>
<a id="ab4fbf21928a27d1f50b0dc92749dd2df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4fbf21928a27d1f50b0dc92749dd2df">&#9670;&nbsp;</a></span>lsr32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::lsr32 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shift</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00114">114</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00127">shift</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01389">fp16_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01500">fp16_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l01269">fp32_add()</a>, and <a class="el" href="fplib_8cc_source.html#l00791">fp32_round_()</a>.</p>

</div>
</div>
<a id="a897838a7cb2a88c7eeffabf0f3abf1e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a897838a7cb2a88c7eeffabf0f3abf1e3">&#9670;&nbsp;</a></span>lsr64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::lsr64 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shift</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00126">126</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00127">shift</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01426">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01585">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l01329">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l00868">fp64_round_()</a>, and <a class="el" href="fplib_8cc_source.html#l04546">FPToFixed_64()</a>.</p>

</div>
</div>
<a id="af137cb7ee089dc64b0a2fe0134301e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af137cb7ee089dc64b0a2fe0134301e3b">&#9670;&nbsp;</a></span>makeDouble()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static double ArmISA::makeDouble </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>high</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00239">239</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>.</p>

</div>
</div>
<a id="af91dabb3b6fd9b8ed4e27d5bccaeb563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af91dabb3b6fd9b8ed4e27d5bccaeb563">&#9670;&nbsp;</a></span>makeSP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::makeSP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00501">501</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">References <a class="el" href="intregs_8hh_source.html#l00162">INTREG_SPX</a>, <a class="el" href="intregs_8hh_source.html#l00160">INTREG_X31</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="macromem_8cc_source.html#l00242">ArmISA::PairMemOp::PairMemOp()</a>, <a class="el" href="macromem_8cc_source.html#l01120">ArmISA::VldMultOp64::VldMultOp64()</a>, <a class="el" href="macromem_8cc_source.html#l01290">ArmISA::VldSingleOp64::VldSingleOp64()</a>, <a class="el" href="macromem_8cc_source.html#l01205">ArmISA::VstMultOp64::VstMultOp64()</a>, and <a class="el" href="macromem_8cc_source.html#l01364">ArmISA::VstSingleOp64::VstSingleOp64()</a>.</p>

</div>
</div>
<a id="a11b451a94c2ea1876af6a64fba2a89f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11b451a94c2ea1876af6a64fba2a89f7">&#9670;&nbsp;</a></span>makeZero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::makeZero </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00509">509</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">References <a class="el" href="intregs_8hh_source.html#l00160">INTREG_X31</a>, <a class="el" href="intregs_8hh_source.html#l00114">INTREG_ZERO</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

</div>
</div>
<a id="a51ebf9d4aab953d8b2f0172e3cfc94b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ebf9d4aab953d8b2f0172e3cfc94b4">&#9670;&nbsp;</a></span>mcrMrc14TrapToHyp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::mcrMrc14TrapToHyp </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td>
          <td class="paramname"><em>miscReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HCR&#160;</td>
          <td class="paramname"><em>hcr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&#160;</td>
          <td class="paramname"><em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HDCR&#160;</td>
          <td class="paramname"><em>hdcr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HSTR&#160;</td>
          <td class="paramname"><em>hstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HCPTR&#160;</td>
          <td class="paramname"><em>hcptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>iss</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00611">611</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00213">inform</a>, <a class="el" href="arm_2utility_8cc_source.html#l00205">inSecureState()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00289">mcrMrcIssExtract()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00123">MISCREG_DBGDRAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00130">MISCREG_DBGDSAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00128">MISCREG_DBGOSDLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00126">MISCREG_DBGOSLAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00127">MISCREG_DBGOSLSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00129">MISCREG_DBGPRCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00138">MISCREG_JIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00141">MISCREG_JMCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00140">MISCREG_JOSCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00137">MISCREG_TEECR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00139">MISCREG_TEEHBR</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00606">MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00116">opc2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00125">rt</a>, and <a class="el" href="miscregs_8cc_source.html#l01114">unflattenMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00312">msrMrs64IssBuild()</a>.</p>

</div>
</div>
<a id="afd464152715801635d3577230b4a5089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd464152715801635d3577230b4a5089">&#9670;&nbsp;</a></span>mcrMrc15TrapToHyp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::mcrMrc15TrapToHyp </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td>
          <td class="paramname"><em>miscReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>iss</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00471">471</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="classThreadContext.html#a232602c50191cc9e18e4f07ff9a0d693">ThreadContext::getIsaPtr()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00205">inSecureState()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00289">mcrMrcIssExtract()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00175">MISCREG_ACTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00210">MISCREG_ADFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00166">MISCREG_AIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00213">MISCREG_AIFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00164">MISCREG_CCSIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00165">MISCREG_CLIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00335">MISCREG_CONTEXTIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00178">MISCREG_CPACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00167">MISCREG_CSSELR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00145">MISCREG_CTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00201">MISCREG_DACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00253">MISCREG_DCCIMVAC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00254">MISCREG_DCCISW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00248">MISCREG_DCCMVAC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00252">MISCREG_DCCMVAU</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00249">MISCREG_DCCSW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00238">MISCREG_DCIMVAC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00239">MISCREG_DCISW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00219">MISCREG_DFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00204">MISCREG_DFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00266">MISCREG_DTLBIALL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00268">MISCREG_DTLBIASID</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00267">MISCREG_DTLBIMVA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00187">MISCREG_HCPTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00184">MISCREG_HCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00186">MISCREG_HDCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00188">MISCREG_HSTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00817">MISCREG_ICC_ASGI1R</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00842">MISCREG_ICC_SGI0R</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00843">MISCREG_ICC_SGI1R</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00233">MISCREG_ICIALLU</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00228">MISCREG_ICIALLUIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00234">MISCREG_ICIMVAU</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00153">MISCREG_ID_AFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00152">MISCREG_ID_DFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00158">MISCREG_ID_ISAR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00159">MISCREG_ID_ISAR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00160">MISCREG_ID_ISAR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00161">MISCREG_ID_ISAR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00162">MISCREG_ID_ISAR4</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00163">MISCREG_ID_ISAR5</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00154">MISCREG_ID_MMFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00155">MISCREG_ID_MMFR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00156">MISCREG_ID_MMFR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00157">MISCREG_ID_MMFR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00150">MISCREG_ID_PFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00151">MISCREG_ID_PFR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00222">MISCREG_IFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00207">MISCREG_IFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00263">MISCREG_ITLBIALL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00265">MISCREG_ITLBIASID</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00264">MISCREG_ITLBIMVA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00308">MISCREG_MAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00314">MISCREG_MAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00311">MISCREG_NMRR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00287">MISCREG_PMCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00305">MISCREG_PRRR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00149">MISCREG_REVIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00179">MISCREG_SCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00172">MISCREG_SCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00146">MISCREG_TCMTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00269">MISCREG_TLBIALL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00257">MISCREG_TLBIALLIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00271">MISCREG_TLBIASID</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00259">MISCREG_TLBIASIDIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00270">MISCREG_TLBIMVA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00272">MISCREG_TLBIMVAA</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00260">MISCREG_TLBIMVAAIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00274">MISCREG_TLBIMVAAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00262">MISCREG_TLBIMVAALIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00258">MISCREG_TLBIMVAIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00273">MISCREG_TLBIMVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00261">MISCREG_TLBIMVALIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00147">MISCREG_TLBTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00196">MISCREG_TTBCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00190">MISCREG_TTBR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00193">MISCREG_TTBR1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00606">MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00116">opc2</a>, <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00125">rt</a>, and <a class="el" href="miscregs_8cc_source.html#l01114">unflattenMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2insts_2misc_8cc_source.html#l00340">McrMrcMiscInst::execute()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00365">McrMrcImplDefined::execute()</a>, and <a class="el" href="arm_2utility_8hh_source.html#l00312">msrMrs64IssBuild()</a>.</p>

</div>
</div>
<a id="a9231e0af46835e612b3e5492ff29220b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9231e0af46835e612b3e5492ff29220b">&#9670;&nbsp;</a></span>mcrMrcIssBuild()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::mcrMrcIssBuild </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isRead</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>crm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td>
          <td class="paramname"><em>rt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>crn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>opc1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>opc2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00277">277</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

</div>
</div>
<a id="a77aa2bfbf7d8b7a89dce050b9d3c164a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77aa2bfbf7d8b7a89dce050b9d3c164a">&#9670;&nbsp;</a></span>mcrMrcIssExtract()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::mcrMrcIssExtract </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>iss</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>isRead</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t &amp;&#160;</td>
          <td class="paramname"><em>crm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> &amp;&#160;</td>
          <td class="paramname"><em>rt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t &amp;&#160;</td>
          <td class="paramname"><em>crn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t &amp;&#160;</td>
          <td class="paramname"><em>opc1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t &amp;&#160;</td>
          <td class="paramname"><em>opc2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00289">289</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00611">mcrMrc14TrapToHyp()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00471">mcrMrc15TrapToHyp()</a>, and <a class="el" href="arm_2utility_8cc_source.html#l00661">mcrrMrrc15TrapToHyp()</a>.</p>

</div>
</div>
<a id="a758cfd5e7d73e55a0a4630e2ce846d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a758cfd5e7d73e55a0a4630e2ce846d71">&#9670;&nbsp;</a></span>mcrrMrrc15TrapToHyp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::mcrrMrrc15TrapToHyp </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td>
          <td class="paramname"><em>miscReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&#160;</td>
          <td class="paramname"><em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&#160;</td>
          <td class="paramname"><em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HSTR&#160;</td>
          <td class="paramname"><em>hstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HCR&#160;</td>
          <td class="paramname"><em>hcr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>iss</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00661">661</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8cc_source.html#l00205">inSecureState()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00289">mcrMrcIssExtract()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00210">MISCREG_ADFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00213">MISCREG_AIFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00335">MISCREG_CONTEXTIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00201">MISCREG_DACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00219">MISCREG_DFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00204">MISCREG_DFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00222">MISCREG_IFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00207">MISCREG_IFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00308">MISCREG_MAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00314">MISCREG_MAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00311">MISCREG_NMRR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00305">MISCREG_PRRR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00172">MISCREG_SCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00196">MISCREG_TTBCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00190">MISCREG_TTBR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00193">MISCREG_TTBR1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00606">MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00116">opc2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00125">rt</a>, and <a class="el" href="miscregs_8cc_source.html#l01114">unflattenMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00312">msrMrs64IssBuild()</a>.</p>

</div>
</div>
<a id="afcdb894a2fb8b250bdb65111b6475c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcdb894a2fb8b250bdb65111b6475c1e">&#9670;&nbsp;</a></span>mcrrMrrcIssBuild()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::mcrrMrrcIssBuild </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isRead</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>crm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td>
          <td class="paramname"><em>rt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td>
          <td class="paramname"><em>rt2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>opc1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00301">301</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

</div>
</div>
<a id="a5adf9b53f4e6d99df44aea6f48614304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5adf9b53f4e6d99df44aea6f48614304">&#9670;&nbsp;</a></span>modeConv()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::modeConv </td>
          <td>(</td>
          <td class="paramtype">FPSCR&#160;</td>
          <td class="paramname"><em>fpscr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02203">2203</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00058">FPLIB_FZ16</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02379">fplibAdd()</a>, <a class="el" href="fplib_8cc_source.html#l02409">fplibCompare()</a>, <a class="el" href="fplib_8cc_source.html#l02238">fplibCompareEQ()</a>, <a class="el" href="fplib_8cc_source.html#l02248">fplibCompareGE()</a>, <a class="el" href="fplib_8cc_source.html#l02258">fplibCompareGT()</a>, <a class="el" href="fplib_8cc_source.html#l02268">fplibCompareUN()</a>, <a class="el" href="fplib_8cc_source.html#l02613">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l02894">fplibDiv()</a>, <a class="el" href="fplib_8cc_source.html#l04624">fplibFPToFixed()</a>, <a class="el" href="fplib_8cc_source.html#l03168">fplibMax()</a>, <a class="el" href="fplib_8cc_source.html#l03261">fplibMin()</a>, <a class="el" href="fplib_8cc_source.html#l03354">fplibMul()</a>, <a class="el" href="fplib_8cc_source.html#l02864">fplibMulAdd()</a>, <a class="el" href="fplib_8cc_source.html#l03384">fplibMulX()</a>, <a class="el" href="fplib_8cc_source.html#l03712">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03898">fplibRecipStepFused()</a>, <a class="el" href="fplib_8cc_source.html#l03988">fplibRecpX()</a>, <a class="el" href="fplib_8cc_source.html#l04069">fplibRoundInt()</a>, <a class="el" href="fplib_8cc_source.html#l03517">fplibRSqrtEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03622">fplibRSqrtStepFused()</a>, <a class="el" href="fplib_8cc_source.html#l04264">fplibScale()</a>, <a class="el" href="fplib_8cc_source.html#l04294">fplibSqrt()</a>, <a class="el" href="fplib_8cc_source.html#l04324">fplibSub()</a>, <a class="el" href="fplib_8cc_source.html#l04354">fplibTrigMulAdd()</a>, and <a class="el" href="fplib_8cc_source.html#l04456">fplibTrigSMul()</a>.</p>

</div>
</div>
<a id="aeff4669771cc7bfaf7953423b8565c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeff4669771cc7bfaf7953423b8565c04">&#9670;&nbsp;</a></span>modified_imm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::modified_imm </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>ctrlImm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dataImm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pred__inst_8hh_source.html#l00060">60</a> of file <a class="el" href="pred__inst_8hh_source.html">pred_inst.hh</a>.</p>

</div>
</div>
<a id="aa7fe8a12c57d83bfdf8f226a670f24e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7fe8a12c57d83bfdf8f226a670f24e3">&#9670;&nbsp;</a></span>msrMrs64IssBuild()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::msrMrs64IssBuild </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isRead</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>crn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>crm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&#160;</td>
          <td class="paramname"><em>rt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00312">312</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00175">fp</a>, <a class="el" href="arm_2utility_8cc_source.html#l00069">getArgument()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00611">mcrMrc14TrapToHyp()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00471">mcrMrc15TrapToHyp()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00661">mcrrMrrc15TrapToHyp()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00131">skipFunction()</a>, and <a class="el" href="arm_2utility_8cc_source.html#l00828">SPAlignmentCheckEnabled()</a>.</p>

</div>
</div>
<a id="a44d599b211aa5e91f0000d3b3ef3bf4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44d599b211aa5e91f0000d3b3ef3bf4a">&#9670;&nbsp;</a></span>mul62x62()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::mul62x62 </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>x0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>x1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00168">168</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="mt__constants_8hh_source.html#l00079">MipsISA::a0</a>, <a class="el" href="miscregs__types_8hh_source.html#l00474">a1</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00649">X86ISA::b1</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">mask</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01846">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01463">fp64_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>, and <a class="el" href="fplib_8cc_source.html#l02133">fp64_sqrt()</a>.</p>

</div>
</div>
<a id="a2b5ddc0fe60837b86e4f3fc41f8a9262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b5ddc0fe60837b86e4f3fc41f8a9262">&#9670;&nbsp;</a></span>mul64x32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::mul64x32 </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>x0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>x1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00186">186</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00355">b</a>, <a class="el" href="miscregs__types_8hh_source.html#l00232">t0</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00231">t1</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01846">fp64_div()</a>, and <a class="el" href="fplib_8cc_source.html#l02133">fp64_sqrt()</a>.</p>

</div>
</div>
<a id="a294787b82a4a15394e65702f8e8cde80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a294787b82a4a15394e65702f8e8cde80">&#9670;&nbsp;</a></span>number_of_ones()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned int ArmISA::number_of_ones </td>
          <td>(</td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="macromem_8hh_source.html#l00052">52</a> of file <a class="el" href="macromem_8hh_source.html">macromem.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00066">i</a>.</p>

<p class="reference">Referenced by <a class="el" href="macromem_8cc_source.html#l00056">ArmISA::MacroMemOp::MacroMemOp()</a>.</p>

</div>
</div>
<a id="a2c101793cf1c8dba7ec918ffb441ce8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c101793cf1c8dba7ec918ffb441ce8f">&#9670;&nbsp;</a></span>opModeIsH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::opModeIsH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00676">676</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00595">MODE_EL1H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00597">MODE_EL2H</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00599">MODE_EL3H</a>.</p>

</div>
</div>
<a id="ac235340b5f554a5f3b60ae1360b6a71f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac235340b5f554a5f3b60ae1360b6a71f">&#9670;&nbsp;</a></span>opModeIsT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::opModeIsT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00682">682</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00593">MODE_EL0T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00594">MODE_EL1T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00596">MODE_EL2T</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00598">MODE_EL3T</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2faults_8cc_source.html#l00954">ArmISA::ArmFaultVals&lt; FastInterrupt &gt;::offset64()</a>.</p>

</div>
</div>
<a id="a39510b1c2b9a3bc190a62447a036237e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39510b1c2b9a3bc190a62447a036237e">&#9670;&nbsp;</a></span>opModeToEL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> ArmISA::opModeToEL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00689">689</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">EL3</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00605">MODE_ABORT</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00601">MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00606">MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00602">MODE_IRQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00604">MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00603">MODE_SVC</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00608">MODE_SYSTEM</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00607">MODE_UNDEFINED</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00600">MODE_USER</a>, and <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00388">badMode()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00382">badMode32()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00158">currEL()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00473">ArmISA::ISA::flattenIntIndex()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01021">getRestoredITBits()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01050">illegalExceptionReturn()</a>, and <a class="el" href="arch_2arm_2faults_8cc_source.html#l00424">ArmISA::ArmFault::update()</a>.</p>

</div>
</div>
<a id="a26885c3f61071389a4e5fb11b27523d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26885c3f61071389a4e5fb11b27523d9">&#9670;&nbsp;</a></span>prepFpState()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#aa4bdd4dc4a14c32c25d7ac85c1429880">VfpSavedState</a> ArmISA::prepFpState </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rMode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00173">173</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00091">FeAllExceptions</a>, <a class="el" href="vfp_8hh_source.html#l00096">FeRoundDown</a>, <a class="el" href="vfp_8hh_source.html#l00097">FeRoundNearest</a>, <a class="el" href="vfp_8hh_source.html#l00099">FeRoundUpward</a>, <a class="el" href="vfp_8hh_source.html#l00098">FeRoundZero</a>, <a class="el" href="vfp_8hh_source.html#l00106">VfpRoundDown</a>, <a class="el" href="vfp_8hh_source.html#l00104">VfpRoundNearest</a>, <a class="el" href="vfp_8hh_source.html#l00105">VfpRoundUpward</a>, and <a class="el" href="vfp_8hh_source.html#l00107">VfpRoundZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8cc_source.html#l01029">ArmISA::FpOp::binaryOp()</a>, <a class="el" href="vfp_8cc_source.html#l00951">ArmISA::FpOp::ternaryOp()</a>, and <a class="el" href="vfp_8cc_source.html#l01100">ArmISA::FpOp::unaryOp()</a>.</p>

</div>
</div>
<a id="abf802f16fbf0845b6ec7f191189b8fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf802f16fbf0845b6ec7f191189b8fff">&#9670;&nbsp;</a></span>preUnflattenMiscReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::preUnflattenMiscReg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs_8cc_source.html#l01098">1098</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00066">i</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00950">MISCREG_BANKED</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00956">MISCREG_BANKED_CHILD</a>, <a class="el" href="miscregs_8cc_source.html#l02846">miscRegInfo</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00938">NUM_MISCREGS</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00064">ArmISA::ISA::ISA()</a>.</p>

</div>
</div>
<a id="a70891b952f128e8e59bdf1d974dcb020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70891b952f128e8e59bdf1d974dcb020">&#9670;&nbsp;</a></span>PteAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::PteAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2vtophys_8hh_source.html#l00043">43</a> of file <a class="el" href="arm_2vtophys_8hh_source.html">vtophys.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa__traits_8hh_source.html#l00072">PteMask</a>, <a class="el" href="arm_2isa__traits_8hh_source.html#l00069">PteShift</a>, <a class="el" href="mips_2pra__constants_8hh_source.html#l00277">MipsISA::vaddr</a>, <a class="el" href="arm_2vtophys_8cc_source.html#l00108">virtvalid()</a>, and <a class="el" href="arm_2vtophys_8cc_source.html#l00062">vtophys()</a>.</p>

</div>
</div>
<a id="a17830702f2a3c01ca77252e146d45bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17830702f2a3c01ca77252e146d45bba">&#9670;&nbsp;</a></span>purifyTaggedAddr() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::purifyTaggedAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&#160;</td>
          <td class="paramname"><em>el</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TTBCR&#160;</td>
          <td class="paramname"><em>tcr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Removes the tag from tagged addresses if that mode is enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>The address to be purified. </td></tr>
    <tr><td class="paramname">tc</td><td>The thread context. </td></tr>
    <tr><td class="paramname">el</td><td>The controlled exception level. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The purified address. </dd></dl>

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00394">394</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="inet_8hh_source.html#l00335">addr</a>, <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">EL3</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00191">ArmSystem::haveSecurity()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00200">ArmSystem::haveVirtualization()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">mask</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00487">MISCREG_TCR_EL2</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00783">ArmISA::TLB::checkPermissions64()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01452">ArmISA::TLB::getTE()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00619">ArmISA::ArmFault::invoke64()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00220">itState()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01036">ArmISA::TLB::translateFs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00565">ArmISA::TLB::translateSe()</a>, and <a class="el" href="table__walker_8cc_source.html#l00191">ArmISA::TableWalker::walk()</a>.</p>

</div>
</div>
<a id="a363ace8a3f845d1a7bd51a1ded27cf10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a363ace8a3f845d1a7bd51a1ded27cf10">&#9670;&nbsp;</a></span>purifyTaggedAddr() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::purifyTaggedAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&#160;</td>
          <td class="paramname"><em>el</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00425">425</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="inet_8hh_source.html#l00335">addr</a>, <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">EL3</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00191">ArmSystem::haveSecurity()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00200">ArmSystem::haveVirtualization()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">mask</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00485">MISCREG_TCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00487">MISCREG_TCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00491">MISCREG_TCR_EL3</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

</div>
</div>
<a id="a7d8af459939ceeced0ecf69392d696c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d8af459939ceeced0ecf69392d696c9">&#9670;&nbsp;</a></span>readMPIDR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> ArmISA::readMPIDR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classArmSystem.html">ArmSystem</a> *&#160;</td>
          <td class="paramname"><em>arm_sys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This helper function is either returing the value of MPIDR_EL1 (by calling getMPIDR), or it is issuing a read to VMPIDR_EL2 (as it happens in virtualized systems) </p>

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00235">235</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8hh_source.html#l00158">currEL()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">EL3</a>, <a class="el" href="arm_2utility_8cc_source.html#l00263">getMPIDR()</a>, <a class="el" href="arch_2arm_2system_8cc_source.html#l00243">ArmSystem::haveEL()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00214">isSecureBelowEL3()</a>, <a class="el" href="compiler_8hh_source.html#l00086">M5_FALLTHROUGH</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00466">MISCREG_VMPIDR_EL2</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>, and <a class="el" href="logging_8hh_source.html#l00216">warn_once</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00241">inSecureState()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00455">ArmISA::ISA::readMiscReg()</a>.</p>

</div>
</div>
<a id="abc0a45a4f4f747f82ffa797eddfec9fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc0a45a4f4f747f82ffa797eddfec9fa">&#9670;&nbsp;</a></span>readSymbol()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int32_t ArmISA::readSymbol </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string&#160;</td>
          <td class="paramname"><em>name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2stacktrace_8cc_source.html#l00048">48</a> of file <a class="el" href="arm_2stacktrace_8cc_source.html">stacktrace.cc</a>.</p>

<p class="reference">References <a class="el" href="inet_8hh_source.html#l00335">addr</a>, <a class="el" href="symtab_8hh_source.html#l00097">SymbolTable::findAddress()</a>, <a class="el" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">ThreadContext::getSystemPtr()</a>, <a class="el" href="classThreadContext.html#a492b606f90dbfda70bd8de5650ac7088">ThreadContext::getVirtProxy()</a>, <a class="el" href="arm_2isa__traits_8hh_source.html#l00054">GuestByteOrder</a>, <a class="el" href="sim_2system_8hh_source.html#l00218">System::kernelSymtab</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="port__proxy_8hh_source.html#l00284">PortProxy::read()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2stacktrace_8cc_source.html#l00060">ArmISA::ProcessInfo::ProcessInfo()</a>.</p>

</div>
</div>
<a id="aac5e33d403e152b3b7c22d359c8d3bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac5e33d403e152b3b7c22d359c8d3bf4">&#9670;&nbsp;</a></span>readVecElem()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a141b82638784c86e05cb062575ea850a">XReg</a> ArmISA::readVecElem </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structArmISA_1_1VReg.html">VReg</a>&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>eSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read a single NEON vector element. </p>

<p class="definition">Definition at line <a class="el" href="neon64__mem_8hh_source.html#l00094">94</a> of file <a class="el" href="neon64__mem_8hh_source.html">neon64_mem.hh</a>.</p>

<p class="reference">References <a class="el" href="circlebuf_8test_8cc_source.html#l00044">data</a>, <a class="el" href="neon64__mem_8hh_source.html#l00054">ArmISA::VReg::hi</a>, and <a class="el" href="neon64__mem_8hh_source.html#l00055">ArmISA::VReg::lo</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2o3_2cpu_8hh_source.html#l00398">FullO3CPU&lt; O3CPUImpl &gt;::setVecLane()</a>, and <a class="el" href="cpu_2thread__context_8hh_source.html#l00122">ThreadContext::~ThreadContext()</a>.</p>

</div>
</div>
<a id="a4b8e4722b1101d8284c8fdac27f7d1a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b8e4722b1101d8284c8fdac27f7d1a2">&#9670;&nbsp;</a></span>recipEstimate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static double ArmISA::recipEstimate </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00830">830</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00055">q</a>, <a class="el" href="mips_2pra__constants_8hh_source.html#l00097">MipsISA::r</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00532">s</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8cc_source.html#l00843">fpRecipEstimate()</a>, and <a class="el" href="vfp_8cc_source.html#l00879">unsignedRecipEstimate()</a>.</p>

</div>
</div>
<a id="a75c15401101295bb13e044edddc6d51d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75c15401101295bb13e044edddc6d51d">&#9670;&nbsp;</a></span>recipSqrtEstimate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static double ArmISA::recipSqrtEstimate </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00743">743</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="mips_2pra__constants_8hh_source.html#l00097">MipsISA::r</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00532">s</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8cc_source.html#l00761">fprSqrtEstimate()</a>, and <a class="el" href="vfp_8cc_source.html#l00804">unsignedRSqrtEstimate()</a>.</p>

</div>
</div>
<a id="a0fbdcab8babbd450e4db213cd5d94d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fbdcab8babbd450e4db213cd5d94d2b">&#9670;&nbsp;</a></span>rotate_imm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::rotate_imm </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>immValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rotateValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pred__inst_8hh_source.html#l00052">52</a> of file <a class="el" href="pred__inst_8hh_source.html">pred_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="pred__inst_8hh_source.html#l00243">ArmISA::PredImmOp::PredImmOp()</a>.</p>

</div>
</div>
<a id="a99122f0ce253f1dae4855b2694e19931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99122f0ce253f1dae4855b2694e19931">&#9670;&nbsp;</a></span>roundNEven()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::roundNEven </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00765">765</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<a id="add919c3c82c275f23f2d3ceef8b1da81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add919c3c82c275f23f2d3ceef8b1da81">&#9670;&nbsp;</a></span>roundPage()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::roundPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00465">465</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa__traits_8hh_source.html#l00059">PageBytes</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00341">advancePC()</a>.</p>

</div>
</div>
<a id="a1dbc6978c271916aec737e48db240458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dbc6978c271916aec737e48db240458">&#9670;&nbsp;</a></span>sendEvent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::sendEvent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send an event (SEV) to a specific PE if there isn't already a pending event. </p>

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00196">196</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">ThreadContext::getCpuPtr()</a>, <a class="el" href="arm_2isa__traits_8hh_source.html#l00110">INT_SEV</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00089">MISCREG_SEV_MAILBOX</a>, <a class="el" href="cpu_2base_8hh_source.html#l00238">BaseCPU::postInterrupt()</a>, <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>, and <a class="el" href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">ThreadContext::threadId()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00113">copyMiscRegs()</a>, <a class="el" href="serial__link_8cc_source.html#l00242">SerialLink::SerialLinkMasterPort::schedTimingReq()</a>, <a class="el" href="bridge_8cc_source.html#l00216">Bridge::BridgeMasterPort::schedTimingReq()</a>, <a class="el" href="serial__link_8cc_source.html#l00259">SerialLink::SerialLinkSlavePort::schedTimingResp()</a>, <a class="el" href="bridge_8cc_source.html#l00233">Bridge::BridgeSlavePort::schedTimingResp()</a>, <a class="el" href="dma__device_8cc_source.html#l00249">DmaPort::sendDma()</a>, <a class="el" href="serial__link_8cc_source.html#l00316">SerialLink::SerialLinkSlavePort::trySendTiming()</a>, <a class="el" href="bridge_8cc_source.html#l00285">Bridge::BridgeSlavePort::trySendTiming()</a>, <a class="el" href="serial__link_8cc_source.html#l00273">SerialLink::SerialLinkMasterPort::trySendTiming()</a>, <a class="el" href="bridge_8cc_source.html#l00247">Bridge::BridgeMasterPort::trySendTiming()</a>, and <a class="el" href="dma__device_8cc_source.html#l00220">DmaPort::trySendTimingReq()</a>.</p>

</div>
</div>
<a id="ac9cf136b2982661d47b0cbde89ce41f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9cf136b2982661d47b0cbde89ce41f2">&#9670;&nbsp;</a></span>set_fpscr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::set_fpscr </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l02211">2211</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00064">FPLIB_DZC</a>, <a class="el" href="fplib_8cc_source.html#l00060">FPLIB_IDC</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00061">FPLIB_IXC</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_OFC</a>, and <a class="el" href="fplib_8cc_source.html#l00062">FPLIB_UFC</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02238">fplibCompareEQ()</a>, <a class="el" href="fplib_8cc_source.html#l02248">fplibCompareGE()</a>, <a class="el" href="fplib_8cc_source.html#l02258">fplibCompareGT()</a>, and <a class="el" href="fplib_8cc_source.html#l02268">fplibCompareUN()</a>.</p>

</div>
</div>
<a id="a99e96196dcebe9286646b4280be3697b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99e96196dcebe9286646b4280be3697b">&#9670;&nbsp;</a></span>set_fpscr0()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::set_fpscr0 </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l01901">1901</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="fplib_8cc_source.html#l00064">FPLIB_DZC</a>, <a class="el" href="fplib_8cc_source.html#l00060">FPLIB_IDC</a>, <a class="el" href="fplib_8cc_source.html#l00065">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00061">FPLIB_IXC</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_OFC</a>, and <a class="el" href="fplib_8cc_source.html#l00062">FPLIB_UFC</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02379">fplibAdd()</a>, <a class="el" href="fplib_8cc_source.html#l02409">fplibCompare()</a>, <a class="el" href="fplib_8cc_source.html#l02613">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l02894">fplibDiv()</a>, <a class="el" href="fplib_8cc_source.html#l04887">fplibFixedToFP()</a>, <a class="el" href="fplib_8cc_source.html#l04624">fplibFPToFixed()</a>, <a class="el" href="fplib_8cc_source.html#l03168">fplibMax()</a>, <a class="el" href="fplib_8cc_source.html#l03261">fplibMin()</a>, <a class="el" href="fplib_8cc_source.html#l03354">fplibMul()</a>, <a class="el" href="fplib_8cc_source.html#l02864">fplibMulAdd()</a>, <a class="el" href="fplib_8cc_source.html#l03384">fplibMulX()</a>, <a class="el" href="fplib_8cc_source.html#l03712">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03898">fplibRecipStepFused()</a>, <a class="el" href="fplib_8cc_source.html#l03988">fplibRecpX()</a>, <a class="el" href="fplib_8cc_source.html#l04069">fplibRoundInt()</a>, <a class="el" href="fplib_8cc_source.html#l03517">fplibRSqrtEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03622">fplibRSqrtStepFused()</a>, <a class="el" href="fplib_8cc_source.html#l04264">fplibScale()</a>, <a class="el" href="fplib_8cc_source.html#l04294">fplibSqrt()</a>, <a class="el" href="fplib_8cc_source.html#l04324">fplibSub()</a>, <a class="el" href="fplib_8cc_source.html#l04354">fplibTrigMulAdd()</a>, and <a class="el" href="fplib_8cc_source.html#l04456">fplibTrigSMul()</a>.</p>

</div>
</div>
<a id="ad838c0ca7d57f7fc21e22e71b43ad41d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad838c0ca7d57f7fc21e22e71b43ad41d">&#9670;&nbsp;</a></span>setFPExceptions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::setFPExceptions </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>exceptions</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00258">258</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00091">FeAllExceptions</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8hh_source.html#l00265">vfpFpToFixed()</a>.</p>

</div>
</div>
<a id="ad201d165042e05c3e505503eb67f5862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad201d165042e05c3e505503eb67f5862">&#9670;&nbsp;</a></span>setVfpMicroFlags()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::setVfpMicroFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a7144dcba1336f514c5b9cce66fd4b318">VfpMicroMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T &amp;&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00062">62</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00056">VfpFirstMicroop</a>, <a class="el" href="vfp_8hh_source.html#l00057">VfpLastMicroop</a>, <a class="el" href="vfp_8hh_source.html#l00055">VfpMicroop</a>, and <a class="el" href="vfp_8hh_source.html#l00054">VfpNotAMicroop</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8hh_source.html#l00941">ArmISA::FpRegImmOp::FpRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00960">ArmISA::FpRegRegImmOp::FpRegRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00923">ArmISA::FpRegRegOp::FpRegRegOp()</a>, <a class="el" href="vfp_8hh_source.html#l00999">ArmISA::FpRegRegRegCondOp::FpRegRegRegCondOp()</a>, <a class="el" href="vfp_8hh_source.html#l01042">ArmISA::FpRegRegRegImmOp::FpRegRegRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00979">ArmISA::FpRegRegRegOp::FpRegRegRegOp()</a>, and <a class="el" href="vfp_8hh_source.html#l01021">ArmISA::FpRegRegRegRegOp::FpRegRegRegRegOp()</a>.</p>

</div>
</div>
<a id="a09d2d595e35b6cdf8e1819b84460bbad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09d2d595e35b6cdf8e1819b84460bbad">&#9670;&nbsp;</a></span>simd_modified_imm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::simd_modified_imm </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>cmode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>immValid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isAarch64</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pred__inst_8hh_source.html#l00083">83</a> of file <a class="el" href="pred__inst_8hh_source.html">pred_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="circlebuf_8test_8cc_source.html#l00044">data</a>, <a class="el" href="miscregs__types_8hh_source.html#l00066">i</a>, <a class="el" href="compiler_8hh_source.html#l00086">M5_FALLTHROUGH</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

</div>
</div>
<a id="a0301c1ac34ba4e44346f4e9af386b7ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0301c1ac34ba4e44346f4e9af386b7ab">&#9670;&nbsp;</a></span>skipFunction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::skipFunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00131">131</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="classThreadContext.html#a594e114a4cc2ff653bc8a30fe49b986b">ThreadContext::getCheckerCpuPtr()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00221">inAArch64()</a>, <a class="el" href="intregs_8hh_source.html#l00159">INTREG_X30</a>, <a class="el" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState()</a>, <a class="el" href="classThreadContext.html#aa14e914ae572dfff033c3efb3d06d896">ThreadContext::pcStateNoRecord()</a>, <a class="el" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg()</a>, <a class="el" href="arm_2registers_8hh_source.html#l00122">ReturnAddressReg</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00312">msrMrs64IssBuild()</a>.</p>

</div>
</div>
<a id="a10baac3ce487ad2ec76978fcbd740640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10baac3ce487ad2ec76978fcbd740640">&#9670;&nbsp;</a></span>snsBankedIndex() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::snsBankedIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs_8cc_source.html#l01063">1063</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2miscregs_8hh_source.html#l00179">MISCREG_SCR</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00901">ArmISA::ArmStaticInst::checkSETENDEnabled()</a>, <a class="el" href="table__walker_8cc_source.html#l01044">ArmISA::TableWalker::memAttrs()</a>, <a class="el" href="table__walker_8cc_source.html#l01251">ArmISA::TableWalker::memAttrsLPAE()</a>, <a class="el" href="table__walker_8cc_source.html#l00455">ArmISA::TableWalker::processWalk()</a>, <a class="el" href="table__walker_8cc_source.html#l00564">ArmISA::TableWalker::processWalkLPAE()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01293">ArmISA::TLB::updateMiscReg()</a>, and <a class="el" href="table__walker_8cc_source.html#l00191">ArmISA::TableWalker::walk()</a>.</p>

</div>
</div>
<a id="a179bb1e60ec3d11e8ce3b6f37f858793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a179bb1e60ec3d11e8ce3b6f37f858793">&#9670;&nbsp;</a></span>snsBankedIndex() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::snsBankedIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ns</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs_8cc_source.html#l01070">1070</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2system_8hh_source.html#l00191">ArmSystem::haveSecurity()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00227">ArmSystem::highestELIs64()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00950">MISCREG_BANKED</a>, <a class="el" href="miscregs_8cc_source.html#l02846">miscRegInfo</a>, <a class="el" href="miscregs__types_8hh_source.html#l00311">ns</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

</div>
</div>
<a id="a7e9d87f18954984d37575bbbc55d164f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e9d87f18954984d37575bbbc55d164f">&#9670;&nbsp;</a></span>snsBankedIndex64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::snsBankedIndex64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs_8cc_source.html#l01081">1081</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

<p class="reference">References <a class="el" href="classThreadContext.html#a232602c50191cc9e18e4f07ff9a0d693">ThreadContext::getIsaPtr()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00179">MISCREG_SCR</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

</div>
</div>
<a id="a3c9b3cd33220cee7318a078ea20ba1a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c9b3cd33220cee7318a078ea20ba1a3">&#9670;&nbsp;</a></span>SPAlignmentCheckEnabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::SPAlignmentCheckEnabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00828">828</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2utility_8hh_source.html#l00158">currEL()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00467">MISCREG_SCTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00470">MISCREG_SCTLR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00477">MISCREG_SCTLR_EL3</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00365">sa</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00363">sa0</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00312">msrMrs64IssBuild()</a>.</p>

</div>
</div>
<a id="ab6f04850c6d48b5a79fd721d012df057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6f04850c6d48b5a79fd721d012df057">&#9670;&nbsp;</a></span>startupCPU()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::startupCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>cpuId</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00105">105</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="classThreadContext.html#a6a55099a666cbd6711cf317acc0e3e80">ThreadContext::activate()</a>, and <a class="el" href="arm_2utility_8cc_source.html#l00167">copyRegs()</a>.</p>

</div>
</div>
<a id="a5ad7069d0244427c7070e7fa0a2ab2d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ad7069d0244427c7070e7fa0a2ab2d8">&#9670;&nbsp;</a></span>sub128()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::sub128 </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>x0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>x1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>b1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l00203">203</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p class="reference">References <a class="el" href="mt__constants_8hh_source.html#l00079">MipsISA::a0</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l01846">fp64_div()</a>, and <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>.</p>

</div>
</div>
<a id="a4ab39df15aceedf3ce389901eefb412a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ab39df15aceedf3ce389901eefb412a">&#9670;&nbsp;</a></span>SubBitUnion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::SubBitUnion </td>
          <td>(</td>
          <td class="paramtype">puswl&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">24&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">20&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f2fabc34d2f386a5641dab3112fed9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f2fabc34d2f386a5641dab3112fed9b">&#9670;&nbsp;</a></span>sveDecodePredCount()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ArmISA::sveDecodePredCount </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>num_elems</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the actual number of elements active for PTRUE(S) instructions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">imm</td><td>5-bit immediate encoding the predicate pattern. </td></tr>
    <tr><td class="paramname">num_elems</td><td>Current number of elements per vector (depending on current vector length and element size). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="sve_8cc_source.html#l00852">852</a> of file <a class="el" href="sve_8cc_source.html">sve.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00142">imm</a>.</p>

<p class="reference">Referenced by <a class="el" href="sve_8hh_source.html#l00841">ArmISA::SveComplexIdxOp::SveComplexIdxOp()</a>.</p>

</div>
</div>
<a id="ad2838a19424257494f7eca5f35575c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2838a19424257494f7eca5f35575c41">&#9670;&nbsp;</a></span>sveDisasmPredCountImm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string ArmISA::sveDisasmPredCountImm </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>imm</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the symbolic name associated with pattern <code>imm</code> for PTRUE(S) instructions. </p>

<p class="definition">Definition at line <a class="el" href="sve_8cc_source.html#l00820">820</a> of file <a class="el" href="sve_8cc_source.html">sve.cc</a>.</p>

<p class="reference">References <a class="el" href="sc__fxdefs_8cc_source.html#l00060">sc_dt::to_string()</a>.</p>

<p class="reference">Referenced by <a class="el" href="sve_8cc_source.html#l00451">ArmISA::SvePtrueOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00525">ArmISA::SveElemCountOp::generateDisassembly()</a>, and <a class="el" href="sve_8hh_source.html#l00841">ArmISA::SveComplexIdxOp::SveComplexIdxOp()</a>.</p>

</div>
</div>
<a id="afb95e097f46c40b050b34da627a9f435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb95e097f46c40b050b34da627a9f435">&#9670;&nbsp;</a></span>sveExpandFpImmAddSub()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::sveExpandFpImmAddSub </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Expand 1-bit floating-point immediate to 0.5 or 1.0 (FADD, FSUB, FSUBR). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">imm</td><td>1-bit immediate. </td></tr>
    <tr><td class="paramname">size</td><td>Encoding of the vector element size. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Encoding of the expanded value. </dd></dl>

<p class="definition">Definition at line <a class="el" href="sve_8cc_source.html#l00895">895</a> of file <a class="el" href="sve_8cc_source.html">sve.cc</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="sve_8hh_source.html#l00841">ArmISA::SveComplexIdxOp::SveComplexIdxOp()</a>.</p>

</div>
</div>
<a id="abc573056ca740f0a4609c9225ff2ec38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc573056ca740f0a4609c9225ff2ec38">&#9670;&nbsp;</a></span>sveExpandFpImmMaxMin()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::sveExpandFpImmMaxMin </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Expand 1-bit floating-point immediate to 0.0 or 1.0 (FMAX, FMAXNM, FMIN, FMINNM). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">imm</td><td>1-bit immediate. </td></tr>
    <tr><td class="paramname">size</td><td>Encoding of the vector element size. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Encoding of the expanded value. </dd></dl>

<p class="definition">Definition at line <a class="el" href="sve_8cc_source.html#l00917">917</a> of file <a class="el" href="sve_8cc_source.html">sve.cc</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="sve_8hh_source.html#l00841">ArmISA::SveComplexIdxOp::SveComplexIdxOp()</a>.</p>

</div>
</div>
<a id="a4a5ba3275c8b0e048c0c34f7d01757c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a5ba3275c8b0e048c0c34f7d01757c0">&#9670;&nbsp;</a></span>sveExpandFpImmMul()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::sveExpandFpImmMul </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Expand 1-bit floating-point immediate to 0.5 or 2.0 (FMUL). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">imm</td><td>1-bit immediate. </td></tr>
    <tr><td class="paramname">size</td><td>Encoding of the vector element size. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Encoding of the expanded value. </dd></dl>

<p class="definition">Definition at line <a class="el" href="sve_8cc_source.html#l00936">936</a> of file <a class="el" href="sve_8cc_source.html">sve.cc</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="sve_8hh_source.html#l00841">ArmISA::SveComplexIdxOp::SveComplexIdxOp()</a>.</p>

</div>
</div>
<a id="a41ca56063ce260c6070e188bc6a5b16a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41ca56063ce260c6070e188bc6a5b16a">&#9670;&nbsp;</a></span>svePredTypeToStr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const char * ArmISA::svePredTypeToStr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a41eca30e9d158ffe1fc0245874e9f777">SvePredType</a>&#160;</td>
          <td class="paramname"><em>pt</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the specifier for the predication type <code>pt</code> as a string. </p>

<p class="definition">Definition at line <a class="el" href="sve_8cc_source.html#l00047">47</a> of file <a class="el" href="sve_8cc_source.html">sve.cc</a>.</p>

<p class="reference">References <a class="el" href="namespaceArmISA.html#a41eca30e9d158ffe1fc0245874e9f777a97c51054c5ed46d2f88641ac57ff6347">MERGE</a>, and <a class="el" href="namespaceArmISA.html#a41eca30e9d158ffe1fc0245874e9f777a529e9e0beb5f85d1f132917c1a09860c">ZERO</a>.</p>

<p class="reference">Referenced by <a class="el" href="sve_8cc_source.html#l00279">ArmISA::SveBinConstrPredOp::generateDisassembly()</a>.</p>

</div>
</div>
<a id="a848b73b2c927bdbdbbdb755e9cc46920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a848b73b2c927bdbdbbdb755e9cc46920">&#9670;&nbsp;</a></span>testPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::testPredicate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>nz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>v</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a>&#160;</td>
          <td class="paramname"><em>code</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00070">70</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00053">c</a>, <a class="el" href="ccregs_8hh_source.html#l00079">COND_AL</a>, <a class="el" href="ccregs_8hh_source.html#l00068">COND_CC</a>, <a class="el" href="ccregs_8hh_source.html#l00067">COND_CS</a>, <a class="el" href="ccregs_8hh_source.html#l00065">COND_EQ</a>, <a class="el" href="ccregs_8hh_source.html#l00075">COND_GE</a>, <a class="el" href="ccregs_8hh_source.html#l00077">COND_GT</a>, <a class="el" href="ccregs_8hh_source.html#l00073">COND_HI</a>, <a class="el" href="ccregs_8hh_source.html#l00078">COND_LE</a>, <a class="el" href="ccregs_8hh_source.html#l00074">COND_LS</a>, <a class="el" href="ccregs_8hh_source.html#l00076">COND_LT</a>, <a class="el" href="ccregs_8hh_source.html#l00069">COND_MI</a>, <a class="el" href="ccregs_8hh_source.html#l00066">COND_NE</a>, <a class="el" href="ccregs_8hh_source.html#l00070">COND_PL</a>, <a class="el" href="ccregs_8hh_source.html#l00080">COND_UC</a>, <a class="el" href="ccregs_8hh_source.html#l00072">COND_VC</a>, <a class="el" href="ccregs_8hh_source.html#l00071">COND_VS</a>, <a class="el" href="miscregs__types_8hh_source.html#l00429">n</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="miscregs__types_8hh_source.html#l00054">v</a>, <a class="el" href="miscregs__types_8hh_source.html#l00349">z</a>, and <a class="el" href="namespaceArmISA.html#aad9b06f78b7f4bde46377f6d83865d79">zeroRegisters()</a>.</p>

</div>
</div>
<a id="ad7da21b854bc88fc9ec3555260035fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7da21b854bc88fc9ec3555260035fdc">&#9670;&nbsp;</a></span>truncPage()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::truncPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2utility_8cc_source.html#l00459">459</a> of file <a class="el" href="arm_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa__traits_8hh_source.html#l00059">PageBytes</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00341">advancePC()</a>.</p>

</div>
</div>
<a id="aed4783414a4ae046bb75551deff7e829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed4783414a4ae046bb75551deff7e829">&#9670;&nbsp;</a></span>unflattenMiscReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::unflattenMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs_8cc_source.html#l01114">1114</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00611">mcrMrc14TrapToHyp()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00471">mcrMrc15TrapToHyp()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00661">mcrrMrrc15TrapToHyp()</a>, <a class="el" href="pmu_8cc_source.html#l00303">ArmISA::PMU::readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">ArmISA::ISA::readMiscReg()</a>, <a class="el" href="pmu_8cc_source.html#l00312">ArmISA::PMU::readMiscRegInt()</a>, <a class="el" href="pmu_8cc_source.html#l00194">ArmISA::PMU::setMiscReg()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>.</p>

</div>
</div>
<a id="a96d4abcb4b3f327a86ab2b7be31416bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d4abcb4b3f327a86ab2b7be31416bf">&#9670;&nbsp;</a></span>unknownMode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::unknownMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00718">718</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00605">MODE_ABORT</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00593">MODE_EL0T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00595">MODE_EL1H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00594">MODE_EL1T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00597">MODE_EL2H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00596">MODE_EL2T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00599">MODE_EL3H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00598">MODE_EL3T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00601">MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00606">MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00602">MODE_IRQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00604">MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00603">MODE_SVC</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00608">MODE_SYSTEM</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00607">MODE_UNDEFINED</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00600">MODE_USER</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00388">badMode()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01050">illegalExceptionReturn()</a>.</p>

</div>
</div>
<a id="ad19f25dd310b8de41075b2eab2342063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19f25dd310b8de41075b2eab2342063">&#9670;&nbsp;</a></span>unknownMode32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::unknownMode32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00744">744</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00605">MODE_ABORT</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00601">MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00606">MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00602">MODE_IRQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00604">MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00603">MODE_SVC</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00608">MODE_SYSTEM</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00607">MODE_UNDEFINED</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00600">MODE_USER</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00382">badMode32()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01099">ArmISA::ArmStaticInst::getPSTATEFromPSR()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01050">illegalExceptionReturn()</a>.</p>

</div>
</div>
<a id="af7e70e440dd9cc03c06a1d7f4b73488c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7e70e440dd9cc03c06a1d7f4b73488c">&#9670;&nbsp;</a></span>unsignedRecipEstimate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::unsignedRecipEstimate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00879">879</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, <a class="el" href="vfp_8cc_source.html#l00830">recipEstimate()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8hh_source.html#l00265">vfpFpToFixed()</a>.</p>

</div>
</div>
<a id="aa62b39367d5be97961d8c14b455e1939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa62b39367d5be97961d8c14b455e1939">&#9670;&nbsp;</a></span>unsignedRSqrtEstimate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::unsignedRSqrtEstimate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00804">804</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, <a class="el" href="vfp_8cc_source.html#l00743">recipSqrtEstimate()</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8hh_source.html#l00265">vfpFpToFixed()</a>.</p>

</div>
</div>
<a id="ad22532ea07dba2e61c4a0e5f31831b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad22532ea07dba2e61c4a0e5f31831b13">&#9670;&nbsp;</a></span>VAddrImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::VAddrImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00085">85</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa__traits_8hh_source.html#l00083">VAddrImplMask</a>.</p>

</div>
</div>
<a id="a0b4f98a8a9a38c145dabccb9eaabc12e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b4f98a8a9a38c145dabccb9eaabc12e">&#9670;&nbsp;</a></span>VAddrOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::VAddrOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00087">87</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa__traits_8hh_source.html#l00061">PageOffset</a>.</p>

</div>
</div>
<a id="a5faed722f41c670ce3f4b0c95d8c10c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5faed722f41c670ce3f4b0c95d8c10c5">&#9670;&nbsp;</a></span>VAddrVPN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::VAddrVPN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00086">86</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">References <a class="el" href="arm_2isa__traits_8hh_source.html#l00058">PageShift</a>.</p>

</div>
</div>
<a id="a6f4d9a1ca6d23a3aa4a96e9ba7630dc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4d9a1ca6d23a3aa4a96e9ba7630dc9">&#9670;&nbsp;</a></span>vcvtFpDFpH()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::vcvtFpDFpH </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ahp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00575">575</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, and <a class="el" href="vfp_8cc_source.html#l00395">vcvtFpFpH()</a>.</p>

</div>
</div>
<a id="a34ac3d768df562f35803807bdd65da2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34ac3d768df562f35803807bdd65da2d">&#9670;&nbsp;</a></span>vcvtFpFpH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::vcvtFpFpH </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ahp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>opBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isDouble</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00395">395</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">mask</a>, <a class="el" href="miscregs__types_8hh_source.html#l00073">mode</a>, <a class="el" href="sc__fxnum_8hh_source.html#l02270">sc_dt::neg()</a>, <a class="el" href="bitfield_8hh_source.html#l00157">replaceBits()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00421">rMode</a>, <a class="el" href="vfp_8hh_source.html#l00106">VfpRoundDown</a>, <a class="el" href="vfp_8hh_source.html#l00104">VfpRoundNearest</a>, and <a class="el" href="vfp_8hh_source.html#l00105">VfpRoundUpward</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8cc_source.html#l00575">vcvtFpDFpH()</a>, and <a class="el" href="vfp_8cc_source.html#l00567">vcvtFpSFpH()</a>.</p>

</div>
</div>
<a id="a3a178def6e2edd2779d329586ee2746f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a178def6e2edd2779d329586ee2746f">&#9670;&nbsp;</a></span>vcvtFpHFp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::vcvtFpHFp </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ahp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isDouble</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00583">583</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">mask</a>, <a class="el" href="sc__fxnum_8hh_source.html#l02270">sc_dt::neg()</a>, and <a class="el" href="bitfield_8hh_source.html#l00157">replaceBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8cc_source.html#l00645">vcvtFpHFpD()</a>, and <a class="el" href="vfp_8cc_source.html#l00655">vcvtFpHFpS()</a>.</p>

</div>
</div>
<a id="a7483ebfd9eaca6f6378861a8d2926bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7483ebfd9eaca6f6378861a8d2926bde">&#9670;&nbsp;</a></span>vcvtFpHFpD()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double ArmISA::vcvtFpHFpD </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ahp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00645">645</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, and <a class="el" href="vfp_8cc_source.html#l00583">vcvtFpHFp()</a>.</p>

</div>
</div>
<a id="a46d8df7001c4ca11ce504e5fd0e3dd08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46d8df7001c4ca11ce504e5fd0e3dd08">&#9670;&nbsp;</a></span>vcvtFpHFpS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">float ArmISA::vcvtFpHFpS </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ahp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00655">655</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, and <a class="el" href="vfp_8cc_source.html#l00583">vcvtFpHFp()</a>.</p>

</div>
</div>
<a id="a0963238992972950288734e7f6891cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0963238992972950288734e7f6891cae">&#9670;&nbsp;</a></span>vcvtFpSFpH()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::vcvtFpSFpH </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ahp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00567">567</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, and <a class="el" href="vfp_8cc_source.html#l00395">vcvtFpFpH()</a>.</p>

</div>
</div>
<a id="aacf36d675e995c7f08a110b4a1287626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacf36d675e995c7f08a110b4a1287626">&#9670;&nbsp;</a></span>vfp_modified_imm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::vfp_modified_imm </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#af0754743793ac27f62ea31d5b0cb3603">FpDataType</a>&#160;</td>
          <td class="paramname"><em>dtype</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pred__inst_8hh_source.html#l00166">166</a> of file <a class="el" href="pred__inst_8hh_source.html">pred_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="circlebuf_8test_8cc_source.html#l00044">data</a>, <a class="el" href="namespaceArmISA.html#af0754743793ac27f62ea31d5b0cb3603afe294cd6f9909150e9ab48cdebcc2caa">Fp16</a>, <a class="el" href="namespaceArmISA.html#af0754743793ac27f62ea31d5b0cb3603a50b21607e666f7582bcab10be3a30e13">Fp32</a>, <a class="el" href="namespaceArmISA.html#af0754743793ac27f62ea31d5b0cb3603a9827fcb63f1f5c7962e8056d676ede53">Fp64</a>, and <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

</div>
</div>
<a id="abfd58f81e92bb567093af00743fcaab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfd58f81e92bb567093af00743fcaab1">&#9670;&nbsp;</a></span>vfpFlushToZero() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::vfpFlushToZero </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType &amp;&#160;</td>
          <td class="paramname"><em>op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00140">140</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00450">flushToZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8hh_source.html#l00149">vfpFlushToZero()</a>.</p>

</div>
</div>
<a id="ab4d3ff290a08e46bda83c681205cff1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4d3ff290a08e46bda83c681205cff1e">&#9670;&nbsp;</a></span>vfpFlushToZero() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::vfpFlushToZero </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&#160;</td>
          <td class="paramname"><em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType &amp;&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType &amp;&#160;</td>
          <td class="paramname"><em>op2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00149">149</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00140">vfpFlushToZero()</a>.</p>

</div>
</div>
<a id="a471431ff72bf60aadb048fc5e40a34d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a471431ff72bf60aadb048fc5e40a34d7">&#9670;&nbsp;</a></span>vfpFpToFixed()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::vfpFpToFixed </td>
          <td>(</td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isSigned</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>useRmode</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244ef">VfpRoundingMode</a>&#160;</td>
          <td class="paramname"><em>roundMode</em> = <code><a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244efa0f0dc9dd6aa221282eb2d2a150bb0cf4">VfpRoundZero</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>aarch64</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8hh_source.html#l00265">265</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2types_8hh_source.html#l00091">aarch64</a>, <a class="el" href="vfp_8hh_source.html#l00091">FeAllExceptions</a>, <a class="el" href="vfp_8hh_source.html#l00087">FeInexact</a>, <a class="el" href="vfp_8hh_source.html#l00088">FeInvalid</a>, <a class="el" href="vfp_8hh_source.html#l00096">FeRoundDown</a>, <a class="el" href="vfp_8hh_source.html#l00097">FeRoundNearest</a>, <a class="el" href="vfp_8hh_source.html#l00099">FeRoundUpward</a>, <a class="el" href="vfp_8hh_source.html#l00098">FeRoundZero</a>, <a class="el" href="decl_8hh_source.html#l00537">HsailISA::fpclassify()</a>, <a class="el" href="vfp_8cc_source.html#l00843">fpRecipEstimate()</a>, <a class="el" href="vfp_8cc_source.html#l00761">fprSqrtEstimate()</a>, <a class="el" href="vfp_8cc_source.html#l00895">fpStandardFPSCRValue()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00142">imm</a>, <a class="el" href="base_2types_8hh_source.html#l00052">LL</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">mask</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00080">X86ISA::op</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="vfp_8hh_source.html#l00258">setFPExceptions()</a>, <a class="el" href="vfp_8cc_source.html#l00879">unsignedRecipEstimate()</a>, <a class="el" href="vfp_8cc_source.html#l00804">unsignedRSqrtEstimate()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>, <a class="el" href="vfp_8hh_source.html#l00108">VfpRoundAway</a>, <a class="el" href="vfp_8hh_source.html#l00106">VfpRoundDown</a>, <a class="el" href="vfp_8hh_source.html#l00104">VfpRoundNearest</a>, <a class="el" href="vfp_8hh_source.html#l00105">VfpRoundUpward</a>, <a class="el" href="vfp_8hh_source.html#l00107">VfpRoundZero</a>, <a class="el" href="vfp_8cc_source.html#l00722">vfpSFixedToFpD()</a>, <a class="el" href="vfp_8cc_source.html#l00683">vfpSFixedToFpS()</a>, <a class="el" href="vfp_8cc_source.html#l00703">vfpUFixedToFpD()</a>, <a class="el" href="vfp_8cc_source.html#l00665">vfpUFixedToFpS()</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00071">width</a>.</p>

</div>
</div>
<a id="adb14fcae01a7c5c1ab1a9d86947ba870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb14fcae01a7c5c1ab1a9d86947ba870">&#9670;&nbsp;</a></span>vfpSFixedToFpD()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double ArmISA::vfpSFixedToFpD </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00722">722</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00091">FeAllExceptions</a>, <a class="el" href="vfp_8hh_source.html#l00097">FeRoundNearest</a>, <a class="el" href="vfp_8cc_source.html#l00292">fixDivDest()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">mask</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00094">X86ISA::scale</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8hh_source.html#l00265">vfpFpToFixed()</a>.</p>

</div>
</div>
<a id="a933171e1bbfe85524c0e71d062f818d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a933171e1bbfe85524c0e71d062f818d1">&#9670;&nbsp;</a></span>vfpSFixedToFpS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">float ArmISA::vfpSFixedToFpS </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00683">683</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00091">FeAllExceptions</a>, <a class="el" href="vfp_8hh_source.html#l00097">FeRoundNearest</a>, <a class="el" href="vfp_8cc_source.html#l00292">fixDivDest()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">mask</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00094">X86ISA::scale</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8hh_source.html#l00265">vfpFpToFixed()</a>.</p>

</div>
</div>
<a id="a412bc88bf2f6d3a16ef180a01059c9ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a412bc88bf2f6d3a16ef180a01059c9ca">&#9670;&nbsp;</a></span>vfpUFixedToFpD()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double ArmISA::vfpUFixedToFpD </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00703">703</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00091">FeAllExceptions</a>, <a class="el" href="vfp_8hh_source.html#l00097">FeRoundNearest</a>, <a class="el" href="vfp_8cc_source.html#l00292">fixDivDest()</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00094">X86ISA::scale</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8hh_source.html#l00265">vfpFpToFixed()</a>.</p>

</div>
</div>
<a id="aad316680e98a6e9b4716109350e13913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad316680e98a6e9b4716109350e13913">&#9670;&nbsp;</a></span>vfpUFixedToFpS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">float ArmISA::vfpUFixedToFpS </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="vfp_8cc_source.html#l00665">665</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p class="reference">References <a class="el" href="vfp_8hh_source.html#l00091">FeAllExceptions</a>, <a class="el" href="vfp_8hh_source.html#l00097">FeRoundNearest</a>, <a class="el" href="vfp_8cc_source.html#l00292">fixDivDest()</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00094">X86ISA::scale</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8hh_source.html#l00265">vfpFpToFixed()</a>.</p>

</div>
</div>
<a id="a36d997acf205055516cd9186ba7036ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36d997acf205055516cd9186ba7036ab">&#9670;&nbsp;</a></span>virtvalid()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::virtvalid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>vaddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2vtophys_8cc_source.html#l00108">108</a> of file <a class="el" href="arm_2vtophys_8cc_source.html">vtophys.cc</a>.</p>

<p class="reference">References <a class="el" href="arm_2vtophys_8cc_source.html#l00068">try_translate()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00182">ArmISA::RemoteGDB::acc()</a>, and <a class="el" href="arm_2vtophys_8hh_source.html#l00043">PteAddr()</a>.</p>

</div>
</div>
<a id="a20218e65060ae190a898b26aaefc467d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20218e65060ae190a898b26aaefc467d">&#9670;&nbsp;</a></span>vtophys() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::vtophys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>vaddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2vtophys_8cc_source.html#l00062">62</a> of file <a class="el" href="arm_2vtophys_8cc_source.html">vtophys.cc</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00175">fatal</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2vtophys_8hh_source.html#l00043">PteAddr()</a>.</p>

</div>
</div>
<a id="a29e7c04a0c09d8666fdd63ca2dd2fda3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29e7c04a0c09d8666fdd63ca2dd2fda3">&#9670;&nbsp;</a></span>vtophys() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::vtophys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>vaddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2vtophys_8cc_source.html#l00097">97</a> of file <a class="el" href="arm_2vtophys_8cc_source.html">vtophys.cc</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="arm_2vtophys_8cc_source.html#l00068">try_translate()</a>.</p>

</div>
</div>
<a id="ab2bd1fb8f7f2025cb5ca645c82c04ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2bd1fb8f7f2025cb5ca645c82c04ae8">&#9670;&nbsp;</a></span>writeVecElem()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::writeVecElem </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structArmISA_1_1VReg.html">VReg</a> *&#160;</td>
          <td class="paramname"><em>dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a141b82638784c86e05cb062575ea850a">XReg</a>&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>eSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write a single NEON vector element leaving the others untouched. </p>

<p class="definition">Definition at line <a class="el" href="neon64__mem_8hh_source.html#l00060">60</a> of file <a class="el" href="neon64__mem_8hh_source.html">neon64_mem.hh</a>.</p>

<p class="reference">References <a class="el" href="neon64__mem_8hh_source.html#l00054">ArmISA::VReg::hi</a>, and <a class="el" href="neon64__mem_8hh_source.html#l00055">ArmISA::VReg::lo</a>.</p>

</div>
</div>
<a id="aad9b06f78b7f4bde46377f6d83865d79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad9b06f78b7f4bde46377f6d83865d79">&#9670;&nbsp;</a></span>zeroRegisters()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class TC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::zeroRegisters </td>
          <td>(</td>
          <td class="paramtype">TC *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to insure <a class="el" href="classArmISA_1_1ISA.html">ISA</a> semantics about 0 registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tc</td><td>The thread context. </td></tr>
  </table>
  </dd>
</dl>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00070">testPredicate()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a6f0a7b59bfa9544f3d21fb56433497cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f0a7b59bfa9544f3d21fb56433497cc">&#9670;&nbsp;</a></span>a</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 1 &gt; ArmISA::a</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00065">65</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="addr__range_8hh_source.html#l00479">AddrRange::addIntlvBits()</a>, <a class="el" href="crypto_8cc_source.html#l00166">ArmISA::Crypto::aesFFMul()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00984">sc_dt::sc_uint_subref_r::and_reduce()</a>, <a class="el" href="sc__int__base_8hh_source.html#l01073">sc_dt::sc_int_subref_r::and_reduce()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00214">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::assign_()</a>, <a class="el" href="smmu__v3__slaveifc_8cc_source.html#l00172">SMMUv3SlaveInterface::atsSlaveRecvAtomic()</a>, <a class="el" href="tage__sc__l_8cc_source.html#l00305">TAGE_SC_L_TAGE::calcDep()</a>, <a class="el" href="kvm_2gic_8cc_source.html#l00314">MuxingKvmGic::clearBankedDistRange()</a>, <a class="el" href="kvm_2gic_8cc_source.html#l00331">MuxingKvmGic::clearDistRange()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l00397">sc_dt::sc_bitref&lt; X &gt;::clone()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l01288">SMMUTranslationProcess::completePrefetch()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l01226">SMMUTranslationProcess::completeTransaction()</a>, <a class="el" href="i8254xGBe_8hh_source.html#l00488">IGbE::TxDescCache::completionWriteback()</a>, <a class="el" href="sc__bv__base_8cc_source.html#l00159">sc_dt::convert_to_bin()</a>, <a class="el" href="sc__bv__base_8cc_source.html#l00222">sc_dt::convert_to_fmt()</a>, <a class="el" href="kvm_2gic_8cc_source.html#l00305">MuxingKvmGic::copyBankedDistRange()</a>, <a class="el" href="kvm_2gic_8cc_source.html#l00323">MuxingKvmGic::copyDistRange()</a>, <a class="el" href="sparc_2tlb_8hh_source.html#l00164">SparcISA::TLB::demapPage()</a>, <a class="el" href="smmu__v3__proc_8cc_source.html#l00126">SMMUProcess::doDelay()</a>, <a class="el" href="smmu__v3__proc_8cc_source.html#l00071">SMMUProcess::doRead()</a>, <a class="el" href="gic__v3__its_8cc_source.html#l00088">ItsProcess::doRead()</a>, <a class="el" href="smmu__v3__proc_8cc_source.html#l00138">SMMUProcess::doSleep()</a>, <a class="el" href="smmu__v3__proc_8cc_source.html#l00100">SMMUProcess::doWrite()</a>, <a class="el" href="gic__v3__its_8cc_source.html#l00112">ItsProcess::doWrite()</a>, <a class="el" href="amo_8hh_source.html#l00130">RiscvISA::AtomicGenericOp&lt; T &gt;::execute()</a>, <a class="el" href="mem64_8hh_source.html#l00282">ArmISA::AtomicGeneric2Op&lt; T &gt;::execute()</a>, <a class="el" href="mem64_8hh_source.html#l00302">ArmISA::AtomicGeneric3Op&lt; T &gt;::execute()</a>, <a class="el" href="mem64_8hh_source.html#l00324">ArmISA::AtomicGenericPair3Op&lt; T &gt;::execute()</a>, <a class="el" href="scfx__ieee_8hh_source.html#l00210">sc_dt::scfx_ieee_double::exponent()</a>, <a class="el" href="scfx__ieee_8hh_source.html#l00496">sc_dt::scfx_ieee_float::exponent()</a>, <a class="el" href="tage__sc__l_8cc_source.html#l00199">TAGE_SC_L_TAGE::F()</a>, <a class="el" href="fplib_8cc_source.html#l04829">fp16_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l00521">fp16_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l04849">fp32_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l00531">fp32_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l04869">fp64_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l00541">fp64_process_NaN()</a>, <a class="el" href="vfp_8hh_source.html#l00639">fpMax()</a>, <a class="el" href="vfp_8hh_source.html#l00622">fpMaxNum()</a>, <a class="el" href="vfp_8hh_source.html#l00667">fpMin()</a>, <a class="el" href="vfp_8hh_source.html#l00650">fpMinNum()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00541">MultiperspectivePerceptron::ACYCLIC::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00589">MultiperspectivePerceptron::MODHIST::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00764">MultiperspectivePerceptron::MODPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00863">MultiperspectivePerceptron::GHISTMODPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00982">MultiperspectivePerceptron::SGHISTPATH::getHash()</a>, <a class="el" href="cpu_2simple_2atomic_8hh_source.html#l00180">AtomicSimpleCPU::getInstPort()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00089">MPP_TAGE::handleAllocAndUReset()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00497">MultiperspectivePerceptron::GHIST::hash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00067">MultiperspectivePerceptron::MPPBranchInfo::hash1()</a>, <a class="el" href="sim_2system_8cc_source.html#l00331">System::initState()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00234">QTIsaac&lt; ALPHA &gt;::isaac()</a>, <a class="el" href="mem_2port_8hh_source.html#l00111">MasterPort::isSnooping()</a>, <a class="el" href="cpu_2simple_2timing_8hh_source.html#l00311">TimingSimpleCPU::isSquashed()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00617">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::lrotate()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00641">sc_dt::lrotate()</a>, <a class="el" href="smmu__v3__cmdexec_8cc_source.html#l00046">SMMUCommandExecProcess::main()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00135">SMMUTranslationProcess::main()</a>, <a class="el" href="gic__v3__its_8cc_source.html#l00337">ItsCommand::main()</a>, <a class="el" href="scfx__ieee_8hh_source.html#l00235">sc_dt::scfx_ieee_double::mantissa1()</a>, <a class="el" href="memory__image_8hh_source.html#l00126">MemoryImage::mask()</a>, <a class="el" href="smmu__v3_8cc_source.html#l00146">SMMUv3::masterRecvReqRetry()</a>, <a class="el" href="smmu__v3_8cc_source.html#l00192">SMMUv3::masterTableWalkRecvReqRetry()</a>, <a class="el" href="mathexpr_8cc_source.html#l00049">MathExpr::MathExpr()</a>, <a class="el" href="memory__image_8hh_source.html#l00121">MemoryImage::offset()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00358">sc_dt::operator&amp;()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00325">sc_dt::operator&amp;=()</a>, <a class="el" href="mem__dep__unit_8hh_source.html#l00056">SNHash::operator()()</a>, <a class="el" href="inet_8cc_source.html#l00133">Net::operator&lt;&lt;()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00598">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::operator&lt;&lt;()</a>, <a class="el" href="scx__signal__int_8h_source.html#l01001">sc_core::operator&lt;&lt;()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l01981">sc_dt::sc_bitref&lt; X &gt;::operator=()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00573">sc_dt::sc_uint_base::operator=()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00606">sc_dt::sc_int_base::operator=()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l00879">sc_dt::sc_subref&lt; X &gt;::operator=()</a>, <a class="el" href="sc__unsigned_8hh_source.html#l00926">sc_dt::sc_unsigned::operator=()</a>, <a class="el" href="sc__signed_8hh_source.html#l01019">sc_dt::sc_signed::operator=()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00608">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::operator&gt;&gt;()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00540">sc_dt::operator^()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00507">sc_dt::operator^=()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00449">sc_dt::operator|()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00416">sc_dt::operator|=()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00316">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::operator~()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00990">sc_dt::sc_uint_subref_r::or_reduce()</a>, <a class="el" href="sc__int__base_8hh_source.html#l01080">sc_dt::sc_int_subref_r::or_reduce()</a>, <a class="el" href="sc__fxval_8cc_source.html#l00290">sc_dt::print_other()</a>, <a class="el" href="mem_2port_8cc_source.html#l00099">MasterPort::printAddr()</a>, <a class="el" href="stack__dist__calc_8cc_source.html#l00565">StackDistCalc::printStack()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="smmu__v3_8cc_source.html#l00368">SMMUv3::processCommands()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00135">QTIsaac&lt; ALPHA &gt;::randinit()</a>, <a class="el" href="smmu__v3__slaveifc_8cc_source.html#l00124">SMMUv3SlaveInterface::recvAtomic()</a>, <a class="el" href="gic__v3__its_8cc_source.html#l01117">Gicv3Its::recvReqRetry()</a>, <a class="el" href="addr__range_8hh_source.html#l00449">AddrRange::removeIntlvBits()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00683">sc_dt::reverse()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00650">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::rrotate()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00674">sc_dt::rrotate()</a>, <a class="el" href="sc__fxval_8hh_source.html#l00931">sc_dt::rshift()</a>, <a class="el" href="functions_8hh_source.html#l00040">sc_dt::sc_abs()</a>, <a class="el" href="sc__fxnum_8hh_source.html#l01212">sc_dt::sc_fxnum_bitref::sc_fxnum_bitref()</a>, <a class="el" href="sc__fxnum_8hh_source.html#l01403">sc_dt::sc_fxnum_fast_bitref::sc_fxnum_fast_bitref()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00569">sc_dt::sc_int_base::sc_int_base()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00403">sc_dt::sc_int_subref::sc_int_subref()</a>, <a class="el" href="unit_2data_2general_2concat__port_2stimgen_8h_source.html#l00044">SC_MODULE()</a>, <a class="el" href="sc__signed_8hh_source.html#l00922">sc_dt::sc_signed_subref::sc_signed_subref()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00538">sc_dt::sc_uint_base::sc_uint_base()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00385">sc_dt::sc_uint_subref::sc_uint_subref()</a>, <a class="el" href="sc__unsigned_8hh_source.html#l00833">sc_dt::sc_unsigned_subref::sc_unsigned_subref()</a>, <a class="el" href="scfx__utils_8hh_source.html#l00230">sc_dt::scfx_is_equal()</a>, <a class="el" href="scfx__rep_8cc_source.html#l00106">sc_dt::scfx_rep::scfx_rep()</a>, <a class="el" href="dmi_8hh_source.html#l00086">tlm::tlm_dmi::set_granted_access()</a>, <a class="el" href="insttracer_8hh_source.html#l00172">Trace::InstRecord::setMem()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00220">QTIsaac&lt; ALPHA &gt;::shuffle()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00110">QTIsaac&lt; ALPHA &gt;::srand()</a>, <a class="el" href="byteswap_8hh_source.html#l00128">swap_byte()</a>, <a class="el" href="sim_2system_8cc_source.html#l00091">System::System()</a>, <a class="el" href="gic__v3__its_8cc_source.html#l00136">ItsProcess::terminate()</a>, <a class="el" href="addr__range_8test_8cc_source.html#l00285">TEST()</a>, <a class="el" href="endian__conv_8hh_source.html#l00913">tlm::tlm_to_hostendian_single()</a>, <a class="el" href="sc__bit_8hh_source.html#l00218">sc_dt::sc_bit::to_char()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l01040">sc_dt::sc_uint_subref_r::to_double()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l01004">sc_dt::sc_uint_subref_r::to_int()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l01028">sc_dt::sc_uint_subref_r::to_int64()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l01016">sc_dt::sc_uint_subref_r::to_long()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l01048">sc_dt::sc_uint_subref_r::to_string()</a>, <a class="el" href="sc__int__base_8hh_source.html#l01149">sc_dt::sc_int_subref_r::to_string()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l01010">sc_dt::sc_uint_subref_r::to_uint()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l01034">sc_dt::sc_uint_subref_r::to_uint64()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l01022">sc_dt::sc_uint_subref_r::to_ulong()</a>, <a class="el" href="scfx__ieee_8hh_source.html#l00598">sc_dt::uint64_to_double()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00609">MultiperspectivePerceptron::update()</a>, <a class="el" href="stack__dist__calc_8cc_source.html#l00534">StackDistCalc::verifyStackDist()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00409">SparcISA::TLB::writeSfsr()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00996">sc_dt::sc_uint_subref_r::xor_reduce()</a>, <a class="el" href="sc__int__base_8hh_source.html#l01087">sc_dt::sc_int_subref_r::xor_reduce()</a>, <a class="el" href="datatypes_2int_2arith_2arith03_2isaac_8h_source.html#l00054">QTIsaac&lt; ALPHA &gt;::randctx::~randctx()</a>, <a class="el" href="sc__fxnum_8hh_source.html#l01896">sc_dt::sc_fxnum_fast_subref::~sc_fxnum_fast_subref()</a>, and <a class="el" href="sc__fxnum_8hh_source.html#l01604">sc_dt::sc_fxnum_subref::~sc_fxnum_subref()</a>.</p>

</div>
</div>
<a id="aa9c06d113899e4649a4086ad0b04d7fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9c06d113899e4649a4086ad0b04d7fa">&#9670;&nbsp;</a></span>a1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 22 &gt; ArmISA::a1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00474">474</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="tage__sc__l_8cc_source.html#l00199">TAGE_SC_L_TAGE::F()</a>, <a class="el" href="fplib_8cc_source.html#l00168">mul62x62()</a>, and <a class="el" href="synth_2bubble_2display_8h_source.html#l00050">SC_MODULE()</a>.</p>

</div>
</div>
<a id="a79293aabe9972f917d751c5072e55a48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79293aabe9972f917d751c5072e55a48">&#9670;&nbsp;</a></span>aarch64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;34&gt; ArmISA::aarch64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00091">91</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2types_8hh_source.html#l00213">EndBitUnion()</a>, <a class="el" href="semihosting_8cc_source.html#l00270">ArmSemihosting::readString()</a>, <a class="el" href="semihosting_8cc_source.html#l00646">ArmSemihosting::semiExit()</a>, and <a class="el" href="vfp_8hh_source.html#l00265">vfpFpToFixed()</a>.</p>

</div>
</div>
<a id="a2ff7ab94a25cccfaf6a75bfd0d270ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ff7ab94a25cccfaf6a75bfd0d270ece">&#9670;&nbsp;</a></span>advsimd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 20&gt; ArmISA::advsimd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00174">174</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">ArmISA::ArmStaticInst::disabledFault()</a>.</p>

</div>
</div>
<a id="aa0ba98a18c67a4d2fcf9bd3a5161f837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0ba98a18c67a4d2fcf9bd3a5161f837">&#9670;&nbsp;</a></span>advSimdHalfPrecision</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 20&gt; ArmISA::advSimdHalfPrecision</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00455">455</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a945a4846cd2b59d0fcc04848b7015179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945a4846cd2b59d0fcc04848b7015179">&#9670;&nbsp;</a></span>advSimdInteger</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; ArmISA::advSimdInteger</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00453">453</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="acf082f5ed60dd8842de820e4ef3357b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf082f5ed60dd8842de820e4ef3357b5">&#9670;&nbsp;</a></span>advSimdLoadStore</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; ArmISA::advSimdLoadStore</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00452">452</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aa50bb95a6c7e283a7ae43340c635f808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50bb95a6c7e283a7ae43340c635f808">&#9670;&nbsp;</a></span>advSimdRegisters</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::advSimdRegisters</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00439">439</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a4feb0de0c7c142f4c2ddc442725f785c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4feb0de0c7c142f4c2ddc442725f785c">&#9670;&nbsp;</a></span>advSimdSinglePrecision</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; ArmISA::advSimdSinglePrecision</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00454">454</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a8dd49ea0a5cca000c463367216530a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dd49ea0a5cca000c463367216530a47">&#9670;&nbsp;</a></span>aes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; ArmISA::aes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00103">103</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ac94a24b9835c2023b09a190233209c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac94a24b9835c2023b09a190233209c1c">&#9670;&nbsp;</a></span>afe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29&gt; ArmISA::afe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00316">316</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ac004a1b7f5618380e9acae7a8b5a7b8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac004a1b7f5618380e9acae7a8b5a7b8f">&#9670;&nbsp;</a></span>ahp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;26&gt; ArmISA::ahp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00424">424</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a388725d27a971f64084c93973fe94133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a388725d27a971f64084c93973fe94133">&#9670;&nbsp;</a></span>aif</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8, 6&gt; ArmISA::aif</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00068">68</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a0218c19cdf1635bc86071cbc6535d352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0218c19cdf1635bc86071cbc6535d352">&#9670;&nbsp;</a></span>amo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; ArmISA::amo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00267">267</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ab5f3c26cc947a1aa257addd3d34d9c9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5f3c26cc947a1aa257addd3d34d9c9d">&#9670;&nbsp;</a></span>amu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;47, 44&gt; ArmISA::amu</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00168">168</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a45dcfabb28a1fdd2bb05092b68eab15a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45dcfabb28a1fdd2bb05092b68eab15a">&#9670;&nbsp;</a></span>apa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; ArmISA::apa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00116">116</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ab13510bc2abebd7865eaad617440acf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab13510bc2abebd7865eaad617440acf0">&#9670;&nbsp;</a></span>api</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; ArmISA::api</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00115">115</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ad6acec0092522e2680151f7f4cfe11dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6acec0092522e2680151f7f4cfe11dc">&#9670;&nbsp;</a></span>ApsrMask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t ArmISA::ApsrMask = <a class="el" href="namespaceArmISA.html#afc6f213ea883270c5134042145dc46ab">CpsrMaskQ</a> | <a class="el" href="namespaceArmISA.html#a80d267d0f13d7a70313f3c2e7ed390c7">CondCodesMask</a> | 0x000001D0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01884">1884</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a id="ad505c1fded4c260b0e96e86fac7e7a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad505c1fded4c260b0e96e86fac7e7a89">&#9670;&nbsp;</a></span>ArgumentReg0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::ArgumentReg0 = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00116">116</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2process_8cc_source.html#l00254">ArmProcess::argsInit()</a>, <a class="el" href="arch_2power_2linux_2process_8cc_source.html#l00472">PowerLinuxProcess::getSyscallArg()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00276">PowerProcess::getSyscallArg()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00477">ArmProcess32::getSyscallArg()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00484">ArmProcess64::getSyscallArg()</a>, <a class="el" href="arch_2power_2linux_2process_8cc_source.html#l00481">PowerLinuxProcess::setSyscallArg()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00283">PowerProcess::setSyscallArg()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00517">ArmProcess32::setSyscallArg()</a>, and <a class="el" href="arch_2arm_2process_8cc_source.html#l00524">ArmProcess64::setSyscallArg()</a>.</p>

</div>
</div>
<a id="a140cfd1abc4c6a5b8ac7e593f4ebcd74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a140cfd1abc4c6a5b8ac7e593f4ebcd74">&#9670;&nbsp;</a></span>ArgumentReg1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::ArgumentReg1 = 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00117">117</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2process_8cc_source.html#l00254">ArmProcess::argsInit()</a>.</p>

</div>
</div>
<a id="a151af159205abf8eb8c8cf69c1081362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a151af159205abf8eb8c8cf69c1081362">&#9670;&nbsp;</a></span>ArgumentReg2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::ArgumentReg2 = 2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00118">118</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2process_8cc_source.html#l00254">ArmProcess::argsInit()</a>.</p>

</div>
</div>
<a id="aa75bea08f99542e3491612ffaa50aec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa75bea08f99542e3491612ffaa50aec4">&#9670;&nbsp;</a></span>ArgumentReg3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::ArgumentReg3 = 3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00119">119</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="abda77ef82f39c85290b32b74bb61cab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abda77ef82f39c85290b32b74bb61cab9">&#9670;&nbsp;</a></span>as</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 36 &gt; ArmISA::as</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00481">481</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a3d22c3e39c64566fa3b07711acf3a493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d22c3e39c64566fa3b07711acf3a493">&#9670;&nbsp;</a></span>asedis</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31&gt; ArmISA::asedis</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00391">391</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aaff4c7c57057268242cad9e94c8ff5d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff4c7c57057268242cad9e94c8ff5d7">&#9670;&nbsp;</a></span>asid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::asid</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00587">587</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="table__walker_8hh_source.html#l00898">ArmISA::TableWalker::haveLargeAsid64()</a>, <a class="el" href="cpu_2simple_2timing_8cc_source.html#l00565">TimingSimpleCPU::initiateMemAMO()</a>, <a class="el" href="cpu_2simple_2timing_8cc_source.html#l00419">TimingSimpleCPU::initiateMemRead()</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00200">ArmISA::TlbEntry::match()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00076">ArmISA::TLBIASID::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00088">ArmISA::ITLBIASID::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00094">ArmISA::DTLBIASID::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00126">ArmISA::TLBIMVA::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00143">ArmISA::ITLBIMVA::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00150">ArmISA::DTLBIMVA::operator()()</a>, <a class="el" href="request_8hh_source.html#l00744">Request::setAsid()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, <a class="el" href="request_8hh_source.html#l00529">Request::setVirt()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00650">SMMUTranslationProcess::walkCacheLookup()</a>, <a class="el" href="cpu_2simple_2timing_8cc_source.html#l00497">TimingSimpleCPU::writeMem()</a>, <a class="el" href="smmu__v3__caches_8hh_source.html#l00173">ARMArchTLB::~ARMArchTLB()</a>, <a class="el" href="smmu__v3__caches_8hh_source.html#l00125">SMMUTLB::~SMMUTLB()</a>, and <a class="el" href="smmu__v3__caches_8hh_source.html#l00307">WalkCache::~WalkCache()</a>.</p>

</div>
</div>
<a id="a9b5ff680f1b55d1483a5457346b10684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b5ff680f1b55d1483a5457346b10684">&#9670;&nbsp;</a></span>asidbits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; ArmISA::asidbits</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00131">131</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a8728270df2de2c2b050d8218731304ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8728270df2de2c2b050d8218731304ec">&#9670;&nbsp;</a></span>at</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;35, 32&gt; ArmISA::at</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00153">153</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l01226">HsailISA::AtomicInstBase&lt; MemDataType::OperandType, AddrOperandType, NumSrcOperands, HasDst &gt;::AtomicInstBase()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l01691">HsailISA::constructAtomic()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l01753">HsailISA::decodeAtomic()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l01766">HsailISA::decodeAtomicNoRet()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l00221">HsailISA::LdInstBase&lt; MemDataType::CType, DestDataType::OperandType, AddrOperandType &gt;::LdInstBase()</a>, <a class="el" href="operand_8hh_source.html#l00467">RegOrImmOperand&lt; RegOperand, T &gt;::RegOrImmOperand()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l00791">HsailISA::StInstBase&lt; MemDataType, SrcDataType::OperandType, AddrOperandType &gt;::StInstBase()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01103">X86KvmCPU::updateThreadContextMSRs()</a>.</p>

</div>
</div>
<a id="a57c35130f8fc109231a650d4868fe796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57c35130f8fc109231a650d4868fe796">&#9670;&nbsp;</a></span>atomic</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 20&gt; ArmISA::atomic</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00099">99</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="sim_2system_8hh_source.html#l00139">System::isAtomicMode()</a>, and <a class="el" href="memtest_8cc_source.html#l00073">MemTest::sendPkt()</a>.</p>

</div>
</div>
<a id="a0ff9290207eddeb5cf7bfc3fa0c9cd14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ff9290207eddeb5cf7bfc3fa0c9cd14">&#9670;&nbsp;</a></span>attr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::attr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00625">625</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="object_8cc_source.html#l00208">sc_gem5::Object::get_attribute()</a>, <a class="el" href="cpu_2kvm_2device_8cc_source.html#l00062">KvmDevice::getAttrPtr()</a>, <a class="el" href="kvm_2gic_8cc_source.html#l00113">KvmKernelGicV2::getGicReg()</a>, <a class="el" href="cpu_2kvm_2device_8cc_source.html#l00102">KvmDevice::hasAttr()</a>, <a class="el" href="arch_2x86_2system_8cc_source.html#l00062">X86ISA::installSegDesc()</a>, <a class="el" href="table__walker_8cc_source.html#l01377">ArmISA::TableWalker::memAttrsAArch64()</a>, <a class="el" href="table__walker_8cc_source.html#l01251">ArmISA::TableWalker::memAttrsLPAE()</a>, <a class="el" href="sc__attr_8cc_source.html#l00082">sc_core::sc_attr_cltn::operator[]()</a>, <a class="el" href="sc__attr_8cc_source.html#l00100">sc_core::sc_attr_cltn::remove()</a>, <a class="el" href="cpu_2kvm_2device_8hh_source.html#l00094">KvmDevice::setAttr()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00343">ArmISA::TLB::setAttr()</a>, <a class="el" href="cpu_2kvm_2device_8cc_source.html#l00082">KvmDevice::setAttrPtr()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00992">setContextSegment()</a>, <a class="el" href="kvm_2gic_8cc_source.html#l00127">KvmKernelGicV2::setGicReg()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00712">setKvmSegmentReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, and <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>.</p>

</div>
</div>
<a id="a681a09b095a83c45c15e96687e5ecaa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a681a09b095a83c45c15e96687e5ecaa3">&#9670;&nbsp;</a></span>aw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; ArmISA::aw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00306">306</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a29719d011b23c89180048e7a7d13542e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29719d011b23c89180048e7a7d13542e">&#9670;&nbsp;</a></span>b</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; ArmISA::b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00355">355</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="crypto_8cc_source.html#l00166">ArmISA::Crypto::aesFFMul()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00239">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::assign_()</a>, <a class="el" href="sc__bit_8hh_source.html#l00328">sc_dt::b_and()</a>, <a class="el" href="sc__bit_8hh_source.html#l00329">sc_dt::b_or()</a>, <a class="el" href="sc__bit_8hh_source.html#l00330">sc_dt::b_xor()</a>, <a class="el" href="intmath_8hh_source.html#l00153">divCeil()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00277">BaseDynInst&lt; Impl &gt;::effAddrValid()</a>, <a class="el" href="systemc_2core_2scheduler_8hh_source.html#l00357">sc_gem5::Scheduler::elaborationDone()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02129">execveFunc()</a>, <a class="el" href="systemc_2core_2port_8cc_source.html#l00096">sc_gem5::Port::finalize()</a>, <a class="el" href="operand_8cc_source.html#l00213">findRegDataType()</a>, <a class="el" href="fplib_8cc_source.html#l01924">fp16_scale()</a>, <a class="el" href="fplib_8cc_source.html#l01958">fp32_scale()</a>, <a class="el" href="fplib_8cc_source.html#l01992">fp64_scale()</a>, <a class="el" href="vfp_8hh_source.html#l00478">fpAdd()</a>, <a class="el" href="vfp_8hh_source.html#l00497">fpAddD()</a>, <a class="el" href="vfp_8hh_source.html#l00491">fpAddS()</a>, <a class="el" href="vfp_8hh_source.html#l00528">fpDiv()</a>, <a class="el" href="vfp_8hh_source.html#l00521">fpDivD()</a>, <a class="el" href="vfp_8hh_source.html#l00515">fpDivS()</a>, <a class="el" href="vfp_8hh_source.html#l00639">fpMax()</a>, <a class="el" href="vfp_8hh_source.html#l00622">fpMaxNum()</a>, <a class="el" href="vfp_8hh_source.html#l00667">fpMin()</a>, <a class="el" href="vfp_8hh_source.html#l00650">fpMinNum()</a>, <a class="el" href="vfp_8hh_source.html#l00569">fpMul()</a>, <a class="el" href="vfp_8hh_source.html#l00581">fpMulD()</a>, <a class="el" href="vfp_8hh_source.html#l00575">fpMulS()</a>, <a class="el" href="vfp_8hh_source.html#l00700">fpRecps()</a>, <a class="el" href="vfp_8hh_source.html#l00743">fpRecpsS()</a>, <a class="el" href="vfp_8hh_source.html#l00678">fpRSqrts()</a>, <a class="el" href="vfp_8hh_source.html#l00722">fpRSqrtsS()</a>, <a class="el" href="vfp_8hh_source.html#l00485">fpSub()</a>, <a class="el" href="vfp_8hh_source.html#l00509">fpSubD()</a>, <a class="el" href="vfp_8hh_source.html#l00503">fpSubS()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00771">sc_dt::sc_fxnum_fast::get_slice()</a>, <a class="el" href="dev_2pci_2device_8hh_source.html#l00162">PciDevice::getBAR()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00508">BaseRemoteGDB::getbyte()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00589">MultiperspectivePerceptron::MODHIST::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00982">MultiperspectivePerceptron::SGHISTPATH::getHash()</a>, <a class="el" href="Network_8hh_source.html#l00088">Network::getNumNodes()</a>, <a class="el" href="PerfectSwitch_8hh_source.html#l00074">PerfectSwitch::getOutLinks()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00497">MultiperspectivePerceptron::GHIST::hash()</a>, <a class="el" href="sc__inout_8hh_source.html#l00259">sc_core::sc_inout&lt; bool &gt;::initialize()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00322">MultiperspectivePerceptron::ThreadData::insertRecency()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00234">QTIsaac&lt; ALPHA &gt;::isaac()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00617">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::lrotate()</a>, <a class="el" href="mathexpr_8cc_source.html#l00049">MathExpr::MathExpr()</a>, <a class="el" href="multiperspective__perceptron__tage_8hh_source.html#l00061">MPP_TAGE::MPP_TAGE()</a>, <a class="el" href="fplib_8cc_source.html#l00186">mul64x32()</a>, <a class="el" href="endian__conv_8hh_source.html#l00294">tlm::tlm_bool&lt; D &gt;::operator bool()</a>, <a class="el" href="sc__nbutils_8hh_source.html#l00111">sc_dt::operator&lt;&lt;()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00925">sc_dt::sc_uint_bitref::operator=()</a>, <a class="el" href="sc__int__base_8hh_source.html#l01005">sc_dt::sc_int_bitref::operator=()</a>, <a class="el" href="gic__v3__its_8cc_source.html#l01244">Gicv3Its::pageAddress()</a>, <a class="el" href="circular__buffer_8hh_source.html#l00056">tlm::circular_buffer&lt; T &gt;::poke_data()</a>, <a class="el" href="scfx__rep_8cc_source.html#l00987">sc_dt::print_other()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01859">DRAMCtrl::Rank::processRefreshEvent()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00135">QTIsaac&lt; ALPHA &gt;::randinit()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01692">DRAMCtrl::Rank::Rank()</a>, <a class="el" href="tlm__utils_2multi__socket__bases_8h_source.html#l00244">tlm_utils::callback_binder_fw&lt; tlm::tlm_base_protocol_types &gt;::register_port()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00210">QTIsaac&lt; ALPHA &gt;::rngstep()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00650">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::rrotate()</a>, <a class="el" href="sc__fxval_8hh_source.html#l00931">sc_dt::rshift()</a>, <a class="el" href="sc__fxnum_8hh_source.html#l01212">sc_dt::sc_fxnum_bitref::sc_fxnum_bitref()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00253">sc_dt::sc_int_bitref::sc_int_bitref()</a>, <a class="el" href="unit_2data_2general_2concat__port_2stimgen_8h_source.html#l00044">SC_MODULE()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00241">sc_dt::sc_uint_bitref::sc_uint_bitref()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00075">sc_dt::sc_fxnum_bitref::scan()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00107">sc_dt::sc_fxnum_fast_bitref::scan()</a>, <a class="el" href="sc__bit_8cc_source.html#l00111">sc_dt::sc_bit::scan()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00148">sc_dt::sc_uint_bitref::scan()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00145">sc_dt::sc_int_bitref::scan()</a>, <a class="el" href="scfx__utils_8hh_source.html#l00230">sc_dt::scfx_is_equal()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l02133">DRAMCtrl::Rank::scheduleWakeUpEvent()</a>, <a class="el" href="Network_8cc_source.html#l00188">Network::setFromNetQueue()</a>, <a class="el" href="Network_8cc_source.html#l00177">Network::setToNetQueue()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00220">QTIsaac&lt; ALPHA &gt;::shuffle()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00110">QTIsaac&lt; ALPHA &gt;::srand()</a>, <a class="el" href="tage__sc__l_8hh_source.html#l00079">TAGE_SC_L_TAGE::TAGE_SC_L_TAGE()</a>, <a class="el" href="bitunion_8test_8cc_source.html#l00150">BitUnionData::templatedFunction()</a>, <a class="el" href="sc__bit_8hh_source.html#l00218">sc_dt::sc_bit::to_char()</a>, <a class="el" href="vec__reg_8hh_source.html#l00642">to_number()</a>, <a class="el" href="sc__bit_8hh_source.html#l00111">sc_dt::sc_bit::to_value()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l00545">sc_dt::vec_from_str()</a>, <a class="el" href="NetworkInterface_8cc_source.html#l00179">NetworkInterface::wakeup()</a>, <a class="el" href="multiperspective__perceptron__tage_8hh_source.html#l00146">MPP_StatisticalCorrector::BranchInfo::~BranchInfo()</a>, <a class="el" href="tage__base_8hh_source.html#l00176">TAGEBase::BranchInfo::~BranchInfo()</a>, <a class="el" href="ltage_8hh_source.html#l00095">LTAGE::LTageBranchInfo::~LTageBranchInfo()</a>, <a class="el" href="datatypes_2int_2arith_2arith03_2isaac_8h_source.html#l00054">QTIsaac&lt; ALPHA &gt;::randctx::~randctx()</a>, and <a class="el" href="tage_8hh_source.html#l00072">TAGE::TageBranchInfo::~TageBranchInfo()</a>.</p>

</div>
</div>
<a id="a852e66f658174414ab359933daa7155f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a852e66f658174414ab359933daa7155f">&#9670;&nbsp;</a></span>bbm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;55, 52&gt; ArmISA::bbm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00149">149</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aa4afe67eef6f1a332d70892fca4cfd80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4afe67eef6f1a332d70892fca4cfd80">&#9670;&nbsp;</a></span>bigend</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; ArmISA::bigend</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00130">130</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a85c7f67a49ffac11f14138ac3c3ce002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85c7f67a49ffac11f14138ac3c3ce002">&#9670;&nbsp;</a></span>bigendEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; ArmISA::bigendEL0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00128">128</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a06ebed7c0342827d3993960402b173fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06ebed7c0342827d3993960402b173fe">&#9670;&nbsp;</a></span>bigThumb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;35&gt; ArmISA::bigThumb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00090">90</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a570e8d0eac614364447cacd0952355ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a570e8d0eac614364447cacd0952355ff">&#9670;&nbsp;</a></span>bottom2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1, 0&gt; ArmISA::bottom2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00067">67</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="aaa587f3d8ebf855f8b33fc6f8f429f69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa587f3d8ebf855f8b33fc6f8f429f69">&#9670;&nbsp;</a></span>brps</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; ArmISA::brps</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00083">83</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a68fbf8dfc41949d528a52a73463757ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68fbf8dfc41949d528a52a73463757ed">&#9670;&nbsp;</a></span>bsu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 10&gt; ArmISA::bsu</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00261">261</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a21f7b327cbedf079597394ec2c3f2a6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21f7b327cbedf079597394ec2c3f2a6d">&#9670;&nbsp;</a></span>c</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 29 &gt; ArmISA::c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00053">53</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="tarmac__parser_8cc_source.html#l00981">Trace::TarmacParserRecord::advanceTrace()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00749">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::assign_()</a>, <a class="el" href="sc__bv__base_8cc_source.html#l00095">sc_dt::sc_bv_base::assign_from_string()</a>, <a class="el" href="sc__lv__base_8cc_source.html#l00114">sc_dt::sc_lv_base::assign_from_string()</a>, <a class="el" href="systemc_2core_2scheduler_8cc_source.html#l00069">sc_gem5::Scheduler::clear()</a>, <a class="el" href="clock__domain_8cc_source.html#l00116">SrcClockDomain::clockPeriod()</a>, <a class="el" href="systemc_2core_2scheduler_8hh_source.html#l00172">sc_gem5::Scheduler::current()</a>, <a class="el" href="clocked__object_8hh_source.html#l00230">Clocked::cyclesToTicks()</a>, <a class="el" href="scfx__rep_8cc_source.html#l01495">sc_dt::div_scfx_rep()</a>, <a class="el" href="trace_8cc_source.html#l00105">Trace::Logger::dump()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l01020">BaseRemoteGDB::encodeBinaryData()</a>, <a class="el" href="mem64_8hh_source.html#l00302">ArmISA::AtomicGeneric3Op&lt; T &gt;::execute()</a>, <a class="el" href="mem64_8hh_source.html#l00324">ArmISA::AtomicGenericPair3Op&lt; T &gt;::execute()</a>, <a class="el" href="addr__range__map_8hh_source.html#l00240">AddrRangeMap&lt; AbstractMemory *, 1 &gt;::find()</a>, <a class="el" href="fplib_8cc_source.html#l01846">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l02133">fp64_sqrt()</a>, <a class="el" href="fu__pool_8cc_source.html#l00084">FUPool::FUPool()</a>, <a class="el" href="generic__timer_8hh_source.html#l00101">SystemCounter::getHypControl()</a>, <a class="el" href="bulk__bloom__filter_8cc_source.html#l00055">BloomFilter::Bulk::hash()</a>, <a class="el" href="dev_2ps2_2device_8hh_source.html#l00076">PS2Device::hostDataAvailable()</a>, <a class="el" href="dev_2ps2_2device_8cc_source.html#l00079">PS2Device::hostRegDataAvailable()</a>, <a class="el" href="cp__annotate_8hh_source.html#l00121">CPA::hwWe()</a>, <a class="el" href="kernel_8cc_source.html#l00067">sc_gem5::Kernel::init()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00401">MultiperspectivePerceptron::insert()</a>, <a class="el" href="keyboard_8cc_source.html#l00158">PS2Keyboard::keyPress()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00355">sc_dt::lsh_scfx_rep()</a>, <a class="el" href="power_2insts_2integer_8hh_source.html#l00070">PowerISA::IntOp::makeCRField()</a>, <a class="el" href="floating_8hh_source.html#l00138">PowerISA::FloatOp::makeCRField()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00347">sc_dt::mult_scfx_rep()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00339">sc_dt::neg_scfx_rep()</a>, <a class="el" href="linear__solver_8hh_source.html#l00073">LinearEquation::operator*=()</a>, <a class="el" href="sc__fxval_8hh_source.html#l01111">sc_dt::sc_fxval::operator++()</a>, <a class="el" href="sc__fxval_8hh_source.html#l01743">sc_dt::sc_fxval_fast::operator++()</a>, <a class="el" href="sc__fxnum_8hh_source.html#l02789">sc_dt::sc_fxnum::operator++()</a>, <a class="el" href="sc__fxnum_8hh_source.html#l03730">sc_dt::sc_fxnum_fast::operator++()</a>, <a class="el" href="scfx__string_8hh_source.html#l00177">sc_dt::scfx_string::operator+=()</a>, <a class="el" href="sc__fxval_8hh_source.html#l01119">sc_dt::sc_fxval::operator--()</a>, <a class="el" href="sc__fxval_8hh_source.html#l01754">sc_dt::sc_fxval_fast::operator--()</a>, <a class="el" href="sc__fxnum_8hh_source.html#l02797">sc_dt::sc_fxnum::operator--()</a>, <a class="el" href="sc__fxnum_8hh_source.html#l03742">sc_dt::sc_fxnum_fast::operator--()</a>, <a class="el" href="sc__nbutils_8hh_source.html#l00111">sc_dt::operator&lt;&lt;()</a>, <a class="el" href="sc__out_8hh_source.html#l00076">sc_core::sc_out&lt; bool &gt;::operator=()</a>, <a class="el" href="sc__fix_8hh_source.html#l00686">sc_dt::sc_fix::operator~()</a>, <a class="el" href="sc__ufix_8hh_source.html#l00698">sc_dt::sc_ufix::operator~()</a>, <a class="el" href="sc__fix_8hh_source.html#l01173">sc_dt::sc_fix_fast::operator~()</a>, <a class="el" href="sc__ufix_8hh_source.html#l01184">sc_dt::sc_ufix_fast::operator~()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00428">sc_dt::overflow()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00404">sc_dt::overflow_scfx_rep()</a>, <a class="el" href="mathexpr_8cc_source.html#l00077">MathExpr::parse()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00324">SparcISA::SparcStaticInst::passesCondition()</a>, <a class="el" href="printk_8cc_source.html#l00046">Printk()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00188">HardBreakpoint::process()</a>, <a class="el" href="endian__conv_8hh_source.html#l00267">tlm::tlm_endian_context_pool::push()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00351">sc_dt::quantization()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00395">sc_dt::quantization_scfx_rep()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00135">QTIsaac&lt; ALPHA &gt;::randinit()</a>, <a class="el" href="terminal_8cc_source.html#l00298">Terminal::readData()</a>, <a class="el" href="semihosting_8cc_source.html#l00270">ArmSemihosting::readString()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00528">BaseRemoteGDB::recv()</a>, <a class="el" href="serial_8cc_source.html#l00056">SerialDevice::regInterfaceCallback()</a>, <a class="el" href="dev_2virtio_2base_8hh_source.html#l00732">VirtIODeviceBase::registerKickCallback()</a>, <a class="el" href="clock__domain_8hh_source.html#l00117">ClockDomain::registerWithClockDomain()</a>, <a class="el" href="kernel_8cc_source.html#l00087">sc_gem5::Kernel::regStats()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00363">sc_dt::rsh_scfx_rep()</a>, <a class="el" href="functions_8hh_source.html#l00040">sc_dt::sc_abs()</a>, <a class="el" href="unit_2data_2general_2concat__port_2stimgen_8h_source.html#l00044">SC_MODULE()</a>, <a class="el" href="sc__logic_8cc_source.html#l00147">sc_dt::sc_logic::scan()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02111">sc_dt::sc_bitref&lt; X &gt;::scan()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00580">BaseRemoteGDB::send()</a>, <a class="el" href="ide__disk_8hh_source.html#l00288">IdeDisk::setController()</a>, <a class="el" href="Message_8hh_source.html#l00092">Message::setMsgCounter()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00220">QTIsaac&lt; ALPHA &gt;::shuffle()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00110">QTIsaac&lt; ALPHA &gt;::srand()</a>, <a class="el" href="kernel_8cc_source.html#l00111">sc_gem5::Kernel::startup()</a>, <a class="el" href="kernel_8cc_source.html#l00151">sc_gem5::Kernel::stopWork()</a>, <a class="el" href="tarmac__base_8cc_source.html#l00054">Trace::TarmacBaseRecord::TarmacBaseRecord()</a>, <a class="el" href="atomicio_8test_8cc_source.html#l00104">TEST()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00070">testPredicate()</a>, <a class="el" href="str_8hh_source.html#l00074">to_lower()</a>, <a class="el" href="vec__pred__reg_8hh_source.html#l00382">to_number()</a>, <a class="el" href="port__proxy_8cc_source.html#l00102">PortProxy::tryReadString()</a>, <a class="el" href="dev_2ps2_2device_8cc_source.html#l00068">PS2Device::unserialize()</a>, <a class="el" href="clock__domain_8cc_source.html#l00216">DerivedClockDomain::updateClockPeriod()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00447">MultiperspectivePerceptronTAGE::updatePartial()</a>, <a class="el" href="statistics_8cc_source.html#l00173">Stats::validateStatName()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l00545">sc_dt::vec_from_str()</a>, <a class="el" href="terminal_8hh_source.html#l00125">Terminal::write()</a>, <a class="el" href="terminal_8cc_source.html#l00330">Terminal::writeData()</a>, and <a class="el" href="datatypes_2int_2arith_2arith03_2isaac_8h_source.html#l00054">QTIsaac&lt; ALPHA &gt;::randctx::~randctx()</a>.</p>

</div>
</div>
<a id="a0437d54d23149513cd95d29667395632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0437d54d23149513cd95d29667395632">&#9670;&nbsp;</a></span>ccidx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 20&gt; ArmISA::ccidx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00156">156</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aede31f577faadaee6841f8cbb2ba0bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede31f577faadaee6841f8cbb2ba0bde">&#9670;&nbsp;</a></span>ccRegName</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const char* const ArmISA::ccRegName[<a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a3b96bc8caa06e9de3e69d1b10b06c709">NUM_CCREGS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    <span class="stringliteral">&quot;nz&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;c&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;v&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;ge&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;fp&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;zero&quot;</span></div><div class="line">}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="ccregs_8hh_source.html#l00055">55</a> of file <a class="el" href="ccregs_8hh_source.html">ccregs.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00361">ArmISA::ArmStaticInst::printCCReg()</a>, and <a class="el" href="tarmac__record_8cc_source.html#l00222">Trace::TarmacTracerRecord::TraceRegEntry::updateCC()</a>.</p>

</div>
</div>
<a id="ac8d6b87c18b3441e38105459936d5f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8d6b87c18b3441e38105459936d5f8a">&#9670;&nbsp;</a></span>cd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;32&gt; ArmISA::cd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00238">238</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="smmu__v3__transl_8cc_source.html#l01398">SMMUTranslationProcess::doReadCD()</a>, and <a class="el" href="smmu__v3__transl_8cc_source.html#l00580">SMMUTranslationProcess::findConfig()</a>.</p>

</div>
</div>
<a id="ab6e295e5f4536aeac757625b9bdeffa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6e295e5f4536aeac757625b9bdeffa9">&#9670;&nbsp;</a></span>cm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13&gt; ArmISA::cm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00402">402</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2faults_8cc_source.html#l01389">ArmISA::DataAbort::annotate()</a>, and <a class="el" href="arch_2arm_2faults_8cc_source.html#l01362">ArmISA::DataAbort::iss()</a>.</p>

</div>
</div>
<a id="acb3c3b371d24c633295347fff1d90722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb3c3b371d24c633295347fff1d90722">&#9670;&nbsp;</a></span>cnp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; ArmISA::cnp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00161">161</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a997e13ea56e791849c1c12d7d5369798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a997e13ea56e791849c1c12d7d5369798">&#9670;&nbsp;</a></span>cond</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::cond</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00063">63</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="timing__expr_8cc_source.html#l00193">TimingExprIf::eval()</a>, <a class="el" href="hsail_2insts_2branch_8hh_source.html#l00260">HsailISA::CbrInstBase&lt; SRegOperand &gt;::execute()</a>, <a class="el" href="addr__range__map_8hh_source.html#l00240">AddrRangeMap&lt; AbstractMemory *, 1 &gt;::find()</a>, <a class="el" href="hsail_2insts_2branch_8hh_source.html#l00246">HsailISA::CbrInstBase&lt; SRegOperand &gt;::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00126">ArmISA::FpRegRegRegCondOp::generateDisassembly()</a>, and <a class="el" href="arch_2arm_2faults_8cc_source.html#l00383">ArmISA::ArmFault::setSyndrome()</a>.</p>

</div>
</div>
<a id="a148177ccc2986c83dd4a609b6f384d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a148177ccc2986c83dd4a609b6f384d07">&#9670;&nbsp;</a></span>condCode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 28&gt; ArmISA::condCode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00121">121</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="branch64_8cc_source.html#l00073">ArmISA::BranchImmCond64::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00160">ArmISA::DataXCondCompImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00173">ArmISA::DataXCondCompRegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00188">ArmISA::DataXCondSelOp::generateDisassembly()</a>, and <a class="el" href="arch_2arm_2faults_8cc_source.html#l00383">ArmISA::ArmFault::setSyndrome()</a>.</p>

</div>
</div>
<a id="a80d267d0f13d7a70313f3c2e7ed390c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80d267d0f13d7a70313f3c2e7ed390c7">&#9670;&nbsp;</a></span>CondCodesMask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t ArmISA::CondCodesMask = 0xF00F0000</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01875">1875</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a id="adaf371c9e03f8de368e4284bce7d4192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaf371c9e03f8de368e4284bce7d4192">&#9670;&nbsp;</a></span>cp0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::cp0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00293">293</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="afa9872cb5ba1de61f62e912b2143683b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa9872cb5ba1de61f62e912b2143683b">&#9670;&nbsp;</a></span>cp1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 3, 2 &gt; ArmISA::cp1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00292">292</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a8d48129403f6ed3ab9db9bce7bd7d6f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d48129403f6ed3ab9db9bce7bd7d6f1">&#9670;&nbsp;</a></span>cp10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 21, 20 &gt; ArmISA::cp10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00283">283</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="af503e4575c8d3bcaaa7ea177e5209926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af503e4575c8d3bcaaa7ea177e5209926">&#9670;&nbsp;</a></span>cp11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 23, 22 &gt; ArmISA::cp11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00282">282</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a8c5f9c516e81704a669d882feab0bcf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c5f9c516e81704a669d882feab0bcf2">&#9670;&nbsp;</a></span>cp12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 25, 24 &gt; ArmISA::cp12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00281">281</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="adf03b156cafbceef5007647da91a2ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf03b156cafbceef5007647da91a2ff3">&#9670;&nbsp;</a></span>cp13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 27, 26 &gt; ArmISA::cp13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00280">280</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ac4ec1d383ec8e20f2ec2cea4c4c6b560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ec1d383ec8e20f2ec2cea4c4c6b560">&#9670;&nbsp;</a></span>cp15ben</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; ArmISA::cp15ben</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00361">361</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ae1229999257957a81a8b91dd7885af37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1229999257957a81a8b91dd7885af37">&#9670;&nbsp;</a></span>cp2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 5, 4 &gt; ArmISA::cp2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00291">291</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a46aec12018deb0e76b03206038f219db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46aec12018deb0e76b03206038f219db">&#9670;&nbsp;</a></span>cp3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 7, 6 &gt; ArmISA::cp3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00290">290</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a19dbe2e7a57939c08772657131d63108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19dbe2e7a57939c08772657131d63108">&#9670;&nbsp;</a></span>cp4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 9, 8 &gt; ArmISA::cp4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00289">289</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a22744b315223e5b1470e8332276edcef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22744b315223e5b1470e8332276edcef">&#9670;&nbsp;</a></span>cp5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 11, 10 &gt; ArmISA::cp5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00288">288</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ac10aad30be858ed59dfe93d368a08306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac10aad30be858ed59dfe93d368a08306">&#9670;&nbsp;</a></span>cp6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 13, 12 &gt; ArmISA::cp6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00287">287</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a3985c5aee64f9862d691ed3a6723ff1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3985c5aee64f9862d691ed3a6723ff1d">&#9670;&nbsp;</a></span>cp7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 15, 14 &gt; ArmISA::cp7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00286">286</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="afe8e8b21557f9ff4b70029d802985e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe8e8b21557f9ff4b70029d802985e31">&#9670;&nbsp;</a></span>cp8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 17, 16 &gt; ArmISA::cp8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00285">285</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a21341a58f7ecd23d1dbecf69a3335fb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21341a58f7ecd23d1dbecf69a3335fb7">&#9670;&nbsp;</a></span>cp9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 19, 18 &gt; ArmISA::cp9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00284">284</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a664d171927fcaea0586d5e07a842d0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a664d171927fcaea0586d5e07a842d0ed">&#9670;&nbsp;</a></span>cpNum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; ArmISA::cpNum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00158">158</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a22442271bc8192d8ad2d16e471f7bbd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22442271bc8192d8ad2d16e471f7bbd5">&#9670;&nbsp;</a></span>CpsrMask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t ArmISA::CpsrMask = <a class="el" href="namespaceArmISA.html#ad6acec0092522e2680151f7f4cfe11dc">ApsrMask</a> | 0x00F003DF</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01887">1887</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a id="afc6f213ea883270c5134042145dc46ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc6f213ea883270c5134042145dc46ab">&#9670;&nbsp;</a></span>CpsrMaskQ</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t ArmISA::CpsrMaskQ = 0x08000000</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01876">1876</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>.</p>

</div>
</div>
<a id="a2b5ce2bcbd1ca7d075b49e2c0b00d834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b5ce2bcbd1ca7d075b49e2c0b00d834">&#9670;&nbsp;</a></span>crc32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; ArmISA::crc32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00100">100</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ae5589d8b03915a37bd8157fb17fac674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5589d8b03915a37bd8157fb17fac674">&#9670;&nbsp;</a></span>csv2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;59, 56&gt; ArmISA::csv2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00166">166</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="addba3dd700d5164755d61445805a088a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addba3dd700d5164755d61445805a088a">&#9670;&nbsp;</a></span>csv3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::csv3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00165">165</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a9ee53d0c34f10eeac52a1aaf624cb1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ee53d0c34f10eeac52a1aaf624cb1cb">&#9670;&nbsp;</a></span>ctx_cmps</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 28&gt; ArmISA::ctx_cmps</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00081">81</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a5f2a149beacf50df975a174c782cdcca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f2a149beacf50df975a174c782cdcca">&#9670;&nbsp;</a></span>CurThreadInfoImplemented</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool ArmISA::CurThreadInfoImplemented = false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00101">101</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="a8eab7997d10cf9cd5280faf6a2cd2b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eab7997d10cf9cd5280faf6a2cd2b05">&#9670;&nbsp;</a></span>CurThreadInfoReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::CurThreadInfoReg = -1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00102">102</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="a63cb5f979cb3ed051d30f81eff79afe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63cb5f979cb3ed051d30f81eff79afe2">&#9670;&nbsp;</a></span>cwg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27,24&gt; ArmISA::cwg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00614">614</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ab3be624d2ce2e84d65a45d2b81a9828c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3be624d2ce2e84d65a45d2b81a9828c">&#9670;&nbsp;</a></span>d</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; ArmISA::d</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00063">63</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="tagged_8cc_source.html#l00047">TaggedPrefetcher::calculatePrefetch()</a>, <a class="el" href="irregular__stream__buffer_8cc_source.html#l00064">IrregularStreamBufferPrefetcher::calculatePrefetch()</a>, <a class="el" href="stride_8cc_source.html#l00141">StridePrefetcher::calculatePrefetch()</a>, <a class="el" href="dvfs__handler_8hh_source.html#l00135">DVFSHandler::clkPeriodAtPerfLevel()</a>, <a class="el" href="sc__unsigned_8cc_source.html#l02109">sc_dt::compare_unsigned()</a>, <a class="el" href="wavefront_8cc_source.html#l00982">Wavefront::computeActualWgSz()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00273">VirtQueue::consumeDescriptor()</a>, <a class="el" href="refcnt_8hh_source.html#l00149">RefCountingPtr&lt; MinorDynInst &gt;::copy()</a>, <a class="el" href="sc__nbexterns_8cc_source.html#l00251">sc_dt::div_on_help_signed()</a>, <a class="el" href="sc__nbexterns_8cc_source.html#l00310">sc_dt::div_on_help_unsigned()</a>, <a class="el" href="base_2trace_8hh_source.html#l00060">Trace::Logger::dprintf()</a>, <a class="el" href="trace_8cc_source.html#l00105">Trace::Logger::dump()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00306">VirtQueue::dump()</a>, <a class="el" href="dvfs__handler_8cc_source.html#l00061">DVFSHandler::DVFSHandler()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l01566">HsailISA::AtomicInst&lt; MemDataType, AddrOperandType, NumSrcOperands, HasDst &gt;::execAtomic()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l01042">HsailISA::StInst&lt; MemDataType, SrcDataType, AddrOperandType &gt;::execSt()</a>, <a class="el" href="sim_2process_8cc_source.html#l00458">Process::findDriver()</a>, <a class="el" href="sc__time_8cc_source.html#l00222">sc_core::sc_time::from_seconds()</a>, <a class="el" href="lsq__impl_8hh_source.html#l01130">LSQ&lt; Impl &gt;::SplitDataRequest::handleIprRead()</a>, <a class="el" href="bus_8cc_source.html#l00055">I2CBus::I2CBus()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l00436">HsailISA::LdInst&lt; MemDataType, DestDataType, AddrOperandType &gt;::initiateAcc()</a>, <a class="el" href="sc__unsigned_8cc_source.html#l02164">sc_dt::sc_unsigned::iszero()</a>, <a class="el" href="endian__conv_8hh_source.html#l00282">tlm::tlm_bool&lt; D &gt;::make_uchar_array()</a>, <a class="el" href="sc__nbexterns_8cc_source.html#l00373">sc_dt::mod_on_help_signed()</a>, <a class="el" href="sc__nbexterns_8cc_source.html#l00439">sc_dt::mod_on_help_unsigned()</a>, <a class="el" href="sc__nbexterns_8cc_source.html#l00121">sc_dt::mul_on_help_signed()</a>, <a class="el" href="sc__nbexterns_8cc_source.html#l00184">sc_dt::mul_on_help_unsigned()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00316">VirtQueue::onNotify()</a>, <a class="el" href="arguments_8hh_source.html#l00130">Arguments::operator T()</a>, <a class="el" href="copy__engine__defs_8hh_source.html#l00101">CopyEngineReg::Reg&lt; uint64_t &gt;::operator()()</a>, <a class="el" href="i8254xGBe__defs_8hh_source.html#l00306">iGbReg::Regs::Reg&lt; uint64_t &gt;::operator()()</a>, <a class="el" href="vec__reg_8hh_source.html#l00496">operator&lt;&lt;()</a>, <a class="el" href="copy__engine__defs_8hh_source.html#l00099">CopyEngineReg::Reg&lt; uint64_t &gt;::operator=()</a>, <a class="el" href="scfx__ieee_8hh_source.html#l00173">sc_dt::scfx_ieee_double::operator=()</a>, <a class="el" href="i8254xGBe__defs_8hh_source.html#l00304">iGbReg::Regs::Reg&lt; uint64_t &gt;::operator=()</a>, <a class="el" href="operand_8cc_source.html#l00313">AddrOperandBase::parseAddr()</a>, <a class="el" href="dvfs__handler_8cc_source.html#l00121">DVFSHandler::perfLevel()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00135">QTIsaac&lt; ALPHA &gt;::randinit()</a>, <a class="el" href="compute__unit_8cc_source.html#l00366">ComputeUnit::ReadyWorkgroup()</a>, <a class="el" href="dist__iface_8cc_source.html#l00465">DistIface::RecvScheduler::resumeRecvTicks()</a>, <a class="el" href="voltage__domain_8cc_source.html#l00083">VoltageDomain::sanitiseVoltages()</a>, <a class="el" href="unit_2data_2general_2concat__port_2stimgen_8h_source.html#l00044">SC_MODULE()</a>, <a class="el" href="sc__time_8cc_source.html#l00295">sc_core::sc_set_time_resolution()</a>, <a class="el" href="sc__time_8cc_source.html#l00068">sc_core::sc_time::sc_time()</a>, <a class="el" href="scfx__ieee_8hh_source.html#l00161">sc_dt::scfx_ieee_double::scfx_ieee_double()</a>, <a class="el" href="refcnt_8hh_source.html#l00172">RefCountingPtr&lt; MinorDynInst &gt;::set()</a>, <a class="el" href="tracefile_8cc_source.html#l00058">sc_gem5::TraceFile::set_time_unit()</a>, <a class="el" href="insttracer_8hh_source.html#l00188">Trace::InstRecord::setData()</a>, <a class="el" href="output_8cc_source.html#l00160">OutputDirectory::setDirectory()</a>, <a class="el" href="Topology_8cc_source.html#l00276">Topology::shortest_path_to_node()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00220">QTIsaac&lt; ALPHA &gt;::shuffle()</a>, <a class="el" href="endian__conv_8hh_source.html#l00618">tlm::tlm_from_hostendian_word()</a>, <a class="el" href="endian__conv_8hh_source.html#l00661">tlm::tlm_to_hostendian_word()</a>, <a class="el" href="console_8cc_source.html#l00076">VirtIOConsole::TermRecvQueue::trySend()</a>, <a class="el" href="dvfs__handler_8cc_source.html#l00161">DVFSHandler::UpdateEvent::updatePerfLevel()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01697">sc_dt::vec_reverse()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01517">sc_dt::vec_to_char()</a>, <a class="el" href="dvfs__handler_8cc_source.html#l00176">DVFSHandler::voltageAtPerfLevel()</a>, <a class="el" href="bus_8cc_source.html#l00090">I2CBus::write()</a>, <a class="el" href="vgic_8cc_source.html#l00287">VGic::writeCtrl()</a>, and <a class="el" href="datatypes_2int_2arith_2arith03_2isaac_8h_source.html#l00054">QTIsaac&lt; ALPHA &gt;::randctx::~randctx()</a>.</p>

</div>
</div>
<a id="a46b2ab8ca1027fa6916e90b96deba0b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b2ab8ca1027fa6916e90b96deba0b3">&#9670;&nbsp;</a></span>d32dis</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30&gt; ArmISA::d32dis</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00390">390</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ab94f7a6415286a6dcb0c58e3fe4f191e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94f7a6415286a6dcb0c58e3fe4f191e">&#9670;&nbsp;</a></span>daif</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9, 6&gt; ArmISA::daif</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00069">69</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00455">ArmISA::ISA::readMiscReg()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>.</p>

</div>
</div>
<a id="af659a9b1bd5f192f9fc8815af6cb84be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af659a9b1bd5f192f9fc8815af6cb84be">&#9670;&nbsp;</a></span>dataRAMSetup</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; ArmISA::dataRAMSetup</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00594">594</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="af48cad86526673ec26afa48f7cee33e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af48cad86526673ec26afa48f7cee33e2">&#9670;&nbsp;</a></span>dataRAMSlice</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11,10&gt; ArmISA::dataRAMSlice</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00597">597</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ad45796d4066f669a6fdd7c5ee0ac4158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad45796d4066f669a6fdd7c5ee0ac4158">&#9670;&nbsp;</a></span>dc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; ArmISA::dc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00260">260</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a6472572fef5680bb154376be1075e200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6472572fef5680bb154376be1075e200">&#9670;&nbsp;</a></span>dCacheLineSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19,16&gt; ArmISA::dCacheLineSize</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00612">612</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a0ec05db3b55f9813e0d95322a5ffc165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ec05db3b55f9813e0d95322a5ffc165">&#9670;&nbsp;</a></span>debugver</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; ArmISA::debugver</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00086">86</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a45200a9fb8407c96197e76e23ddcc70d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45200a9fb8407c96197e76e23ddcc70d">&#9670;&nbsp;</a></span>decodeInst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> ArmISA::decodeInst(ExtMachInst)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d1cdcdc326e4ab9da63ac956613c1e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1cdcdc326e4ab9da63ac956613c1e5">&#9670;&nbsp;</a></span>decoderFault</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::decoderFault</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00072">72</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a1373c76bc21e42825948fdbf8c998db7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1373c76bc21e42825948fdbf8c998db7">&#9670;&nbsp;</a></span>defaultNaN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; ArmISA::defaultNaN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00451">451</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a2c26fe64b6ef87a8943d30b098736b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c26fe64b6ef87a8943d30b098736b65">&#9670;&nbsp;</a></span>dit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;51, 48&gt; ArmISA::dit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00167">167</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="dvfs__handler_8cc_source.html#l00061">DVFSHandler::DVFSHandler()</a>, and <a class="el" href="voltage__domain_8cc_source.html#l00083">VoltageDomain::sanitiseVoltages()</a>.</p>

</div>
</div>
<a id="a79f84f35a8f1365ae1538bd35728f0bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79f84f35a8f1365ae1538bd35728f0bf">&#9670;&nbsp;</a></span>divide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; ArmISA::divide</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00443">443</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="divide_8h_source.html#l00041">SC_MODULE()</a>.</p>

</div>
</div>
<a id="a2d4eab7c9ab6cfc389dadc4bb6d5eb48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d4eab7c9ab6cfc389dadc4bb6d5eb48">&#9670;&nbsp;</a></span>dn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25&gt; ArmISA::dn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00423">423</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a08ca08e977abd83ab95c7c4251ddf90d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ca08e977abd83ab95c7c4251ddf90d">&#9670;&nbsp;</a></span>domain</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; ArmISA::domain</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00397">397</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2tlb_8hh_source.html#l00266">ArmISA::TLB::flushAll()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01152">ArmISA::AbortFault&lt; DataAbort &gt;::getFsr()</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00295">ArmISA::TlbEntry::serialize()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02370">socketFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02390">socketpairFunc()</a>, and <a class="el" href="arm_2tlb_8hh_source.html#l00070">ArmISA::TlbTestInterface::~TlbTestInterface()</a>.</p>

</div>
</div>
<a id="ad731f30acfdb2ba61921c208cc6f3f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad731f30acfdb2ba61921c208cc6f3f9b">&#9670;&nbsp;</a></span>doublelock</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;39, 36&gt; ArmISA::doublelock</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00079">79</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a7c1b9145562e970c79704887548503e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c1b9145562e970c79704887548503e8">&#9670;&nbsp;</a></span>doublePrecision</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; ArmISA::doublePrecision</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00441">441</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a7b456730f5dbc2827fe86e0314a18240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b456730f5dbc2827fe86e0314a18240">&#9670;&nbsp;</a></span>dp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;47, 44&gt; ArmISA::dp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00094">94</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="queued_8hh_source.html#l00191">QueuedPrefetcher::nextPrefetchReadyTime()</a>, <a class="el" href="queued_8cc_source.html#l00254">QueuedPrefetcher::processMissingTranslations()</a>, <a class="el" href="packet__queue_8cc_source.html#l00191">PacketQueue::sendDeferredPacket()</a>, and <a class="el" href="queued_8cc_source.html#l00269">QueuedPrefetcher::translationComplete()</a>.</p>

</div>
</div>
<a id="a5358f180651e05f6ee107748854af942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5358f180651e05f6ee107748854af942">&#9670;&nbsp;</a></span>dpb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; ArmISA::dpb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00117">117</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a20413376a98d62a4aac191c93797e222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20413376a98d62a4aac191c93797e222">&#9670;&nbsp;</a></span>ds0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;16&gt; ArmISA::ds0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00553">553</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a17af3813b4c6d9904bbed94a1e0ba33e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17af3813b4c6d9904bbed94a1e0ba33e">&#9670;&nbsp;</a></span>ds1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;17&gt; ArmISA::ds1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00554">554</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a2dcfb502c05cd69edfe4cf7f2925d357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dcfb502c05cd69edfe4cf7f2925d357">&#9670;&nbsp;</a></span>dz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; ArmISA::dz</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00333">333</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aba73f78b9d808358500aed1858f93826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba73f78b9d808358500aed1858f93826">&#9670;&nbsp;</a></span>dzc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; ArmISA::dzc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00407">407</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a0914b5d49070e610629b0593134d0326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0914b5d49070e610629b0593134d0326">&#9670;&nbsp;</a></span>dze</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 9 &gt; ArmISA::dze</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00345">345</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a300e2be8a75f735b68e3d6c321c28cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a300e2be8a75f735b68e3d6c321c28cd2">&#9670;&nbsp;</a></span>e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; ArmISA::e</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00064">64</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="object_8cc_source.html#l00250">sc_gem5::Object::addChildEvent()</a>, <a class="el" href="sensitivity_8hh_source.html#l00165">sc_gem5::SensitivityEvents::addEvent()</a>, <a class="el" href="sim_2system_8hh_source.html#l00517">System::addFuncEventOrPanic()</a>, <a class="el" href="sim_2system_8hh_source.html#l00550">System::addKernelFuncEventOrPanic()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00429">ARMArchTLB::ARMArchTLB()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2cpu_8cc_source.html#l00037">Iris::BaseCPU::BaseCPU()</a>, <a class="el" href="module_8cc_source.html#l00128">sc_gem5::Module::beforeEndOfElaboration()</a>, <a class="el" href="hdf5_8cc_source.html#l00103">Stats::Hdf5::beginGroup()</a>, <a class="el" href="fiber_8test_8cc_source.html#l00107">SwitchingFiber::checkExpected()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00962">BaseRemoteGDB::cmd_query_var()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00808">ConfigCache::ConfigCache()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00508">SMMUTranslationProcess::configCacheLookup()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00548">SMMUTranslationProcess::configCacheUpdate()</a>, <a class="el" href="extensionPool_8h_source.html#l00075">ExtensionPool&lt; MultiSocketSimpleSwitchAT::ConnectionInfo &gt;::construct()</a>, <a class="el" href="ext2gp_2my__extension_8h_source.html#l00041">my_extension::copy_from()</a>, <a class="el" href="object_8cc_source.html#l00256">sc_gem5::Object::delChildEvent()</a>, <a class="el" href="tlm__utils_2peq__with__cb__and__phase_8h_source.html#l00110">tlm_utils::time_ordered_list&lt; std::pair &gt;::delete_top()</a>, <a class="el" href="dma__device_8cc_source.html#l00290">DmaReadFifo::DmaReadFifo()</a>, <a class="el" href="thermal__model_8cc_source.html#l00220">ThermalModel::doStep()</a>, <a class="el" href="pc__event_8cc_source.html#l00103">PCEventQueue::dump()</a>, <a class="el" href="helpers_8cc_source.html#l00059">dumpDmesgEntry()</a>, <a class="el" href="lsq__unit__impl_8hh_source.html#l01108">LSQUnit&lt; Impl &gt;::dumpInsts()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00657">X86KvmCPU::dumpMSRs()</a>, <a class="el" href="sensitivity_8hh_source.html#l00101">sc_gem5::DynamicSensitivity::DynamicSensitivity()</a>, <a class="el" href="module_8cc_source.html#l00143">sc_gem5::Module::endOfElaboration()</a>, <a class="el" href="module_8cc_source.html#l00177">sc_gem5::Module::endOfSimulation()</a>, <a class="el" href="RubySystem_8hh_source.html#l00097">RubySystem::enqueueRubyEvent()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l01566">HsailISA::AtomicInst&lt; MemDataType, AddrOperandType, NumSrcOperands, HasDst &gt;::execAtomic()</a>, <a class="el" href="extensionPool_8h_source.html#l00036">ExtensionPool&lt; MultiSocketSimpleSwitchAT::ConnectionInfo &gt;::ExtensionPool()</a>, <a class="el" href="extensionPool_8h_source.html#l00090">ExtensionPool&lt; MultiSocketSimpleSwitchAT::ConnectionInfo &gt;::free()</a>, <a class="el" href="scfx__rep_8cc_source.html#l00389">sc_dt::scfx_rep::from_string()</a>, <a class="el" href="sc__fxval_8cc_source.html#l00628">sc_dt::sc_fxval_fast::from_string()</a>, <a class="el" href="CacheMemory_8hh_source.html#l00096">CacheMemory::getDataLatency()</a>, <a class="el" href="Sequencer_8cc_source.html#l00190">Sequencer::handleLlsc()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00344">SMMUTranslationProcess::ifcTLBLookup()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00442">SMMUTranslationProcess::ifcTLBUpdate()</a>, <a class="el" href="tlm__utils_2peq__with__cb__and__phase_8h_source.html#l00080">tlm_utils::time_ordered_list&lt; std::pair &gt;::insert()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00318">SMMUTLB::invalidateASID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00544">ARMArchTLB::invalidateASID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01123">WalkCache::invalidateASID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00711">IPACache::invalidateIPA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00724">IPACache::invalidateIPAA()</a>, <a class="el" href="Sequencer_8cc_source.html#l00179">Sequencer::invalidateSC()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00274">SMMUTLB::invalidateSID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00903">ConfigCache::invalidateSID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00261">SMMUTLB::invalidateSSID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00890">ConfigCache::invalidateSSID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00289">SMMUTLB::invalidateVA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00513">ARMArchTLB::invalidateVA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01086">WalkCache::invalidateVA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00305">SMMUTLB::invalidateVAA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00529">ARMArchTLB::invalidateVAA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01105">WalkCache::invalidateVAA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00333">SMMUTLB::invalidateVMID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00559">ARMArchTLB::invalidateVMID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00739">IPACache::invalidateVMID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01138">WalkCache::invalidateVMID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00628">IPACache::IPACache()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00179">SMMUTLB::lookup()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00459">ARMArchTLB::lookup()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00658">IPACache::lookup()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00838">ConfigCache::lookup()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01014">WalkCache::lookup()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00213">SMMUTLB::lookupAnyVA()</a>, <a class="el" href="x86__cpu_8cc_source.html#l01410">makeKvmCpuid()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00313">SMMUTranslationProcess::microTLBLookup()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00410">SMMUTranslationProcess::microTLBUpdate()</a>, <a class="el" href="base_2time_8hh_source.html#l00153">Time::operator double()</a>, <a class="el" href="sparc_2pagetable_8hh_source.html#l00060">SparcISA::TteTag::operator=()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00069">AlphaISA::PageTableEntry::operator=()</a>, <a class="el" href="sparc_2pagetable_8hh_source.html#l00135">SparcISA::PageTableEntry::operator=()</a>, <a class="el" href="dist__iface_8hh_source.html#l00600">DistIface::packetIn()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00279">SparcISA::SparcStaticInst::passesFpCondition()</a>, <a class="el" href="sparc_2pagetable_8hh_source.html#l00098">SparcISA::PageTableEntry::populate()</a>, <a class="el" href="intmath_8hh_source.html#l00040">power()</a>, <a class="el" href="mem__sink_8cc_source.html#l00199">QoS::MemSinkCtrl::processNextReqEvent()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00292">VirtQueue::produceDescriptor()</a>, <a class="el" href="python_2pybind11_2event_8cc_source.html#l00105">pybind_init_event()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00135">QTIsaac&lt; ALPHA &gt;::randinit()</a>, <a class="el" href="sim_2system_8cc_source.html#l00251">System::registerThreadContext()</a>, <a class="el" href="cpu_2o3_2thread__context_8hh_source.html#l00084">O3ThreadContext&lt; Impl &gt;::remove()</a>, <a class="el" href="cpu_2checker_2thread__context_8hh_source.html#l00093">CheckerThreadContext&lt; TC &gt;::remove()</a>, <a class="el" href="simple__thread_8hh_source.html#l00201">SimpleThread::remove()</a>, <a class="el" href="sim_2system_8cc_source.html#l00369">System::replaceThreadContext()</a>, <a class="el" href="systemc_2core_2scheduler_8cc_source.html#l00506">sc_gem5::reportifyException()</a>, <a class="el" href="dma__device_8cc_source.html#l00422">DmaReadFifo::resumeFillTiming()</a>, <a class="el" href="object_8hh_source.html#l00088">sc_gem5::Object::sc_obj()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00220">QTIsaac&lt; ALPHA &gt;::shuffle()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00149">SMMUTLB::SMMUTLB()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00379">SMMUTranslationProcess::smmuTLBLookup()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00479">SMMUTranslationProcess::smmuTLBUpdate()</a>, <a class="el" href="sc__spawn_8cc_source.html#l00047">sc_gem5::spawnWork()</a>, <a class="el" href="module_8cc_source.html#l00162">sc_gem5::Module::startOfSimulation()</a>, <a class="el" href="sensitivity_8hh_source.html#l00116">sc_gem5::StaticSensitivity::StaticSensitivity()</a>, <a class="el" href="sc__event_8cc_source.html#l00073">sc_core::sc_event_and_list::swap()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00533">SparcISA::TLB::translateData()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00118">ArmISA::TLB::translateFunctional()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00419">SparcISA::TLB::translateInst()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00938">SMMUTranslationProcess::translateStage2()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00417">BaseRemoteGDB::trap()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00972">WalkCache::WalkCache()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00691">SMMUTranslationProcess::walkCacheUpdate()</a>, <a class="el" href="dma__device_8cc_source.html#l00305">DmaReadFifo::~DmaReadFifo()</a>, <a class="el" href="extensionPool_8h_source.html#l00047">ExtensionPool&lt; MultiSocketSimpleSwitchAT::ConnectionInfo &gt;::~ExtensionPool()</a>, <a class="el" href="datatypes_2int_2arith_2arith03_2isaac_8h_source.html#l00054">QTIsaac&lt; ALPHA &gt;::randctx::~randctx()</a>, <a class="el" href="sensitivity_8hh_source.html#l00070">sc_gem5::Sensitivity::~Sensitivity()</a>, and <a class="el" href="tlm__utils_2peq__with__cb__and__phase_8h_source.html#l00060">tlm_utils::time_ordered_list&lt; std::pair &gt;::~time_ordered_list()</a>.</p>

</div>
</div>
<a id="a128e4c2efced9cb82ecc051ae9333096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a128e4c2efced9cb82ecc051ae9333096">&#9670;&nbsp;</a></span>e0e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24&gt; ArmISA::e0e</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00323">323</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00364">isBigEndian64()</a>.</p>

</div>
</div>
<a id="a9957dd0fd5365d250739c9d0f02f337b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9957dd0fd5365d250739c9d0f02f337b">&#9670;&nbsp;</a></span>e0pd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::e0pd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00147">147</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a80a2ed8a967611c54d6dff963f53ac97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80a2ed8a967611c54d6dff963f53ac97">&#9670;&nbsp;</a></span>ea</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; ArmISA::ea</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00308">308</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="inet_8cc_source.html#l00065">Net::EthAddr::EthAddr()</a>, and <a class="el" href="inet_8hh_source.html#l00110">Net::EthAddr::operator uint64_t()</a>.</p>

</div>
</div>
<a id="ac9e47ee984a56d1f1ea7afbf003c85d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9e47ee984a56d1f1ea7afbf003c85d8">&#9670;&nbsp;</a></span>eae</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31&gt; ArmISA::eae</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00485">485</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a1520b306f878abbc3839924817332b47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1520b306f878abbc3839924817332b47">&#9670;&nbsp;</a></span>ec</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::ec</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00634">634</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a1e4d3e730590f492202aa9f16bbf5c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e4d3e730590f492202aa9f16bbf5c7f">&#9670;&nbsp;</a></span>eccandParityEnable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21&gt; ArmISA::eccandParityEnable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00600">600</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="acfda2ffd77850b534d363293a2fabe59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfda2ffd77850b534d363293a2fabe59">&#9670;&nbsp;</a></span>ee</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25&gt; ArmISA::ee</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00322">322</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00364">isBigEndian64()</a>.</p>

</div>
</div>
<a id="a536bb38d0b4534415c908e6796c9685b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a536bb38d0b4534415c908e6796c9685b">&#9670;&nbsp;</a></span>el</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 3, 2 &gt; ArmISA::el</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00072">72</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="miscregs_8cc_source.html#l01158">canWriteAArch64SysReg()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00686">ArmISA::ArmStaticInst::checkFPAdvSIMDEnabled64()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01009">ArmISA::ArmStaticInst::checkSveEnabled()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00989">ArmISA::ArmStaticInst::checkSveTrap()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00164">currEL()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">ArmISA::ArmStaticInst::disabledFault()</a>, <a class="el" href="misc64_8cc_source.html#l00373">MiscRegImplDefined64::execute()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00473">ArmISA::ISA::flattenIntIndex()</a>, <a class="el" href="arm_2isa_8cc_source.html#l02130">ArmISA::ISA::getCurSveVecLenInBits()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01021">getRestoredITBits()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00285">ArmSystem::haveSemihosting()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00195">ArmISA::TLB::insert()</a>, <a class="el" href="pmu_8cc_source.html#l00495">ArmISA::PMU::CounterState::isFiltered()</a>, <a class="el" href="misc64_8hh_source.html#l00126">MiscRegOp64::MiscRegOp64()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, and <a class="el" href="arm_2interrupts_8cc_source.html#l00051">ArmISA::Interrupts::takeInt()</a>.</p>

</div>
</div>
<a id="ac1ae92d3bd19947afd06712c257f2e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1ae92d3bd19947afd06712c257f2e58">&#9670;&nbsp;</a></span>el0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; ArmISA::el0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00179">179</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="af016d04d29d860d54c3d7921cc590e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af016d04d29d860d54c3d7921cc590e8f">&#9670;&nbsp;</a></span>el1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; ArmISA::el1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00178">178</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a4cf1fa61a5bde96234c2fede62ce19f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf1fa61a5bde96234c2fede62ce19f6">&#9670;&nbsp;</a></span>el2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; ArmISA::el2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00177">177</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ae25f4e18712896b9af81667d33e927ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae25f4e18712896b9af81667d33e927ae">&#9670;&nbsp;</a></span>el3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; ArmISA::el3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00176">176</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aa981dd0c8aac6756827b571023703ee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa981dd0c8aac6756827b571023703ee7">&#9670;&nbsp;</a></span>en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30&gt; ArmISA::en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00434">434</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="root_8cc_source.html#l00072">Root::timeSyncEnable()</a>, <a class="el" href="root_8cc_source.html#l00090">Root::timeSyncPeriod()</a>, and <a class="el" href="root_8cc_source.html#l00100">Root::timeSyncSpinThreshold()</a>.</p>

</div>
</div>
<a id="ace5471290648d600af8f1bad2c3990bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace5471290648d600af8f1bad2c3990bf">&#9670;&nbsp;</a></span>encoding</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27, 25&gt; ArmISA::encoding</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00100">100</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="vncserver_8cc_source.html#l00516">VncServer::setEncodings()</a>.</p>

</div>
</div>
<a id="ac6f41a79b9896ca23030528c14f07f60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6f41a79b9896ca23030528c14f07f60">&#9670;&nbsp;</a></span>epd0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 7 &gt; ArmISA::epd0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00468">468</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="adf3ee82c502b35d72c8d60d7579128d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf3ee82c502b35d72c8d60d7579128d8">&#9670;&nbsp;</a></span>epd1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 23 &gt; ArmISA::epd1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00475">475</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aebc5795eb1d5e1832c421a49d7c77bb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebc5795eb1d5e1832c421a49d7c77bb2">&#9670;&nbsp;</a></span>erg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23,20&gt; ArmISA::erg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00613">613</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a3a86db262c81287a59a1aa619a3fa1c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a86db262c81287a59a1aa619a3fa1c6">&#9670;&nbsp;</a></span>evt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;59, 56&gt; ArmISA::evt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00148">148</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="Consumer_8cc_source.html#l00040">Consumer::scheduleEventAbsolute()</a>.</p>

</div>
</div>
<a id="a76cd3716cf47024c2cb581393a6a5c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76cd3716cf47024c2cb581393a6a5c8b">&#9670;&nbsp;</a></span>exs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::exs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00121">121</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a8ea36925f406e594e0e00a1a3f34ded1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ea36925f406e594e0e00a1a3f34ded1">&#9670;&nbsp;</a></span>ext</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; ArmISA::ext</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00401">401</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="sc__ext_8cc_source.html#l00079">Gem5SystemC::Gem5Extension::copy_from()</a>, <a class="el" href="gp_8cc_source.html#l00126">tlm::tlm_generic_payload::deep_copy_from()</a>, <a class="el" href="inet_8hh_source.html#l00374">Net::Ip6Hdr::dst()</a>, <a class="el" href="inet_8cc_source.html#l00293">Net::Ip6Hdr::extensionLength()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l00544">tlm_utils::simple_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::free()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l01140">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::free()</a>, <a class="el" href="inet_8cc_source.html#l00342">Net::Ip6Hdr::proto()</a>, <a class="el" href="gp_8cc_source.html#l00310">tlm::tlm_generic_payload::set_auto_extension()</a>, <a class="el" href="tlm__utils_2instance__specific__extensions__int_8h_source.html#l00080">tlm_utils::instance_specific_extensions_per_accessor::set_extension()</a>, and <a class="el" href="gp_8hh_source.html#l00340">tlm::tlm_generic_payload::set_extension()</a>.</p>

</div>
</div>
<a id="a7ed86d27ffef0ddd9affc94f32357612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ed86d27ffef0ddd9affc94f32357612">&#9670;&nbsp;</a></span>ez</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; ArmISA::ez</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00646">646</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a4b35d507a9016b299505ac92e2c05c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b35d507a9016b299505ac92e2c05c12">&#9670;&nbsp;</a></span>f</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 0 &gt; ArmISA::f</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00067">67</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="text_8cc_source.html#l00083">__nan()</a>, <a class="el" href="inifile_8cc_source.html#l00164">IniFile::add()</a>, <a class="el" href="sensitivity_8hh_source.html#l00165">sc_gem5::SensitivityEvents::addEvent()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00387">BaseRemoteGDB::attach()</a>, <a class="el" href="base_2types_8hh_source.html#l00198">bitsToFloat32()</a>, <a class="el" href="base_2types_8hh_source.html#l00210">bitsToFloat64()</a>, <a class="el" href="base_2debug_8cc_source.html#l00161">Debug::changeFlag()</a>, <a class="el" href="base_2debug_8cc_source.html#l00191">dumpDebugFlags()</a>, <a class="el" href="eventq_8hh_source.html#l00345">Event::Event()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l01566">HsailISA::AtomicInst&lt; MemDataType, AddrOperandType, NumSrcOperands, HasDst &gt;::execAtomic()</a>, <a class="el" href="mem_2backdoor_8hh_source.html#l00110">MemBackdoor::flags()</a>, <a class="el" href="base_2types_8hh_source.html#l00171">floatToBits32()</a>, <a class="el" href="base_2types_8hh_source.html#l00183">floatToBits64()</a>, <a class="el" href="power__model_8cc_source.html#l00099">PowerModel::getDynamicPower()</a>, <a class="el" href="power__model_8cc_source.html#l00125">PowerModel::getStaticPower()</a>, <a class="el" href="semihosting_8cc_source.html#l00695">ArmSemihosting::getSTDIO()</a>, <a class="el" href="flitBuffer_8hh_source.html#l00058">flitBuffer::getTopFlit()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00337">BaseDynInst&lt; Impl &gt;::hitExternalSnoop()</a>, <a class="el" href="cp__annotate_8hh_source.html#l00121">CPA::hwWe()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00567">MultiperspectivePerceptron::lookup()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00281">BaseDynInst&lt; Impl &gt;::memOpDone()</a>, <a class="el" href="kern_2linux_2linux_8cc_source.html#l00042">Linux::openSpecialFile()</a>, <a class="el" href="sc__fifo_8hh_source.html#l00219">sc_core::operator&lt;&lt;()</a>, <a class="el" href="scfx__ieee_8hh_source.html#l00459">sc_dt::scfx_ieee_float::operator=()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00330">BaseDynInst&lt; Impl &gt;::possibleLoadViolation()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="table__walker_8cc_source.html#l00455">ArmISA::TableWalker::processWalk()</a>, <a class="el" href="table__walker_8cc_source.html#l00753">ArmISA::TableWalker::processWalkAArch64()</a>, <a class="el" href="table__walker_8cc_source.html#l00564">ArmISA::TableWalker::processWalkLPAE()</a>, <a class="el" href="table__walker_8cc_source.html#l00364">ArmISA::TableWalker::processWalkWrapper()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00135">QTIsaac&lt; ALPHA &gt;::randinit()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00273">BaseDynInst&lt; Impl &gt;::recordResult()</a>, <a class="el" href="python_2pybind11_2core_8cc_source.html#l00076">PybindSimObjectResolver::resolveSimObject()</a>, <a class="el" href="sc__spawn_8hh_source.html#l00200">sc_core::sc_bind()</a>, <a class="el" href="scfx__ieee_8hh_source.html#l00446">sc_dt::scfx_ieee_float::scfx_ieee_float()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00208">StaticInst::setFlag()</a>, <a class="el" href="insttracer_8hh_source.html#l00172">Trace::InstRecord::setMem()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00220">QTIsaac&lt; ALPHA &gt;::shuffle()</a>, <a class="el" href="linear__solver_8cc_source.html#l00043">LinearSystem::solve()</a>, <a class="el" href="sc__spawn_8cc_source.html#l00047">sc_gem5::spawnWork()</a>, <a class="el" href="cprintf_8test_8cc_source.html#l00069">TEST()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00322">BaseDynInst&lt; Impl &gt;::translationCompleted()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00318">BaseDynInst&lt; Impl &gt;::translationStarted()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00609">MultiperspectivePerceptron::update()</a>, <a class="el" href="inifile_8cc_source.html#l00047">IniFile::~IniFile()</a>, <a class="el" href="output_8cc_source.html#l00127">OutputDirectory::~OutputDirectory()</a>, and <a class="el" href="datatypes_2int_2arith_2arith03_2isaac_8h_source.html#l00054">QTIsaac&lt; ALPHA &gt;::randctx::~randctx()</a>.</p>

</div>
</div>
<a id="ac21fef9158a94a240cdb130733db7031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac21fef9158a94a240cdb130733db7031">&#9670;&nbsp;</a></span>fb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; ArmISA::fb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00262">262</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="framebuffer_8hh_source.html#l00102">FrameBuffer::area()</a>.</p>

</div>
</div>
<a id="a8a63ed61fd5004185d529e3f9f934ae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a63ed61fd5004185d529e3f9f934ae1">&#9670;&nbsp;</a></span>fcma</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; ArmISA::fcma</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00113">113</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a6bb1dd177dcfe2a8a54a396f8942a098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bb1dd177dcfe2a8a54a396f8942a098">&#9670;&nbsp;</a></span>fd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;14, 12&gt; ArmISA::fd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00160">160</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="terminal_8cc_source.html#l00192">Terminal::accept()</a>, <a class="el" href="vncserver_8cc_source.html#l00186">VncServer::accept()</a>, <a class="el" href="ethertap_8cc_source.html#l00324">EtherTapStub::attach()</a>, <a class="el" href="perfevent_8hh_source.html#l00230">PerfKvmCounter::attached()</a>, <a class="el" href="vm_8cc_source.html#l00548">KvmVM::createVCPU()</a>, <a class="el" href="image__file__data_8cc_source.html#l00055">doGzipLoad()</a>, <a class="el" href="dtb__file_8cc_source.html#l00129">DtbFile::findReleaseAddr()</a>, <a class="el" href="image__file__data_8cc_source.html#l00101">ImageFileData::ImageFileData()</a>, <a class="el" href="kern_2linux_2linux_8cc_source.html#l00042">Linux::openSpecialFile()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01061">pollFunc()</a>, <a class="el" href="RubySystem_8cc_source.html#l00274">RubySystem::readCompressedTrace()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00491">PseudoInst::readfile()</a>, <a class="el" href="ethertap_8cc_source.html#l00392">EtherTapStub::sendReal()</a>, <a class="el" href="image__file__data_8test_8cc_source.html#l00040">TEST()</a>, <a class="el" href="RubySystem_8cc_source.html#l00207">RubySystem::writeCompressedTrace()</a>, and <a class="el" href="pollevent_8cc_source.html#l00117">PollQueue::~PollQueue()</a>.</p>

</div>
</div>
<a id="af66cc621c8250799566e309bd2fff8cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af66cc621c8250799566e309bd2fff8cc">&#9670;&nbsp;</a></span>fhm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;51, 48&gt; ArmISA::fhm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00093">93</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ad6b684aceb88077c8a4a6aa21d84c110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6b684aceb88077c8a4a6aa21d84c110">&#9670;&nbsp;</a></span>fi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21&gt; ArmISA::fi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00329">329</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="mathexpr__powermodel_8cc_source.html#l00121">MathExprPowerModel::getStatValue()</a>.</p>

</div>
</div>
<a id="acc2aac3b73ae5a1d8571caf28c452585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc2aac3b73ae5a1d8571caf28c452585">&#9670;&nbsp;</a></span>fiq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; ArmISA::fiq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00309">309</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a827cefc8f0403659e3a5c6cae6ca238b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a827cefc8f0403659e3a5c6cae6ca238b">&#9670;&nbsp;</a></span>flushToZero</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::flushToZero</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00450">450</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8cc_source.html#l01029">ArmISA::FpOp::binaryOp()</a>, <a class="el" href="vfp_8cc_source.html#l00292">fixDivDest()</a>, <a class="el" href="vfp_8cc_source.html#l00327">fixFpDFpSDest()</a>, <a class="el" href="vfp_8cc_source.html#l00363">fixFpSFpDDest()</a>, <a class="el" href="vfp_8hh_source.html#l00131">flushToZero()</a>, <a class="el" href="vfp_8cc_source.html#l00951">ArmISA::FpOp::ternaryOp()</a>, <a class="el" href="vfp_8cc_source.html#l01100">ArmISA::FpOp::unaryOp()</a>, and <a class="el" href="vfp_8hh_source.html#l00140">vfpFlushToZero()</a>.</p>

</div>
</div>
<a id="a83afc96fce969a3ca7bf5b9a0814192f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83afc96fce969a3ca7bf5b9a0814192f">&#9670;&nbsp;</a></span>fm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; ArmISA::fm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00162">162</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="af2a28d45e63092a1d811f2d9a61a5a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2a28d45e63092a1d811f2d9a61a5a86">&#9670;&nbsp;</a></span>fmo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; ArmISA::fmo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00269">269</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a0581dada61afa573e874673f32c0e21f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0581dada61afa573e874673f32c0e21f">&#9670;&nbsp;</a></span>fn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18, 16&gt; ArmISA::fn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00159">159</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="mathexpr_8cc_source.html#l00152">MathExpr::eval()</a>.</p>

</div>
</div>
<a id="aa57feb9d0edc773433110d4bde26d124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa57feb9d0edc773433110d4bde26d124">&#9670;&nbsp;</a></span>format</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31,29&gt; ArmISA::format</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00616">616</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="object__file_8cc_source.html#l00064">createObjectFile()</a>, <a class="el" href="base_2time_8hh_source.html#l00185">Time::operator-=()</a>, <a class="el" href="printk_8cc_source.html#l00046">Printk()</a>, and <a class="el" href="hostinfo_8cc_source.html#l00073">procInfo()</a>.</p>

</div>
</div>
<a id="a34f1e0260a3bfa397bda36736e2caa41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34f1e0260a3bfa397bda36736e2caa41">&#9670;&nbsp;</a></span>fp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; ArmISA::fp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00175">175</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="power_2utility_8hh_source.html#l00076">PowerISA::advancePC()</a>, <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00046">AlphaISA::buildRetPC()</a>, <a class="el" href="sparc_2utility_8hh_source.html#l00047">SparcISA::buildRetPC()</a>, <a class="el" href="x86_2utility_8hh_source.html#l00051">X86ISA::buildRetPC()</a>, <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00312">msrMrs64IssBuild()</a>, and <a class="el" href="hostinfo_8cc_source.html#l00073">procInfo()</a>.</p>

</div>
</div>
<a id="a95c8f66e3a58dffb3a2be337f8efdef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95c8f66e3a58dffb3a2be337f8efdef8">&#9670;&nbsp;</a></span>FpCondCodesMask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t ArmISA::FpCondCodesMask = 0xF0000000</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01891">1891</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a id="ad483fbcd13fd7b9600a7fb2ee4bb3b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad483fbcd13fd7b9600a7fb2ee4bb3b20">&#9670;&nbsp;</a></span>fpen</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21, 20&gt; ArmISA::fpen</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00384">384</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ad63095f7f8401aa65b72d4ad470ed251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad63095f7f8401aa65b72d4ad470ed251">&#9670;&nbsp;</a></span>fpImm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2, 0&gt; ArmISA::fpImm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00163">163</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="aacb3d9cdeadd83c1e0f761fd93e41bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacb3d9cdeadd83c1e0f761fd93e41bed">&#9670;&nbsp;</a></span>fpRegImm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; ArmISA::fpRegImm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00161">161</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a22037edf537f6b1d2d9156efa0726172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22037edf537f6b1d2d9156efa0726172">&#9670;&nbsp;</a></span>FpscrExcMask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t ArmISA::FpscrExcMask = 0x0000009F</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01893">1893</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00455">ArmISA::ISA::readMiscReg()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>.</p>

</div>
</div>
<a id="a4e07af2c48df623125cd492d3bf7cf2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e07af2c48df623125cd492d3bf7cf2e">&#9670;&nbsp;</a></span>fpscrLen</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;39, 37&gt; ArmISA::fpscrLen</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00086">86</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a7e1718dd34f5135e284d42af8e3aa26d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e1718dd34f5135e284d42af8e3aa26d">&#9670;&nbsp;</a></span>FpscrQcMask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t ArmISA::FpscrQcMask = 0x08000000</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01895">1895</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00455">ArmISA::ISA::readMiscReg()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>.</p>

</div>
</div>
<a id="a076ad3f55fa030711b7faf0ae52d094e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a076ad3f55fa030711b7faf0ae52d094e">&#9670;&nbsp;</a></span>fpscrStride</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;41, 40&gt; ArmISA::fpscrStride</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00085">85</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a21175136e57519247885a7fe5d643abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21175136e57519247885a7fe5d643abf">&#9670;&nbsp;</a></span>FramePointerReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::FramePointerReg = 11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00120">120</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00296">ArmISA::ArmStaticInst::printIntReg()</a>.</p>

</div>
</div>
<a id="a4ae3bcbd4f5aa923d25ab89315355aba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ae3bcbd4f5aa923d25ab89315355aba">&#9670;&nbsp;</a></span>frintts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;35, 32&gt; ArmISA::frintts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00109">109</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a150ddb4a1c6fa6080755a43aa1f47b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a150ddb4a1c6fa6080755a43aa1f47b82">&#9670;&nbsp;</a></span>fsHigh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; ArmISA::fsHigh</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00399">399</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a560e6d79cd7be057ff32b8ee9d02133b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a560e6d79cd7be057ff32b8ee9d02133b">&#9670;&nbsp;</a></span>fsLow</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::fsLow</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00395">395</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ab0f7215def6b1960b78eef764351cb5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0f7215def6b1960b78eef764351cb5a">&#9670;&nbsp;</a></span>fw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; ArmISA::fw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00307">307</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ad5be4c6c47a5a7245f67b3fdf8a6ab27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5be4c6c47a5a7245f67b3fdf8a6ab27">&#9670;&nbsp;</a></span>fwb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;43, 40&gt; ArmISA::fwb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00151">151</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a1c2f50ca008393786262fdc75fcdf8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c2f50ca008393786262fdc75fcdf8f1">&#9670;&nbsp;</a></span>fz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24&gt; ArmISA::fz</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00422">422</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a77b8da154cde94d22b4e5e19824afc9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77b8da154cde94d22b4e5e19824afc9c">&#9670;&nbsp;</a></span>fz16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; ArmISA::fz16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00419">419</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a1461de710c3725e97f5003ef8ca174d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1461de710c3725e97f5003ef8ca174d0">&#9670;&nbsp;</a></span>ge</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; ArmISA::ge</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00061">61</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a519264fbcf8a5ef12e417125f111ab2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a519264fbcf8a5ef12e417125f111ab2c">&#9670;&nbsp;</a></span>gic</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27, 24&gt; ArmISA::gic</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00173">173</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2system_8hh_source.html#l00214">ArmSystem::setGIC()</a>.</p>

</div>
</div>
<a id="abc5a019b67002a63ef9b219a6e0d83ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc5a019b67002a63ef9b219a6e0d83ba">&#9670;&nbsp;</a></span>gpa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27, 24&gt; ArmISA::gpa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00111">111</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a52c1b9887b93805570897eef4bdd78ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52c1b9887b93805570897eef4bdd78ba">&#9670;&nbsp;</a></span>gpi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 28&gt; ArmISA::gpi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00110">110</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="af297779dcc3e09ce390d657893813176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af297779dcc3e09ce390d657893813176">&#9670;&nbsp;</a></span>GuestByteOrder</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142b">ByteOrder</a> ArmISA::GuestByteOrder = <a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142ba27cb938a9a54fedfe5c69b927994bbef">LittleEndianByteOrder</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00054">54</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2stacktrace_8cc_source.html#l00085">ArmISA::ProcessInfo::pid()</a>, <a class="el" href="arm_2stacktrace_8cc_source.html#l00048">readSymbol()</a>, and <a class="el" href="arm_2stacktrace_8cc_source.html#l00070">ArmISA::ProcessInfo::task()</a>.</p>

</div>
</div>
<a id="aa352c79e5a78a1799c97c55cc90730c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa352c79e5a78a1799c97c55cc90730c0">&#9670;&nbsp;</a></span>ha</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 21 &gt; ArmISA::ha</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00516">516</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a99150e94806997510c113352ff41a82b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99150e94806997510c113352ff41a82b">&#9670;&nbsp;</a></span>hafdbs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; ArmISA::hafdbs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00143">143</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aea0516063d7f9678acee5bfb1c711e11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea0516063d7f9678acee5bfb1c711e11">&#9670;&nbsp;</a></span>HasUnalignedMemAcc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool ArmISA::HasUnalignedMemAcc = true</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00099">99</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="ab7d9e639b11c7938e414f7d9ec445c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7d9e639b11c7938e414f7d9ec445c90">&#9670;&nbsp;</a></span>hcd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29&gt; ArmISA::hcd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00241">241</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a1d0f5e30e87149bcbaed26d0bb78857e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d0f5e30e87149bcbaed26d0bb78857e">&#9670;&nbsp;</a></span>hce</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; ArmISA::hce</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00302">302</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a216bd54ca7160585763e1fa6cba5416f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a216bd54ca7160585763e1fa6cba5416f">&#9670;&nbsp;</a></span>hd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 22 &gt; ArmISA::hd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00517">517</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a77e6fd49ff51fff04b662beb0a5f2f33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e6fd49ff51fff04b662beb0a5f2f33">&#9670;&nbsp;</a></span>HighVecs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t ArmISA::HighVecs = 0xFFFF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00096">96</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2faults_8cc_source.html#l00296">ArmISA::ArmFault::getVector()</a>.</p>

</div>
</div>
<a id="a9aef5b9da7dbcd52f361ad06ed9a92b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aef5b9da7dbcd52f361ad06ed9a92b1">&#9670;&nbsp;</a></span>hpd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 24 &gt; ArmISA::hpd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00507">507</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a1d241129a901c55e3c6e0d634370b4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d241129a901c55e3c6e0d634370b4d9">&#9670;&nbsp;</a></span>hpd0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 41 &gt; ArmISA::hpd0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00489">489</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a0a1633847533d98c608fcfd7b8da7330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a1633847533d98c608fcfd7b8da7330">&#9670;&nbsp;</a></span>hpd1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 42 &gt; ArmISA::hpd1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00490">490</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ad3a8d3dd39c8b7249ca02caa4cb4ae69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3a8d3dd39c8b7249ca02caa4cb4ae69">&#9670;&nbsp;</a></span>hpds</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; ArmISA::hpds</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00140">140</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aa7b6922450408fb66d3b3e662ded193c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7b6922450408fb66d3b3e662ded193c">&#9670;&nbsp;</a></span>hpme</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; ArmISA::hpme</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00187">187</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ab9e35ba640c304ad58620cf92cdef815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e35ba640c304ad58620cf92cdef815">&#9670;&nbsp;</a></span>hpmn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4, 0&gt; ArmISA::hpmn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00190">190</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aafd66a6cc31b25c1866bd20544b0d410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafd66a6cc31b25c1866bd20544b0d410">&#9670;&nbsp;</a></span>htopcode10_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;26, 25&gt; ArmISA::htopcode10_9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00186">186</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="acea866606ca9154d79edb51b54ba56d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acea866606ca9154d79edb51b54ba56d9">&#9670;&nbsp;</a></span>htopcode12_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;28, 27&gt; ArmISA::htopcode12_11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00185">185</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="acef4c96a8fc70513e9df91b39b6e5a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acef4c96a8fc70513e9df91b39b6e5a93">&#9670;&nbsp;</a></span>htopcode4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; ArmISA::htopcode4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00200">200</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="ae85b791769fb12961ac8a88d908d2b49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae85b791769fb12961ac8a88d908d2b49">&#9670;&nbsp;</a></span>htopcode5_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21, 20&gt; ArmISA::htopcode5_4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00199">199</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="ad497a847b64c09cf284e6bc712d12a06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad497a847b64c09cf284e6bc712d12a06">&#9670;&nbsp;</a></span>htopcode6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22&gt; ArmISA::htopcode6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00197">197</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="afe4390c6a5722859ef1e14d8d4c1e1ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe4390c6a5722859ef1e14d8d4c1e1ed">&#9670;&nbsp;</a></span>htopcode6_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22, 21&gt; ArmISA::htopcode6_5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00198">198</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a622bda0e5299394342b03248fe940c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a622bda0e5299394342b03248fe940c4a">&#9670;&nbsp;</a></span>htopcode7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23&gt; ArmISA::htopcode7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00195">195</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="afe8f19e472f4d984bd7a15191406fcc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe8f19e472f4d984bd7a15191406fcc4">&#9670;&nbsp;</a></span>htopcode7_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 21&gt; ArmISA::htopcode7_5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00196">196</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="abcd75db3471df074ab27c0a4029bec43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcd75db3471df074ab27c0a4029bec43">&#9670;&nbsp;</a></span>htopcode8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24&gt; ArmISA::htopcode8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00191">191</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a3e4fbdb5708f89ab3d33b2f92783e611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e4fbdb5708f89ab3d33b2f92783e611">&#9670;&nbsp;</a></span>htopcode8_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24, 21&gt; ArmISA::htopcode8_5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00194">194</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a8d2a96213e66e9d114c8b0f06d8782f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d2a96213e66e9d114c8b0f06d8782f6">&#9670;&nbsp;</a></span>htopcode8_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24, 22&gt; ArmISA::htopcode8_6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00193">193</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a696d35a1424e6984c8048035002c02ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a696d35a1424e6984c8048035002c02ff">&#9670;&nbsp;</a></span>htopcode8_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24, 23&gt; ArmISA::htopcode8_7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00192">192</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a054e7e05b6cec229bc2a25cb28ee8e35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a054e7e05b6cec229bc2a25cb28ee8e35">&#9670;&nbsp;</a></span>htopcode9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25&gt; ArmISA::htopcode9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00187">187</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="ad7ec82d65806291eef9e912b929d41b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7ec82d65806291eef9e912b929d41b6">&#9670;&nbsp;</a></span>htopcode9_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25, 20&gt; ArmISA::htopcode9_4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00190">190</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a32e7d08483d50980b886f47038aa70c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32e7d08483d50980b886f47038aa70c2">&#9670;&nbsp;</a></span>htopcode9_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25, 21&gt; ArmISA::htopcode9_5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00189">189</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a77ff09a354c030c636ffb317fba6a72f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77ff09a354c030c636ffb317fba6a72f">&#9670;&nbsp;</a></span>htopcode9_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25, 24&gt; ArmISA::htopcode9_8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00188">188</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a2f32bf73472250daddaae754de01fe18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f32bf73472250daddaae754de01fe18">&#9670;&nbsp;</a></span>htrn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; ArmISA::htrn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00202">202</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a0b9a55ca80a9dcd2a18533561c516f72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b9a55ca80a9dcd2a18533561c516f72">&#9670;&nbsp;</a></span>hts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; ArmISA::hts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00203">203</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a07402644ed55c19e1a116116c548c2ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07402644ed55c19e1a116116c548c2ac">&#9670;&nbsp;</a></span>i</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 12 &gt; ArmISA::i</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00066">66</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="sc__port_8hh_source.html#l00229">sc_core::sc_port_b&lt; tlm_nonblocking_put_if&lt; T &gt; &gt;::_gem5AddInterface()</a>, <a class="el" href="sim_2system_8cc_source.html#l00587">System::_getMasterId()</a>, <a class="el" href="crypto_8cc_source.html#l00298">ArmISA::Crypto::_sha1Op()</a>, <a class="el" href="mem__checker_8hh_source.html#l00558">MemChecker::abortWrite()</a>, <a class="el" href="socket_8cc_source.html#l00136">ListenSocket::accept()</a>, <a class="el" href="terminal_8cc_source.html#l00192">Terminal::accept()</a>, <a class="el" href="tcp__iface_8cc_source.html#l00208">TCPIface::accept()</a>, <a class="el" href="Prefetcher_8cc_source.html#l00381">Prefetcher::accessNonunitFilter()</a>, <a class="el" href="Prefetcher_8cc_source.html#l00348">Prefetcher::accessUnitFilter()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00924">DRAMCtrl::activateBank()</a>, <a class="el" href="Histogram_8cc_source.html#l00123">Histogram::add()</a>, <a class="el" href="match_8cc_source.html#l00049">ObjectMatch::add()</a>, <a class="el" href="statistics_8cc_source.html#l00398">Stats::HistStor::add()</a>, <a class="el" href="CheckTable_8cc_source.html#l00083">CheckTable::addCheck()</a>, <a class="el" href="sensitivity_8hh_source.html#l00165">sc_gem5::SensitivityEvents::addEvent()</a>, <a class="el" href="PerfectSwitch_8cc_source.html#l00071">PerfectSwitch::addInPort()</a>, <a class="el" href="systemc_2core_2port_8hh_source.html#l00075">sc_gem5::Port::addInterfaces()</a>, <a class="el" href="addr__range_8hh_source.html#l00479">AddrRange::addIntlvBits()</a>, <a class="el" href="hdf5_8cc_source.html#l00285">Stats::Hdf5::addMetaData()</a>, <a class="el" href="NetDest_8cc_source.html#l00046">NetDest::addNetDest()</a>, <a class="el" href="Switch_8cc_source.html#l00076">Switch::addOutPort()</a>, <a class="el" href="addr__range_8hh_source.html#l00162">AddrRange::AddrRange()</a>, <a class="el" href="inifile_8cc_source.html#l00136">IniFile::addSection()</a>, <a class="el" href="queue_8hh_source.html#l00104">Queue&lt; WriteQueueEntry &gt;::addToReadyList()</a>, <a class="el" href="tarmac__parser_8cc_source.html#l00981">Trace::TarmacParserRecord::advanceTrace()</a>, <a class="el" href="crypto_8cc_source.html#l00213">ArmISA::Crypto::aesAddRoundKey()</a>, <a class="el" href="crypto_8cc_source.html#l00240">ArmISA::Crypto::aesInvMixColumns()</a>, <a class="el" href="crypto_8cc_source.html#l00205">ArmISA::Crypto::aesInvShiftRows()</a>, <a class="el" href="crypto_8cc_source.html#l00189">ArmISA::Crypto::aesInvSubBytes()</a>, <a class="el" href="crypto_8cc_source.html#l00197">ArmISA::Crypto::aesShiftRows()</a>, <a class="el" href="crypto_8cc_source.html#l00181">ArmISA::Crypto::aesSubBytes()</a>, <a class="el" href="CacheRecorder_8cc_source.html#l00169">CacheRecorder::aggregateRecords()</a>, <a class="el" href="scfx__mant_8cc_source.html#l00082">sc_dt::scfx_mant::alloc_word()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00267">CacheMemory::allocate()</a>, <a class="el" href="fd__array_8cc_source.html#l00285">FDArray::allocFD()</a>, <a class="el" href="NetDest_8cc_source.html#l00204">NetDest::AND()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01126">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::and_reduce()</a>, <a class="el" href="sc__unsigned_8hh_source.html#l02076">sc_dt::sc_unsigned_subref_r::and_reduce()</a>, <a class="el" href="sc__signed_8hh_source.html#l02376">sc_dt::sc_signed_subref_r::and_reduce()</a>, <a class="el" href="sc__unsigned_8cc_source.html#l00397">sc_dt::sc_unsigned::and_reduce()</a>, <a class="el" href="sc__signed_8cc_source.html#l00393">sc_dt::sc_signed::and_reduce()</a>, <a class="el" href="fa__lru_8hh_source.html#l00266">FALRU::anyBlk()</a>, <a class="el" href="schedule__stage_8cc_source.html#l00078">ScheduleStage::arbitrate()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00075">AlphaProcess::argsInit()</a>, <a class="el" href="arch_2mips_2process_8cc_source.html#l00088">MipsProcess::argsInit()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00085">PowerProcess::argsInit()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00191">SparcProcess::argsInit()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00254">ArmProcess::argsInit()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00757">X86ISA::X86Process::argsInit()</a>, <a class="el" href="serialize_8hh_source.html#l00488">arrayParamIn()</a>, <a class="el" href="serialize_8hh_source.html#l00410">arrayParamOut()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00749">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::assign_()</a>, <a class="el" href="sc__bv__base_8cc_source.html#l00095">sc_dt::sc_bv_base::assign_from_string()</a>, <a class="el" href="sc__lv__base_8cc_source.html#l00114">sc_dt::sc_lv_base::assign_from_string()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00632">sc_dt::assign_p_()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00657">sc_dt::assign_v_()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l01052">GPUCoalescer::atomicCallback()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l01226">HsailISA::AtomicInstBase&lt; MemDataType::OperandType, AddrOperandType, NumSrcOperands, HasDst &gt;::AtomicInstBase()</a>, <a class="el" href="DataBlock_8cc_source.html#l00072">DataBlock::atomicPartial()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00936">sc_dt::b_and_assign_()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00920">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::b_not()</a>, <a class="el" href="sc__fix_8hh_source.html#l00699">sc_dt::b_not()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00957">sc_dt::b_or_assign_()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00978">sc_dt::b_xor_assign_()</a>, <a class="el" href="global__event_8hh_source.html#l00158">BaseGlobalEventTemplate&lt; GlobalSyncEvent &gt;::BaseGlobalEventTemplate()</a>, <a class="el" href="mem_2cache_2tags_2indexing__policies_2base_8cc_source.html#l00058">BaseIndexingPolicy::BaseIndexingPolicy()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00087">BaseSimpleCPU::BaseSimpleCPU()</a>, <a class="el" href="evs_8cc_source.html#l00110">FastModel::ScxEvsCortexA76&lt; Types &gt;::before_end_of_elaboration()</a>, <a class="el" href="tlm__utils_2multi__passthrough__initiator__socket_8h_source.html#l00201">tlm_utils::multi_passthrough_initiator_socket&lt; MultiSocketSimpleSwitchAT &gt;::before_end_of_elaboration()</a>, <a class="el" href="sc__export_8hh_source.html#l00077">sc_core::sc_export&lt; tlm::tlm_fifo_get_if&lt; RSP &gt; &gt;::bind()</a>, <a class="el" href="sc__in_8hh_source.html#l00096">sc_core::sc_in&lt; sc_dt::sc_lv&lt; W &gt; &gt;::bind()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00441">CxxConfigManager::bindAllPorts()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00519">CxxConfigManager::bindObjectPorts()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00365">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::bit()</a>, <a class="el" href="scx__signal__int_8h_source.html#l00861">sc_core::sc_in&lt; sc_dt::sc_int&lt; W &gt; &gt;::bit()</a>, <a class="el" href="scx__signal__uint_8h_source.html#l00917">sc_core::sc_in&lt; sc_dt::sc_uint&lt; W &gt; &gt;::bit()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l01039">sc_core::sc_in&lt; sc_dt::sc_biguint&lt; W &gt; &gt;::bit()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l01043">sc_core::sc_in&lt; sc_dt::sc_bigint&lt; W &gt; &gt;::bit()</a>, <a class="el" href="scx__signal__int_8h_source.html#l01111">sc_core::sc_inout&lt; sc_dt::sc_int&lt; W &gt; &gt;::bit()</a>, <a class="el" href="scx__signal__uint_8h_source.html#l01169">sc_core::sc_inout&lt; sc_dt::sc_uint&lt; W &gt; &gt;::bit()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l01289">sc_core::sc_inout&lt; sc_dt::sc_biguint&lt; W &gt; &gt;::bit()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l01293">sc_core::sc_inout&lt; sc_dt::sc_bigint&lt; W &gt; &gt;::bit()</a>, <a class="el" href="hsail__code_8hh_source.html#l00122">bitrev()</a>, <a class="el" href="base_2types_8hh_source.html#l00198">bitsToFloat32()</a>, <a class="el" href="base_2types_8hh_source.html#l00210">bitsToFloat64()</a>, <a class="el" href="block__bloom__filter_8cc_source.html#l00040">BloomFilter::Block::Block()</a>, <a class="el" href="bop_8cc_source.html#l00036">BOPPrefetcher::BOPPrefetcher()</a>, <a class="el" href="brig__object_8cc_source.html#l00415">BrigObject::BrigObject()</a>, <a class="el" href="RubySlicc__ComponentMapping_8hh_source.html#l00039">broadcast()</a>, <a class="el" href="NetDest_8cc_source.html#l00096">NetDest::broadcast()</a>, <a class="el" href="inet_8hh_source.html#l00098">Net::EthAddr::broadcast()</a>, <a class="el" href="tage__base_8cc_source.html#l00183">TAGEBase::btbUpdate()</a>, <a class="el" href="pipe__data_8cc_source.html#l00255">Minor::ForwardInstData::bubbleFill()</a>, <a class="el" href="lsq__impl_8hh_source.html#l01044">LSQ&lt; Impl &gt;::SplitDataRequest::buildPackets()</a>, <a class="el" href="tage__sc__l_8cc_source.html#l00111">TAGE_SC_L_TAGE::buildTageTables()</a>, <a class="el" href="tage__base_8cc_source.html#l00161">TAGEBase::buildTageTables()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00245">CacheMemory::cacheAvail()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00322">CacheMemory::cacheProbe()</a>, <a class="el" href="tage__sc__l_8cc_source.html#l00128">TAGE_SC_L_TAGE::calculateIndicesAndTags()</a>, <a class="el" href="tage__base_8cc_source.html#l00335">TAGEBase::calculateIndicesAndTags()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00044">MPP_TAGE::calculateParameters()</a>, <a class="el" href="tage__sc__l_8cc_source.html#l00078">TAGE_SC_L_TAGE::calculateParameters()</a>, <a class="el" href="tage__base_8cc_source.html#l00169">TAGEBase::calculateParameters()</a>, <a class="el" href="indirect__memory_8cc_source.html#l00061">IndirectMemoryPrefetcher::calculatePrefetch()</a>, <a class="el" href="NetworkInterface_8cc_source.html#l00406">NetworkInterface::calculateVC()</a>, <a class="el" href="semihosting_8cc_source.html#l00191">ArmSemihosting::call32()</a>, <a class="el" href="semihosting_8cc_source.html#l00156">ArmSemihosting::call64()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l00763">Minor::LSQ::StoreBuffer::canForwardDataToLoad()</a>, <a class="el" href="vm_8cc_source.html#l00187">Kvm::capXSave()</a>, <a class="el" href="arch_2sparc_2nativetrace_8cc_source.html#l00053">Trace::SparcNativeTrace::check()</a>, <a class="el" href="arch_2arm_2nativetrace_8cc_source.html#l00139">Trace::ArmNativeTrace::check()</a>, <a class="el" href="pktfifo_8hh_source.html#l00194">PacketFifo::check()</a>, <a class="el" href="SwitchAllocator_8cc_source.html#l00356">SwitchAllocator::check_for_wakeup()</a>, <a class="el" href="sc__unsigned_8hh_source.html#l01000">sc_dt::sc_unsigned::check_index()</a>, <a class="el" href="sc__signed_8hh_source.html#l01089">sc_dt::sc_signed::check_index()</a>, <a class="el" href="alpha_2interrupts_8hh_source.html#l00138">AlphaISA::Interrupts::checkInterrupts()</a>, <a class="el" href="abstract__mem_8cc_source.html#l00258">AbstractMemory::checkLockedAddrList()</a>, <a class="el" href="CheckTable_8cc_source.html#l00038">CheckTable::CheckTable()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00742">DRAMCtrl::chooseNext()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00777">DRAMCtrl::chooseNextFRFCFS()</a>, <a class="el" href="cl__driver_8cc_source.html#l00050">ClDriver::ClDriver()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l01642">X86ISA::GpuTLB::cleanup()</a>, <a class="el" href="circular__buffer_8hh_source.html#l00119">tlm::circular_buffer&lt; T &gt;::clear()</a>, <a class="el" href="Histogram_8cc_source.html#l00056">Histogram::clear()</a>, <a class="el" href="NetDest_8cc_source.html#l00079">NetDest::clear()</a>, <a class="el" href="profile_8cc_source.html#l00080">ProfileNode::clear()</a>, <a class="el" href="scfx__mant_8hh_source.html#l00195">sc_dt::scfx_mant::clear()</a>, <a class="el" href="store__set_8cc_source.html#l00341">StoreSet::clear()</a>, <a class="el" href="pktfifo_8hh_source.html#l00151">PacketFifo::clear()</a>, <a class="el" href="SwitchAllocator_8cc_source.html#l00382">SwitchAllocator::clear_request_vector()</a>, <a class="el" href="sparc_2interrupts_8hh_source.html#l00126">SparcISA::Interrupts::clearAll()</a>, <a class="el" href="tsunami__cchip_8cc_source.html#l00484">TsunamiCChip::clearDRIR()</a>, <a class="el" href="malta__cchip_8cc_source.html#l00121">MaltaCChip::clearIntr()</a>, <a class="el" href="tsunami__cchip_8cc_source.html#l00402">TsunamiCChip::clearITI()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00083">SparcISA::TLB::clearUsedBits()</a>, <a class="el" href="output_8cc_source.html#l00148">OutputDirectory::close()</a>, <a class="el" href="decl_8hh_source.html#l00678">HsailISA::CmpInstBase&lt; DestDataType::OperandType, SrcDataType::OperandType &gt;::CmpInstBase()</a>, <a class="el" href="WriteMask_8hh_source.html#l00118">WriteMask::cmpMask()</a>, <a class="el" href="cl__driver_8cc_source.html#l00265">ClDriver::codeOffToKernelName()</a>, <a class="el" href="coherent__xbar_8cc_source.html#l00059">CoherentXBar::CoherentXBar()</a>, <a class="el" href="SimpleNetwork_8cc_source.html#l00161">SimpleNetwork::collateStats()</a>, <a class="el" href="Switch_8cc_source.html#l00159">Switch::collateStats()</a>, <a class="el" href="Profiler_8cc_source.html#l00348">Profiler::collateStats()</a>, <a class="el" href="Router_8cc_source.html#l00222">Router::collateStats()</a>, <a class="el" href="GarnetNetwork_8cc_source.html#l00399">GarnetNetwork::collateStats()</a>, <a class="el" href="commit__impl_8hh_source.html#l01155">DefaultCommit&lt; Impl &gt;::commitHead()</a>, <a class="el" href="decl_8hh_source.html#l00124">HsailISA::CommonInstBase&lt; DestDataType::OperandType, SrcDataType::OperandType, 1 &gt;::CommonInstBase()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">ThreadContext::compare()</a>, <a class="el" href="scfx__rep_8cc_source.html#l02095">sc_dt::compare_msw_ff()</a>, <a class="el" href="scfx__mant_8hh_source.html#l00297">sc_dt::complement()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l00501">HsailISA::LdInst&lt; MemDataType, DestDataType, AddrOperandType &gt;::completeAcc()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l01508">HsailISA::AtomicInst&lt; MemDataType, AddrOperandType, NumSrcOperands, HasDst &gt;::completeAcc()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l01153">GPUCoalescer::completeHitCallback()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l00997">GPUCoalescer::completeIssue()</a>, <a class="el" href="mem__checker_8cc_source.html#l00298">MemChecker::completeRead()</a>, <a class="el" href="mem__checker_8hh_source.html#l00545">MemChecker::completeWrite()</a>, <a class="el" href="compressors_2multi_8cc_source.html#l00072">MultiCompressor::compress()</a>, <a class="el" href="dictionary__compressor__impl_8hh_source.html#l00083">DictionaryCompressor&lt; uint64_t &gt;::compressValue()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00172">MultiperspectivePerceptron::computeBits()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00303">MultiperspectivePerceptron::computeOutput()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00435">MultiperspectivePerceptronTAGE::computePartialSum()</a>, <a class="el" href="mem_2cache_2tags_2base_8cc_source.html#l00177">BaseTags::computeStats()</a>, <a class="el" href="compute__unit_8cc_source.html#l00061">ComputeUnit::ComputeUnit()</a>, <a class="el" href="profile_8cc_source.html#l00102">FunctionProfile::consume()</a>, <a class="el" href="addr__range_8hh_source.html#l00406">AddrRange::contains()</a>, <a class="el" href="sc__bv__base_8cc_source.html#l00159">sc_dt::convert_to_bin()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00289">X86ISA::convX87TagsToXTags()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00314">X86ISA::convX87XTagsToTags()</a>, <a class="el" href="pollevent_8cc_source.html#l00126">PollQueue::copy()</a>, <a class="el" href="ev5_8cc_source.html#l00478">AlphaISA::copyIprs()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00068">SparcISA::copyMiscRegs()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00214">X86ISA::copyMiscRegs()</a>, <a class="el" href="pktfifo_8cc_source.html#l00038">PacketFifo::copyout()</a>, <a class="el" href="DataBlock_8cc_source.html#l00062">DataBlock::copyPartial()</a>, <a class="el" href="power_2utility_8cc_source.html#l00042">PowerISA::copyRegs()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00065">AlphaISA::copyRegs()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00167">copyRegs()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00204">SparcISA::copyRegs()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00235">X86ISA::copyRegs()</a>, <a class="el" href="cpu__impl_8hh_source.html#l00597">Checker&lt; O3CPUImpl &gt;::copyResult()</a>, <a class="el" href="process__impl_8hh_source.html#l00043">copyStringArray()</a>, <a class="el" href="cortex__a76_8cc_source.html#l00097">FastModel::CortexA76Cluster::CortexA76Cluster()</a>, <a class="el" href="NetDest_8cc_source.html#l00122">NetDest::count()</a>, <a class="el" href="lds__state_8cc_source.html#l00116">LdsState::countBankConflicts()</a>, <a class="el" href="PersistentTable_8cc_source.html#l00181">PersistentTable::countReadStarvingForAddress()</a>, <a class="el" href="PersistentTable_8cc_source.html#l00169">PersistentTable::countStarvingForAddress()</a>, <a class="el" href="crc_8hh_source.html#l00059">crc32()</a>, <a class="el" href="Topology_8cc_source.html#l00109">Topology::createLinks()</a>, <a class="el" href="generic__timer_8cc_source.html#l00293">GenericTimer::createTimers()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00325">ArmISA::ArmStaticInst::cSwap()</a>, <a class="el" href="gpu__nomali_8cc_source.html#l00326">CustomNoMaliGpu::CustomNoMaliGpu()</a>, <a class="el" href="DMASequencer_8cc_source.html#l00173">DMASequencer::dataCallback()</a>, <a class="el" href="circular__buffer_8hh_source.html#l00090">tlm::circular_buffer&lt; T &gt;::debug()</a>, <a class="el" href="x86_2stacktrace_8cc_source.html#l00160">X86ISA::StackTrace::decodePrologue()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00307">AlphaISA::StackTrace::decodePrologue()</a>, <a class="el" href="dictionary__compressor__impl_8hh_source.html#l00161">DictionaryCompressor&lt; uint64_t &gt;::decompress()</a>, <a class="el" href="dictionary__compressor_8hh_source.html#l00637">DictionaryCompressor&lt; T &gt;::RepeatedValuePattern&lt; RepT &gt;::decompress()</a>, <a class="el" href="gp_8cc_source.html#l00126">tlm::tlm_generic_payload::deep_copy_from()</a>, <a class="el" href="btb_8cc_source.html#l00037">DefaultBTB::DefaultBTB()</a>, <a class="el" href="fetch__impl_8hh_source.html#l00083">DefaultFetch&lt; Impl &gt;::DefaultFetch()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00656">CxxConfigManager::deleteObjects()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00256">SparcISA::TLB::demapPage()</a>, <a class="el" href="global__event_8cc_source.html#l00084">BaseGlobalEvent::deschedule()</a>, <a class="el" href="skewed__associative_8cc_source.html#l00141">SkewedAssociative::deskew()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00216">StaticInst::destRegIdx()</a>, <a class="el" href="base_2debug_8cc_source.html#l00147">Debug::AllFlags::disable()</a>, <a class="el" href="base_2debug_8cc_source.html#l00109">Debug::SimpleFlag::disableAll()</a>, <a class="el" href="scfx__rep_8cc_source.html#l02144">sc_dt::scfx_rep::divide_by_ten()</a>, <a class="el" href="tsunami__pchip_8cc_source.html#l00250">TsunamiPChip::dmaAddr()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01073">DRAMCtrl::doDRAMAccess()</a>, <a class="el" href="statistics_8hh_source.html#l01061">Stats::VectorBase&lt; Vector, StatStor &gt;::doInit()</a>, <a class="el" href="statistics_8hh_source.html#l01969">Stats::VectorDistBase&lt; VectorAverageDeviation, AvgSampleStor &gt;::doInit()</a>, <a class="el" href="match_8cc_source.html#l00078">ObjectMatch::domatch()</a>, <a class="el" href="pc__event_8cc_source.html#l00085">PCEventQueue::doService()</a>, <a class="el" href="thermal__model_8cc_source.html#l00220">ThermalModel::doStep()</a>, <a class="el" href="syscall__desc_8cc_source.html#l00049">SyscallDesc::doSyscall()</a>, <a class="el" href="Histogram_8cc_source.html#l00072">Histogram::doubleBinSize()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00955">FullO3CPU&lt; O3CPUImpl &gt;::drain()</a>, <a class="el" href="table__walker_8cc_source.html#l00160">ArmISA::TableWalker::drain()</a>, <a class="el" href="fetch__impl_8hh_source.html#l00433">DefaultFetch&lt; Impl &gt;::drainResume()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l01092">FullO3CPU&lt; O3CPUImpl &gt;::drainResume()</a>, <a class="el" href="mem__dep__unit__impl_8hh_source.html#l00145">MemDepUnit&lt; MemDepPred, Impl &gt;::drainSanityCheck()</a>, <a class="el" href="lsq__unit__impl_8hh_source.html#l00258">LSQUnit&lt; Impl &gt;::drainSanityCheck()</a>, <a class="el" href="fetch__impl_8hh_source.html#l00443">DefaultFetch&lt; Impl &gt;::drainSanityCheck()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00062">DRAMCtrl::DRAMCtrl()</a>, <a class="el" href="profile_8cc_source.html#l00050">ProfileNode::dump()</a>, <a class="el" href="trace_8cc_source.html#l00105">Trace::Logger::dump()</a>, <a class="el" href="profile_8cc_source.html#l00124">FunctionProfile::dump()</a>, <a class="el" href="trie_8hh_source.html#l00086">Trie&lt; Key, Value &gt;::Node::dump()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00149">ArmV8KvmCPU::dump()</a>, <a class="el" href="activity_8cc_source.html#l00135">ActivityRecorder::dump()</a>, <a class="el" href="dep__graph_8hh_source.html#l00271">DependencyGraph&lt; DynInstPtr &gt;::dump()</a>, <a class="el" href="pc__event_8cc_source.html#l00103">PCEventQueue::dump()</a>, <a class="el" href="fu__pool_8cc_source.html#l00208">FUPool::dump()</a>, <a class="el" href="bpred__unit_8cc_source.html#l00544">BPredUnit::dump()</a>, <a class="el" href="inifile_8cc_source.html#l00344">IniFile::dump()</a>, <a class="el" href="scfx__rep_8cc_source.html#l02526">sc_dt::scfx_rep::dump()</a>, <a class="el" href="MultiSocketSimpleSwitchAT_8h_source.html#l00324">MultiSocketSimpleSwitchAT::dump_status()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00242">SparcISA::TLB::dumpAll()</a>, <a class="el" href="base_2debug_8cc_source.html#l00191">dumpDebugFlags()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00262">dumpFpuCommon()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00205">dumpKvm()</a>, <a class="el" href="inst__queue__impl_8hh_source.html#l01499">InstructionQueue&lt; Impl &gt;::dumpLists()</a>, <a class="el" href="eventq_8cc_source.html#l00369">dumpMainQueue()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00657">X86KvmCPU::dumpMSRs()</a>, <a class="el" href="base__dyn__inst__impl_8hh_source.html#l00226">BaseDynInst&lt; Impl &gt;::eaSrcsReady()</a>, <a class="el" href="elf__object_8cc_source.html#l00096">ElfObject::ElfObject()</a>, <a class="el" href="dep__graph_8hh_source.html#l00260">DependencyGraph&lt; DynInstPtr &gt;::empty()</a>, <a class="el" href="buffers_8hh_source.html#l00176">Minor::MinorBuffer&lt; Minor::ForwardInstData &gt;::empty()</a>, <a class="el" href="base_2debug_8cc_source.html#l00137">Debug::AllFlags::enable()</a>, <a class="el" href="base_2debug_8cc_source.html#l00101">Debug::SimpleFlag::enableAll()</a>, <a class="el" href="tlm__utils_2multi__passthrough__target__socket_8h_source.html#l00227">tlm_utils::multi_passthrough_target_socket&lt; MultiSocketSimpleSwitchAT &gt;::end_of_elaboration()</a>, <a class="el" href="scx__signal__int_8h_source.html#l00927">sc_core::sc_in&lt; sc_dt::sc_int&lt; W &gt; &gt;::end_of_elaboration()</a>, <a class="el" href="scx__signal__uint_8h_source.html#l00983">sc_core::sc_in&lt; sc_dt::sc_uint&lt; W &gt; &gt;::end_of_elaboration()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l01105">sc_core::sc_in&lt; sc_dt::sc_biguint&lt; W &gt; &gt;::end_of_elaboration()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l01109">sc_core::sc_in&lt; sc_dt::sc_bigint&lt; W &gt; &gt;::end_of_elaboration()</a>, <a class="el" href="scx__signal__int_8h_source.html#l01185">sc_core::sc_inout&lt; sc_dt::sc_int&lt; W &gt; &gt;::end_of_elaboration()</a>, <a class="el" href="scx__signal__uint_8h_source.html#l01243">sc_core::sc_inout&lt; sc_dt::sc_uint&lt; W &gt; &gt;::end_of_elaboration()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l01363">sc_core::sc_inout&lt; sc_dt::sc_biguint&lt; W &gt; &gt;::end_of_elaboration()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l01367">sc_core::sc_inout&lt; sc_dt::sc_bigint&lt; W &gt; &gt;::end_of_elaboration()</a>, <a class="el" href="SimpleLTInitiator2__DMI_8h_source.html#l00235">SimpleLTInitiator2_dmi::end_of_simulation()</a>, <a class="el" href="SimpleLTInitiator1__DMI_8h_source.html#l00242">SimpleLTInitiator1_dmi::end_of_simulation()</a>, <a class="el" href="SimpleLTInitiator__ext_8h_source.html#l00280">SimpleLTInitiator_ext::end_of_simulation()</a>, <a class="el" href="inet_8cc_source.html#l00065">Net::EthAddr::EthAddr()</a>, <a class="el" href="etherswitch_8cc_source.html#l00045">EtherSwitch::EtherSwitch()</a>, <a class="el" href="minor_2decode_8cc_source.html#l00124">Minor::Decode::evaluate()</a>, <a class="el" href="fetch2_8cc_source.html#l00239">Minor::Fetch2::evaluate()</a>, <a class="el" href="execute_8cc_source.html#l01412">Minor::Execute::evaluate()</a>, <a class="el" href="sim_2debug_8cc_source.html#l00119">eventqDump()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00079">X86ISA::TLB::evictLRU()</a>, <a class="el" href="condition__register__state_8cc_source.html#l00065">ConditionRegisterState::exec()</a>, <a class="el" href="vector__register__file_8cc_source.html#l00154">VectorRegisterFile::exec()</a>, <a class="el" href="shader_8cc_source.html#l00151">Shader::exec()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l01566">HsailISA::AtomicInst&lt; MemDataType, AddrOperandType, NumSrcOperands, HasDst &gt;::execAtomic()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l01042">HsailISA::StInst&lt; MemDataType, SrcDataType, AddrOperandType &gt;::execSt()</a>, <a class="el" href="execute_8cc_source.html#l00062">Minor::Execute::Execute()</a>, <a class="el" href="mem__impl_8hh_source.html#l00165">HsailISA::LdInst&lt; MemDataType, DestDataType, AddrOperandType &gt;::execute()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02129">execveFunc()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l01701">X86ISA::GpuTLB::exitCallback()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00101">exitImpl()</a>, <a class="el" href="Topology_8cc_source.html#l00221">Topology::extend_shortest_path()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00620">sc_dt::extend_sign_w_()</a>, <a class="el" href="extensionPool_8h_source.html#l00036">ExtensionPool&lt; MultiSocketSimpleSwitchAT::ConnectionInfo &gt;::ExtensionPool()</a>, <a class="el" href="FaultModel_8cc_source.html#l00211">FaultModel::fault_prob()</a>, <a class="el" href="FaultModel_8cc_source.html#l00176">FaultModel::fault_vector()</a>, <a class="el" href="FaultModel_8cc_source.html#l00055">FaultModel::FaultModel()</a>, <a class="el" href="WriteMask_8hh_source.html#l00086">WriteMask::fillMask()</a>, <a class="el" href="systemc_2core_2port_8cc_source.html#l00049">sc_gem5::Port::finalizeFinder()</a>, <a class="el" href="systemc_2core_2port_8cc_source.html#l00042">sc_gem5::Port::finalizePort()</a>, <a class="el" href="tlb__map_8hh_source.html#l00051">SparcISA::TlbMap::find()</a>, <a class="el" href="sim__object_8cc_source.html#l00174">SimObject::find()</a>, <a class="el" href="addr__range__map_8hh_source.html#l00240">AddrRangeMap&lt; AbstractMemory *, 1 &gt;::find()</a>, <a class="el" href="output_8cc_source.html#l00243">OutputDirectory::find()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00687">sc_dt::scfx_rep::find_lsw()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00697">sc_dt::scfx_rep::find_msw()</a>, <a class="el" href="symtab_8hh_source.html#l00097">SymbolTable::findAddress()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00246">MultiperspectivePerceptron::findBest()</a>, <a class="el" href="base_2debug_8cc_source.html#l00075">Debug::findFlag()</a>, <a class="el" href="vgic_8hh_source.html#l00242">VGic::findHighestPendingLR()</a>, <a class="el" href="vgic_8hh_source.html#l00255">VGic::findLRForVIRQ()</a>, <a class="el" href="symtab_8hh_source.html#l00147">SymbolTable::findNearestAddr()</a>, <a class="el" href="symtab_8hh_source.html#l00116">SymbolTable::findNearestSymbol()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00131">CxxConfigManager::findObject()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00265">CxxConfigManager::findObjectParams()</a>, <a class="el" href="xbar_8cc_source.html#l00329">BaseXBar::findPort()</a>, <a class="el" href="kernel__cfg_8cc_source.html#l00170">ControlFlowInfo::findPostDominators()</a>, <a class="el" href="inifile_8cc_source.html#l00153">IniFile::findSection()</a>, <a class="el" href="PersistentTable_8cc_source.html#l00118">PersistentTable::findSmallest()</a>, <a class="el" href="symtab_8hh_source.html#l00084">SymbolTable::findSymbol()</a>, <a class="el" href="minor_2func__unit_8cc_source.html#l00203">Minor::FUPipeline::findTiming()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00424">CxxConfigManager::findTraversalOrder()</a>, <a class="el" href="lsq__impl_8hh_source.html#l00806">LSQ&lt; Impl &gt;::SplitDataRequest::finish()</a>, <a class="el" href="vec__pred__reg_8hh_source.html#l00179">VecPredRegT&lt; VecElem, NumElems, Packed, Const &gt;::firstActive()</a>, <a class="el" href="hsail__code_8hh_source.html#l00072">firstbit()</a>, <a class="el" href="atag_8hh_source.html#l00097">AtagCore::flags()</a>, <a class="el" href="NetworkInterface_8cc_source.html#l00327">NetworkInterface::flitisizeMessage()</a>, <a class="el" href="base_2types_8hh_source.html#l00171">floatToBits32()</a>, <a class="el" href="base_2types_8hh_source.html#l00183">floatToBits64()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00318">AlphaISA::TLB::flushAddr()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00130">X86ISA::TLB::flushAll()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00149">X86ISA::TLB::flushNonGlobal()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00293">AlphaISA::TLB::flushProcesses()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00656">BaseCPU::flushTLBs()</a>, <a class="el" href="fa__lru_8hh_source.html#l00260">FALRU::forEachBlk()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00585">CxxConfigManager::forEachObject()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00110">formatParamList()</a>, <a class="el" href="gic__v2m_8cc_source.html#l00163">Gicv2m::frameFromAddr()</a>, <a class="el" href="gp_8cc_source.html#l00251">tlm::tlm_generic_payload::free_all_extensions()</a>, <a class="el" href="scfx__rep_8cc_source.html#l00389">sc_dt::scfx_rep::from_string()</a>, <a class="el" href="sc__nbutils_8hh_source.html#l00438">sc_dt::from_uint()</a>, <a class="el" href="dictionary__compressor__impl_8hh_source.html#l00203">DictionaryCompressor&lt; uint64_t &gt;::fromDictionaryEntry()</a>, <a class="el" href="SimpleNetwork_8cc_source.html#l00186">SimpleNetwork::functionalRead()</a>, <a class="el" href="RubySystem_8cc_source.html#l00399">RubySystem::functionalRead()</a>, <a class="el" href="CrossbarSwitch_8cc_source.html#l00103">CrossbarSwitch::functionalWrite()</a>, <a class="el" href="SimpleNetwork_8cc_source.html#l00198">SimpleNetwork::functionalWrite()</a>, <a class="el" href="NetworkInterface_8cc_source.html#l00533">NetworkInterface::functionalWrite()</a>, <a class="el" href="flitBuffer_8cc_source.html#l00082">flitBuffer::functionalWrite()</a>, <a class="el" href="Switch_8cc_source.html#l00181">Switch::functionalWrite()</a>, <a class="el" href="RubySystem_8cc_source.html#l00488">RubySystem::functionalWrite()</a>, <a class="el" href="GarnetNetwork_8cc_source.html#l00443">GarnetNetwork::functionalWrite()</a>, <a class="el" href="Router_8cc_source.html#l00279">Router::functionalWrite()</a>, <a class="el" href="MessageBuffer_8cc_source.html#l00441">MessageBuffer::functionalWrite()</a>, <a class="el" href="InputUnit_8cc_source.html#l00154">InputUnit::functionalWrite()</a>, <a class="el" href="RubyRequest_8cc_source.html#l00061">RubyRequest::functionalWrite()</a>, <a class="el" href="func__unit_8cc_source.html#l00053">FuncUnit::FuncUnit()</a>, <a class="el" href="minor_2func__unit_8cc_source.html#l00113">Minor::FUPipeline::FUPipeline()</a>, <a class="el" href="fu__pool_8cc_source.html#l00084">FUPool::FUPool()</a>, <a class="el" href="GarnetNetwork_8cc_source.html#l00059">GarnetNetwork::GarnetNetwork()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00046">MrsOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00098">ArmISA::SveLdStructSS&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="decl_8hh_source.html#l00110">HsailISA::CommonInstBase&lt; DestDataType::OperandType, SrcDataType::OperandType, 1 &gt;::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00170">ArmISA::SveStStructSS&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00242">ArmISA::SveLdStructSI&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00315">ArmISA::SveStStructSI&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="mem__impl_8hh_source.html#l00626">HsailISA::AtomicInst&lt; MemDataType, AddrOperandType, NumSrcOperands, HasDst &gt;::generateDisassembly()</a>, <a class="el" href="GarnetSyntheticTraffic_8cc_source.html#l00185">GarnetSyntheticTraffic::generatePkt()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01768">Gicv3CPUInterface::generateSGI()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00335">X86ISA::genX87Tags()</a>, <a class="el" href="vec__pred__reg_8hh_source.html#l00310">VecPredRegContainer&lt; TheISA::VecPredRegSizeBits, TheISA::VecPredRegHasPackedRepr &gt;::get_bits()</a>, <a class="el" href="simpleAddressMap_8h_source.html#l00099">SimpleAddressMap::get_max()</a>, <a class="el" href="simpleAddressMap_8h_source.html#l00112">SimpleAddressMap::get_min()</a>, <a class="el" href="NetworkInterface_8cc_source.html#l00490">NetworkInterface::get_vnet()</a>, <a class="el" href="sc__bv__base_8hh_source.html#l00223">sc_dt::sc_bv_base::get_word()</a>, <a class="el" href="gic__v2m_8cc_source.html#l00097">Gicv2m::getAddrRanges()</a>, <a class="el" href="RubyPort_8cc_source.html#l00566">RubyPort::PioSlavePort::getAddrRanges()</a>, <a class="el" href="NetDest_8cc_source.html#l00106">NetDest::getAllDest()</a>, <a class="el" href="dev_2pci_2device_8hh_source.html#l00143">PciDevice::getBAR()</a>, <a class="el" href="delta__correlating__prediction__tables_8cc_source.html#l00082">DeltaCorrelatingPredictionTables::DCPTEntry::getCandidates()</a>, <a class="el" href="CheckTable_8cc_source.html#l00118">CheckTable::getCheck()</a>, <a class="el" href="wavefront_8cc_source.html#l00857">Wavefront::getContext()</a>, <a class="el" href="multi__bit__sel__bloom__filter_8cc_source.html#l00066">BloomFilter::MultiBitSel::getCount()</a>, <a class="el" href="power__model_8cc_source.html#l00099">PowerModel::getDynamicPower()</a>, <a class="el" href="arch_2arm_2freebsd_2process_8cc_source.html#l01272">ArmFreebsdProcessBits::getFreebsdDesc()</a>, <a class="el" href="brig__object_8cc_source.html#l00142">BrigObject::getFunction()</a>, <a class="el" href="tage__base_8cc_source.html#l00704">TAGEBase::getGHR()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00541">MultiperspectivePerceptron::ACYCLIC::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00589">MultiperspectivePerceptron::MODHIST::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00633">MultiperspectivePerceptron::RECENCY::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00696">MultiperspectivePerceptron::PATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00764">MultiperspectivePerceptron::MODPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00791">MultiperspectivePerceptron::GHISTPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00863">MultiperspectivePerceptron::GHISTMODPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00895">MultiperspectivePerceptron::BLURRYPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00982">MultiperspectivePerceptron::SGHISTPATH::getHash()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02107">Gicv3CPUInterface::getHPPVILR()</a>, <a class="el" href="alpha_2interrupts_8hh_source.html#l00176">AlphaISA::Interrupts::getInterrupt()</a>, <a class="el" href="brig__object_8hh_source.html#l00113">BrigObject::getKernel()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l01693">ArmLinuxProcessBits::getLinuxDesc()</a>, <a class="el" href="loop__predictor_8cc_source.html#l00113">LoopPredictor::getLoop()</a>, <a class="el" href="Prefetcher_8cc_source.html#l00262">Prefetcher::getLRUindex()</a>, <a class="el" href="WriteMask_8hh_source.html#l00094">WriteMask::getMask()</a>, <a class="el" href="cxx__config__ini_8cc_source.html#l00090">CxxIniFile::getObjectChildren()</a>, <a class="el" href="x86_2memhelpers_8hh_source.html#l00079">X86ISA::getPackedMem()</a>, <a class="el" href="pif_8cc_source.html#l00107">PIFPrefetcher::CompactorEntry::getPredictedAddresses()</a>, <a class="el" href="Prefetcher_8cc_source.html#l00330">Prefetcher::getPrefetchEntry()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00336">ArmKvmCPU::getRegList()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00207">AlphaISA::RemoteGDB::AlphaGdbRegCache::getRegs()</a>, <a class="el" href="arch_2power_2remote__gdb_8cc_source.html#l00175">PowerISA::RemoteGDB::PowerGdbRegCache::getRegs()</a>, <a class="el" href="arch_2sparc_2remote__gdb_8cc_source.html#l00175">SparcISA::RemoteGDB::SPARCGdbRegCache::getRegs()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00254">ArmISA::RemoteGDB::AArch32GdbRegCache::getRegs()</a>, <a class="el" href="arch_2sparc_2remote__gdb_8cc_source.html#l00190">SparcISA::RemoteGDB::SPARC64GdbRegCache::getRegs()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00202">ArmISA::RemoteGDB::AArch64GdbRegCache::getRegs()</a>, <a class="el" href="inifile_8cc_source.html#l00296">IniFile::getSectionNames()</a>, <a class="el" href="simple__indirect_8cc_source.html#l00214">SimpleIndirectPredictor::getSetIndex()</a>, <a class="el" href="tage__base_8cc_source.html#l00807">TAGEBase::getSizeInBits()</a>, <a class="el" href="power__model_8cc_source.html#l00125">PowerModel::getStaticPower()</a>, <a class="el" href="gic__v2m_8cc_source.html#l00081">Gicv2m::Gicv2m()</a>, <a class="el" href="statistical__corrector_8cc_source.html#l00186">StatisticalCorrector::gPredict()</a>, <a class="el" href="gpu__dyn__inst_8cc_source.html#l00043">GPUDynInst::GPUDynInst()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00063">X86ISA::GpuTLB::GpuTLB()</a>, <a class="el" href="statistics_8cc_source.html#l00354">Stats::HistStor::grow_convert()</a>, <a class="el" href="statistics_8cc_source.html#l00315">Stats::HistStor::grow_out()</a>, <a class="el" href="statistics_8cc_source.html#l00376">Stats::HistStor::grow_up()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00333">MPP_StatisticalCorrector::gUpdate()</a>, <a class="el" href="statistical__corrector_8cc_source.html#l00202">StatisticalCorrector::gUpdate()</a>, <a class="el" href="scfx__mant_8hh_source.html#l00282">sc_dt::scfx_mant::half_addr()</a>, <a class="el" href="tage__sc__l__8KB_8cc_source.html#l00189">TAGE_SC_L_TAGE_8KB::handleAllocAndUReset()</a>, <a class="el" href="tage__sc__l__64KB_8cc_source.html#l00216">TAGE_SC_L_TAGE_64KB::handleAllocAndUReset()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00089">MPP_TAGE::handleAllocAndUReset()</a>, <a class="el" href="tage__base_8cc_source.html#l00439">TAGEBase::handleAllocAndUReset()</a>, <a class="el" href="x86__cpu_8cc_source.html#l01309">X86KvmCPU::handleKvmExitIO()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00130">MPP_TAGE::handleUReset()</a>, <a class="el" href="tage__base_8cc_source.html#l00488">TAGEBase::handleUReset()</a>, <a class="el" href="h3__bloom__filter_8cc_source.html#l00375">BloomFilter::H3::hash()</a>, <a class="el" href="multi__bit__sel__bloom__filter_8cc_source.html#l00076">BloomFilter::MultiBitSel::hash()</a>, <a class="el" href="block__bloom__filter_8cc_source.html#l00082">BloomFilter::Block::hash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00497">MultiperspectivePerceptron::GHIST::hash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00948">MultiperspectivePerceptron::RECENCYPOS::hash()</a>, <a class="el" href="inst__queue__impl_8hh_source.html#l00563">InstructionQueue&lt; Impl &gt;::hasReadyInsts()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l00594">GPUCoalescer::hitCallback()</a>, <a class="el" href="cp__annotate_8hh_source.html#l00121">CPA::hwWe()</a>, <a class="el" href="i8042_8cc_source.html#l00048">X86ISA::I8042::I8042()</a>, <a class="el" href="i82094aa_8cc_source.html#l00044">X86ISA::I82094AA::I82094AA()</a>, <a class="el" href="i8254_8hh_source.html#l00088">X86ISA::I8254::I8254()</a>, <a class="el" href="i8259_8cc_source.html#l00039">X86ISA::I8259::I8259()</a>, <a class="el" href="ide__ctrl_8cc_source.html#l00095">IdeController::IdeController()</a>, <a class="el" href="scfx__mant_8hh_source.html#l00309">sc_dt::inc()</a>, <a class="el" href="circular__buffer_8hh_source.html#l00204">tlm::circular_buffer&lt; T &gt;::increment_read_pos()</a>, <a class="el" href="circular__buffer_8hh_source.html#l00195">tlm::circular_buffer&lt; T &gt;::increment_write_pos()</a>, <a class="el" href="statistics_8cc_source.html#l00118">Stats::InfoAccess::info()</a>, <a class="el" href="SwitchAllocator_8cc_source.html#l00054">SwitchAllocator::init()</a>, <a class="el" href="CrossbarSwitch_8cc_source.html#l00057">CrossbarSwitch::init()</a>, <a class="el" href="vector__register__state_8cc_source.html#l00056">VecRegisterState::init()</a>, <a class="el" href="GarnetNetwork_8cc_source.html#l00102">GarnetNetwork::init()</a>, <a class="el" href="NetworkInterface_8cc_source.html#l00078">NetworkInterface::init()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00077">CacheMemory::init()</a>, <a class="el" href="DirectoryMemory_8cc_source.html#l00068">DirectoryMemory::init()</a>, <a class="el" href="PerfectSwitch_8cc_source.html#l00061">PerfectSwitch::init()</a>, <a class="el" href="store__set_8cc_source.html#l00081">StoreSet::init()</a>, <a class="el" href="AbstractController_8cc_source.html#l00070">AbstractController::init()</a>, <a class="el" href="sc__bv__base_8cc_source.html#l00074">sc_dt::sc_bv_base::init()</a>, <a class="el" href="sc__lv__base_8cc_source.html#l00090">sc_dt::sc_lv_base::init()</a>, <a class="el" href="RubyTester_8cc_source.html#l00115">RubyTester::init()</a>, <a class="el" href="gic__v3_8cc_source.html#l00062">Gicv3::init()</a>, <a class="el" href="timer__cpulocal_8cc_source.html#l00058">CpuLocalTimer::init()</a>, <a class="el" href="compute__unit_8cc_source.html#l00550">ComputeUnit::init()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00281">BaseCPU::init()</a>, <a class="el" href="sc__vector_8hh_source.html#l00476">sc_core::sc_vector&lt; svp_gicv3_comms::gicv3_comms_target_socket&lt;&gt; &gt;::init()</a>, <a class="el" href="operand_8cc_source.html#l00063">ListOperand::init()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00140">MultiperspectivePerceptron::init()</a>, <a class="el" href="statistics_8hh_source.html#l01288">Stats::Vector2dBase&lt; Vector2d, StatStor &gt;::init()</a>, <a class="el" href="init_8cc_source.html#l00134">EmbeddedPython::initAll()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00074">X86ISA::initCPU()</a>, <a class="el" href="tage__sc__l__8KB_8cc_source.html#l00147">TAGE_SC_L_TAGE_8KB::initFoldedHistories()</a>, <a class="el" href="tage__base_8cc_source.html#l00146">TAGEBase::initFoldedHistories()</a>, <a class="el" href="statistical__corrector_8cc_source.html#l00127">StatisticalCorrector::initGEHLTable()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l00436">HsailISA::LdInst&lt; MemDataType, DestDataType, AddrOperandType &gt;::initiateAcc()</a>, <a class="el" href="fetch__unit_8cc_source.html#l00116">FetchUnit::initiateFetch()</a>, <a class="el" href="lsq__impl_8hh_source.html#l00891">LSQ&lt; Impl &gt;::SplitDataRequest::initiateTranslation()</a>, <a class="el" href="ev5_8cc_source.html#l00099">AlphaISA::initIPRs()</a>, <a class="el" href="arch_2arm_2freebsd_2system_8cc_source.html#l00077">FreebsdArmSystem::initState()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00103">ArmProcess32::initState()</a>, <a class="el" href="arch_2arm_2linux_2system_8cc_source.html#l00106">LinuxArmSystem::initState()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00122">ArmProcess64::initState()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00197">X86ISA::X86_64Process::initState()</a>, <a class="el" href="arch_2arm_2system_8cc_source.html#l00134">ArmSystem::initState()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00637">X86ISA::I386Process::initState()</a>, <a class="el" href="sim_2system_8cc_source.html#l00331">System::initState()</a>, <a class="el" href="InputUnit_8cc_source.html#l00044">InputUnit::InputUnit()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00248">AlphaISA::TLB::insert()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00097">SparcISA::TLB::insert()</a>, <a class="el" href="trie_8hh_source.html#l00188">Trie&lt; Addr, uint32_t &gt;::insert()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00195">ArmISA::TLB::insert()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00401">MultiperspectivePerceptron::insert()</a>, <a class="el" href="power_2tlb_8cc_source.html#l00160">PowerISA::TLB::insertAt()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00322">MultiperspectivePerceptron::ThreadData::insertRecency()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l00312">GPUCoalescer::insertRequest()</a>, <a class="el" href="sparc_2isa_8cc_source.html#l00105">SparcISA::ISA::installGlobals()</a>, <a class="el" href="sparc_2isa_8cc_source.html#l00095">SparcISA::ISA::installWindow()</a>, <a class="el" href="inst__res_8hh_source.html#l00080">InstResult::InstResult()</a>, <a class="el" href="SubBlock_8cc_source.html#l00045">SubBlock::internalMergeFrom()</a>, <a class="el" href="SubBlock_8cc_source.html#l00056">SubBlock::internalMergeTo()</a>, <a class="el" href="tlb__map_8hh_source.html#l00085">SparcISA::TlbMap::intersect()</a>, <a class="el" href="NetDest_8cc_source.html#l00216">NetDest::intersectionIsNotEmpty()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00226">X86ISA::GpuTLB::invalidateAll()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00348">SMMUTLB::invalidateAll()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00574">ARMArchTLB::invalidateAll()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00754">IPACache::invalidateAll()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00918">ConfigCache::invalidateAll()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01153">WalkCache::invalidateAll()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00318">SMMUTLB::invalidateASID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00544">ARMArchTLB::invalidateASID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01123">WalkCache::invalidateASID()</a>, <a class="el" href="SimpleBusLT_8h_source.html#l00175">SimpleBusLT&lt; NR_OF_INITIATORS, NR_OF_TARGETS &gt;::invalidateDMIPointers()</a>, <a class="el" href="SimpleBusAT_8h_source.html#l00331">SimpleBusAT&lt; NR_OF_INITIATORS, NR_OF_TARGETS &gt;::invalidateDMIPointers()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00711">IPACache::invalidateIPA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00724">IPACache::invalidateIPAA()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00246">X86ISA::GpuTLB::invalidateNonGlobal()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00274">SMMUTLB::invalidateSID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00903">ConfigCache::invalidateSID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00261">SMMUTLB::invalidateSSID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00890">ConfigCache::invalidateSSID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00289">SMMUTLB::invalidateVA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00513">ARMArchTLB::invalidateVA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01086">WalkCache::invalidateVA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00305">SMMUTLB::invalidateVAA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00529">ARMArchTLB::invalidateVAA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01105">WalkCache::invalidateVAA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00333">SMMUTLB::invalidateVMID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00559">ARMArchTLB::invalidateVMID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00739">IPACache::invalidateVMID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01138">WalkCache::invalidateVMID()</a>, <a class="el" href="sc__unsigned_8hh_source.html#l01151">sc_dt::sc_unsigned::invert()</a>, <a class="el" href="sc__signed_8hh_source.html#l01247">sc_dt::sc_signed::invert()</a>, <a class="el" href="VIPERCoalescer_8cc_source.html#l00206">VIPERCoalescer::invL1()</a>, <a class="el" href="VIPERCoalescer_8cc_source.html#l00268">VIPERCoalescer::invwbL1()</a>, <a class="el" href="cl__driver_8cc_source.html#l00106">ClDriver::ioctl()</a>, <a class="el" href="sc__lv__base_8cc_source.html#l00171">sc_dt::sc_lv_base::is_01()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02340">sc_dt::sc_subref_r&lt; X &gt;::is_01()</a>, <a class="el" href="extensionPool_8h_source.html#l00068">ExtensionPool&lt; MultiSocketSimpleSwitchAT::ConnectionInfo &gt;::is_from()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00375">sc_dt::scfx_rep::is_zero()</a>, <a class="el" href="NetDest_8cc_source.html#l00168">NetDest::isBroadcast()</a>, <a class="el" href="compute__unit_8cc_source.html#l01731">ComputeUnit::isDone()</a>, <a class="el" href="mem__dep__unit__impl_8hh_source.html#l00132">MemDepUnit&lt; MemDepPred, Impl &gt;::isDrained()</a>, <a class="el" href="fu__pool_8cc_source.html#l00242">FUPool::isDrained()</a>, <a class="el" href="fetch__impl_8hh_source.html#l00461">DefaultFetch&lt; Impl &gt;::isDrained()</a>, <a class="el" href="NetDest_8cc_source.html#l00180">NetDest::isEmpty()</a>, <a class="el" href="WriteMask_8hh_source.html#l00130">WriteMask::isEmpty()</a>, <a class="el" href="NetDest_8cc_source.html#l00272">NetDest::isEqual()</a>, <a class="el" href="WriteMask_8hh_source.html#l00141">WriteMask::isFull()</a>, <a class="el" href="WriteMask_8hh_source.html#l00105">WriteMask::isOverlap()</a>, <a class="el" href="dictionary__compressor_8hh_source.html#l00618">DictionaryCompressor&lt; T &gt;::RepeatedValuePattern&lt; RepT &gt;::isPattern()</a>, <a class="el" href="compute__unit_8cc_source.html#l01766">ComputeUnit::isSimdDone()</a>, <a class="el" href="DMASequencer_8cc_source.html#l00121">DMASequencer::issueNext()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l00872">GPUCoalescer::issueRequest()</a>, <a class="el" href="NetDest_8cc_source.html#l00228">NetDest::isSuperset()</a>, <a class="el" href="mshr_8hh_source.html#l00308">MSHR::TargetList::isWholeLineWrite()</a>, <a class="el" href="vm_8cc_source.html#l00294">KvmVM::KvmVM()</a>, <a class="el" href="vec__pred__reg_8hh_source.html#l00215">VecPredRegT&lt; VecElem, NumElems, Packed, Const &gt;::lastActive()</a>, <a class="el" href="hsail__code_8hh_source.html#l00086">lastbit()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l00402">HsailISA::LdInst&lt; MemDataType, DestDataType, AddrOperandType &gt;::LdInst()</a>, <a class="el" href="statistics_8cc_source.html#l00231">Stats::Info::less()</a>, <a class="el" href="linear__solver_8hh_source.html#l00111">LinearSystem::LinearSystem()</a>, <a class="el" href="socket_8cc_source.html#l00090">ListenSocket::listen()</a>, <a class="el" href="crypto_8cc_source.html#l00479">ArmISA::Crypto::load2Reg()</a>, <a class="el" href="crypto_8cc_source.html#l00492">ArmISA::Crypto::load3Reg()</a>, <a class="el" href="ecoff__object_8cc_source.html#l00108">EcoffObject::loadGlobalSymbols()</a>, <a class="el" href="ecoff__object_8cc_source.html#l00141">EcoffObject::loadLocalSymbols()</a>, <a class="el" href="elf__object_8cc_source.html#l00289">ElfObject::loadSomeSymbols()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00649">CxxConfigManager::loadState()</a>, <a class="el" href="mem__ctrl_8cc_source.html#l00088">QoS::MemCtrl::logRequest()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00164">AlphaISA::TLB::lookup()</a>, <a class="el" href="power_2tlb_8cc_source.html#l00083">PowerISA::TLB::lookup()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00198">SparcISA::TLB::lookup()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00179">SMMUTLB::lookup()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00459">ARMArchTLB::lookup()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00152">ArmISA::TLB::lookup()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00658">IPACache::lookup()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00838">ConfigCache::lookup()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01014">WalkCache::lookup()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00213">SMMUTLB::lookupAnyVA()</a>, <a class="el" href="sim_2system_8cc_source.html#l00537">System::lookupMasterId()</a>, <a class="el" href="AddressProfiler_8cc_source.html#l00045">lookupTraceForAddress()</a>, <a class="el" href="endian__conv_8hh_source.html#l00547">tlm::loop_word1()</a>, <a class="el" href="loop__predictor_8cc_source.html#l00177">LoopPredictor::loopUpdate()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00617">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::lrotate()</a>, <a class="el" href="vgic_8hh_source.html#l00222">VGic::lrPending()</a>, <a class="el" href="vgic_8hh_source.html#l00231">VGic::lrValid()</a>, <a class="el" href="scfx__ieee_8hh_source.html#l00324">sc_dt::scfx_ieee_double::lsb()</a>, <a class="el" href="init_8cc_source.html#l00261">m5Main()</a>, <a class="el" href="macromem_8cc_source.html#l01437">ArmISA::MacroVFPMemOp::MacroVFPMemOp()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00421">HsailISA::Call::MagicSimBreak()</a>, <a class="el" href="nmtest_8cc_source.html#l00043">main()</a>, <a class="el" href="endian__conv_8hh_source.html#l00282">tlm::tlm_bool&lt; D &gt;::make_uchar_array()</a>, <a class="el" href="SimpleNetwork_8cc_source.html#l00107">SimpleNetwork::makeInternalLink()</a>, <a class="el" href="malta_8cc_source.html#l00051">Malta::Malta()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l01171">GPUCoalescer::mapAddrToPkt()</a>, <a class="el" href="PersistentTable_8cc_source.html#l00143">PersistentTable::markEntries()</a>, <a class="el" href="sim_2system_8hh_source.html#l00452">System::markWorkItem()</a>, <a class="el" href="mathexpr__powermodel_8cc_source.html#l00050">MathExprPowerModel::MathExprPowerModel()</a>, <a class="el" href="atag_8hh_source.html#l00111">AtagMem::memSize()</a>, <a class="el" href="atag_8hh_source.html#l00112">AtagMem::memStart()</a>, <a class="el" href="multi__bloom__filter_8cc_source.html#l00057">BloomFilter::Multi::merge()</a>, <a class="el" href="base_2filters_2base_8hh_source.html#l00090">BloomFilter::Base::merge()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01608">DRAMCtrl::minBankPrep()</a>, <a class="el" href="cpu_2minor_2cpu_8cc_source.html#l00050">MinorCPU::MinorCPU()</a>, <a class="el" href="minor_2func__unit_8cc_source.html#l00079">MinorOpClassSet::MinorOpClassSet()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00290">Minor::Scoreboard::minorTrace()</a>, <a class="el" href="buffers_8hh_source.html#l00193">Minor::MinorBuffer&lt; Minor::ForwardInstData &gt;::minorTrace()</a>, <a class="el" href="execute_8cc_source.html#l01644">Minor::Execute::minorTrace()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l00930">Minor::LSQ::StoreBuffer::minorTrace()</a>, <a class="el" href="fa__lru_8cc_source.html#l00348">FALRU::CacheTracking::moveBlockToHead()</a>, <a class="el" href="fa__lru_8cc_source.html#l00374">FALRU::CacheTracking::moveBlockToTail()</a>, <a class="el" href="scfx__ieee_8hh_source.html#l00294">sc_dt::scfx_ieee_double::msb()</a>, <a class="el" href="scfx__pow10_8cc_source.html#l00121">sc_dt::scfx_pow10::neg()</a>, <a class="el" href="Network_8cc_source.html#l00052">Network::Network()</a>, <a class="el" href="NetworkInterface_8cc_source.html#l00050">NetworkInterface::NetworkInterface()</a>, <a class="el" href="traffic__gen_8cc_source.html#l00343">TrafficGen::nextState()</a>, <a class="el" href="noncoherent__xbar_8cc_source.html#l00057">NoncoherentXBar::NoncoherentXBar()</a>, <a class="el" href="vec__pred__reg_8hh_source.html#l00197">VecPredRegT&lt; VecElem, NumElems, Packed, Const &gt;::noneActive()</a>, <a class="el" href="macromem_8hh_source.html#l00052">number_of_ones()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00579">BaseCPU::numSimulatedInsts()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00590">BaseCPU::numSimulatedOps()</a>, <a class="el" href="decl_8hh_source.html#l00191">HsailISA::CommonInstBase&lt; DestDataType::OperandType, SrcDataType::OperandType, 1 &gt;::numSrcRegOperands()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l01366">HsailISA::AtomicInstBase&lt; MemDataType::OperandType, AddrOperandType, NumSrcOperands, HasDst &gt;::numSrcRegOperands()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00440">sc_dt::scfx_rep::o_extend()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00590">sc_dt::scfx_rep::o_invert()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00557">sc_dt::scfx_rep::o_set()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00524">sc_dt::scfx_rep::o_set_high()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00474">sc_dt::scfx_rep::o_zero_left()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00491">sc_dt::scfx_rep::o_zero_right()</a>, <a class="el" href="PersistentTable_8cc_source.html#l00095">PersistentTable::okToIssueStarving()</a>, <a class="el" href="console_8cc_source.html#l00100">VirtIOConsole::TermTransQueue::onNotifyDescriptor()</a>, <a class="el" href="disk__image_8cc_source.html#l00251">CowDiskImage::open()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00760">openImpl()</a>, <a class="el" href="vector__register__file_8cc_source.html#l00121">VectorRegisterFile::operandsReady()</a>, <a class="el" href="PerfectSwitch_8cc_source.html#l00139">PerfectSwitch::operateMessageBuffer()</a>, <a class="el" href="scfx__rep_8cc_source.html#l00339">sc_dt::scfx_rep::operator new()</a>, <a class="el" href="futex__map_8hh_source.html#l00070">std::hash&lt; FutexKey &gt;::operator()()</a>, <a class="el" href="scfx__pow10_8cc_source.html#l00074">sc_dt::scfx_pow10::operator()()</a>, <a class="el" href="text_8cc_source.html#l00300">Stats::VectorPrint::operator()()</a>, <a class="el" href="text_8cc_source.html#l00419">Stats::DistPrint::operator()()</a>, <a class="el" href="linear__solver_8hh_source.html#l00061">LinearEquation::operator+()</a>, <a class="el" href="timebuf_8hh_source.html#l00115">TimeBuffer&lt; T &gt;::wire::operator++()</a>, <a class="el" href="timebuf_8hh_source.html#l00128">TimeBuffer&lt; T &gt;::wire::operator--()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l00961">operator&lt;&lt;()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00999">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::operator&lt;&lt;=()</a>, <a class="el" href="sc__out__rv_8hh_source.html#l00064">sc_core::sc_out_rv&lt; W &gt;::operator=()</a>, <a class="el" href="sc__inout__rv_8hh_source.html#l00067">sc_core::sc_inout_rv&lt; W &gt;::operator=()</a>, <a class="el" href="scfx__mant_8hh_source.html#l00172">sc_dt::scfx_mant::operator=()</a>, <a class="el" href="pipe__data_8cc_source.html#l00238">Minor::ForwardInstData::operator=()</a>, <a class="el" href="inet_8hh_source.html#l00571">Net::TcpPtr::operator=()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00437">sc_dt::sc_uint_base::operator=()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00451">sc_dt::sc_int_base::operator=()</a>, <a class="el" href="inet_8hh_source.html#l00667">Net::UdpPtr::operator=()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l01151">sc_dt::sc_subref&lt; X &gt;::operator=()</a>, <a class="el" href="sc__unsigned_8cc_source.html#l00514">sc_dt::sc_unsigned::operator=()</a>, <a class="el" href="sc__signed_8cc_source.html#l00545">sc_dt::sc_signed::operator=()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00692">sc_dt::operator==()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00836">sc_dt::operator&gt;=()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01049">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::operator&gt;&gt;=()</a>, <a class="el" href="scfx__string_8hh_source.html#l00145">sc_dt::scfx_string::operator[]()</a>, <a class="el" href="scfx__mant_8hh_source.html#l00136">sc_dt::scfx_mant::operator[]()</a>, <a class="el" href="target__socket_8hh_source.html#l00150">tlm::tlm_base_target_socket&lt; 64, SignalInterruptFwIf, SignalInterruptBwIf &gt;::operator[]()</a>, <a class="el" href="syscall__emul__buf_8hh_source.html#l00166">TypedBufferArg&lt; T &gt;::operator[]()</a>, <a class="el" href="tlm__utils_2multi__passthrough__initiator__socket_8h_source.html#l00261">tlm_utils::multi_passthrough_initiator_socket&lt; MultiSocketSimpleSwitchAT &gt;::operator[]()</a>, <a class="el" href="tlm__utils_2multi__passthrough__target__socket_8h_source.html#l00299">tlm_utils::multi_passthrough_target_socket&lt; MultiSocketSimpleSwitchAT &gt;::operator[]()</a>, <a class="el" href="scfx__mant_8hh_source.html#l00407">sc_dt::scfx_mant_ref::operator[]()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00359">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::operator[]()</a>, <a class="el" href="sc__vector_8hh_source.html#l00667">sc_core::sc_vector_assembly&lt; T, MT &gt;::operator[]()</a>, <a class="el" href="scx__signal__int_8h_source.html#l00859">sc_core::sc_in&lt; sc_dt::sc_int&lt; W &gt; &gt;::operator[]()</a>, <a class="el" href="scx__signal__uint_8h_source.html#l00915">sc_core::sc_in&lt; sc_dt::sc_uint&lt; W &gt; &gt;::operator[]()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l01037">sc_core::sc_in&lt; sc_dt::sc_biguint&lt; W &gt; &gt;::operator[]()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l01041">sc_core::sc_in&lt; sc_dt::sc_bigint&lt; W &gt; &gt;::operator[]()</a>, <a class="el" href="scx__signal__int_8h_source.html#l01109">sc_core::sc_inout&lt; sc_dt::sc_int&lt; W &gt; &gt;::operator[]()</a>, <a class="el" href="scx__signal__uint_8h_source.html#l01167">sc_core::sc_inout&lt; sc_dt::sc_uint&lt; W &gt; &gt;::operator[]()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l01287">sc_core::sc_inout&lt; sc_dt::sc_biguint&lt; W &gt; &gt;::operator[]()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l01291">sc_core::sc_inout&lt; sc_dt::sc_bigint&lt; W &gt; &gt;::operator[]()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l00533">sc_dt::sc_bitref&lt; X &gt;::operator^=()</a>, <a class="el" href="sc__fix_8hh_source.html#l00686">sc_dt::sc_fix::operator~()</a>, <a class="el" href="sc__ufix_8hh_source.html#l00698">sc_dt::sc_ufix::operator~()</a>, <a class="el" href="sc__ufix_8hh_source.html#l01184">sc_dt::sc_ufix_fast::operator~()</a>, <a class="el" href="sc__fix_8hh_source.html#l01173">sc_dt::sc_fix_fast::operator~()</a>, <a class="el" href="NetDest_8cc_source.html#l00192">NetDest::OR()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01139">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::or_reduce()</a>, <a class="el" href="sc__unsigned_8hh_source.html#l02092">sc_dt::sc_unsigned_subref_r::or_reduce()</a>, <a class="el" href="sc__signed_8hh_source.html#l02392">sc_dt::sc_signed_subref_r::or_reduce()</a>, <a class="el" href="WriteMask_8hh_source.html#l00152">WriteMask::orMask()</a>, <a class="el" href="vcd_8cc_source.html#l00405">sc_gem5::VcdTraceValFinite&lt; T &gt;::output()</a>, <a class="el" href="vcd_8cc_source.html#l00509">sc_gem5::VcdTraceValFxnum&lt; T &gt;::output()</a>, <a class="el" href="vcd_8cc_source.html#l00575">sc_gem5::VcdTraceValTime::output()</a>, <a class="el" href="vcd_8cc_source.html#l00600">sc_gem5::VcdTraceValInt&lt; T &gt;::output()</a>, <a class="el" href="OutputUnit_8cc_source.html#l00044">OutputUnit::OutputUnit()</a>, <a class="el" href="o3_2lsq_8hh_source.html#l00573">LSQ&lt; Impl &gt;::LSQRequest::packetNotSent()</a>, <a class="el" href="atag_8hh_source.html#l00098">AtagCore::pagesize()</a>, <a class="el" href="inet_8cc_source.html#l00097">Net::EthAddr::parse()</a>, <a class="el" href="mathexpr_8cc_source.html#l00077">MathExpr::parse()</a>, <a class="el" href="traffic__gen_8cc_source.html#l00135">TrafficGen::parseConfig()</a>, <a class="el" href="dev_2pci_2device_8cc_source.html#l00066">PciDevice::PciDevice()</a>, <a class="el" href="WriteMask_8hh_source.html#l00168">WriteMask::performAtomic()</a>, <a class="el" href="PersistentTable_8cc_source.html#l00043">PersistentTable::persistentRequestLock()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00371">SMMUTLB::pickEntryIdxToReplace()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00591">ARMArchTLB::pickEntryIdxToReplace()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00771">IPACache::pickEntryIdxToReplace()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00935">ConfigCache::pickEntryIdxToReplace()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01192">WalkCache::pickEntryIdxToReplace()</a>, <a class="el" href="pl111_8cc_source.html#l00059">Pl111::Pl111()</a>, <a class="el" href="circular__buffer_8hh_source.html#l00056">tlm::circular_buffer&lt; T &gt;::poke_data()</a>, <a class="el" href="hsail__code_8hh_source.html#l00058">popcount()</a>, <a class="el" href="scfx__pow10_8cc_source.html#l00112">sc_dt::scfx_pow10::pos()</a>, <a class="el" href="tsunami__cchip_8cc_source.html#l00466">TsunamiCChip::postDRIR()</a>, <a class="el" href="malta__cchip_8cc_source.html#l00106">MaltaCChip::postIntr()</a>, <a class="el" href="tsunami__cchip_8cc_source.html#l00450">TsunamiCChip::postRTC()</a>, <a class="el" href="Prefetcher_8cc_source.html#l00042">Prefetcher::Prefetcher()</a>, <a class="el" href="statistics_8hh_source.html#l00416">Stats::DataWrapVec&lt; VectorStandardDeviation, VectorDistInfoProxy &gt;::prepare()</a>, <a class="el" href="statistics_8hh_source.html#l01348">Stats::Vector2dBase&lt; Vector2d, StatStor &gt;::prepare()</a>, <a class="el" href="statistics_8hh_source.html#l01493">Stats::DistStor::prepare()</a>, <a class="el" href="statistics_8hh_source.html#l01643">Stats::HistStor::prepare()</a>, <a class="el" href="statistics_8hh_source.html#l02023">Stats::VectorDistBase&lt; VectorAverageDeviation, AvgSampleStor &gt;::prepare()</a>, <a class="el" href="miscregs_8cc_source.html#l01098">preUnflattenMiscReg()</a>, <a class="el" href="DataBlock_8cc_source.html#l00081">DataBlock::print()</a>, <a class="el" href="NetDest_8cc_source.html#l00258">NetDest::print()</a>, <a class="el" href="Prefetcher_8cc_source.html#l00444">Prefetcher::print()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00459">CacheMemory::print()</a>, <a class="el" href="tlb__map_8hh_source.html#l00153">SparcISA::TlbMap::print()</a>, <a class="el" href="WriteMask_8cc_source.html#l00036">WriteMask::print()</a>, <a class="el" href="sc__fxval_8cc_source.html#l00183">sc_dt::print_dec()</a>, <a class="el" href="sc__fxval_8cc_source.html#l00290">sc_dt::print_other()</a>, <a class="el" href="packet_8cc_source.html#l00461">Packet::PrintReqState::printLabels()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00076">MsrBase::printMsrBase()</a>, <a class="el" href="AddressProfiler_8cc_source.html#l00067">printSorted()</a>, <a class="el" href="sim_2system_8cc_source.html#l00506">System::printSystems()</a>, <a class="el" href="inifile_8cc_source.html#l00306">IniFile::printUnreferenced()</a>, <a class="el" href="Histogram_8cc_source.html#l00204">Histogram::printWithMultiplier()</a>, <a class="el" href="power_2tlb_8cc_source.html#l00120">PowerISA::TLB::probeEntry()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="tarmac__parser_8cc_source.html#l00634">Trace::TarmacParserRecord::TarmacParserRecordEvent::process()</a>, <a class="el" href="callback_8hh_source.html#l00135">CallbackQueue::process()</a>, <a class="el" href="dist__iface_8cc_source.html#l00367">DistIface::SyncEvent::process()</a>, <a class="el" href="brig__object_8cc_source.html#l00154">BrigObject::processDirectives()</a>, <a class="el" href="fetch__unit_8cc_source.html#l00256">FetchUnit::processFetchReturn()</a>, <a class="el" href="mem__sink_8cc_source.html#l00199">QoS::MemSinkCtrl::processNextReqEvent()</a>, <a class="el" href="tlb__coalescer_8cc_source.html#l00407">TLBCoalescer::processProbeTLBEvent()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00672">BaseCPU::processProfileEvent()</a>, <a class="el" href="table__walker_8cc_source.html#l00753">ArmISA::TableWalker::processWalkAArch64()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00097">PseudoInst::pseudoInst()</a>, <a class="el" href="clocked__object_8cc_source.html#l00129">ClockedObject::pwrStateWeights()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00617">sc_dt::scfx_rep::q_clear()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00630">sc_dt::scfx_rep::q_incr()</a>, <a class="el" href="scfx__rep_8hh_source.html#l00662">sc_dt::scfx_rep::q_zero()</a>, <a class="el" href="queue_8hh_source.html#l00133">Queue&lt; WriteQueueEntry &gt;::Queue()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00135">QTIsaac&lt; ALPHA &gt;::randinit()</a>, <a class="el" href="cpu_2minor_2cpu_8hh_source.html#l00178">MinorCPU::randomPriority()</a>, <a class="el" href="simple__disk_8cc_source.html#l00064">SimpleDisk::read()</a>, <a class="el" href="disk__image_8cc_source.html#l00393">CowDiskImage::read()</a>, <a class="el" href="gic__v3__redistributor_8cc_source.html#l00090">Gicv3Redistributor::read()</a>, <a class="el" href="gic__v3__distributor_8cc_source.html#l00138">Gicv3Distributor::read()</a>, <a class="el" href="dev_2virtio_2base_8hh_source.html#l00493">VirtQueue::VirtRing&lt; struct vring_used_elem &gt;::read()</a>, <a class="el" href="trace__cpu_8cc_source.html#l01288">TraceCPU::ElasticDataGen::InputStream::read()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l00566">GPUCoalescer::readCallback()</a>, <a class="el" href="vgic_8cc_source.html#l00144">VGic::readCtrl()</a>, <a class="el" href="x86_2memhelpers_8hh_source.html#l00125">X86ISA::readPackedMemAtomic()</a>, <a class="el" href="vgic_8cc_source.html#l00097">VGic::readVCpu()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01664">readvFunc()</a>, <a class="el" href="pixel_8cc_source.html#l00075">PixelConverter::readWord()</a>, <a class="el" href="compute__unit_8cc_source.html#l00366">ComputeUnit::ReadyWorkgroup()</a>, <a class="el" href="spatio__temporal__memory__streaming_8cc_source.html#l00187">STeMSPrefetcher::reconstructSequence()</a>, <a class="el" href="fa__lru_8cc_source.html#l00399">FALRU::CacheTracking::recordAccess()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00420">CacheMemory::recordCacheContents()</a>, <a class="el" href="RubyPort_8cc_source.html#l00214">RubyPort::PioSlavePort::recvAtomic()</a>, <a class="el" href="serial__link_8cc_source.html#l00382">SerialLink::SerialLinkSlavePort::recvFunctional()</a>, <a class="el" href="dramsim2_8cc_source.html#l00164">DRAMSim2::recvFunctional()</a>, <a class="el" href="bridge_8cc_source.html#l00350">Bridge::BridgeSlavePort::recvFunctional()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01495">recvmsgFunc()</a>, <a class="el" href="compute__unit_8cc_source.html#l00685">ComputeUnit::DataPort::recvReqRetry()</a>, <a class="el" href="compute__unit_8cc_source.html#l00720">ComputeUnit::SQCPort::recvReqRetry()</a>, <a class="el" href="compute__unit_8cc_source.html#l01284">ComputeUnit::DTLBPort::recvReqRetry()</a>, <a class="el" href="compute__unit_8cc_source.html#l01368">ComputeUnit::ITLBPort::recvReqRetry()</a>, <a class="el" href="RubyPort_8cc_source.html#l00193">RubyPort::PioSlavePort::recvTimingReq()</a>, <a class="el" href="tlb__coalescer_8cc_source.html#l00230">TLBCoalescer::CpuSidePort::recvTimingReq()</a>, <a class="el" href="simple__mem_8cc_source.html#l00112">SimpleMemory::recvTimingReq()</a>, <a class="el" href="systemc_2core_2port_8cc_source.html#l00160">sc_gem5::Port::regPort()</a>, <a class="el" href="mem_2probes_2base_8cc_source.html#l00050">BaseMemProbe::regProbeListeners()</a>, <a class="el" href="SimpleNetwork_8cc_source.html#l00133">SimpleNetwork::regStats()</a>, <a class="el" href="Sequencer_8cc_source.html#l00702">Sequencer::regStats()</a>, <a class="el" href="Profiler_8cc_source.html#l00104">Profiler::regStats()</a>, <a class="el" href="Switch_8cc_source.html#l00114">Switch::regStats()</a>, <a class="el" href="exec__stage_8cc_source.html#l00153">ExecStage::regStats()</a>, <a class="el" href="base__dictionary__compressor_8cc_source.html#l00045">BaseDictionaryCompressor::regStats()</a>, <a class="el" href="GarnetNetwork_8cc_source.html#l00255">GarnetNetwork::regStats()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l01258">GPUCoalescer::regStats()</a>, <a class="el" href="mem_2cache_2tags_2base_8cc_source.html#l00235">BaseTags::BaseTagStats::regStats()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00518">CacheMemory::regStats()</a>, <a class="el" href="mem__ctrl_8cc_source.html#l00310">QoS::MemCtrl::MemCtrlStats::regStats()</a>, <a class="el" href="inst__queue__impl_8hh_source.html#l00180">InstructionQueue&lt; Impl &gt;::regStats()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00221">BaseSimpleCPU::regStats()</a>, <a class="el" href="mem_2cache_2compressors_2base_8cc_source.html#l00156">BaseCacheCompressor::regStats()</a>, <a class="el" href="abstract__mem_8cc_source.html#l00118">AbstractMemory::MemStats::regStats()</a>, <a class="el" href="smmu__v3_8cc_source.html#l00740">SMMUv3::regStats()</a>, <a class="el" href="clocked__object_8cc_source.html#l00162">ClockedObject::ClockedObjectStats::regStats()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00388">BaseCPU::regStats()</a>, <a class="el" href="fa__lru_8cc_source.html#l00432">FALRU::CacheTracking::regStats()</a>, <a class="el" href="compute__unit_8cc_source.html#l01398">ComputeUnit::regStats()</a>, <a class="el" href="xbar_8cc_source.html#l00540">BaseXBar::regStats()</a>, <a class="el" href="mem_2cache_2base_8cc_source.html#l02085">BaseCache::CacheStats::regStats()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l02502">DRAMCtrl::DRAMStats::regStats()</a>, <a class="el" href="mem_2cache_2base_8cc_source.html#l01891">BaseCache::CacheCmdStats::regStatsFromParent()</a>, <a class="el" href="sparc_2isa_8cc_source.html#l00081">SparcISA::ISA::reloadRegMap()</a>, <a class="el" href="addr__mapper_8cc_source.html#l00228">RangeAddrMapper::remapAddr()</a>, <a class="el" href="pollevent_8cc_source.html#l00141">PollQueue::remove()</a>, <a class="el" href="pc__event_8cc_source.html#l00053">PCEventQueue::remove()</a>, <a class="el" href="pktfifo_8hh_source.html#l00160">PacketFifo::remove()</a>, <a class="el" href="output_8cc_source.html#l00292">OutputDirectory::remove()</a>, <a class="el" href="scx__signal__int_8h_source.html#l00968">sc_core::sc_in&lt; sc_dt::sc_int&lt; W &gt; &gt;::remove_traces()</a>, <a class="el" href="scx__signal__uint_8h_source.html#l01024">sc_core::sc_in&lt; sc_dt::sc_uint&lt; W &gt; &gt;::remove_traces()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l01144">sc_core::sc_in&lt; sc_dt::sc_biguint&lt; W &gt; &gt;::remove_traces()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l01148">sc_core::sc_in&lt; sc_dt::sc_bigint&lt; W &gt; &gt;::remove_traces()</a>, <a class="el" href="scx__signal__int_8h_source.html#l01302">sc_core::sc_inout&lt; sc_dt::sc_int&lt; W &gt; &gt;::remove_traces()</a>, <a class="el" href="scx__signal__uint_8h_source.html#l01358">sc_core::sc_inout&lt; sc_dt::sc_uint&lt; W &gt; &gt;::remove_traces()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l01480">sc_core::sc_inout&lt; sc_dt::sc_biguint&lt; W &gt; &gt;::remove_traces()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l01483">sc_core::sc_inout&lt; sc_dt::sc_bigint&lt; W &gt; &gt;::remove_traces()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00720">BaseRemoteGDB::removeHardBreak()</a>, <a class="el" href="addr__range_8hh_source.html#l00449">AddrRange::removeIntlvBits()</a>, <a class="el" href="NetDest_8cc_source.html#l00070">NetDest::removeNetDest()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00080">CxxConfigManager::rename()</a>, <a class="el" href="cpuevent_8cc_source.html#l00051">CpuEvent::replaceThreadContext()</a>, <a class="el" href="pipe__data_8cc_source.html#l00271">Minor::ForwardInstData::reportData()</a>, <a class="el" href="global__event_8cc_source.html#l00097">BaseGlobalEvent::reschedule()</a>, <a class="el" href="ras_8cc_source.html#l00042">ReturnAddrStack::reset()</a>, <a class="el" href="btb_8cc_source.html#l00066">DefaultBTB::reset()</a>, <a class="el" href="dep__graph_8hh_source.html#l00155">DependencyGraph&lt; DynInstPtr &gt;::reset()</a>, <a class="el" href="activity_8cc_source.html#l00126">ActivityRecorder::reset()</a>, <a class="el" href="sinic_8cc_source.html#l00609">Sinic::Device::reset()</a>, <a class="el" href="statistics_8hh_source.html#l00427">Stats::DataWrapVec&lt; VectorStandardDeviation, VectorDistInfoProxy &gt;::reset()</a>, <a class="el" href="mem__checker_8cc_source.html#l00343">MemChecker::reset()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00364">VirtIODeviceBase::reset()</a>, <a class="el" href="statistics_8hh_source.html#l01365">Stats::Vector2dBase&lt; Vector2d, StatStor &gt;::reset()</a>, <a class="el" href="statistics_8hh_source.html#l01521">Stats::DistStor::reset()</a>, <a class="el" href="statistics_8hh_source.html#l01671">Stats::HistStor::reset()</a>, <a class="el" href="inst__queue__impl_8hh_source.html#l00397">InstructionQueue&lt; Impl &gt;::resetState()</a>, <a class="el" href="Sequencer_8cc_source.html#l00115">Sequencer::resetStats()</a>, <a class="el" href="Switch_8cc_source.html#l00150">Switch::resetStats()</a>, <a class="el" href="NetworkLink_8cc_source.html#l00079">NetworkLink::resetStats()</a>, <a class="el" href="AbstractController_8cc_source.html#l00082">AbstractController::resetStats()</a>, <a class="el" href="Router_8cc_source.html#l00237">Router::resetStats()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l00207">GPUCoalescer::resetStats()</a>, <a class="el" href="circular__buffer_8hh_source.html#l00137">tlm::circular_buffer&lt; T &gt;::resize()</a>, <a class="el" href="NetDest_8cc_source.html#l00247">NetDest::resize()</a>, <a class="el" href="instance__specific__extensions_8cc_source.html#l00179">tlm_utils::instance_specific_extension_container::resize()</a>, <a class="el" href="scfx__mant_8hh_source.html#l00203">sc_dt::scfx_mant::resize_to()</a>, <a class="el" href="statistics_8hh_source.html#l01090">Stats::VectorBase&lt; Vector, StatStor &gt;::result()</a>, <a class="el" href="statistics_8hh_source.html#l01199">Stats::VectorProxy&lt; Stat &gt;::result()</a>, <a class="el" href="statistics_8hh_source.html#l02312">Stats::UnaryNode&lt; Op &gt;::result()</a>, <a class="el" href="statistics_8hh_source.html#l02358">Stats::BinaryNode&lt; Op &gt;::result()</a>, <a class="el" href="statistics_8hh_source.html#l02454">Stats::SumNode&lt; Op &gt;::result()</a>, <a class="el" href="atag_8hh_source.html#l00124">AtagRev::rev()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01107">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::reverse()</a>, <a class="el" href="atag_8hh_source.html#l00099">AtagCore::rootdev()</a>, <a class="el" href="cpu_2minor_2cpu_8hh_source.html#l00169">MinorCPU::roundRobinPriority()</a>, <a class="el" href="gic__v3__distributor_8cc_source.html#l01017">Gicv3Distributor::route()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00650">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::rrotate()</a>, <a class="el" href="RubyDirectedTester_8cc_source.html#l00049">RubyDirectedTester::RubyDirectedTester()</a>, <a class="el" href="RubyPort_8cc_source.html#l00054">RubyPort::RubyPort()</a>, <a class="el" href="RubyTester_8cc_source.html#l00052">RubyTester::RubyTester()</a>, <a class="el" href="stattest_8cc_source.html#l00395">StatTest::run()</a>, <a class="el" href="sinic_8cc_source.html#l00695">Sinic::Device::rxKick()</a>, <a class="el" href="stack__dist__calc_8cc_source.html#l00514">StackDistCalc::sanityCheckTree()</a>, <a class="el" href="disk__image_8cc_source.html#l00333">CowDiskImage::save()</a>, <a class="el" href="sbooe_8cc_source.html#l00036">SBOOEPrefetcher::SBOOEPrefetcher()</a>, <a class="el" href="sc__bv__base_8cc_source.html#l00135">sc_dt::sc_bv_base::sc_bv_base()</a>, <a class="el" href="sc__lv__base_8cc_source.html#l00149">sc_dt::sc_lv_base::sc_lv_base()</a>, <a class="el" href="a2901_8h_source.html#l00046">SC_MODULE()</a>, <a class="el" href="scfx__utils_8cc_source.html#l00109">sc_dt::scfx_csd2tc()</a>, <a class="el" href="scfx__utils_8hh_source.html#l00086">sc_dt::scfx_find_lsb()</a>, <a class="el" href="scfx__utils_8hh_source.html#l00067">sc_dt::scfx_find_msb()</a>, <a class="el" href="scfx__mant_8hh_source.html#l00162">sc_dt::scfx_mant::scfx_mant()</a>, <a class="el" href="scfx__pow10_8cc_source.html#l00060">sc_dt::scfx_pow10::scfx_pow10()</a>, <a class="el" href="scfx__rep_8cc_source.html#l00258">sc_dt::scfx_rep::scfx_rep()</a>, <a class="el" href="scfx__utils_8cc_source.html#l00054">sc_dt::scfx_tc2csd()</a>, <a class="el" href="global__event_8cc_source.html#l00053">BaseGlobalEvent::schedule()</a>, <a class="el" href="global__event_8hh_source.html#l00128">BaseGlobalEvent::scheduled()</a>, <a class="el" href="NetworkInterface_8cc_source.html#l00437">NetworkInterface::scheduleOutputLink()</a>, <a class="el" href="evs_8cc_source.html#l00050">FastModel::ScxEvsCortexA76&lt; Types &gt;::ScxEvsCortexA76()</a>, <a class="el" href="turnaround__policy__ideal_8cc_source.html#l00054">QoS::TurnaroundPolicyIdeal::selectBusState()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02417">selectFunc()</a>, <a class="el" href="buffers_8hh_source.html#l00305">Minor::SelfStallingPipeline&lt; ElemType, ReportTraits, BubbleTraits &gt;::SelfStallingPipeline()</a>, <a class="el" href="touchkit_8cc_source.html#l00179">PS2TouchKit::sendTouchKit()</a>, <a class="el" href="gpu__nomali_8cc_source.html#l00127">NoMaliGpu::serialize()</a>, <a class="el" href="symtab_8cc_source.html#l00113">SymbolTable::serialize()</a>, <a class="el" href="semihosting_8cc_source.html#l00226">ArmSemihosting::serialize()</a>, <a class="el" href="pmu_8cc_source.html#l00692">ArmISA::PMU::serialize()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00348">AlphaISA::TLB::serialize()</a>, <a class="el" href="etherswitch_8cc_source.html#l00321">EtherSwitch::Interface::PortFifo::serialize()</a>, <a class="el" href="power_2tlb_8cc_source.html#l00199">PowerISA::TLB::serialize()</a>, <a class="el" href="timer__cpulocal_8cc_source.html#l00433">CpuLocalTimer::serialize()</a>, <a class="el" href="vgic_8cc_source.html#l00458">VGic::serialize()</a>, <a class="el" href="pktfifo_8cc_source.html#l00088">PacketFifo::serialize()</a>, <a class="el" href="generic__timer_8cc_source.html#l00237">GenericTimer::serialize()</a>, <a class="el" href="dev_2pci_2device_8cc_source.html#l00446">PciDevice::serialize()</a>, <a class="el" href="sinic_8cc_source.html#l01251">Sinic::Device::serialize()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00639">CxxConfigManager::serialize()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00166">serialize()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00408">ArmISA::TLB::serialize()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00683">BaseCPU::serialize()</a>, <a class="el" href="dist__iface_8cc_source.html#l00572">DistIface::RecvScheduler::serialize()</a>, <a class="el" href="gic__v2_8cc_source.html#l00988">GicV2::serialize()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00344">VirtIODeviceBase::serialize()</a>, <a class="el" href="sim__object_8cc_source.html#l00135">SimObject::serializeAll()</a>, <a class="el" href="pollevent_8cc_source.html#l00188">PollQueue::service()</a>, <a class="el" href="multi__bit__sel__bloom__filter_8cc_source.html#l00058">BloomFilter::MultiBitSel::set()</a>, <a class="el" href="gpu-compute_2misc_8hh_source.html#l00060">WaitClass::set()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00795">sc_dt::sc_uint_base::set()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00861">sc_dt::sc_int_base::set()</a>, <a class="el" href="sc__unsigned_8hh_source.html#l01143">sc_dt::sc_unsigned::set()</a>, <a class="el" href="sc__signed_8hh_source.html#l01239">sc_dt::sc_signed::set()</a>, <a class="el" href="vec__pred__reg_8hh_source.html#l00325">VecPredRegContainer&lt; TheISA::VecPredRegSizeBits, TheISA::VecPredRegHasPackedRepr &gt;::set_bits()</a>, <a class="el" href="tracefile_8cc_source.html#l00058">sc_gem5::TraceFile::set_time_unit()</a>, <a class="el" href="sc__bv__base_8hh_source.html#l00225">sc_dt::sc_bv_base::set_word()</a>, <a class="el" href="wavefront_8cc_source.html#l00924">Wavefront::setContext()</a>, <a class="el" href="output_8cc_source.html#l00160">OutputDirectory::setDirectory()</a>, <a class="el" href="dist__etherlink_8hh_source.html#l00096">DistEtherLink::Link::setLocalInt()</a>, <a class="el" href="WriteMask_8hh_source.html#l00078">WriteMask::setMask()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00993">setpgidFunc()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00405">X86ISA::Interrupts::setReg()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00230">AlphaISA::RemoteGDB::AlphaGdbRegCache::setRegs()</a>, <a class="el" href="arch_2sparc_2remote__gdb_8cc_source.html#l00210">SparcISA::RemoteGDB::SPARCGdbRegCache::setRegs()</a>, <a class="el" href="arch_2power_2remote__gdb_8cc_source.html#l00198">PowerISA::RemoteGDB::PowerGdbRegCache::setRegs()</a>, <a class="el" href="arch_2sparc_2remote__gdb_8cc_source.html#l00226">SparcISA::RemoteGDB::SPARC64GdbRegCache::setRegs()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00225">ArmISA::RemoteGDB::AArch64GdbRegCache::setRegs()</a>, <a class="el" href="etherlink_8hh_source.html#l00119">EtherLink::Link::setRxInt()</a>, <a class="el" href="arch_2x86_2linux_2process_8cc_source.html#l00178">setThreadArea32Func()</a>, <a class="el" href="etherlink_8hh_source.html#l00118">EtherLink::Link::setTxInt()</a>, <a class="el" href="crypto_8cc_source.html#l00278">ArmISA::Crypto::sha256Op()</a>, <a class="el" href="shader_8cc_source.html#l00053">Shader::Shader()</a>, <a class="el" href="scfx__rep_8cc_source.html#l02311">sc_dt::scfx_rep::shift_left()</a>, <a class="el" href="scfx__rep_8cc_source.html#l02336">sc_dt::scfx_rep::shift_right()</a>, <a class="el" href="Topology_8cc_source.html#l00276">Topology::shortest_path_to_node()</a>, <a class="el" href="i82094aa_8cc_source.html#l00181">X86ISA::I82094AA::signalInterrupt()</a>, <a class="el" href="hsail__code_8hh_source.html#l00100">signbit()</a>, <a class="el" href="pred__inst_8hh_source.html#l00083">simd_modified_imm()</a>, <a class="el" href="SimpleBusAT_8h_source.html#l00047">SimpleBusAT&lt; NR_OF_INITIATORS, NR_OF_TARGETS &gt;::SimpleBusAT()</a>, <a class="el" href="SimpleBusLT_8h_source.html#l00045">SimpleBusLT&lt; NR_OF_INITIATORS, NR_OF_TARGETS &gt;::SimpleBusLT()</a>, <a class="el" href="simple__cache_8cc_source.html#l00037">SimpleCache::SimpleCache()</a>, <a class="el" href="simple__indirect_8cc_source.html#l00036">SimpleIndirectPredictor::SimpleIndirectPredictor()</a>, <a class="el" href="SimpleNetwork_8cc_source.html#l00046">SimpleNetwork::SimpleNetwork()</a>, <a class="el" href="simulate_8cc_source.html#l00083">simulate()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l00135">sc_dt::sc_bitref_r&lt; X &gt;::size()</a>, <a class="el" href="sc__bv__base_8hh_source.html#l00218">sc_dt::sc_bv_base::size()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00230">sc_dt::sc_lv_base::size()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l00630">sc_dt::sc_subref_r&lt; X &gt;::size()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l01060">sc_dt::sc_concref_r&lt; X, Y &gt;::size()</a>, <a class="el" href="skewed__associative_8cc_source.html#l00089">SkewedAssociative::skew()</a>, <a class="el" href="NetDest_8cc_source.html#l00138">NetDest::smallestElement()</a>, <a class="el" href="Set_8hh_source.html#l00190">Set::smallestElement()</a>, <a class="el" href="gic__v2_8cc_source.html#l00649">GicV2::softInt()</a>, <a class="el" href="linear__solver_8cc_source.html#l00043">LinearSystem::solve()</a>, <a class="el" href="decode__impl_8hh_source.html#l00485">DefaultDecode&lt; Impl &gt;::sortInsts()</a>, <a class="el" href="rename__impl_8hh_source.html#l00838">DefaultRename&lt; Impl &gt;::sortInsts()</a>, <a class="el" href="iew__impl_8hh_source.html#l00846">DefaultIEW&lt; Impl &gt;::sortInsts()</a>, <a class="el" href="arch_2sparc_2process_8hh_source.html#l00078">Sparc32Process::Sparc32Process()</a>, <a class="el" href="arch_2sparc_2process_8hh_source.html#l00122">Sparc64Process::Sparc64Process()</a>, <a class="el" href="sc__spawn_8cc_source.html#l00047">sc_gem5::spawnWork()</a>, <a class="el" href="rename__impl_8hh_source.html#l00375">DefaultRename&lt; Impl &gt;::squash()</a>, <a class="el" href="decode__impl_8hh_source.html#l00306">DefaultDecode&lt; Impl &gt;::squash()</a>, <a class="el" href="tage__base_8cc_source.html#l00624">TAGEBase::squash()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00110">QTIsaac&lt; ALPHA &gt;::srand()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00220">StaticInst::srcRegIdx()</a>, <a class="el" href="mem__checker_8hh_source.html#l00517">MemChecker::startRead()</a>, <a class="el" href="mem__trace_8cc_source.html#l00085">MemTraceProbe::startup()</a>, <a class="el" href="mathexpr__powermodel_8cc_source.html#l00063">MathExprPowerModel::startup()</a>, <a class="el" href="thermal__model_8cc_source.html#l00249">ThermalModel::startup()</a>, <a class="el" href="mem__checker_8hh_source.html#l00531">MemChecker::startWrite()</a>, <a class="el" href="arch_2alpha_2kernel__stats_8cc_source.html#l00053">AlphaISA::Kernel::Statistics::Statistics()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l00843">Minor::LSQ::StoreBuffer::step()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l00962">HsailISA::StInst&lt; MemDataType, SrcDataType, AddrOperandType &gt;::StInst()</a>, <a class="el" href="hsail__code_8cc_source.html#l00359">StorageMap::StorageMap()</a>, <a class="el" href="crypto_8cc_source.html#l00508">ArmISA::Crypto::store1Reg()</a>, <a class="el" href="store__set_8cc_source.html#l00038">StoreSet::StoreSet()</a>, <a class="el" href="statistics_8hh_source.html#l02251">Stats::ConstVectorNode&lt; T &gt;::str()</a>, <a class="el" href="SubBlock_8cc_source.html#l00035">SubBlock::SubBlock()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00449">ArmISA::SveIndexedMemSV&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::SveIndexedMemSV()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00349">ArmISA::SveIndexedMemVI&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::SveIndexedMemVI()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00205">ArmISA::SveLdStructSI&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::SveLdStructSI()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00061">ArmISA::SveLdStructSS&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::SveLdStructSS()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00277">ArmISA::SveStStructSI&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::SveStStructSI()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00132">ArmISA::SveStStructSS&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::SveStStructSS()</a>, <a class="el" href="rename__map_8cc_source.html#l00175">UnifiedRenameMap::switchMode()</a>, <a class="el" href="tage__base_8cc_source.html#l00355">TAGEBase::tagePredict()</a>, <a class="el" href="fa__lru_8cc_source.html#l00087">FALRU::tagsInit()</a>, <a class="el" href="iew__impl_8hh_source.html#l00435">DefaultIEW&lt; Impl &gt;::takeOverFrom()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00559">BaseCPU::takeOverFrom()</a>, <a class="el" href="tcp__iface_8cc_source.html#l00082">TCPIface::TCPIface()</a>, <a class="el" href="fs9p_8cc_source.html#l00441">VirtIO9PDiod::terminateDiod()</a>, <a class="el" href="fastmodel_2GIC_2gic_8cc_source.html#l00049">FastModel::SCGIC::Terminator::Terminator()</a>, <a class="el" href="addr__range_8test_8cc_source.html#l00737">TEST()</a>, <a class="el" href="RubySlicc__Util_8hh_source.html#l00101">testAndRead()</a>, <a class="el" href="RubySlicc__Util_8hh_source.html#l00127">testAndReadMask()</a>, <a class="el" href="RubySlicc__Util_8hh_source.html#l00156">testAndWrite()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02320">tgkillFunc()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00052">MultiperspectivePerceptron::ThreadData::ThreadData()</a>, <a class="el" href="arch_2arm_2nativetrace_8hh_source.html#l00084">Trace::ArmNativeTrace::ThreadState::ThreadState()</a>, <a class="el" href="cpu_2simple_2atomic_8cc_source.html#l00633">AtomicSimpleCPU::tick()</a>, <a class="el" href="fetch__impl_8hh_source.html#l00897">DefaultFetch&lt; Impl &gt;::tick()</a>, <a class="el" href="timebuf_8hh_source.html#l00140">TimeBuffer&lt; DecodeStruct &gt;::TimeBuffer()</a>, <a class="el" href="tlb__coalescer_8cc_source.html#l00044">TLBCoalescer::TLBCoalescer()</a>, <a class="el" href="vec__pred__reg_8hh_source.html#l00382">to_number()</a>, <a class="el" href="addr__range_8hh_source.html#l00309">AddrRange::to_string()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01201">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::to_string()</a>, <a class="el" href="dictionary__compressor__impl_8hh_source.html#l00191">DictionaryCompressor&lt; uint64_t &gt;::toDictionaryEntry()</a>, <a class="el" href="dist__iface_8cc_source.html#l00855">DistIface::toggleSync()</a>, <a class="el" href="Topology_8cc_source.html#l00051">Topology::Topology()</a>, <a class="el" href="linear__solver_8hh_source.html#l00087">LinearEquation::toStr()</a>, <a class="el" href="statistics_8hh_source.html#l01102">Stats::VectorBase&lt; Vector, StatStor &gt;::total()</a>, <a class="el" href="statistics_8hh_source.html#l01210">Stats::VectorProxy&lt; Stat &gt;::total()</a>, <a class="el" href="statistics_8hh_source.html#l01339">Stats::Vector2dBase&lt; Vector2d, StatStor &gt;::total()</a>, <a class="el" href="statistics_8hh_source.html#l02240">Stats::ConstVectorNode&lt; T &gt;::total()</a>, <a class="el" href="statistics_8hh_source.html#l02328">Stats::UnaryNode&lt; Op &gt;::total()</a>, <a class="el" href="statistics_8hh_source.html#l02390">Stats::BinaryNode&lt; Op &gt;::total()</a>, <a class="el" href="statistics_8hh_source.html#l02470">Stats::SumNode&lt; Op &gt;::total()</a>, <a class="el" href="cpu_2minor_2cpu_8cc_source.html#l00337">MinorCPU::totalInsts()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00672">FullO3CPU&lt; O3CPUImpl &gt;::totalInsts()</a>, <a class="el" href="cpu_2minor_2cpu_8cc_source.html#l00348">MinorCPU::totalOps()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00685">FullO3CPU&lt; O3CPUImpl &gt;::totalOps()</a>, <a class="el" href="tournament_8cc_source.html#l00048">TournamentBP::TournamentBP()</a>, <a class="el" href="exetrace_8cc_source.html#l00072">Trace::ExeTracerRecord::traceInst()</a>, <a class="el" href="abstract__mem_8cc_source.html#l00227">AbstractMemory::trackLoadLocked()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00403">MultiperspectivePerceptron::train()</a>, <a class="el" href="ExplicitLTTarget_8h_source.html#l00092">ExplicitLTTarget::transport_dbg()</a>, <a class="el" href="SimpleLTTarget1_8h_source.html#l00097">SimpleLTTarget1::transport_dbg()</a>, <a class="el" href="SimpleLTTarget2_8h_source.html#l00099">SimpleLTTarget2::transport_dbg()</a>, <a class="el" href="ext2gp2ext_2SimpleLTTarget__ext_8h_source.html#l00110">SimpleLTTarget_ext::transport_dbg()</a>, <a class="el" href="ExplicitATTarget_8h_source.html#l00142">ExplicitATTarget::transport_dbg()</a>, <a class="el" href="packet__queue_8cc_source.html#l00087">PacketQueue::trySatisfyFunctional()</a>, <a class="el" href="serial__link_8cc_source.html#l00406">SerialLink::SerialLinkMasterPort::trySatisfyFunctional()</a>, <a class="el" href="bridge_8cc_source.html#l00374">Bridge::BridgeMasterPort::trySatisfyFunctional()</a>, <a class="el" href="packet_8cc_source.html#l00234">Packet::trySatisfyFunctional()</a>, <a class="el" href="RubyPort_8cc_source.html#l00440">RubyPort::trySendRetries()</a>, <a class="el" href="tsunami_8cc_source.html#l00049">Tsunami::Tsunami()</a>, <a class="el" href="tsunami__pchip_8cc_source.html#l00053">TsunamiPChip::TsunamiPChip()</a>, <a class="el" href="etherbus_8cc_source.html#l00061">EtherBus::txDone()</a>, <a class="el" href="PersistentTable_8cc_source.html#l00128">PersistentTable::typeOfSmallest()</a>, <a class="el" href="analysis__port_8hh_source.html#l00050">tlm::tlm_analysis_port&lt; T &gt;::unbind()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00544">MultiperspectivePerceptron::uncondBranch()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00095">CxxConfigManager::unRename()</a>, <a class="el" href="gpu__nomali_8cc_source.html#l00138">NoMaliGpu::unserialize()</a>, <a class="el" href="symtab_8cc_source.html#l00127">SymbolTable::unserialize()</a>, <a class="el" href="semihosting_8cc_source.html#l00241">ArmSemihosting::unserialize()</a>, <a class="el" href="pmu_8cc_source.html#l00712">ArmISA::PMU::unserialize()</a>, <a class="el" href="i82094aa_8cc_source.html#l00282">X86ISA::I82094AA::unserialize()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00359">AlphaISA::TLB::unserialize()</a>, <a class="el" href="page__table_8cc_source.html#l00189">EmulationPageTable::unserialize()</a>, <a class="el" href="etherswitch_8cc_source.html#l00334">EtherSwitch::Interface::PortFifo::unserialize()</a>, <a class="el" href="power_2tlb_8cc_source.html#l00211">PowerISA::TLB::unserialize()</a>, <a class="el" href="dvfs__handler_8cc_source.html#l00227">DVFSHandler::unserialize()</a>, <a class="el" href="timer__cpulocal_8cc_source.html#l00440">CpuLocalTimer::unserialize()</a>, <a class="el" href="vgic_8cc_source.html#l00516">VGic::unserialize()</a>, <a class="el" href="pktfifo_8cc_source.html#l00101">PacketFifo::unserialize()</a>, <a class="el" href="generic__timer_8cc_source.html#l00256">GenericTimer::unserialize()</a>, <a class="el" href="dev_2pci_2device_8cc_source.html#l00511">PciDevice::unserialize()</a>, <a class="el" href="physical_8cc_source.html#l00372">PhysicalMemory::unserialize()</a>, <a class="el" href="sinic_8cc_source.html#l01366">Sinic::Device::unserialize()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00207">unserialize()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00425">ArmISA::TLB::unserialize()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00704">BaseCPU::unserialize()</a>, <a class="el" href="dist__iface_8cc_source.html#l00588">DistIface::RecvScheduler::unserialize()</a>, <a class="el" href="gic__v2_8cc_source.html#l01032">GicV2::unserialize()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00354">VirtIODeviceBase::unserialize()</a>, <a class="el" href="serialize_8cc_source.html#l00209">Serializable::unserializeGlobals()</a>, <a class="el" href="arch_2x86_2nativetrace_8cc_source.html#l00044">Trace::X86NativeTrace::ThreadState::update()</a>, <a class="el" href="arch_2arm_2nativetrace_8cc_source.html#l00067">Trace::ArmNativeTrace::ThreadState::update()</a>, <a class="el" href="sc__signal__rv_8hh_source.html#l00104">sc_core::sc_signal_rv&lt; W &gt;::update()</a>, <a class="el" href="gic__v3__distributor_8cc_source.html#l01062">Gicv3Distributor::update()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00609">MultiperspectivePerceptron::update()</a>, <a class="el" href="gp_8cc_source.html#l00232">tlm::tlm_generic_payload::update_extensions_from()</a>, <a class="el" href="gp_8cc_source.html#l00180">tlm::tlm_generic_payload::update_original_from()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00304">MultiperspectivePerceptron::ThreadData::updateAcyclic()</a>, <a class="el" href="pmu_8cc_source.html#l00425">ArmISA::PMU::updateAllCounters()</a>, <a class="el" href="compute__unit_8cc_source.html#l00201">ComputeUnit::updateEvents()</a>, <a class="el" href="tage__base_8cc_source.html#l00317">TAGEBase::updateGHist()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00471">MultiperspectivePerceptronTAGE::updateHistories()</a>, <a class="el" href="tage__base_8cc_source.html#l00583">TAGEBase::updateHistories()</a>, <a class="el" href="vgic_8cc_source.html#l00404">VGic::updateIntState()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00216">ArmV8KvmCPU::updateKvmState()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00826">updateKvmStateFPUCommon()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00194">BaseO3DynInst&lt; Impl &gt;::updateMiscRegs()</a>, <a class="el" href="TimerTable_8cc_source.html#l00100">TimerTable::updateNext()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00447">MultiperspectivePerceptronTAGE::updatePartial()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00207">MPP_TAGE::updatePathAndGlobalHistory()</a>, <a class="el" href="tage__sc__l_8cc_source.html#l00230">TAGE_SC_L_TAGE::updatePathAndGlobalHistory()</a>, <a class="el" href="tlb__coalescer_8cc_source.html#l00142">TLBCoalescer::updatePhysAddresses()</a>, <a class="el" href="tarmac__record__v8_8cc_source.html#l00154">Trace::TarmacTracerRecordV8::TraceRegEntryV8::updatePred()</a>, <a class="el" href="vector__register__file_8cc_source.html#l00215">VectorRegisterFile::updateResources()</a>, <a class="el" href="gic__v2_8cc_source.html#l00836">GicV2::updateRunPri()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00282">ArmV8KvmCPU::updateThreadContext()</a>, <a class="el" href="x86__cpu_8cc_source.html#l01046">updateThreadContextFPUCommon()</a>, <a class="el" href="x86__cpu_8cc_source.html#l01103">X86KvmCPU::updateThreadContextMSRs()</a>, <a class="el" href="stack__dist__calc_8cc_source.html#l00250">StackDistCalc::updateTree()</a>, <a class="el" href="tarmac__record__v8_8cc_source.html#l00129">Trace::TarmacTracerRecordV8::TraceRegEntryV8::updateVec()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02095">utimesFunc()</a>, <a class="el" href="activity_8cc_source.html#l00153">ActivityRecorder::validate()</a>, <a class="el" href="cpu__impl_8hh_source.html#l00479">Checker&lt; O3CPUImpl &gt;::validateExecution()</a>, <a class="el" href="rename__impl_8hh_source.html#l01237">DefaultRename&lt; Impl &gt;::validInsts()</a>, <a class="el" href="iew__impl_8hh_source.html#l00652">DefaultIEW&lt; Impl &gt;::validInstsFromRename()</a>, <a class="el" href="statistics_8hh_source.html#l01078">Stats::VectorBase&lt; Vector, StatStor &gt;::value()</a>, <a class="el" href="sc__port_8hh_source.html#l00198">sc_core::sc_port_b&lt; tlm_nonblocking_put_if&lt; T &gt; &gt;::vbind()</a>, <a class="el" href="vcd_8hh_source.html#l00070">sc_gem5::VcdTraceFile::VcdTraceFile()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l00774">sc_dt::vec_add_small_on()</a>, <a class="el" href="sc__nbutils_8hh_source.html#l00413">sc_dt::vec_complement()</a>, <a class="el" href="sc__nbutils_8hh_source.html#l00387">sc_dt::vec_copy()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01135">sc_dt::vec_div_large()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01552">sc_dt::vec_from_char()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01101">sc_dt::vec_mul_small_on()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01332">sc_dt::vec_rem_large()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01697">sc_dt::vec_reverse()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l00944">sc_dt::vec_sub_small_on()</a>, <a class="el" href="sc__nbutils_8hh_source.html#l00373">sc_dt::vec_zero()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00229">VirtQueue::VirtQueue()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01738">Gicv3CPUInterface::virtualDropPriority()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l02187">Gicv3CPUInterface::virtualHighestActivePriority()</a>, <a class="el" href="text_8cc_source.html#l00565">Stats::Text::visit()</a>, <a class="el" href="macromem_8cc_source.html#l00459">ArmISA::VldMultOp::VldMultOp()</a>, <a class="el" href="macromem_8cc_source.html#l01120">ArmISA::VldMultOp64::VldMultOp64()</a>, <a class="el" href="macromem_8cc_source.html#l00554">ArmISA::VldSingleOp::VldSingleOp()</a>, <a class="el" href="macromem_8cc_source.html#l01290">ArmISA::VldSingleOp64::VldSingleOp64()</a>, <a class="el" href="macromem_8cc_source.html#l00822">ArmISA::VstMultOp::VstMultOp()</a>, <a class="el" href="macromem_8cc_source.html#l01205">ArmISA::VstMultOp64::VstMultOp64()</a>, <a class="el" href="macromem_8cc_source.html#l00917">ArmISA::VstSingleOp::VstSingleOp()</a>, <a class="el" href="macromem_8cc_source.html#l01364">ArmISA::VstSingleOp64::VstSingleOp64()</a>, <a class="el" href="mem__dep__unit__impl_8hh_source.html#l00452">MemDepUnit&lt; MemDepPred, Impl &gt;::wakeDependents()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00972">WalkCache::WalkCache()</a>, <a class="el" href="wavefront_8cc_source.html#l00051">Wavefront::Wavefront()</a>, <a class="el" href="VIPERCoalescer_8cc_source.html#l00237">VIPERCoalescer::wbL1()</a>, <a class="el" href="analysis__port_8hh_source.html#l00063">tlm::tlm_analysis_port&lt; T &gt;::write()</a>, <a class="el" href="disk__image_8cc_source.html#l00413">CowDiskImage::write()</a>, <a class="el" href="dispatcher_8cc_source.html#l00157">GpuDispatcher::write()</a>, <a class="el" href="gic__v3__redistributor_8cc_source.html#l00385">Gicv3Redistributor::write()</a>, <a class="el" href="gic__v3__distributor_8cc_source.html#l00507">Gicv3Distributor::write()</a>, <a class="el" href="dev_2virtio_2base_8hh_source.html#l00506">VirtQueue::VirtRing&lt; struct vring_used_elem &gt;::write()</a>, <a class="el" href="disk__image_8cc_source.html#l00377">CowDiskImage::writeback()</a>, <a class="el" href="iew__impl_8hh_source.html#l01454">DefaultIEW&lt; Impl &gt;::writebackInsts()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l00483">GPUCoalescer::writeCallback()</a>, <a class="el" href="packet_8hh_source.html#l01187">Packet::writeData()</a>, <a class="el" href="trace__cpu_8cc_source.html#l01435">TraceCPU::ElasticDataGen::GraphNode::writeElementAsTrace()</a>, <a class="el" href="intelmp_8cc_source.html#l00111">X86ISA::IntelMP::FloatingPointer::writeOut()</a>, <a class="el" href="intelmp_8cc_source.html#l00193">X86ISA::IntelMP::ConfigTable::writeOut()</a>, <a class="el" href="smbios_8cc_source.html#l00217">X86ISA::SMBios::SMBiosTable::writeOut()</a>, <a class="el" href="intelmp_8cc_source.html#l00088">writeOutString()</a>, <a class="el" href="x86_2memhelpers_8hh_source.html#l00164">X86ISA::writePackedMem()</a>, <a class="el" href="e820_8cc_source.html#l00057">X86ISA::E820Table::writeTo()</a>, <a class="el" href="vgic_8cc_source.html#l00238">VGic::writeVCpu()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01704">writevFunc()</a>, <a class="el" href="pixel_8cc_source.html#l00091">PixelConverter::writeWord()</a>, <a class="el" href="microop_8hh_source.html#l00097">X86ISA::X86MicroopBase::X86MicroopBase()</a>, <a class="el" href="cmos_8hh_source.html#l00061">X86ISA::Cmos::X86RTC::X86RTC()</a>, <a class="el" href="sc__unsigned_8hh_source.html#l01136">sc_dt::sc_unsigned::xnor_reduce()</a>, <a class="el" href="sc__signed_8hh_source.html#l01232">sc_dt::sc_signed::xnor_reduce()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01152">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::xor_reduce()</a>, <a class="el" href="sc__unsigned_8hh_source.html#l02108">sc_dt::sc_unsigned_subref_r::xor_reduce()</a>, <a class="el" href="sc__signed_8hh_source.html#l02408">sc_dt::sc_signed_subref_r::xor_reduce()</a>, <a class="el" href="sc__unsigned_8cc_source.html#l00420">sc_dt::sc_unsigned::xor_reduce()</a>, <a class="el" href="sc__signed_8cc_source.html#l00420">sc_dt::sc_signed::xor_reduce()</a>, <a class="el" href="statistics_8hh_source.html#l00478">Stats::DataWrapVec2d&lt; Derived, Vector2dInfoProxy &gt;::ysubname()</a>, <a class="el" href="statistics_8hh_source.html#l00454">Stats::DataWrapVec2d&lt; Derived, Vector2dInfoProxy &gt;::ysubnames()</a>, <a class="el" href="statistics_8hh_source.html#l01116">Stats::VectorBase&lt; Vector, StatStor &gt;::zero()</a>, <a class="el" href="statistics_8hh_source.html#l02014">Stats::VectorDistBase&lt; VectorAverageDeviation, AvgSampleStor &gt;::zero()</a>, <a class="el" href="statistics_8cc_source.html#l00496">Stats::Formula::zero()</a>, <a class="el" href="arm_2isa_8cc_source.html#l02174">ArmISA::ISA::zeroSveVecRegUpperPart()</a>, <a class="el" href="global__event_8cc_source.html#l00043">BaseGlobalEvent::~BaseGlobalEvent()</a>, <a class="el" href="multiperspective__perceptron__tage_8hh_source.html#l00146">MPP_StatisticalCorrector::BranchInfo::~BranchInfo()</a>, <a class="el" href="brig__object_8cc_source.html#l00471">BrigObject::~BrigObject()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00100">CacheMemory::~CacheMemory()</a>, <a class="el" href="callback_8cc_source.html#l00033">CallbackQueue::~CallbackQueue()</a>, <a class="el" href="CheckTable_8cc_source.html#l00075">CheckTable::~CheckTable()</a>, <a class="el" href="compute__unit_8cc_source.html#l00162">ComputeUnit::~ComputeUnit()</a>, <a class="el" href="disk__image_8cc_source.html#l00200">CowDiskImage::~CowDiskImage()</a>, <a class="el" href="cpuevent_8cc_source.html#l00037">CpuEvent::~CpuEvent()</a>, <a class="el" href="DirectoryMemory_8cc_source.html#l00076">DirectoryMemory::~DirectoryMemory()</a>, <a class="el" href="execute_8cc_source.html#l01853">Minor::Execute::~Execute()</a>, <a class="el" href="extensionPool_8h_source.html#l00047">ExtensionPool&lt; MultiSocketSimpleSwitchAT::ConnectionInfo &gt;::~ExtensionPool()</a>, <a class="el" href="fu__pool_8cc_source.html#l00074">FUPool::~FUPool()</a>, <a class="el" href="inifile_8cc_source.html#l00047">IniFile::~IniFile()</a>, <a class="el" href="instance__specific__extensions_8cc_source.html#l00191">tlm_utils::instance_specific_extension_container::~instance_specific_extension_container()</a>, <a class="el" href="mem__dep__unit_8hh_source.html#l00194">MemDepUnit&lt; MemDepPred, Impl &gt;::MemDepEntry::~MemDepEntry()</a>, <a class="el" href="tlm__utils_2multi__passthrough__initiator__socket_8h_source.html#l00075">tlm_utils::multi_passthrough_initiator_socket&lt; MultiSocketSimpleSwitchAT &gt;::~multi_passthrough_initiator_socket()</a>, <a class="el" href="tlm__utils_2multi__passthrough__target__socket_8h_source.html#l00078">tlm_utils::multi_passthrough_target_socket&lt; MultiSocketSimpleSwitchAT &gt;::~multi_passthrough_target_socket()</a>, <a class="el" href="pollevent_8cc_source.html#l00117">PollQueue::~PollQueue()</a>, <a class="el" href="datatypes_2int_2arith_2arith03_2isaac_8h_source.html#l00054">QTIsaac&lt; ALPHA &gt;::randctx::~randctx()</a>, <a class="el" href="RubyDirectedTester_8cc_source.html#l00068">RubyDirectedTester::~RubyDirectedTester()</a>, <a class="el" href="RubyTester_8cc_source.html#l00106">RubyTester::~RubyTester()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l00402">Minor::LSQ::SplitDataRequest::~SplitDataRequest()</a>, <a class="el" href="timebuf_8hh_source.html#l00161">TimeBuffer&lt; DecodeStruct &gt;::~TimeBuffer()</a>, <a class="el" href="gp_8cc_source.html#l00262">tlm::tlm_generic_payload::~tlm_generic_payload()</a>, <a class="el" href="statistics_8hh_source.html#l01277">Stats::Vector2dBase&lt; Vector2d, StatStor &gt;::~Vector2dBase()</a>, <a class="el" href="statistics_8hh_source.html#l01136">Stats::VectorBase&lt; Vector, StatStor &gt;::~VectorBase()</a>, and <a class="el" href="statistics_8hh_source.html#l01991">Stats::VectorDistBase&lt; VectorAverageDeviation, AvgSampleStor &gt;::~VectorDistBase()</a>.</p>

</div>
</div>
<a id="abf77eebb81167931c5acff43ded534f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf77eebb81167931c5acff43ded534f2">&#9670;&nbsp;</a></span>iCacheLineSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::iCacheLineSize</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00609">609</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="af1b20ffd3b20f7f14d6d2883da24af10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1b20ffd3b20f7f14d6d2883da24af10">&#9670;&nbsp;</a></span>id</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;33&gt; ArmISA::id</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00237">237</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="Profiler_8cc_source.html#l00493">Profiler::addAddressTraceSample()</a>, <a class="el" href="pmu_8cc_source.html#l00129">ArmISA::PMU::addEventProbe()</a>, <a class="el" href="pmu_8cc_source.html#l00107">ArmISA::PMU::addSoftwareIncrementEvent()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00565">sc_dt::sc_fxnum_fast::cast()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00149">ArmV8KvmCPU::dump()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00484">ArmKvmCPU::dumpKvmStateMisc()</a>, <a class="el" href="flit_8cc_source.html#l00037">flit::flit()</a>, <a class="el" href="sc__fxval_8cc_source.html#l00569">sc_dt::sc_fxval_fast::get_bit()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00706">sc_dt::sc_fxnum_fast::get_bit()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00771">sc_dt::sc_fxnum_fast::get_slice()</a>, <a class="el" href="arch_2arm_2pmu_8hh_source.html#l00525">ArmISA::PMU::getCounter()</a>, <a class="el" href="cpu_2kvm_2base_8cc_source.html#l00902">BaseKvmCPU::getOneReg()</a>, <a class="el" href="RubySlicc__Util_8hh_source.html#l00057">IDToInt()</a>, <a class="el" href="scfx__ieee_8hh_source.html#l00360">sc_dt::scfx_ieee_double::inf()</a>, <a class="el" href="lsq__unit__impl_8hh_source.html#l00156">LSQUnit&lt; Impl &gt;::init()</a>, <a class="el" href="InputUnit_8cc_source.html#l00044">InputUnit::InputUnit()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8cc_source.html#l00101">Iris::ThreadContext::instanceRegistryChanged()</a>, <a class="el" href="RubySlicc__Util_8hh_source.html#l00050">intToID()</a>, <a class="el" href="sc__fxval_8hh_source.html#l01902">sc_dt::sc_fxval_fast::is_inf()</a>, <a class="el" href="sc__fxval_8hh_source.html#l01894">sc_dt::sc_fxval_fast::is_nan()</a>, <a class="el" href="sc__fxval_8hh_source.html#l01878">sc_dt::sc_fxval_fast::is_neg()</a>, <a class="el" href="sc__fxnum_8hh_source.html#l03963">sc_dt::sc_fxnum_fast::is_neg()</a>, <a class="el" href="sc__fxval_8hh_source.html#l01910">sc_dt::sc_fxval_fast::is_normal()</a>, <a class="el" href="sc__fxnum_8hh_source.html#l03980">sc_dt::sc_fxnum_fast::is_normal()</a>, <a class="el" href="sc__fxval_8hh_source.html#l01886">sc_dt::sc_fxval_fast::is_zero()</a>, <a class="el" href="sc__fxnum_8hh_source.html#l03971">sc_dt::sc_fxnum_fast::is_zero()</a>, <a class="el" href="sim_2system_8cc_source.html#l00537">System::lookupMasterId()</a>, <a class="el" href="scfx__ieee_8hh_source.html#l00352">sc_dt::scfx_ieee_double::nan()</a>, <a class="el" href="OutputUnit_8cc_source.html#l00044">OutputUnit::OutputUnit()</a>, <a class="el" href="OutVcState_8cc_source.html#l00038">OutVcState::OutVcState()</a>, <a class="el" href="policy_8hh_source.html#l00115">QoS::Policy::pair()</a>, <a class="el" href="traffic__gen_8cc_source.html#l00135">TrafficGen::parseConfig()</a>, <a class="el" href="sc__fxval_8cc_source.html#l00290">sc_dt::print_other()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="sc__report_8cc_source.html#l00120">sc_core::sc_report::register_id()</a>, <a class="el" href="pmu_8cc_source.html#l00155">ArmISA::PMU::registerEvent()</a>, <a class="el" href="sim_2system_8cc_source.html#l00251">System::registerThreadContext()</a>, <a class="el" href="sc__report__handler_8cc_source.html#l00111">sc_core::sc_report_handler::report()</a>, <a class="el" href="fetch1_8cc_source.html#l00746">Minor::Fetch1::FetchRequest::reportData()</a>, <a class="el" href="pipe__data_8cc_source.html#l00216">Minor::ForwardLineData::reportData()</a>, <a class="el" href="scfx__rep_8cc_source.html#l00193">sc_dt::scfx_rep::scfx_rep()</a>, <a class="el" href="tlm__utils_2passthrough__target__socket_8h_source.html#l00347">tlm_utils::passthrough_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process::set_b_transport_user_id()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l00795">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::set_b_transport_user_id()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00742">sc_dt::sc_fxnum_fast::set_bit()</a>, <a class="el" href="tlm__utils_2passthrough__target__socket_8h_source.html#l00357">tlm_utils::passthrough_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process::set_get_dmi_user_id()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l00801">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::set_get_dmi_user_id()</a>, <a class="el" href="tlm__utils_2simple__initiator__socket_8h_source.html#l00246">tlm_utils::simple_initiator_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process::set_invalidate_dmi_user_id()</a>, <a class="el" href="tlm__utils_2passthrough__target__socket_8h_source.html#l00342">tlm_utils::passthrough_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process::set_nb_transport_user_id()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l00794">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::set_nb_transport_user_id()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00818">sc_dt::sc_fxnum_fast::set_slice()</a>, <a class="el" href="tlm__utils_2passthrough__target__socket_8h_source.html#l00352">tlm_utils::passthrough_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process::set_transport_dbg_user_id()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l00797">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::set_transport_dbg_user_id()</a>, <a class="el" href="tlm__utils_2simple__initiator__socket_8h_source.html#l00244">tlm_utils::simple_initiator_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process::set_transport_user_id()</a>, <a class="el" href="thread__state_8hh_source.html#l00076">ThreadState::setContextId()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00126">Iris::ThreadContext::setContextId()</a>, <a class="el" href="Network_8cc_source.html#l00188">Network::setFromNetQueue()</a>, <a class="el" href="cpu_2kvm_2base_8cc_source.html#l00885">BaseKvmCPU::setOneReg()</a>, <a class="el" href="thread__state_8hh_source.html#l00078">ThreadState::setThreadId()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00123">Iris::ThreadContext::setThreadId()</a>, <a class="el" href="Network_8cc_source.html#l00177">Network::setToNetQueue()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00209">BaseCPU::taskId()</a>, <a class="el" href="request_8hh_source.html#l00730">Request::taskId()</a>, <a class="el" href="scfx__rep_8cc_source.html#l00722">sc_dt::scfx_rep::to_double()</a>, and <a class="el" href="VirtualChannel_8cc_source.html#l00036">VirtualChannel::VirtualChannel()</a>.</p>

</div>
</div>
<a id="a089365a2b94eba582cfb89abc4412be8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a089365a2b94eba582cfb89abc4412be8">&#9670;&nbsp;</a></span>idc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; ArmISA::idc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00411">411</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a32fca069e9c7efd2c4cad0c9a9514b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32fca069e9c7efd2c4cad0c9a9514b79">&#9670;&nbsp;</a></span>ide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; ArmISA::ide</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00417">417</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="i8254xGBe_8cc_source.html#l01766">IGbE::TxDescCache::pktComplete()</a>.</p>

</div>
</div>
<a id="aa4c52f89b48ef10b2f0da27cf66a5447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4c52f89b48ef10b2f0da27cf66a5447">&#9670;&nbsp;</a></span>ids</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;39, 36&gt; ArmISA::ids</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00152">152</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ac18c34cce6eb5e4062718aee89b96570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac18c34cce6eb5e4062718aee89b96570">&#9670;&nbsp;</a></span>iesb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; ArmISA::iesb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00158">158</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a7ebff870bb6dcd9f65af282d2b770f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ebff870bb6dcd9f65af282d2b770f41">&#9670;&nbsp;</a></span>il</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 25 &gt; ArmISA::il</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00060">60</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a0eb4fad0eed2b6b1b9f2549c8daacd81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eb4fad0eed2b6b1b9f2549c8daacd81">&#9670;&nbsp;</a></span>illegalExecution</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;61&gt; ArmISA::illegalExecution</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00073">73</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a6fcf5d70f200e4511a440bf788ea99e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fcf5d70f200e4511a440bf788ea99e8">&#9670;&nbsp;</a></span>imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 0&gt; ArmISA::imm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00142">142</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmISA::ArmStaticInst::ArmStaticInst()</a>, <a class="el" href="arm_2insts_2branch_8cc_source.html#l00056">ArmISA::BranchImm::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2mem_8cc_source.html#l00066">SparcISA::MemImm::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2integer_8cc_source.html#l00098">SparcISA::IntOpImm::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00129">MsrImmOp::generateDisassembly()</a>, <a class="el" href="blockmem_8cc_source.html#l00063">SparcISA::BlockMemImmMicro::generateDisassembly()</a>, <a class="el" href="priv_8cc_source.html#l00083">SparcISA::WrPrivImm::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2branch_8cc_source.html#l00061">SparcISA::BranchImm13::generateDisassembly()</a>, <a class="el" href="power_2insts_2integer_8cc_source.html#l00084">PowerISA::IntImmOp::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2integer_8cc_source.html#l00116">SparcISA::SetHi::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00091">ArmISA::MemoryImm64::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00174">ImmOp::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00102">ArmISA::MemoryDImm64::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00183">RegImmOp::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00118">ArmISA::MemoryDImmEx64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00136">ArmISA::MemoryPreIndex64::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00302">RegImmRegOp::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00145">ArmISA::MemoryPostIndex64::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00204">RegRegRegImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00193">ArmISA::SveUnaryWideImmUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00205">ArmISA::SveUnaryWideImmPredOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00065">ArmISA::PredImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00220">ArmISA::SveBinImmUnpredConstrOp::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00189">ArmISA::MemoryLiteral64::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00246">RegRegImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00234">ArmISA::SveBinImmPredOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00048">ArmISA::PredIntOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00249">ArmISA::SveBinWideImmUnpredOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00079">ArmISA::DataImmOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01524">ArmISA::MicroIntImmOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01537">ArmISA::MicroIntImmXOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00313">RegImmRegShiftOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01595">ArmISA::MicroMemOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00375">ArmISA::SveCmpImmOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01612">ArmISA::MicroMemPairOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00405">ArmISA::SveTerImmUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00451">ArmISA::SvePtrueOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00485">ArmISA::SveIntCmpImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00525">ArmISA::SveElemCountOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00703">ArmISA::SveBinImmUnpredDestrOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00719">ArmISA::SveBinImmIdxUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00750">ArmISA::SveDotProdIdxOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00801">ArmISA::SveComplexIdxOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00091">ArmISA::FpRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00101">ArmISA::FpRegRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00156">ArmISA::FpRegRegRegImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2mem_8hh_source.html#l00218">ArmISA::MemoryImm::printOffset()</a>, <a class="el" href="sparc_2insts_2integer_8cc_source.html#l00058">SparcISA::IntOpImm::printPseudoOps()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00630">ArmISA::ArmStaticInst::softwareBreakpoint32()</a>, <a class="el" href="sve_8hh_source.html#l00841">ArmISA::SveComplexIdxOp::SveComplexIdxOp()</a>, <a class="el" href="sve_8cc_source.html#l00852">sveDecodePredCount()</a>, and <a class="el" href="vfp_8hh_source.html#l00265">vfpFpToFixed()</a>.</p>

</div>
</div>
<a id="a117688ed05fea81d469dc839ef164710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a117688ed05fea81d469dc839ef164710">&#9670;&nbsp;</a></span>imm16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 0&gt; ArmISA::imm16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00636">636</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a28574bba0dd55f9cef74c99b10872aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28574bba0dd55f9cef74c99b10872aa1">&#9670;&nbsp;</a></span>immed11_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 0&gt; ArmISA::immed11_0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00146">146</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="ae23a41aa58f7f5fa15596e2bb8260101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae23a41aa58f7f5fa15596e2bb8260101">&#9670;&nbsp;</a></span>immed23_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 0&gt; ArmISA::immed23_0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00156">156</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a8f2ddc5d85ac5133337e868b0353b79c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f2ddc5d85ac5133337e868b0353b79c">&#9670;&nbsp;</a></span>immed7_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 0&gt; ArmISA::immed7_0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00147">147</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a2a8671620eb9548f17dcde17730c7704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a8671620eb9548f17dcde17730c7704">&#9670;&nbsp;</a></span>immedHi11_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; ArmISA::immedHi11_8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00149">149</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a788070cbd82f18fba35dd38f484a3a5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a788070cbd82f18fba35dd38f484a3a5f">&#9670;&nbsp;</a></span>immedLo3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; ArmISA::immedLo3_0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00150">150</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a3996b7984e71484320866e6ce6e58bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3996b7984e71484320866e6ce6e58bc9">&#9670;&nbsp;</a></span>imo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; ArmISA::imo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00268">268</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="abdb35c5f2e5a7fe539702a8d9caf70a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdb35c5f2e5a7fe539702a8d9caf70a0">&#9670;&nbsp;</a></span>instBits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::instBits</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00097">97</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a342121a0f13504beda1e03b05b9c018d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a342121a0f13504beda1e03b05b9c018d">&#9670;&nbsp;</a></span>interptCtrlPresent</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23&gt; ArmISA::interptCtrlPresent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00602">602</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a5d848cad81d3286f60d5719a01a4c85d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d848cad81d3286f60d5719a01a4c85d">&#9670;&nbsp;</a></span>IntReg64Map</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> ArmISA::IntReg64Map</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa795d26fae230cf254fdd4f77edad9551">INTREG_R0</a>,      <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab86d52254a113157e481b4f5fda8d7ee">INTREG_R1</a>,      <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac4b0181d6ba7e4db1e7d94f6e59cf6dc">INTREG_R2</a>,      <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad97b0731b6e4679fb684f7bc788d69d8">INTREG_R3</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9242a7c30f693553a9d5307897c7a132">INTREG_R4</a>,      <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faefa8f209bf4d479e04e030e8cf113dca">INTREG_R5</a>,      <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad81588966893f91133b667280c0b277f">INTREG_R6</a>,      <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517">INTREG_R7</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faccf83262b7d94823ef68b821cc2cbfb9">INTREG_R8_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faafed189778663d1f41b93829339771f1">INTREG_R9_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1deb7b2fa95f327f7c233e9967335c6a">INTREG_R10_USR</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad5468c10be570252205b1bcf4b6613fb">INTREG_R11_USR</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3cdfb067c91ea38ca945abc0b2c4ad09">INTREG_R12_USR</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae2c9df187178821cd2e767df926b1300">INTREG_R13_USR</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf5574685405f67d403956dc1eec4a163">INTREG_R14_USR</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6e7a059a73881b7ae9dbde7bf6afa2f2">INTREG_R13_HYP</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2590f7bcdc5e15ede411995b95c22acb">INTREG_R14_IRQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa854785cd61620c8155780a019587dbe6">INTREG_R13_IRQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faae37161fcde032c6d3e0148c829a7997">INTREG_R14_SVC</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa17e99fa2491800d8a120768c94b3b319">INTREG_R13_SVC</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b85106f23d41d37cf5a8d9ad370d140">INTREG_R14_ABT</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa06a7e8b810ae195220681ff33b0d16f3">INTREG_R13_ABT</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa211dcd7433181152f0df6e457ce66adb">INTREG_R14_UND</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fafc6d80c5248dd98dc561c83891678ccd">INTREG_R13_UND</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad249b418489f64b734b23bf091cbbe77">INTREG_R8_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faade65cabf1d76da2635f7cd74a6de8f8">INTREG_R9_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa549da86b9fb9587893297f03873c5165">INTREG_R10_FIQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4e7cdf95aab53b3ca9b5d08bf0571994">INTREG_R11_FIQ</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7090d919b9d77cdc36dffadd735b70fd">INTREG_R12_FIQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fadc1058c1e9e569ce5441a0bf2e2c6c53">INTREG_R13_FIQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6a69d5abf048b2db4be26a4bdb77b86f">INTREG_R14_FIQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a></div><div class="line">}</div><div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa795d26fae230cf254fdd4f77edad9551"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa795d26fae230cf254fdd4f77edad9551">ArmISA::INTREG_R0</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00056">intregs.hh:56</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faafed189778663d1f41b93829339771f1"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faafed189778663d1f41b93829339771f1">ArmISA::INTREG_R9_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00176">intregs.hh:176</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa549da86b9fb9587893297f03873c5165"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa549da86b9fb9587893297f03873c5165">ArmISA::INTREG_R10_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00106">intregs.hh:106</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa2590f7bcdc5e15ede411995b95c22acb"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2590f7bcdc5e15ede411995b95c22acb">ArmISA::INTREG_R14_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00101">intregs.hh:101</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">ArmISA::INTREG_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00114">intregs.hh:114</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa7090d919b9d77cdc36dffadd735b70fd"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7090d919b9d77cdc36dffadd735b70fd">ArmISA::INTREG_R12_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00108">intregs.hh:108</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fac4b0181d6ba7e4db1e7d94f6e59cf6dc"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac4b0181d6ba7e4db1e7d94f6e59cf6dc">ArmISA::INTREG_R2</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00058">intregs.hh:58</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fab86d52254a113157e481b4f5fda8d7ee"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab86d52254a113157e481b4f5fda8d7ee">ArmISA::INTREG_R1</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00057">intregs.hh:57</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa9242a7c30f693553a9d5307897c7a132"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9242a7c30f693553a9d5307897c7a132">ArmISA::INTREG_R4</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00060">intregs.hh:60</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faefa8f209bf4d479e04e030e8cf113dca"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faefa8f209bf4d479e04e030e8cf113dca">ArmISA::INTREG_R5</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00061">intregs.hh:61</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faae37161fcde032c6d3e0148c829a7997"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faae37161fcde032c6d3e0148c829a7997">ArmISA::INTREG_R14_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00078">intregs.hh:78</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa4e7cdf95aab53b3ca9b5d08bf0571994"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4e7cdf95aab53b3ca9b5d08bf0571994">ArmISA::INTREG_R11_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00107">intregs.hh:107</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad81588966893f91133b667280c0b277f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad81588966893f91133b667280c0b277f">ArmISA::INTREG_R6</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00062">intregs.hh:62</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa17e99fa2491800d8a120768c94b3b319"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa17e99fa2491800d8a120768c94b3b319">ArmISA::INTREG_R13_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00076">intregs.hh:76</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad249b418489f64b734b23bf091cbbe77"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad249b418489f64b734b23bf091cbbe77">ArmISA::INTREG_R8_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00104">intregs.hh:104</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa3cdfb067c91ea38ca945abc0b2c4ad09"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3cdfb067c91ea38ca945abc0b2c4ad09">ArmISA::INTREG_R12_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00179">intregs.hh:179</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa1b85106f23d41d37cf5a8d9ad370d140"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b85106f23d41d37cf5a8d9ad370d140">ArmISA::INTREG_R14_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00091">intregs.hh:91</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fadc1058c1e9e569ce5441a0bf2e2c6c53"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fadc1058c1e9e569ce5441a0bf2e2c6c53">ArmISA::INTREG_R13_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00109">intregs.hh:109</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fae2c9df187178821cd2e767df926b1300"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae2c9df187178821cd2e767df926b1300">ArmISA::INTREG_R13_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00180">intregs.hh:180</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad97b0731b6e4679fb684f7bc788d69d8"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad97b0731b6e4679fb684f7bc788d69d8">ArmISA::INTREG_R3</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00059">intregs.hh:59</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa854785cd61620c8155780a019587dbe6"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa854785cd61620c8155780a019587dbe6">ArmISA::INTREG_R13_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00099">intregs.hh:99</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa6e7a059a73881b7ae9dbde7bf6afa2f2"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6e7a059a73881b7ae9dbde7bf6afa2f2">ArmISA::INTREG_R13_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00086">intregs.hh:86</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faccf83262b7d94823ef68b821cc2cbfb9"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faccf83262b7d94823ef68b821cc2cbfb9">ArmISA::INTREG_R8_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00175">intregs.hh:175</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faade65cabf1d76da2635f7cd74a6de8f8"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faade65cabf1d76da2635f7cd74a6de8f8">ArmISA::INTREG_R9_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00105">intregs.hh:105</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa1deb7b2fa95f327f7c233e9967335c6a"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1deb7b2fa95f327f7c233e9967335c6a">ArmISA::INTREG_R10_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00177">intregs.hh:177</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa211dcd7433181152f0df6e457ce66adb"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa211dcd7433181152f0df6e457ce66adb">ArmISA::INTREG_R14_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00096">intregs.hh:96</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa6a69d5abf048b2db4be26a4bdb77b86f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6a69d5abf048b2db4be26a4bdb77b86f">ArmISA::INTREG_R14_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00111">intregs.hh:111</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa06a7e8b810ae195220681ff33b0d16f3"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa06a7e8b810ae195220681ff33b0d16f3">ArmISA::INTREG_R13_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00089">intregs.hh:89</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad5468c10be570252205b1bcf4b6613fb"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad5468c10be570252205b1bcf4b6613fb">ArmISA::INTREG_R11_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00178">intregs.hh:178</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faf5574685405f67d403956dc1eec4a163"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf5574685405f67d403956dc1eec4a163">ArmISA::INTREG_R14_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00182">intregs.hh:182</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fafc6d80c5248dd98dc561c83891678ccd"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fafc6d80c5248dd98dc561c83891678ccd">ArmISA::INTREG_R13_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00094">intregs.hh:94</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517">ArmISA::INTREG_R7</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00063">intregs.hh:63</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00306">306</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00381">ArmISA::ISA::updateRegMap()</a>, and <a class="el" href="armv8__cpu_8cc_source.html#l00282">ArmV8KvmCPU::updateThreadContext()</a>.</p>

</div>
</div>
<a id="aaeb465b32610088b5accd7f971ed3733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeb465b32610088b5accd7f971ed3733">&#9670;&nbsp;</a></span>IntRegAbtMap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> ArmISA::IntRegAbtMap</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae21cb4c2b23ef34e42873ee078b5aa7b">INTREG_R0_ABT</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa254a7192d5ce53152de6adfe5e8a399d">INTREG_R1_ABT</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae69fe108d0fd718c6ab8c05492c74116">INTREG_R2_ABT</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7aeb68ba42b8d82dd4e20bad4687ffbd">INTREG_R3_ABT</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4367d2fcd56528ca2d4fca437ce93895">INTREG_R4_ABT</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabb6d154d7b5f64b9c761ba07a0dfd9d7">INTREG_R5_ABT</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4c09e73ed88468d239a409fc859095be">INTREG_R6_ABT</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9b2b583d56531f72285790f9e63969a1">INTREG_R7_ABT</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa07c75ae52968f3deb58e7625c248bb87">INTREG_R8_ABT</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabf6baa1e3c198fd45bcab6c6496802d5">INTREG_R9_ABT</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa940874385fa44e00da3fc39b4626ed2e">INTREG_R10_ABT</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6eb63b8d6304d7cebf854055de6552f9">INTREG_R11_ABT</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5facbcd4c6b249af9cd830a0c2ff60e91cc">INTREG_R12_ABT</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa06a7e8b810ae195220681ff33b0d16f3">INTREG_R13_ABT</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b85106f23d41d37cf5a8d9ad370d140">INTREG_R14_ABT</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad625e68c84cc02205bf30fef80c67549">INTREG_R15_ABT</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    INTREG_ZERO</div><div class="line">}</div><div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">ArmISA::INTREG_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00114">intregs.hh:114</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa6eb63b8d6304d7cebf854055de6552f9"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6eb63b8d6304d7cebf854055de6552f9">ArmISA::INTREG_R11_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00233">intregs.hh:233</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5facbcd4c6b249af9cd830a0c2ff60e91cc"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5facbcd4c6b249af9cd830a0c2ff60e91cc">ArmISA::INTREG_R12_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00234">intregs.hh:234</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fae21cb4c2b23ef34e42873ee078b5aa7b"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae21cb4c2b23ef34e42873ee078b5aa7b">ArmISA::INTREG_R0_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00222">intregs.hh:222</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa4c09e73ed88468d239a409fc859095be"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4c09e73ed88468d239a409fc859095be">ArmISA::INTREG_R6_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00228">intregs.hh:228</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fae69fe108d0fd718c6ab8c05492c74116"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae69fe108d0fd718c6ab8c05492c74116">ArmISA::INTREG_R2_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00224">intregs.hh:224</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fabb6d154d7b5f64b9c761ba07a0dfd9d7"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabb6d154d7b5f64b9c761ba07a0dfd9d7">ArmISA::INTREG_R5_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00227">intregs.hh:227</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa1b85106f23d41d37cf5a8d9ad370d140"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b85106f23d41d37cf5a8d9ad370d140">ArmISA::INTREG_R14_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00091">intregs.hh:91</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fabf6baa1e3c198fd45bcab6c6496802d5"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabf6baa1e3c198fd45bcab6c6496802d5">ArmISA::INTREG_R9_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00231">intregs.hh:231</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa940874385fa44e00da3fc39b4626ed2e"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa940874385fa44e00da3fc39b4626ed2e">ArmISA::INTREG_R10_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00232">intregs.hh:232</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa7aeb68ba42b8d82dd4e20bad4687ffbd"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7aeb68ba42b8d82dd4e20bad4687ffbd">ArmISA::INTREG_R3_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00225">intregs.hh:225</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa06a7e8b810ae195220681ff33b0d16f3"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa06a7e8b810ae195220681ff33b0d16f3">ArmISA::INTREG_R13_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00089">intregs.hh:89</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa07c75ae52968f3deb58e7625c248bb87"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa07c75ae52968f3deb58e7625c248bb87">ArmISA::INTREG_R8_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00230">intregs.hh:230</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa4367d2fcd56528ca2d4fca437ce93895"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4367d2fcd56528ca2d4fca437ce93895">ArmISA::INTREG_R4_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00226">intregs.hh:226</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa9b2b583d56531f72285790f9e63969a1"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9b2b583d56531f72285790f9e63969a1">ArmISA::INTREG_R7_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00229">intregs.hh:229</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad625e68c84cc02205bf30fef80c67549"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad625e68c84cc02205bf30fef80c67549">ArmISA::INTREG_R15_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00236">intregs.hh:236</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa254a7192d5ce53152de6adfe5e8a399d"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa254a7192d5ce53152de6adfe5e8a399d">ArmISA::INTREG_R1_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00223">intregs.hh:223</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00389">389</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00381">ArmISA::ISA::updateRegMap()</a>.</p>

</div>
</div>
<a id="a65d39019ed657a0fcd8106401b1c5d7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65d39019ed657a0fcd8106401b1c5d7f">&#9670;&nbsp;</a></span>IntRegFiqMap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> ArmISA::IntRegFiqMap</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa23498ebf0cd35db7ae8196f08857b2d3">INTREG_R0_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa10476d72d620f63638765adfa08c2bd5">INTREG_R1_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa55abf531548c5b5ab786f3351f0489e8">INTREG_R2_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f024c247e2e39c4862478c828aa4769">INTREG_R3_FIQ</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3f312cc29898384df0115930dc74ed0e">INTREG_R4_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7dafea16ce483a5cfc993dc7f7ff065c">INTREG_R5_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b520a8797a5d9f6d21cb7bc1df0960b">INTREG_R6_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1ba922e3a430d558a15e1a298e5fcb39">INTREG_R7_FIQ</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad249b418489f64b734b23bf091cbbe77">INTREG_R8_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faade65cabf1d76da2635f7cd74a6de8f8">INTREG_R9_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa549da86b9fb9587893297f03873c5165">INTREG_R10_FIQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4e7cdf95aab53b3ca9b5d08bf0571994">INTREG_R11_FIQ</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7090d919b9d77cdc36dffadd735b70fd">INTREG_R12_FIQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fadc1058c1e9e569ce5441a0bf2e2c6c53">INTREG_R13_FIQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6a69d5abf048b2db4be26a4bdb77b86f">INTREG_R14_FIQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1046ebf585a0f289b4e651ddb2758138">INTREG_R15_FIQ</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    INTREG_ZERO</div><div class="line">}</div><div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa55abf531548c5b5ab786f3351f0489e8"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa55abf531548c5b5ab786f3351f0489e8">ArmISA::INTREG_R2_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00294">intregs.hh:294</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa3f312cc29898384df0115930dc74ed0e"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3f312cc29898384df0115930dc74ed0e">ArmISA::INTREG_R4_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00296">intregs.hh:296</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa549da86b9fb9587893297f03873c5165"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa549da86b9fb9587893297f03873c5165">ArmISA::INTREG_R10_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00106">intregs.hh:106</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">ArmISA::INTREG_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00114">intregs.hh:114</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa0f024c247e2e39c4862478c828aa4769"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f024c247e2e39c4862478c828aa4769">ArmISA::INTREG_R3_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00295">intregs.hh:295</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa7090d919b9d77cdc36dffadd735b70fd"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7090d919b9d77cdc36dffadd735b70fd">ArmISA::INTREG_R12_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00108">intregs.hh:108</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa23498ebf0cd35db7ae8196f08857b2d3"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa23498ebf0cd35db7ae8196f08857b2d3">ArmISA::INTREG_R0_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00292">intregs.hh:292</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa1ba922e3a430d558a15e1a298e5fcb39"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1ba922e3a430d558a15e1a298e5fcb39">ArmISA::INTREG_R7_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00299">intregs.hh:299</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa4e7cdf95aab53b3ca9b5d08bf0571994"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4e7cdf95aab53b3ca9b5d08bf0571994">ArmISA::INTREG_R11_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00107">intregs.hh:107</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad249b418489f64b734b23bf091cbbe77"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad249b418489f64b734b23bf091cbbe77">ArmISA::INTREG_R8_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00104">intregs.hh:104</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa1046ebf585a0f289b4e651ddb2758138"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1046ebf585a0f289b4e651ddb2758138">ArmISA::INTREG_R15_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00301">intregs.hh:301</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fadc1058c1e9e569ce5441a0bf2e2c6c53"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fadc1058c1e9e569ce5441a0bf2e2c6c53">ArmISA::INTREG_R13_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00109">intregs.hh:109</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa7dafea16ce483a5cfc993dc7f7ff065c"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7dafea16ce483a5cfc993dc7f7ff065c">ArmISA::INTREG_R5_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00297">intregs.hh:297</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faade65cabf1d76da2635f7cd74a6de8f8"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faade65cabf1d76da2635f7cd74a6de8f8">ArmISA::INTREG_R9_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00105">intregs.hh:105</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa6a69d5abf048b2db4be26a4bdb77b86f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6a69d5abf048b2db4be26a4bdb77b86f">ArmISA::INTREG_R14_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00111">intregs.hh:111</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa1b520a8797a5d9f6d21cb7bc1df0960b"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b520a8797a5d9f6d21cb7bc1df0960b">ArmISA::INTREG_R6_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00298">intregs.hh:298</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa10476d72d620f63638765adfa08c2bd5"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa10476d72d620f63638765adfa08c2bd5">ArmISA::INTREG_R1_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00293">intregs.hh:293</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00443">443</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00381">ArmISA::ISA::updateRegMap()</a>.</p>

</div>
</div>
<a id="a5574cc0c8dfd0302100caad4a52cfa77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5574cc0c8dfd0302100caad4a52cfa77">&#9670;&nbsp;</a></span>IntRegHypMap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> ArmISA::IntRegHypMap</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa631ce2c82fc65edc5e9c1f819360085a">INTREG_R0_HYP</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad7df65668772c52582aa7aac475aec15">INTREG_R1_HYP</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa742b885ee88a37b3643cad384e5438be">INTREG_R2_HYP</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faef3703d10575af8c4c9357e6319651c9">INTREG_R3_HYP</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3cfde9763473f043d789e59c2dde8619">INTREG_R4_HYP</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab1f528fe33af8902f681e87a7efc52df">INTREG_R5_HYP</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3839f3a6b33de0caba5d663d99db6972">INTREG_R6_HYP</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7db354053046f4fee51f4f1d93483534">INTREG_R7_HYP</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2a48c8f11d6ddabba12997f307e1ff8f">INTREG_R8_HYP</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6cbfd6f390427297e19441a1f87270f4">INTREG_R9_HYP</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa498b757e971f96f2c7b9211cb542d0f1">INTREG_R10_HYP</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faaf33cc30a6278737378b6817934f372d">INTREG_R11_HYP</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa67112ad7210f08b6b16f679fe2ab7a4e">INTREG_R12_HYP</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6e7a059a73881b7ae9dbde7bf6afa2f2">INTREG_R13_HYP</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa399d6f5f86827ffeaccd35a999f8c7df">INTREG_R14_HYP</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf9f02847d6e58b84dabcc3e37d878461">INTREG_R15_HYP</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    INTREG_ZERO</div><div class="line">}</div><div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faaf33cc30a6278737378b6817934f372d"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faaf33cc30a6278737378b6817934f372d">ArmISA::INTREG_R11_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00250">intregs.hh:250</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faf9f02847d6e58b84dabcc3e37d878461"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf9f02847d6e58b84dabcc3e37d878461">ArmISA::INTREG_R15_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00255">intregs.hh:255</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa2a48c8f11d6ddabba12997f307e1ff8f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2a48c8f11d6ddabba12997f307e1ff8f">ArmISA::INTREG_R8_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00247">intregs.hh:247</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa67112ad7210f08b6b16f679fe2ab7a4e"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa67112ad7210f08b6b16f679fe2ab7a4e">ArmISA::INTREG_R12_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00251">intregs.hh:251</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">ArmISA::INTREG_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00114">intregs.hh:114</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad7df65668772c52582aa7aac475aec15"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad7df65668772c52582aa7aac475aec15">ArmISA::INTREG_R1_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00240">intregs.hh:240</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fab1f528fe33af8902f681e87a7efc52df"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab1f528fe33af8902f681e87a7efc52df">ArmISA::INTREG_R5_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00244">intregs.hh:244</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faef3703d10575af8c4c9357e6319651c9"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faef3703d10575af8c4c9357e6319651c9">ArmISA::INTREG_R3_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00242">intregs.hh:242</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa631ce2c82fc65edc5e9c1f819360085a"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa631ce2c82fc65edc5e9c1f819360085a">ArmISA::INTREG_R0_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00239">intregs.hh:239</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa7db354053046f4fee51f4f1d93483534"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7db354053046f4fee51f4f1d93483534">ArmISA::INTREG_R7_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00246">intregs.hh:246</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa498b757e971f96f2c7b9211cb542d0f1"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa498b757e971f96f2c7b9211cb542d0f1">ArmISA::INTREG_R10_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00249">intregs.hh:249</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa6e7a059a73881b7ae9dbde7bf6afa2f2"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6e7a059a73881b7ae9dbde7bf6afa2f2">ArmISA::INTREG_R13_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00086">intregs.hh:86</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa3839f3a6b33de0caba5d663d99db6972"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3839f3a6b33de0caba5d663d99db6972">ArmISA::INTREG_R6_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00245">intregs.hh:245</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa3cfde9763473f043d789e59c2dde8619"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3cfde9763473f043d789e59c2dde8619">ArmISA::INTREG_R4_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00243">intregs.hh:243</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa742b885ee88a37b3643cad384e5438be"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa742b885ee88a37b3643cad384e5438be">ArmISA::INTREG_R2_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00241">intregs.hh:241</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa6cbfd6f390427297e19441a1f87270f4"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6cbfd6f390427297e19441a1f87270f4">ArmISA::INTREG_R9_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00248">intregs.hh:248</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa399d6f5f86827ffeaccd35a999f8c7df"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa399d6f5f86827ffeaccd35a999f8c7df">ArmISA::INTREG_R14_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00253">intregs.hh:253</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00335">335</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00381">ArmISA::ISA::updateRegMap()</a>.</p>

</div>
</div>
<a id="ae4929d89195e29ff228f7976884f7515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4929d89195e29ff228f7976884f7515">&#9670;&nbsp;</a></span>IntRegIrqMap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> ArmISA::IntRegIrqMap</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faea27a3bcff3fe016ffc812bdf8a33d9b">INTREG_R0_IRQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa68f8cccea17aba18fa7075b55babeabe">INTREG_R1_IRQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2ee8351b4a3be9c41f6da02b1fed1b47">INTREG_R2_IRQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab865345c8e271f63ebcc4dc4b836141b">INTREG_R3_IRQ</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7d1cc5cd53f62105da3bf0584585838d">INTREG_R4_IRQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5f00a81633df3d7f3b7a5ad56f87c9c2">INTREG_R5_IRQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab1ca7f3b61b9f7292cf7f331ff3fa17a">INTREG_R6_IRQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabb7affc0f89424ba6f8544f11fff4de3">INTREG_R7_IRQ</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab4f0a3135a82aacd15b22ad49cf2f17c">INTREG_R8_IRQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4d915f346871d6142a2f26960035da83">INTREG_R9_IRQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0905d6cd940c2090be1163008fdcfed0">INTREG_R10_IRQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6999e9d3c3a8974cf7e0170e6519f844">INTREG_R11_IRQ</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9576d5a28426dfd093afcb8546e896e9">INTREG_R12_IRQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa854785cd61620c8155780a019587dbe6">INTREG_R13_IRQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2590f7bcdc5e15ede411995b95c22acb">INTREG_R14_IRQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa67e074352ccf92607d9538362c6e7b3e">INTREG_R15_IRQ</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    INTREG_ZERO</div><div class="line">}</div><div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fab4f0a3135a82aacd15b22ad49cf2f17c"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab4f0a3135a82aacd15b22ad49cf2f17c">ArmISA::INTREG_R8_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00283">intregs.hh:283</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa2590f7bcdc5e15ede411995b95c22acb"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2590f7bcdc5e15ede411995b95c22acb">ArmISA::INTREG_R14_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00101">intregs.hh:101</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">ArmISA::INTREG_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00114">intregs.hh:114</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faea27a3bcff3fe016ffc812bdf8a33d9b"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faea27a3bcff3fe016ffc812bdf8a33d9b">ArmISA::INTREG_R0_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00275">intregs.hh:275</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa854785cd61620c8155780a019587dbe6"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa854785cd61620c8155780a019587dbe6">ArmISA::INTREG_R13_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00099">intregs.hh:99</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fab865345c8e271f63ebcc4dc4b836141b"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab865345c8e271f63ebcc4dc4b836141b">ArmISA::INTREG_R3_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00278">intregs.hh:278</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fabb7affc0f89424ba6f8544f11fff4de3"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabb7affc0f89424ba6f8544f11fff4de3">ArmISA::INTREG_R7_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00282">intregs.hh:282</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa67e074352ccf92607d9538362c6e7b3e"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa67e074352ccf92607d9538362c6e7b3e">ArmISA::INTREG_R15_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00289">intregs.hh:289</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa5f00a81633df3d7f3b7a5ad56f87c9c2"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5f00a81633df3d7f3b7a5ad56f87c9c2">ArmISA::INTREG_R5_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00280">intregs.hh:280</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa7d1cc5cd53f62105da3bf0584585838d"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7d1cc5cd53f62105da3bf0584585838d">ArmISA::INTREG_R4_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00279">intregs.hh:279</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa68f8cccea17aba18fa7075b55babeabe"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa68f8cccea17aba18fa7075b55babeabe">ArmISA::INTREG_R1_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00276">intregs.hh:276</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa0905d6cd940c2090be1163008fdcfed0"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0905d6cd940c2090be1163008fdcfed0">ArmISA::INTREG_R10_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00285">intregs.hh:285</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa6999e9d3c3a8974cf7e0170e6519f844"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6999e9d3c3a8974cf7e0170e6519f844">ArmISA::INTREG_R11_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00286">intregs.hh:286</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa2ee8351b4a3be9c41f6da02b1fed1b47"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2ee8351b4a3be9c41f6da02b1fed1b47">ArmISA::INTREG_R2_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00277">intregs.hh:277</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fab1ca7f3b61b9f7292cf7f331ff3fa17a"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab1ca7f3b61b9f7292cf7f331ff3fa17a">ArmISA::INTREG_R6_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00281">intregs.hh:281</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa9576d5a28426dfd093afcb8546e896e9"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9576d5a28426dfd093afcb8546e896e9">ArmISA::INTREG_R12_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00287">intregs.hh:287</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa4d915f346871d6142a2f26960035da83"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4d915f346871d6142a2f26960035da83">ArmISA::INTREG_R9_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00284">intregs.hh:284</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00425">425</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00381">ArmISA::ISA::updateRegMap()</a>.</p>

</div>
</div>
<a id="a8a03861444ff15276b7d87832770c358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a03861444ff15276b7d87832770c358">&#9670;&nbsp;</a></span>IntRegMonMap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> ArmISA::IntRegMonMap</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa027a7ad645774c09e352106ea6e452ea">INTREG_R0_MON</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad6b699347cdf09ea86768f47b7ba50b9">INTREG_R1_MON</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa8b23abab82da404cbb1b1fee6a6f5cd">INTREG_R2_MON</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad404710e257948ada8d4b18af5bd523f">INTREG_R3_MON</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa826cd293caee6f8ea9ada6314e1fe069">INTREG_R4_MON</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa90760b47e401d9e0ddffa868bdb9b267">INTREG_R5_MON</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf2fff3f773501d8807db60caf19561e8">INTREG_R6_MON</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faaf85783998bc4ea8d285073d081c5ed2">INTREG_R7_MON</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf2c135f72d85e51a4d3901e927500f3f">INTREG_R8_MON</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5facb731dc688b6452016b515fff5caa625">INTREG_R9_MON</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab60d5a9de1cf28565f66ae0ace8a18be">INTREG_R10_MON</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3fb1c008d7f906feeb2cc46d76c8b5f7">INTREG_R11_MON</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf854ee94d7cd8dd05270237f1d1d9442">INTREG_R12_MON</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0683f8e7bc06cc01104df1ad117f9a22">INTREG_R13_MON</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8d4424ffe6ea7fbed6e1e7fe1902fe1f">INTREG_R14_MON</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1354185bf2dc8a119798e61a32aa26b3">INTREG_R15_MON</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    INTREG_ZERO</div><div class="line">}</div><div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa1354185bf2dc8a119798e61a32aa26b3"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1354185bf2dc8a119798e61a32aa26b3">ArmISA::INTREG_R15_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00219">intregs.hh:219</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">ArmISA::INTREG_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00114">intregs.hh:114</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faf2c135f72d85e51a4d3901e927500f3f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf2c135f72d85e51a4d3901e927500f3f">ArmISA::INTREG_R8_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00213">intregs.hh:213</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faf2fff3f773501d8807db60caf19561e8"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf2fff3f773501d8807db60caf19561e8">ArmISA::INTREG_R6_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00211">intregs.hh:211</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faa8b23abab82da404cbb1b1fee6a6f5cd"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa8b23abab82da404cbb1b1fee6a6f5cd">ArmISA::INTREG_R2_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00207">intregs.hh:207</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faaf85783998bc4ea8d285073d081c5ed2"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faaf85783998bc4ea8d285073d081c5ed2">ArmISA::INTREG_R7_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00212">intregs.hh:212</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faf854ee94d7cd8dd05270237f1d1d9442"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf854ee94d7cd8dd05270237f1d1d9442">ArmISA::INTREG_R12_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00217">intregs.hh:217</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa8d4424ffe6ea7fbed6e1e7fe1902fe1f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8d4424ffe6ea7fbed6e1e7fe1902fe1f">ArmISA::INTREG_R14_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00083">intregs.hh:83</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa0683f8e7bc06cc01104df1ad117f9a22"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0683f8e7bc06cc01104df1ad117f9a22">ArmISA::INTREG_R13_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00081">intregs.hh:81</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa90760b47e401d9e0ddffa868bdb9b267"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa90760b47e401d9e0ddffa868bdb9b267">ArmISA::INTREG_R5_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00210">intregs.hh:210</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa3fb1c008d7f906feeb2cc46d76c8b5f7"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3fb1c008d7f906feeb2cc46d76c8b5f7">ArmISA::INTREG_R11_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00216">intregs.hh:216</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fab60d5a9de1cf28565f66ae0ace8a18be"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab60d5a9de1cf28565f66ae0ace8a18be">ArmISA::INTREG_R10_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00215">intregs.hh:215</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad404710e257948ada8d4b18af5bd523f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad404710e257948ada8d4b18af5bd523f">ArmISA::INTREG_R3_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00208">intregs.hh:208</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad6b699347cdf09ea86768f47b7ba50b9"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad6b699347cdf09ea86768f47b7ba50b9">ArmISA::INTREG_R1_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00206">intregs.hh:206</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5facb731dc688b6452016b515fff5caa625"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5facb731dc688b6452016b515fff5caa625">ArmISA::INTREG_R9_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00214">intregs.hh:214</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa826cd293caee6f8ea9ada6314e1fe069"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa826cd293caee6f8ea9ada6314e1fe069">ArmISA::INTREG_R4_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00209">intregs.hh:209</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa027a7ad645774c09e352106ea6e452ea"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa027a7ad645774c09e352106ea6e452ea">ArmISA::INTREG_R0_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00205">intregs.hh:205</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00371">371</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00381">ArmISA::ISA::updateRegMap()</a>.</p>

</div>
</div>
<a id="a84437668638771a2fcccd69e27818415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84437668638771a2fcccd69e27818415">&#9670;&nbsp;</a></span>intRegsPerMode</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned ArmISA::intRegsPerMode = <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00461">461</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>.</p>

</div>
</div>
<a id="a409355e6f9ebd23d406471d4085da1ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a409355e6f9ebd23d406471d4085da1ad">&#9670;&nbsp;</a></span>IntRegSvcMap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> ArmISA::IntRegSvcMap</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4cce7777e431331168ab5928e9718930">INTREG_R0_SVC</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab8c48c451fcefd986e0eb6fb21533f3e">INTREG_R1_SVC</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad8736059ea97c23d1909bdeb14de9bb7">INTREG_R2_SVC</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca9a4bc6b64ac8e886f55250ee22f393">INTREG_R3_SVC</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca5696205147cb274e41a2fdbb435a51">INTREG_R4_SVC</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae2dd7eae2c0b992089f31161c8294563">INTREG_R5_SVC</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa778da4a4de4433d7f4c6bcc96c9b5d8f">INTREG_R6_SVC</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf67c2b4daab74726df4b73ac37954e39">INTREG_R7_SVC</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad4003fd65b029ee1de55d7ffa5a79808">INTREG_R8_SVC</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5282e0ea550467f6bcb3d1ab381a73cb">INTREG_R9_SVC</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5a00367367233ae06fca53e9c72dfd46">INTREG_R10_SVC</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa043c73d2a0530f48d5a60583e4720855">INTREG_R11_SVC</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3398a3aa23d3138a0ea241b6d3fee709">INTREG_R12_SVC</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa17e99fa2491800d8a120768c94b3b319">INTREG_R13_SVC</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faae37161fcde032c6d3e0148c829a7997">INTREG_R14_SVC</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f5d735d140c1fa2f04bd2440ff78daa">INTREG_R15_SVC</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    INTREG_ZERO</div><div class="line">}</div><div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa4cce7777e431331168ab5928e9718930"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4cce7777e431331168ab5928e9718930">ArmISA::INTREG_R0_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00188">intregs.hh:188</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">ArmISA::INTREG_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00114">intregs.hh:114</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa0f5d735d140c1fa2f04bd2440ff78daa"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f5d735d140c1fa2f04bd2440ff78daa">ArmISA::INTREG_R15_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00202">intregs.hh:202</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa5a00367367233ae06fca53e9c72dfd46"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5a00367367233ae06fca53e9c72dfd46">ArmISA::INTREG_R10_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00198">intregs.hh:198</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa5282e0ea550467f6bcb3d1ab381a73cb"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5282e0ea550467f6bcb3d1ab381a73cb">ArmISA::INTREG_R9_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00197">intregs.hh:197</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faae37161fcde032c6d3e0148c829a7997"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faae37161fcde032c6d3e0148c829a7997">ArmISA::INTREG_R14_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00078">intregs.hh:78</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa17e99fa2491800d8a120768c94b3b319"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa17e99fa2491800d8a120768c94b3b319">ArmISA::INTREG_R13_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00076">intregs.hh:76</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fae2dd7eae2c0b992089f31161c8294563"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae2dd7eae2c0b992089f31161c8294563">ArmISA::INTREG_R5_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00193">intregs.hh:193</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa043c73d2a0530f48d5a60583e4720855"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa043c73d2a0530f48d5a60583e4720855">ArmISA::INTREG_R11_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00199">intregs.hh:199</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faca5696205147cb274e41a2fdbb435a51"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca5696205147cb274e41a2fdbb435a51">ArmISA::INTREG_R4_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00192">intregs.hh:192</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fab8c48c451fcefd986e0eb6fb21533f3e"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab8c48c451fcefd986e0eb6fb21533f3e">ArmISA::INTREG_R1_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00189">intregs.hh:189</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad4003fd65b029ee1de55d7ffa5a79808"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad4003fd65b029ee1de55d7ffa5a79808">ArmISA::INTREG_R8_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00196">intregs.hh:196</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad8736059ea97c23d1909bdeb14de9bb7"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad8736059ea97c23d1909bdeb14de9bb7">ArmISA::INTREG_R2_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00190">intregs.hh:190</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa3398a3aa23d3138a0ea241b6d3fee709"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3398a3aa23d3138a0ea241b6d3fee709">ArmISA::INTREG_R12_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00200">intregs.hh:200</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa778da4a4de4433d7f4c6bcc96c9b5d8f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa778da4a4de4433d7f4c6bcc96c9b5d8f">ArmISA::INTREG_R6_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00194">intregs.hh:194</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faf67c2b4daab74726df4b73ac37954e39"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf67c2b4daab74726df4b73ac37954e39">ArmISA::INTREG_R7_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00195">intregs.hh:195</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faca9a4bc6b64ac8e886f55250ee22f393"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca9a4bc6b64ac8e886f55250ee22f393">ArmISA::INTREG_R3_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00191">intregs.hh:191</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00353">353</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00381">ArmISA::ISA::updateRegMap()</a>.</p>

</div>
</div>
<a id="a65d778530e6e3d4eee2d5fb0307c6c57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65d778530e6e3d4eee2d5fb0307c6c57">&#9670;&nbsp;</a></span>IntRegUndMap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> ArmISA::IntRegUndMap</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa15af2b278f5f5f7d8e09912db9e20351">INTREG_R0_UND</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa41c1248ea41d1cbea1b2f6345f9c6571">INTREG_R1_UND</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3957df7461c55dea05ee2f1751295b18">INTREG_R2_UND</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0b27cefd0c310f3444b81f57208bab2a">INTREG_R3_UND</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa963a040ec33352ed71baea27948f0613">INTREG_R4_UND</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae652f587ddf8ed3c5952322bf67a1d92">INTREG_R5_UND</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5b1b2c30f9a96ade22d7d257dde8e979">INTREG_R6_UND</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa37405399fcf570ec8166fdc62e1bb4e6">INTREG_R7_UND</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab9ecabfd1035a29ed2a8ed4537a6a274">INTREG_R8_UND</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa381fce4ca41439b2ed057278322cfc7d">INTREG_R9_UND</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa128a5a742880ed26ac4111e59131d987">INTREG_R10_UND</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3ff6a9d12f2ce754cb276ebcb4dcabc3">INTREG_R11_UND</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa275d98a4fb104ad0f7d2e038438fdf54">INTREG_R12_UND</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fafc6d80c5248dd98dc561c83891678ccd">INTREG_R13_UND</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa211dcd7433181152f0df6e457ce66adb">INTREG_R14_UND</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b1d1f7d6434306bf73ddd8fe66ba855">INTREG_R15_UND</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    INTREG_ZERO</div><div class="line">}</div><div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fab9ecabfd1035a29ed2a8ed4537a6a274"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab9ecabfd1035a29ed2a8ed4537a6a274">ArmISA::INTREG_R8_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00266">intregs.hh:266</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa3957df7461c55dea05ee2f1751295b18"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3957df7461c55dea05ee2f1751295b18">ArmISA::INTREG_R2_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00260">intregs.hh:260</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa381fce4ca41439b2ed057278322cfc7d"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa381fce4ca41439b2ed057278322cfc7d">ArmISA::INTREG_R9_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00267">intregs.hh:267</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa37405399fcf570ec8166fdc62e1bb4e6"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa37405399fcf570ec8166fdc62e1bb4e6">ArmISA::INTREG_R7_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00265">intregs.hh:265</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">ArmISA::INTREG_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00114">intregs.hh:114</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa3ff6a9d12f2ce754cb276ebcb4dcabc3"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3ff6a9d12f2ce754cb276ebcb4dcabc3">ArmISA::INTREG_R11_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00269">intregs.hh:269</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fae652f587ddf8ed3c5952322bf67a1d92"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae652f587ddf8ed3c5952322bf67a1d92">ArmISA::INTREG_R5_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00263">intregs.hh:263</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa15af2b278f5f5f7d8e09912db9e20351"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa15af2b278f5f5f7d8e09912db9e20351">ArmISA::INTREG_R0_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00258">intregs.hh:258</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa0b27cefd0c310f3444b81f57208bab2a"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0b27cefd0c310f3444b81f57208bab2a">ArmISA::INTREG_R3_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00261">intregs.hh:261</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa211dcd7433181152f0df6e457ce66adb"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa211dcd7433181152f0df6e457ce66adb">ArmISA::INTREG_R14_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00096">intregs.hh:96</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa41c1248ea41d1cbea1b2f6345f9c6571"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa41c1248ea41d1cbea1b2f6345f9c6571">ArmISA::INTREG_R1_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00259">intregs.hh:259</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa963a040ec33352ed71baea27948f0613"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa963a040ec33352ed71baea27948f0613">ArmISA::INTREG_R4_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00262">intregs.hh:262</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa5b1b2c30f9a96ade22d7d257dde8e979"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5b1b2c30f9a96ade22d7d257dde8e979">ArmISA::INTREG_R6_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00264">intregs.hh:264</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa1b1d1f7d6434306bf73ddd8fe66ba855"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b1d1f7d6434306bf73ddd8fe66ba855">ArmISA::INTREG_R15_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00272">intregs.hh:272</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa128a5a742880ed26ac4111e59131d987"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa128a5a742880ed26ac4111e59131d987">ArmISA::INTREG_R10_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00268">intregs.hh:268</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fafc6d80c5248dd98dc561c83891678ccd"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fafc6d80c5248dd98dc561c83891678ccd">ArmISA::INTREG_R13_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00094">intregs.hh:94</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa275d98a4fb104ad0f7d2e038438fdf54"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa275d98a4fb104ad0f7d2e038438fdf54">ArmISA::INTREG_R12_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00270">intregs.hh:270</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00407">407</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00381">ArmISA::ISA::updateRegMap()</a>.</p>

</div>
</div>
<a id="a776ef4bfaac9d0d062260e97718175fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a776ef4bfaac9d0d062260e97718175fa">&#9670;&nbsp;</a></span>IntRegUsrMap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> ArmISA::IntRegUsrMap</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa6b4eff7fb9d641124980406c410c675">INTREG_R0_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2d37b89d8ff28124efcc743edddef09f">INTREG_R1_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa477bc030d579c9920b1927baa5abc68">INTREG_R2_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa47ecdb30e87120804ae09a6e42d82966">INTREG_R3_USR</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa12fcc33a8c858487d5b79ba7cd70dc90">INTREG_R4_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5facaf5a3f5e41e77fa78aa3688462579a6">INTREG_R5_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa030b8785cb795082ff79896932273963">INTREG_R6_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa13dc9add076c6aba2fb7fb0c45990711">INTREG_R7_USR</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faccf83262b7d94823ef68b821cc2cbfb9">INTREG_R8_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faafed189778663d1f41b93829339771f1">INTREG_R9_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1deb7b2fa95f327f7c233e9967335c6a">INTREG_R10_USR</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad5468c10be570252205b1bcf4b6613fb">INTREG_R11_USR</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3cdfb067c91ea38ca945abc0b2c4ad09">INTREG_R12_USR</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae2c9df187178821cd2e767df926b1300">INTREG_R13_USR</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf5574685405f67d403956dc1eec4a163">INTREG_R14_USR</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa297f9a31328d7d5b5991c3bed2a91eda">INTREG_R15_USR</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,</div><div class="line">    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    INTREG_ZERO</div><div class="line">}</div><div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faafed189778663d1f41b93829339771f1"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faafed189778663d1f41b93829339771f1">ArmISA::INTREG_R9_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00176">intregs.hh:176</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa2d37b89d8ff28124efcc743edddef09f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2d37b89d8ff28124efcc743edddef09f">ArmISA::INTREG_R1_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00168">intregs.hh:168</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">ArmISA::INTREG_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00114">intregs.hh:114</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa297f9a31328d7d5b5991c3bed2a91eda"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa297f9a31328d7d5b5991c3bed2a91eda">ArmISA::INTREG_R15_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00184">intregs.hh:184</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5facaf5a3f5e41e77fa78aa3688462579a6"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5facaf5a3f5e41e77fa78aa3688462579a6">ArmISA::INTREG_R5_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00172">intregs.hh:172</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa3cdfb067c91ea38ca945abc0b2c4ad09"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3cdfb067c91ea38ca945abc0b2c4ad09">ArmISA::INTREG_R12_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00179">intregs.hh:179</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa030b8785cb795082ff79896932273963"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa030b8785cb795082ff79896932273963">ArmISA::INTREG_R6_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00173">intregs.hh:173</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa47ecdb30e87120804ae09a6e42d82966"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa47ecdb30e87120804ae09a6e42d82966">ArmISA::INTREG_R3_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00170">intregs.hh:170</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fae2c9df187178821cd2e767df926b1300"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae2c9df187178821cd2e767df926b1300">ArmISA::INTREG_R13_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00180">intregs.hh:180</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faccf83262b7d94823ef68b821cc2cbfb9"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faccf83262b7d94823ef68b821cc2cbfb9">ArmISA::INTREG_R8_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00175">intregs.hh:175</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa1deb7b2fa95f327f7c233e9967335c6a"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1deb7b2fa95f327f7c233e9967335c6a">ArmISA::INTREG_R10_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00177">intregs.hh:177</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa13dc9add076c6aba2fb7fb0c45990711"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa13dc9add076c6aba2fb7fb0c45990711">ArmISA::INTREG_R7_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00174">intregs.hh:174</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faa6b4eff7fb9d641124980406c410c675"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa6b4eff7fb9d641124980406c410c675">ArmISA::INTREG_R0_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00167">intregs.hh:167</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faa477bc030d579c9920b1927baa5abc68"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa477bc030d579c9920b1927baa5abc68">ArmISA::INTREG_R2_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00169">intregs.hh:169</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad5468c10be570252205b1bcf4b6613fb"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad5468c10be570252205b1bcf4b6613fb">ArmISA::INTREG_R11_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00178">intregs.hh:178</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa12fcc33a8c858487d5b79ba7cd70dc90"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa12fcc33a8c858487d5b79ba7cd70dc90">ArmISA::INTREG_R4_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00171">intregs.hh:171</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faf5574685405f67d403956dc1eec4a163"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf5574685405f67d403956dc1eec4a163">ArmISA::INTREG_R14_USR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00182">intregs.hh:182</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intregs_8hh_source.html#l00317">317</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00381">ArmISA::ISA::updateRegMap()</a>.</p>

</div>
</div>
<a id="ac49d10ae557a552d3e1c5f8760570552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49d10ae557a552d3e1c5f8760570552">&#9670;&nbsp;</a></span>INTRLVREG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::INTRLVREG0 = <a class="el" href="namespaceArmISA.html#a744d28ed60944e511dece125dfc115c2">NumVecV8ArchRegs</a> + <a class="el" href="namespaceArmISA.html#ab235cc1aa57df2665cc3509233476fdc">NumVecSpecialRegs</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00100">100</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="sve__macromem_8hh_source.html#l00205">ArmISA::SveLdStructSI&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::SveLdStructSI()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00061">ArmISA::SveLdStructSS&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::SveLdStructSS()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00277">ArmISA::SveStStructSI&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::SveStStructSI()</a>, and <a class="el" href="sve__macromem_8hh_source.html#l00132">ArmISA::SveStStructSS&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::SveStStructSS()</a>.</p>

</div>
</div>
<a id="a29bea6904bf7e6df1b88609d4bbe5a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29bea6904bf7e6df1b88609d4bbe5a20">&#9670;&nbsp;</a></span>INTRLVREG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::INTRLVREG1 = <a class="el" href="namespaceArmISA.html#ac49d10ae557a552d3e1c5f8760570552">INTRLVREG0</a> + 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00101">101</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a5c5d63e668f5345d26da79843a8e10c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c5d63e668f5345d26da79843a8e10c4">&#9670;&nbsp;</a></span>INTRLVREG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::INTRLVREG2 = <a class="el" href="namespaceArmISA.html#ac49d10ae557a552d3e1c5f8760570552">INTRLVREG0</a> + 2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00102">102</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a4fe29a318b46f8c0fc1f4979a8dd96f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fe29a318b46f8c0fc1f4979a8dd96f0">&#9670;&nbsp;</a></span>INTRLVREG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::INTRLVREG3 = <a class="el" href="namespaceArmISA.html#ac49d10ae557a552d3e1c5f8760570552">INTRLVREG0</a> + 3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00103">103</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="afac4d2c9eecfa882c55bc592bfafe383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afac4d2c9eecfa882c55bc592bfafe383">&#9670;&nbsp;</a></span>ioe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; ArmISA::ioe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00412">412</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aea04627a5956cc301f38221d6da36f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea04627a5956cc301f38221d6da36f29">&#9670;&nbsp;</a></span>ips</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 34, 32 &gt; ArmISA::ips</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00480">480</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a22ab9bf6c050c19e98113f9110ef58b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ab9bf6c050c19e98113f9110ef58b7">&#9670;&nbsp;</a></span>ir0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::ir0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00568">568</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a4bd7cbe4b961be56ce83f4d4b42127c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bd7cbe4b961be56ce83f4d4b42127c1">&#9670;&nbsp;</a></span>ir1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3,2&gt; ArmISA::ir1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00569">569</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a74e63107c41fca3f2d51d4ebbcc57331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e63107c41fca3f2d51d4ebbcc57331">&#9670;&nbsp;</a></span>ir2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5,4&gt; ArmISA::ir2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00570">570</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a486df8c676ab8b74f9bf03c9a1719122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a486df8c676ab8b74f9bf03c9a1719122">&#9670;&nbsp;</a></span>ir3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7,6&gt; ArmISA::ir3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00571">571</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a4f9d1d7d40a281ce68beccb3a2902769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f9d1d7d40a281ce68beccb3a2902769">&#9670;&nbsp;</a></span>ir4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9,8&gt; ArmISA::ir4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00572">572</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aba139f6a2ce339476048580f60a9b4fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba139f6a2ce339476048580f60a9b4fb">&#9670;&nbsp;</a></span>ir5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11,10&gt; ArmISA::ir5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00573">573</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a00bc86babfae3178ed9c9d253e9e60ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00bc86babfae3178ed9c9d253e9e60ab">&#9670;&nbsp;</a></span>ir6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13,12&gt; ArmISA::ir6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00574">574</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a8c41d3470bc6f72663e285d975cffbd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c41d3470bc6f72663e285d975cffbd1">&#9670;&nbsp;</a></span>ir7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15,14&gt; ArmISA::ir7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00575">575</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ac1a5a20e34ac8f52779317674835bdc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1a5a20e34ac8f52779317674835bdc1">&#9670;&nbsp;</a></span>irgn0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 9, 8 &gt; ArmISA::irgn0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00469">469</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aca2fd4ce5dc53cb5188c28a8be622c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca2fd4ce5dc53cb5188c28a8be622c8e">&#9670;&nbsp;</a></span>irgn1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 25, 24 &gt; ArmISA::irgn1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00476">476</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a336f97db02d28a5fa6bd0da0820e235b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a336f97db02d28a5fa6bd0da0820e235b">&#9670;&nbsp;</a></span>irq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; ArmISA::irq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00310">310</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="vm_8cc_source.html#l00502">KvmVM::setIRQLine()</a>.</p>

</div>
</div>
<a id="a61dea9169857d9d9d839f01916aae386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61dea9169857d9d9d839f01916aae386">&#9670;&nbsp;</a></span>isMisc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;32&gt; ArmISA::isMisc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00095">95</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a2e4d6fb34ceb247ce7c3dae374baf8a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e4d6fb34ceb247ce7c3dae374baf8a0">&#9670;&nbsp;</a></span>it1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;26, 25&gt; ArmISA::it1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00056">56</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="futex__map_8hh_source.html#l00243">FutexMap::requeue()</a>.</p>

</div>
</div>
<a id="a6a53fb9372ba8bf2ca24445d6a04f2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a53fb9372ba8bf2ca24445d6a04f2a2">&#9670;&nbsp;</a></span>it2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 10&gt; ArmISA::it2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00062">62</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="futex__map_8hh_source.html#l00243">FutexMap::requeue()</a>.</p>

</div>
</div>
<a id="a0510f55b07d77b88749e7aed1663dd98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0510f55b07d77b88749e7aed1663dd98">&#9670;&nbsp;</a></span>itd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; ArmISA::itd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00356">356</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01021">getRestoredITBits()</a>.</p>

</div>
</div>
<a id="a683bc4d34bcd90ff65dd6a2dd777fd24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a683bc4d34bcd90ff65dd6a2dd777fd24">&#9670;&nbsp;</a></span>itstate</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;55, 48&gt; ArmISA::itstate</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00080">80</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2types_8hh_source.html#l00213">EndBitUnion()</a>.</p>

</div>
</div>
<a id="aa36d1a4972bd3dfd6000e73592e19500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa36d1a4972bd3dfd6000e73592e19500">&#9670;&nbsp;</a></span>itstateCond</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;55, 52&gt; ArmISA::itstateCond</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00081">81</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a4a7e278d9f50df4420a93ef82a58c938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a7e278d9f50df4420a93ef82a58c938">&#9670;&nbsp;</a></span>itstateMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;51, 48&gt; ArmISA::itstateMask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00082">82</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a0da138685d32e03ec6c3b63c2cfe57e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0da138685d32e03ec6c3b63c2cfe57e7">&#9670;&nbsp;</a></span>ixc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; ArmISA::ixc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00410">410</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a8872d77b19be854525f7591f52072ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8872d77b19be854525f7591f52072ca8">&#9670;&nbsp;</a></span>ixe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; ArmISA::ixe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00416">416</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ac843bf7761bca8cf5315375942a0c25b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac843bf7761bca8cf5315375942a0c25b">&#9670;&nbsp;</a></span>j</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24&gt; ArmISA::j</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00057">57</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00924">DRAMCtrl::activateBank()</a>, <a class="el" href="Histogram_8cc_source.html#l00123">Histogram::add()</a>, <a class="el" href="crypto_8cc_source.html#l00240">ArmISA::Crypto::aesInvMixColumns()</a>, <a class="el" href="crypto_8cc_source.html#l00222">ArmISA::Crypto::aesMixColumns()</a>, <a class="el" href="schedule__stage_8cc_source.html#l00078">ScheduleStage::arbitrate()</a>, <a class="el" href="Set_8hh_source.html#l00112">Set::broadcast()</a>, <a class="el" href="fa__lru_8cc_source.html#l00293">FALRU::CacheTracking::check()</a>, <a class="el" href="SwitchAllocator_8cc_source.html#l00356">SwitchAllocator::check_for_wakeup()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00152">MipsISA::ISA::clear()</a>, <a class="el" href="SwitchAllocator_8cc_source.html#l00382">SwitchAllocator::clear_request_vector()</a>, <a class="el" href="Profiler_8cc_source.html#l00348">Profiler::collateStats()</a>, <a class="el" href="Router_8cc_source.html#l00222">Router::collateStats()</a>, <a class="el" href="GarnetNetwork_8cc_source.html#l00399">GarnetNetwork::collateStats()</a>, <a class="el" href="mem__checker_8cc_source.html#l00298">MemChecker::completeRead()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00303">MultiperspectivePerceptron::computeOutput()</a>, <a class="el" href="mem_2cache_2tags_2base_8cc_source.html#l00177">BaseTags::computeStats()</a>, <a class="el" href="compute__unit_8cc_source.html#l00061">ComputeUnit::ComputeUnit()</a>, <a class="el" href="lds__state_8cc_source.html#l00116">LdsState::countBankConflicts()</a>, <a class="el" href="crc_8hh_source.html#l00059">crc32()</a>, <a class="el" href="Topology_8cc_source.html#l00109">Topology::createLinks()</a>, <a class="el" href="dictionary__compressor__impl_8hh_source.html#l00161">DictionaryCompressor&lt; uint64_t &gt;::decompress()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01073">DRAMCtrl::doDRAMAccess()</a>, <a class="el" href="match_8cc_source.html#l00078">ObjectMatch::domatch()</a>, <a class="el" href="trace_8cc_source.html#l00105">Trace::Logger::dump()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00262">dumpFpuCommon()</a>, <a class="el" href="SimpleLTInitiator2__DMI_8h_source.html#l00235">SimpleLTInitiator2_dmi::end_of_simulation()</a>, <a class="el" href="SimpleLTInitiator1__DMI_8h_source.html#l00242">SimpleLTInitiator1_dmi::end_of_simulation()</a>, <a class="el" href="SimpleLTInitiator__ext_8h_source.html#l00280">SimpleLTInitiator_ext::end_of_simulation()</a>, <a class="el" href="fetch__stage_8cc_source.html#l00069">FetchStage::exec()</a>, <a class="el" href="fetch__unit_8cc_source.html#l00082">FetchUnit::exec()</a>, <a class="el" href="schedule__stage_8cc_source.html#l00123">ScheduleStage::exec()</a>, <a class="el" href="Topology_8cc_source.html#l00221">Topology::extend_shortest_path()</a>, <a class="el" href="fetch__stage_8cc_source.html#l00042">FetchStage::FetchStage()</a>, <a class="el" href="scfx__rep_8cc_source.html#l00389">sc_dt::scfx_rep::from_string()</a>, <a class="el" href="minor_2func__unit_8cc_source.html#l00113">Minor::FUPipeline::FUPipeline()</a>, <a class="el" href="fu__pool_8cc_source.html#l00084">FUPool::FUPool()</a>, <a class="el" href="sc__fxval_8cc_source.html#l00569">sc_dt::sc_fxval_fast::get_bit()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00706">sc_dt::sc_fxnum_fast::get_bit()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02766">sc_dt::sc_concref_r&lt; X, Y &gt;::get_cword()</a>, <a class="el" href="scfx__rep_8cc_source.html#l02465">sc_dt::scfx_rep::get_slice()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00771">sc_dt::sc_fxnum_fast::get_slice()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02693">sc_dt::sc_concref_r&lt; X, Y &gt;::get_word()</a>, <a class="el" href="NetDest_8cc_source.html#l00106">NetDest::getAllDest()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00696">MultiperspectivePerceptron::PATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00791">MultiperspectivePerceptron::GHISTPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00982">MultiperspectivePerceptron::SGHISTPATH::getHash()</a>, <a class="el" href="Prefetcher_8cc_source.html#l00330">Prefetcher::getPrefetchEntry()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00202">ArmISA::RemoteGDB::AArch64GdbRegCache::getRegs()</a>, <a class="el" href="tage__sc__l__8KB_8cc_source.html#l00189">TAGE_SC_L_TAGE_8KB::handleAllocAndUReset()</a>, <a class="el" href="tage__sc__l__64KB_8cc_source.html#l00216">TAGE_SC_L_TAGE_64KB::handleAllocAndUReset()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00130">MPP_TAGE::handleUReset()</a>, <a class="el" href="tage__sc__l_8cc_source.html#l00316">TAGE_SC_L_TAGE::handleUReset()</a>, <a class="el" href="tage__base_8cc_source.html#l00488">TAGEBase::handleUReset()</a>, <a class="el" href="SwitchAllocator_8cc_source.html#l00054">SwitchAllocator::init()</a>, <a class="el" href="fetch__stage_8cc_source.html#l00057">FetchStage::init()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00077">CacheMemory::init()</a>, <a class="el" href="fetch__unit_8cc_source.html#l00067">FetchUnit::init()</a>, <a class="el" href="schedule__stage_8cc_source.html#l00061">ScheduleStage::init()</a>, <a class="el" href="compute__unit_8cc_source.html#l00550">ComputeUnit::init()</a>, <a class="el" href="fa__lru_8cc_source.html#l00321">FALRU::CacheTracking::init()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00284">MPP_StatisticalCorrector::initBias()</a>, <a class="el" href="statistical__corrector_8cc_source.html#l00098">StatisticalCorrector::initBias()</a>, <a class="el" href="statistical__corrector_8cc_source.html#l00127">StatisticalCorrector::initGEHLTable()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00373">MultiperspectivePerceptron::insertModhistSpec()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00387">MultiperspectivePerceptron::insertModpathSpec()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00322">MultiperspectivePerceptron::ThreadData::insertRecency()</a>, <a class="el" href="cl__driver_8cc_source.html#l00106">ClDriver::ioctl()</a>, <a class="el" href="compute__unit_8cc_source.html#l01731">ComputeUnit::isDone()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l00872">GPUCoalescer::issueRequest()</a>, <a class="el" href="ecoff__object_8cc_source.html#l00141">EcoffObject::loadLocalSymbols()</a>, <a class="el" href="mem__ctrl_8cc_source.html#l00088">QoS::MemCtrl::logRequest()</a>, <a class="el" href="mem__ctrl_8cc_source.html#l00145">QoS::MemCtrl::logResponse()</a>, <a class="el" href="macromem_8cc_source.html#l01437">ArmISA::MacroVFPMemOp::MacroVFPMemOp()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01608">DRAMCtrl::minBankPrep()</a>, <a class="el" href="traffic__gen_8cc_source.html#l00135">TrafficGen::parseConfig()</a>, <a class="el" href="NetDest_8cc_source.html#l00258">NetDest::print()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00459">CacheMemory::print()</a>, <a class="el" href="sc__fxval_8cc_source.html#l00290">sc_dt::print_other()</a>, <a class="el" href="AddressProfiler_8cc_source.html#l00067">printSorted()</a>, <a class="el" href="simple__disk_8cc_source.html#l00064">SimpleDisk::read()</a>, <a class="el" href="trace__cpu_8cc_source.html#l01288">TraceCPU::ElasticDataGen::InputStream::read()</a>, <a class="el" href="wavefront_8cc_source.html#l00305">Wavefront::ready()</a>, <a class="el" href="compute__unit_8cc_source.html#l00366">ComputeUnit::ReadyWorkgroup()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00420">CacheMemory::recordCacheContents()</a>, <a class="el" href="Sequencer_8cc_source.html#l00702">Sequencer::regStats()</a>, <a class="el" href="Profiler_8cc_source.html#l00104">Profiler::regStats()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l01258">GPUCoalescer::regStats()</a>, <a class="el" href="mem__ctrl_8cc_source.html#l00310">QoS::MemCtrl::MemCtrlStats::regStats()</a>, <a class="el" href="xbar_8cc_source.html#l00540">BaseXBar::regStats()</a>, <a class="el" href="sim_2system_8cc_source.html#l00473">System::regStats()</a>, <a class="el" href="scfx__string_8hh_source.html#l00168">sc_dt::scfx_string::remove()</a>, <a class="el" href="Sequencer_8cc_source.html#l00115">Sequencer::resetStats()</a>, <a class="el" href="Router_8cc_source.html#l00237">Router::resetStats()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l00207">GPUCoalescer::resetStats()</a>, <a class="el" href="InputUnit_8cc_source.html#l00165">InputUnit::resetStats()</a>, <a class="el" href="scfx__string_8hh_source.html#l00110">sc_dt::scfx_string::resize()</a>, <a class="el" href="scfx__rep_8cc_source.html#l02231">sc_dt::scfx_rep::resize()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01107">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::reverse()</a>, <a class="el" href="bubble_8h_source.html#l00044">SC_MODULE()</a>, <a class="el" href="scfx__utils_8cc_source.html#l00109">sc_dt::scfx_csd2tc()</a>, <a class="el" href="scfx__utils_8cc_source.html#l00054">sc_dt::scfx_tc2csd()</a>, <a class="el" href="schedule__stage_8cc_source.html#l00045">ScheduleStage::ScheduleStage()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02800">sc_dt::sc_concref_r&lt; X, Y &gt;::set_cword()</a>, <a class="el" href="scfx__rep_8cc_source.html#l02486">sc_dt::scfx_rep::set_slice()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00818">sc_dt::sc_fxnum_fast::set_slice()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02727">sc_dt::sc_concref_r&lt; X, Y &gt;::set_word()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00568">MultiperspectivePerceptron::ACYCLIC::setBitRequirements()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00920">MultiperspectivePerceptron::BLURRYPATH::setBitRequirements()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00225">ArmISA::RemoteGDB::AArch64GdbRegCache::setRegs()</a>, <a class="el" href="NetDest_8cc_source.html#l00138">NetDest::smallestElement()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00052">MultiperspectivePerceptron::ThreadData::ThreadData()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00403">MultiperspectivePerceptron::train()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00609">MultiperspectivePerceptron::update()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00471">MultiperspectivePerceptronTAGE::updateHistories()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00216">ArmV8KvmCPU::updateKvmState()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00282">ArmV8KvmCPU::updateThreadContext()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01697">sc_dt::vec_reverse()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01587">sc_dt::vec_shift_left()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01640">sc_dt::vec_shift_right()</a>, <a class="el" href="text_8cc_source.html#l00605">Stats::Text::visit()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00100">CacheMemory::~CacheMemory()</a>, <a class="el" href="compute__unit_8cc_source.html#l00162">ComputeUnit::~ComputeUnit()</a>, <a class="el" href="shader_8cc_source.html#l00117">Shader::~Shader()</a>, and <a class="el" href="sim_2system_8cc_source.html#l00212">System::~System()</a>.</p>

</div>
</div>
<a id="a8674f10b839508e02f47c88d96ee029c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8674f10b839508e02f47c88d96ee029c">&#9670;&nbsp;</a></span>jscvt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; ArmISA::jscvt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00114">114</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a94d70f7bb4435ef389cdc4b57f781b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d70f7bb4435ef389cdc4b57f781b9b">&#9670;&nbsp;</a></span>l1IndexPolicy</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15,14&gt; ArmISA::l1IndexPolicy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00611">611</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a0913d275b1f0cc066aa8bf79de56a8f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0913d275b1f0cc066aa8bf79de56a8f0">&#9670;&nbsp;</a></span>l2rstDISABLE_monitor</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31&gt; ArmISA::l2rstDISABLE_monitor</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00605">605</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a2d396f5e0cc216049797d715fee89de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d396f5e0cc216049797d715fee89de1">&#9670;&nbsp;</a></span>len</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::len</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00418">418</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="circular__queue_8hh_source.html#l00571">CircularQueue&lt; char &gt;::advance_tail()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01126">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::and_reduce()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00749">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::assign_()</a>, <a class="el" href="sc__bv__base_8cc_source.html#l00095">sc_dt::sc_bv_base::assign_from_string()</a>, <a class="el" href="sc__lv__base_8cc_source.html#l00114">sc_dt::sc_lv_base::assign_from_string()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l01052">GPUCoalescer::atomicCallback()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02199">sc_dt::sc_subref_r&lt; X &gt;::check_bounds()</a>, <a class="el" href="vncserver_8cc_source.html#l00380">VncServer::checkProtocolVersion()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l01070">BaseRemoteGDB::cmd_clr_hw_bkpt()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00914">BaseRemoteGDB::cmd_mem_r()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00938">BaseRemoteGDB::cmd_mem_w()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l01103">BaseRemoteGDB::cmd_set_hw_bkpt()</a>, <a class="el" href="atag_8hh_source.html#l00149">AtagCmdline::cmdline()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l01153">GPUCoalescer::completeHitCallback()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l00997">GPUCoalescer::completeIssue()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00172">MultiperspectivePerceptron::computeBits()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00330">sc_dt::sc_int_subref_r::concat_get_uint64()</a>, <a class="el" href="terminal_8cc_source.html#l00243">Terminal::data()</a>, <a class="el" href="DMASequencer_8cc_source.html#l00173">DMASequencer::dataCallback()</a>, <a class="el" href="base_2trace_8hh_source.html#l00060">Trace::Logger::dprintf()</a>, <a class="el" href="trace_8cc_source.html#l00105">Trace::Logger::dump()</a>, <a class="el" href="cprintf_8cc_source.html#l00280">cp::Print::end_args()</a>, <a class="el" href="endian__conv_8hh_source.html#l00201">tlm::tlm_endian_context::establish_bebuf()</a>, <a class="el" href="endian__conv_8hh_source.html#l00190">tlm::tlm_endian_context::establish_dbuf()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00131">ArmISA::ArmStaticInst::extendReg64()</a>, <a class="el" href="inet_8cc_source.html#l00293">Net::Ip6Hdr::extensionLength()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01124">fallocateFunc()</a>, <a class="el" href="dtb__file_8cc_source.html#l00129">DtbFile::findReleaseAddr()</a>, <a class="el" href="semihosting_8cc_source.html#l00936">ArmSemihosting::File::flen()</a>, <a class="el" href="arm_2isa_8cc_source.html#l02130">ArmISA::ISA::getCurSveVecLenInBits()</a>, <a class="el" href="dev_2virtio_2base_8hh_source.html#l00335">VirtQueue::getDescriptor()</a>, <a class="el" href="GPUCoalescer_8hh_source.html#l00221">GPUCoalescer::getFirstResponseToCompletionDelayHist()</a>, <a class="el" href="WriteMask_8hh_source.html#l00094">WriteMask::getMask()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01749">getsocknameFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01706">getsockoptFunc()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l00594">GPUCoalescer::hitCallback()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00390">PseudoInst::initParam()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00617">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::lrotate()</a>, <a class="el" href="DMASequencer_8cc_source.html#l00065">DMASequencer::makeRequest()</a>, <a class="el" href="tlm__to__gem5_8cc_source.html#l00240">sc_gem5::TlmToGem5Bridge&lt; BITWIDTH &gt;::nb_transport_fw()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00503">sc_dt::sc_uint_base::operator=()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00517">sc_dt::sc_int_base::operator=()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l01151">sc_dt::sc_subref&lt; X &gt;::operator=()</a>, <a class="el" href="sc__unsigned_8cc_source.html#l00439">sc_dt::sc_unsigned::operator=()</a>, <a class="el" href="sc__signed_8cc_source.html#l00441">sc_dt::sc_signed::operator=()</a>, <a class="el" href="inet_8cc_source.html#l00262">Net::IpHdr::options()</a>, <a class="el" href="inet_8cc_source.html#l00359">Net::TcpHdr::options()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01139">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::or_reduce()</a>, <a class="el" href="sc__fxval_8cc_source.html#l00183">sc_dt::print_dec()</a>, <a class="el" href="printk_8cc_source.html#l00046">Printk()</a>, <a class="el" href="cprintf_8cc_source.html#l00067">cp::Print::process()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00188">HardBreakpoint::process()</a>, <a class="el" href="brig__object_8cc_source.html#l00154">BrigObject::processDirectives()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00292">VirtQueue::produceDescriptor()</a>, <a class="el" href="terminal_8hh_source.html#l00123">Terminal::read()</a>, <a class="el" href="semihosting_8cc_source.html#l00792">ArmSemihosting::FileFeatures::read()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00491">PseudoInst::readfile()</a>, <a class="el" href="semihosting_8cc_source.html#l00270">ArmSemihosting::readString()</a>, <a class="el" href="ethertap_8cc_source.html#l00346">EtherTapStub::recvReal()</a>, <a class="el" href="compute__unit_8cc_source.html#l00685">ComputeUnit::DataPort::recvReqRetry()</a>, <a class="el" href="compute__unit_8cc_source.html#l00720">ComputeUnit::SQCPort::recvReqRetry()</a>, <a class="el" href="compute__unit_8cc_source.html#l01284">ComputeUnit::DTLBPort::recvReqRetry()</a>, <a class="el" href="compute__unit_8cc_source.html#l01368">ComputeUnit::ITLBPort::recvReqRetry()</a>, <a class="el" href="touchkit_8cc_source.html#l00149">PS2TouchKit::recvTouchKit()</a>, <a class="el" href="pktfifo_8hh_source.html#l00160">PacketFifo::remove()</a>, <a class="el" href="pktfifo_8hh_source.html#l00107">PacketFifo::reserve()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01107">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::reverse()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00650">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::rrotate()</a>, <a class="el" href="scfx__utils_8cc_source.html#l00109">sc_dt::scfx_csd2tc()</a>, <a class="el" href="semihosting_8hh_source.html#l00256">ArmSemihosting::semiTick()</a>, <a class="el" href="vncserver_8cc_source.html#l00371">VncServer::sendError()</a>, <a class="el" href="ethertap_8cc_source.html#l00392">EtherTapStub::sendReal()</a>, <a class="el" href="ethertap_8cc_source.html#l00187">EtherTapBase::sendSimulated()</a>, <a class="el" href="WriteMask_8hh_source.html#l00078">WriteMask::setMask()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01819">setsockoptFunc()</a>, <a class="el" href="arm_2decoder_8hh_source.html#l00207">ArmISA::Decoder::setSveLen()</a>, <a class="el" href="vm_8cc_source.html#l00433">KvmVM::setUserMemoryRegion()</a>, <a class="el" href="inet_8hh_source.html#l00604">Net::TcpOpt::size()</a>, <a class="el" href="statistics_8hh_source.html#l01245">Stats::VectorProxy&lt; Stat &gt;::size()</a>, <a class="el" href="base_2remote__gdb_8hh_source.html#l00288">BaseRemoteGDB::system()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01302">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::to_anything_signed()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01258">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::to_anything_unsigned()</a>, <a class="el" href="str_8hh_source.html#l00074">to_lower()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01201">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::to_string()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00526">sc_dt::sc_uint_base::to_string()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00539">sc_dt::sc_int_base::to_string()</a>, <a class="el" href="sc__unsigned_8cc_source.html#l00565">sc_dt::sc_unsigned::to_string()</a>, <a class="el" href="sc__signed_8cc_source.html#l00577">sc_dt::sc_signed::to_string()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01276">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::to_uint64()</a>, <a class="el" href="dma__device_8cc_source.html#l00340">DmaReadFifo::tryGet()</a>, <a class="el" href="console_8cc_source.html#l00076">VirtIOConsole::TermRecvQueue::trySend()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00533">PseudoInst::writefile()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01152">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::xor_reduce()</a>, and <a class="el" href="DataBlock_8hh_source.html#l00050">DataBlock::~DataBlock()</a>.</p>

</div>
</div>
<a id="a799c82afdbd1e3239c39816dcd006bd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a799c82afdbd1e3239c39816dcd006bd6">&#9670;&nbsp;</a></span>lo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; ArmISA::lo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00139">139</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="tarmac__parser_8cc_source.html#l00981">Trace::TarmacParserRecord::advanceTrace()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00370">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::operator()()</a>, and <a class="el" href="sc__proxy_8hh_source.html#l00380">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::range()</a>.</p>

</div>
</div>
<a id="afa6d7b8db808c1107ddbccebf436a63d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa6d7b8db808c1107ddbccebf436a63d">&#9670;&nbsp;</a></span>loadOp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; ArmISA::loadOp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00137">137</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a04058beb3da82f5a8d0002c2937c3e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04058beb3da82f5a8d0002c2937c3e5d">&#9670;&nbsp;</a></span>lpae</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 11 &gt; ArmISA::lpae</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00398">398</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a320d6d309132c36763bff159610e3440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a320d6d309132c36763bff159610e3440">&#9670;&nbsp;</a></span>lrcpc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 20&gt; ArmISA::lrcpc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00112">112</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a09dae327e8d0f9eb2419789bbdd5547f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09dae327e8d0f9eb2419789bbdd5547f">&#9670;&nbsp;</a></span>lsm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; ArmISA::lsm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00159">159</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>.</p>

</div>
</div>
<a id="a7cbf80597984fd27f74eb6ca71511b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cbf80597984fd27f74eb6ca71511b3d">&#9670;&nbsp;</a></span>ltcoproc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; ArmISA::ltcoproc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00212">212</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a1ea1c6d88ebd138e329034c7f4655171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ea1c6d88ebd138e329034c7f4655171">&#9670;&nbsp;</a></span>ltopcode11_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; ArmISA::ltopcode11_8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00206">206</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="ac3e4dbf55b82d4276e426334d24b2213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3e4dbf55b82d4276e426334d24b2213">&#9670;&nbsp;</a></span>ltopcode15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; ArmISA::ltopcode15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00205">205</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="af41cda76c6c37be2ad95775a8a5ba41f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af41cda76c6c37be2ad95775a8a5ba41f">&#9670;&nbsp;</a></span>ltopcode4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; ArmISA::ltopcode4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00209">209</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a00d93855456ce62bde2d0694da903ac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00d93855456ce62bde2d0694da903ac9">&#9670;&nbsp;</a></span>ltopcode7_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; ArmISA::ltopcode7_4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00208">208</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a201d1cf402bf626b894060b5ad1f3197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a201d1cf402bf626b894060b5ad1f3197">&#9670;&nbsp;</a></span>ltopcode7_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 6&gt; ArmISA::ltopcode7_6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00207">207</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a85049a375e052b8b07b995fc06b5b221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85049a375e052b8b07b995fc06b5b221">&#9670;&nbsp;</a></span>ltrd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; ArmISA::ltrd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00211">211</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="ab3b9e641a2a1f7851dbd51bd3af42069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3b9e641a2a1f7851dbd51bd3af42069">&#9670;&nbsp;</a></span>m</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; ArmISA::m</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00368">368</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="physical_8cc_source.html#l00278">PhysicalMemory::access()</a>, <a class="el" href="clock__domain_8cc_source.html#l00116">SrcClockDomain::clockPeriod()</a>, <a class="el" href="rv__ctrl_8cc_source.html#l00273">RealViewOsc::clockPeriod()</a>, <a class="el" href="physical_8cc_source.html#l00185">PhysicalMemory::createBackingStore()</a>, <a class="el" href="MessageBuffer_8hh_source.html#l00069">MessageBuffer::delayHead()</a>, <a class="el" href="local__memory__pipeline_8cc_source.html#l00058">LocalMemPipeline::exec()</a>, <a class="el" href="global__memory__pipeline_8cc_source.html#l00063">GlobalMemPipeline::exec()</a>, <a class="el" href="mem__impl_8hh_source.html#l00165">HsailISA::LdInst&lt; MemDataType, DestDataType, AddrOperandType &gt;::execute()</a>, <a class="el" href="mem__impl_8hh_source.html#l00351">HsailISA::StInst&lt; MemDataType, SrcDataType, AddrOperandType &gt;::execute()</a>, <a class="el" href="mem__impl_8hh_source.html#l00545">HsailISA::AtomicInst&lt; MemDataType, AddrOperandType, NumSrcOperands, HasDst &gt;::execute()</a>, <a class="el" href="NetworkInterface_8cc_source.html#l00327">NetworkInterface::flitisizeMessage()</a>, <a class="el" href="physical_8cc_source.html#l00287">PhysicalMemory::functionalAccess()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00226">ArmISA::TLB::getTableWalker()</a>, <a class="el" href="table__walker_8hh_source.html#l00916">ArmISA::TableWalker::getTlb()</a>, <a class="el" href="kernel_8cc_source.html#l00067">sc_gem5::Kernel::init()</a>, <a class="el" href="python_2pybind11_2core_8cc_source.html#l00100">init_drain()</a>, <a class="el" href="python_2pybind11_2core_8cc_source.html#l00180">init_net()</a>, <a class="el" href="python_2pybind11_2core_8cc_source.html#l00145">init_range()</a>, <a class="el" href="python_2pybind11_2core_8cc_source.html#l00132">init_serialize()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00234">QTIsaac&lt; ALPHA &gt;::isaac()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00620">HsailISA::Call::MagicAtomicNRAddGlobalU32Reg()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00661">HsailISA::Call::MagicAtomicNRAddGroupU32Reg()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00701">HsailISA::Call::MagicLoadGlobalU32Reg()</a>, <a class="el" href="memory__image_8hh_source.html#l00126">MemoryImage::mask()</a>, <a class="el" href="sc__main_8cc_source.html#l00181">sc_core::operator&lt;&lt;()</a>, <a class="el" href="python_2pybind11_2event_8cc_source.html#l00105">pybind_init_event()</a>, <a class="el" href="python_2pybind11_2stats_8cc_source.html#l00079">pybind_init_stats()</a>, <a class="el" href="pygen_8cc_source.html#l00083">pybind_init_tracers()</a>, <a class="el" href="python_2pybind11_2stats_8cc_source.html#l00063">Stats::pythonDump()</a>, <a class="el" href="python_2pybind11_2stats_8cc_source.html#l00070">Stats::pythonReset()</a>, <a class="el" href="mem__ctrl_8hh_source.html#l00475">QoS::MemCtrl::qosSchedule()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00135">QTIsaac&lt; ALPHA &gt;::randinit()</a>, <a class="el" href="MessageBuffer_8cc_source.html#l00306">MessageBuffer::reanalyzeList()</a>, <a class="el" href="kernel_8cc_source.html#l00087">sc_gem5::Kernel::regStats()</a>, <a class="el" href="report_8cc_source.html#l00058">sc_gem5::reportIdToMsgMap()</a>, <a class="el" href="report_8cc_source.html#l00051">sc_gem5::reportMsgInfoMap()</a>, <a class="el" href="python_2pybind11_2core_8cc_source.html#l00076">PybindSimObjectResolver::resolveSimObject()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00210">QTIsaac&lt; ALPHA &gt;::rngstep()</a>, <a class="el" href="sc__export_8cc_source.html#l00058">sc_core::sc_export_base::sc_export_base()</a>, <a class="el" href="sc__port_8cc_source.html#l00061">sc_core::sc_port_base::sc_port_base()</a>, <a class="el" href="physical_8cc_source.html#l00296">PhysicalMemory::serialize()</a>, <a class="el" href="dist__etherlink_8hh_source.html#l00134">DistEtherLink::TxLink::setDistInt()</a>, <a class="el" href="dist__etherlink_8cc_source.html#l00150">DistEtherLink::RxLink::setDistInt()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00111">ArmISA::TLB::setMMU()</a>, <a class="el" href="table__walker_8cc_source.html#l00102">ArmISA::TableWalker::setMMU()</a>, <a class="el" href="vm_8cc_source.html#l00433">KvmVM::setUserMemoryRegion()</a>, <a class="el" href="Topology_8cc_source.html#l00276">Topology::shortest_path_to_node()</a>, <a class="el" href="kernel_8cc_source.html#l00111">sc_gem5::Kernel::startup()</a>, <a class="el" href="rv__ctrl_8cc_source.html#l00253">RealViewOsc::startup()</a>, <a class="el" href="compute__unit_8cc_source.html#l00312">ComputeUnit::StartWorkgroup()</a>, <a class="el" href="stattest_8cc_source.html#l00676">stattest_init_pybind()</a>, <a class="el" href="kernel_8cc_source.html#l00151">sc_gem5::Kernel::stopWork()</a>, <a class="el" href="physical_8cc_source.html#l00372">PhysicalMemory::unserialize()</a>, <a class="el" href="clock__domain_8cc_source.html#l00216">DerivedClockDomain::updateClockPeriod()</a>, <a class="el" href="gic__v2m_8cc_source.html#l00137">Gicv2m::write()</a>, <a class="el" href="xbar_8cc_source.html#l00077">BaseXBar::~BaseXBar()</a>, <a class="el" href="datatypes_2int_2arith_2arith03_2isaac_8h_source.html#l00054">QTIsaac&lt; ALPHA &gt;::randctx::~randctx()</a>, and <a class="el" href="dist__etherlink_8hh_source.html#l00168">DistEtherLink::RxLink::~RxLink()</a>.</p>

</div>
</div>
<a id="ad0fd46367ffa22b8c551ce416b1af635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0fd46367ffa22b8c551ce416b1af635">&#9670;&nbsp;</a></span>m5Func</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 8&gt; ArmISA::m5Func</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00166">166</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a8aee566332322d614d91755eba76bbd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aee566332322d614d91755eba76bbd7">&#9670;&nbsp;</a></span>MachineBytes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::MachineBytes = 4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00094">94</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00069">getArgument()</a>.</p>

</div>
</div>
<a id="aedf8742bbf65a60cf102a4b3f9ba3d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedf8742bbf65a60cf102a4b3f9ba3d68">&#9670;&nbsp;</a></span>mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; ArmISA::mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">64</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="fa__lru_8cc_source.html#l00147">FALRU::accessBlock()</a>, <a class="el" href="addr__range_8hh_source.html#l00162">AddrRange::AddrRange()</a>, <a class="el" href="cpu_2kvm_2base_8hh_source.html#l00524">BaseKvmCPU::archIsDrained()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00254">ArmProcess::argsInit()</a>, <a class="el" href="bi__mode_8cc_source.html#l00040">BiModeBP::BiModeBP()</a>, <a class="el" href="MultiSocketSimpleSwitchAT_8h_source.html#l00110">MultiSocketSimpleSwitchAT::bindTargetSocket()</a>, <a class="el" href="sparc_2isa_8cc_source.html#l00048">SparcISA::buildPstateMask()</a>, <a class="el" href="copy__engine_8cc_source.html#l00370">CopyEngine::CopyEngineChannel::channelWrite()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00605">ArmISA::TLB::checkPermissions()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00783">ArmISA::TLB::checkPermissions64()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00292">sc_dt::sc_lv_base::clean_tail()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00163">sc_dt::sc_uint_subref_r::concat_get_ctrl()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00160">sc_dt::sc_int_subref_r::concat_get_ctrl()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00571">sc_dt::sc_uint_base::concat_get_ctrl()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00574">sc_dt::sc_int_base::concat_get_ctrl()</a>, <a class="el" href="sc__unsigned_8cc_source.html#l00166">sc_dt::sc_unsigned::concat_get_ctrl()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00185">sc_dt::sc_uint_subref_r::concat_get_data()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00200">sc_dt::sc_int_subref_r::concat_get_data()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00608">sc_dt::sc_uint_base::concat_get_data()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00609">sc_dt::sc_int_base::concat_get_data()</a>, <a class="el" href="sc__unsigned_8cc_source.html#l00195">sc_dt::sc_unsigned::concat_get_data()</a>, <a class="el" href="sc__unsigned_8cc_source.html#l00325">sc_dt::sc_unsigned_subref::concat_set()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00203">ArmISA::ArmStaticInst::cpsrWriteByInstr()</a>, <a class="el" href="host_8cc_source.html#l00187">GenericPciHost::decodeAddress()</a>, <a class="el" href="dictionary__compressor_8hh_source.html#l00428">DictionaryCompressor&lt; T &gt;::UncompressedPattern&lt; BaseType &gt;::decompress()</a>, <a class="el" href="dictionary__compressor_8hh_source.html#l00483">DictionaryCompressor&lt; T &gt;::MaskedPattern&lt; mask &gt;::decompress()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00382">SparcISA::doNormalFault()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l01470">SMMUTranslationProcess::doReadPTE()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00303">SparcISA::doREDFault()</a>, <a class="el" href="hdlcd_8hh_source.html#l00269">HDLcd::enabled()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00533">ArmISA::ArmStaticInst::encoding()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00213">EndBitUnion()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00080">HsailISA::Call::execPseudoInst()</a>, <a class="el" href="mem__impl_8hh_source.html#l00056">HsailISA::LdaInst&lt; DestDataType, AddrOperandType &gt;::execute()</a>, <a class="el" href="mem__impl_8hh_source.html#l00165">HsailISA::LdInst&lt; MemDataType, DestDataType, AddrOperandType &gt;::execute()</a>, <a class="el" href="arch_2hsail_2insts_2main_8cc_source.html#l00130">HsailISA::Ret::execute()</a>, <a class="el" href="mem__impl_8hh_source.html#l00351">HsailISA::StInst&lt; MemDataType, SrcDataType, AddrOperandType &gt;::execute()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00131">ArmISA::ArmStaticInst::extendReg64()</a>, <a class="el" href="condcodes_8hh_source.html#l00118">findParity()</a>, <a class="el" href="condcodes_8hh_source.html#l00143">findZero()</a>, <a class="el" href="vfp_8cc_source.html#l00327">fixFpDFpSDest()</a>, <a class="el" href="vfp_8cc_source.html#l00363">fixFpSFpDDest()</a>, <a class="el" href="pixel_8hh_source.html#l00114">PixelConverter::Channel::fromPixel()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00482">SparcISA::getHyperVector()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00490">SparcISA::getPrivVector()</a>, <a class="el" href="addr__range_8hh_source.html#l00257">AddrRange::granularity()</a>, <a class="el" href="DMASequencer_8cc_source.html#l00055">DMASequencer::init()</a>, <a class="el" href="arch_2power_2insts_2static__inst_8hh_source.html#l00052">PowerISA::PowerStaticInst::insertCRField()</a>, <a class="el" href="power_2insts_2integer_8hh_source.html#l00155">PowerISA::IntRotateOp::IntRotateOp()</a>, <a class="el" href="dictionary__compressor_8hh_source.html#l00472">DictionaryCompressor&lt; T &gt;::MaskedPattern&lt; mask &gt;::isPattern()</a>, <a class="el" href="dictionary__compressor_8hh_source.html#l00529">DictionaryCompressor&lt; T &gt;::MaskedValuePattern&lt; 0, 0xFFFFFFFFFFFFFFFF &gt;::isPattern()</a>, <a class="el" href="dictionary__compressor_8hh_source.html#l00701">DictionaryCompressor&lt; T &gt;::DeltaPattern&lt; DeltaSizeBits &gt;::isValidDelta()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00545">HsailISA::Call::MagicJoinWFBar()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00495">HsailISA::Call::MagicMaskLower()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00520">HsailISA::Call::MagicMaskUpper()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00774">HsailISA::Call::MagicMostSigBroadcast()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00760">HsailISA::Call::MagicMostSigThread()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00592">HsailISA::Call::MagicPanic()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00456">HsailISA::Call::MagicPrefixSum()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00181">HsailISA::Call::MagicPrintLane()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00204">HsailISA::Call::MagicPrintLane64()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00227">HsailISA::Call::MagicPrintWF32()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00265">HsailISA::Call::MagicPrintWF32ID()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00307">HsailISA::Call::MagicPrintWF64()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00387">HsailISA::Call::MagicPrintWFFloat()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00345">HsailISA::Call::MagicPrintWFID64()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00471">HsailISA::Call::MagicReduction()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00566">HsailISA::Call::MagicWaitWFBar()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00738">HsailISA::Call::MagicXactCasLd()</a>, <a class="el" href="smmu__v3__cmdexec_8cc_source.html#l00046">SMMUCommandExecProcess::main()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l01327">SparcISA::TLB::MakeTsbPtr()</a>, <a class="el" href="stage2__lookup_8cc_source.html#l00082">ArmISA::Stage2LookUp::mergeTe()</a>, <a class="el" href="fplib_8cc_source.html#l00168">mul62x62()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00226">BaseCPU::mwait()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00249">BaseCPU::mwaitAtomic()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00250">sc_dt::sc_uint_subref::operator=()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00265">sc_dt::sc_int_subref::operator=()</a>, <a class="el" href="sc__unsigned_8cc_source.html#l00235">sc_dt::sc_unsigned_subref::operator=()</a>, <a class="el" href="sc__signed_8cc_source.html#l00205">sc_dt::sc_signed_subref::operator=()</a>, <a class="el" href="vcd_8cc_source.html#l00600">sc_gem5::VcdTraceValInt&lt; T &gt;::output()</a>, <a class="el" href="smmu__v3__ptops_8cc_source.html#l00103">V7LPageTableOps::pageMask()</a>, <a class="el" href="smmu__v3__ptops_8cc_source.html#l00195">V8PageTableOps4k::pageMask()</a>, <a class="el" href="smmu__v3__ptops_8cc_source.html#l00293">V8PageTableOps16k::pageMask()</a>, <a class="el" href="smmu__v3__ptops_8cc_source.html#l00390">V8PageTableOps64k::pageMask()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00273">ArmSystem::physAddrMask()</a>, <a class="el" href="printk_8cc_source.html#l00046">Printk()</a>, <a class="el" href="ua2005_8cc_source.html#l00351">SparcISA::ISA::processHSTickCompare()</a>, <a class="el" href="ua2005_8cc_source.html#l00327">SparcISA::ISA::processSTickCompare()</a>, <a class="el" href="table__walker_8cc_source.html#l00753">ArmISA::TableWalker::processWalkAArch64()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00394">purifyTaggedAddr()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00159">ArmISA::ISA::MiscRegLUTEntryInitializer::rao()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00155">ArmISA::ISA::MiscRegLUTEntryInitializer::raz()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l00170">IGbE::read()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">ArmISA::ISA::readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, <a class="el" href="iob_8cc_source.html#l00264">Iob::receiveDeviceInterrupt()</a>, <a class="el" href="ufs__device_8cc_source.html#l01231">UFSHostDevice::requestHandler()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00147">ArmISA::ISA::MiscRegLUTEntryInitializer::res0()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00151">ArmISA::ISA::MiscRegLUTEntryInitializer::res1()</a>, <a class="el" href="intmath_8hh_source.html#l00185">roundDown()</a>, <a class="el" href="intmath_8hh_source.html#l00168">roundUp()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l01301">SMMUTranslationProcess::sendEvent()</a>, <a class="el" href="iob_8cc_source.html#l00341">Iob::serialize()</a>, <a class="el" href="sc__bv__base_8hh_source.html#l00255">sc_dt::sc_bv_base::set_bit()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00280">sc_dt::sc_lv_base::set_bit()</a>, <a class="el" href="ua2005_8cc_source.html#l00092">SparcISA::ISA::setFSReg()</a>, <a class="el" href="pl011_8cc_source.html#l00284">Pl011::setInterrupts()</a>, <a class="el" href="hdlcd_8cc_source.html#l00590">HDLcd::setInterrupts()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00092">ArmISA::ArmStaticInst::shiftReg64()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00281">ArmISA::ArmStaticInst::spsrWriteByInstr()</a>, <a class="el" href="arm_2interrupts_8cc_source.html#l00051">ArmISA::Interrupts::takeInt()</a>, <a class="el" href="bitfield_8test_8cc_source.html#l00048">TEST()</a>, <a class="el" href="endian__conv_8hh_source.html#l00913">tlm::tlm_to_hostendian_single()</a>, <a class="el" href="addr__range_8hh_source.html#l00309">AddrRange::to_string()</a>, <a class="el" href="sc__concatref_8hh_source.html#l00230">sc_dt::sc_concatref::to_uint64()</a>, <a class="el" href="pixel_8hh_source.html#l00106">PixelConverter::Channel::toPixel()</a>, <a class="el" href="tournament_8cc_source.html#l00048">TournamentBP::TournamentBP()</a>, <a class="el" href="sparc_2pagetable_8hh_source.html#l00175">SparcISA::PageTableEntry::translate()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01036">ArmISA::TLB::translateFs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00565">ArmISA::TLB::translateSe()</a>, <a class="el" href="iob_8cc_source.html#l00362">Iob::unserialize()</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00238">ArmISA::TlbEntry::updateAttributes()</a>, <a class="el" href="signature__path_8hh_source.html#l00150">SignaturePathPrefetcher::updateSignature()</a>, <a class="el" href="vfp_8cc_source.html#l00395">vcvtFpFpH()</a>, <a class="el" href="vfp_8cc_source.html#l00583">vcvtFpHFp()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01552">sc_dt::vec_from_char()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01587">sc_dt::vec_shift_left()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01640">sc_dt::vec_shift_right()</a>, <a class="el" href="vfp_8hh_source.html#l00265">vfpFpToFixed()</a>, <a class="el" href="vfp_8cc_source.html#l00722">vfpSFixedToFpD()</a>, <a class="el" href="vfp_8cc_source.html#l00683">vfpSFixedToFpS()</a>, <a class="el" href="x86_2vtophys_8cc_source.html#l00061">X86ISA::vtophys()</a>, <a class="el" href="smmu__v3__ptops_8cc_source.html#l00114">V7LPageTableOps::walkMask()</a>, <a class="el" href="smmu__v3__ptops_8cc_source.html#l00207">V8PageTableOps4k::walkMask()</a>, <a class="el" href="smmu__v3__ptops_8cc_source.html#l00307">V8PageTableOps16k::walkMask()</a>, <a class="el" href="smmu__v3__ptops_8cc_source.html#l00401">V8PageTableOps64k::walkMask()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l00358">IGbE::write()</a>, <a class="el" href="gic__v2_8cc_source.html#l00424">GicV2::writeDistributor()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00556">sc_dt::sc_uint_base::xor_reduce()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00560">sc_dt::sc_int_base::xor_reduce()</a>, and <a class="el" href="DataBlock_8hh_source.html#l00050">DataBlock::~DataBlock()</a>.</p>

</div>
</div>
<a id="abdd8d87f45e3e642b35d255fbb142607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdd8d87f45e3e642b35d255fbb142607">&#9670;&nbsp;</a></span>MaxInstSrcRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::MaxInstSrcRegs</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= ArmISAInst::MaxInstDestRegs +</div><div class="line">    <a class="code" href="namespaceArmISA.html#abdd8d87f45e3e642b35d255fbb142607">ArmISAInst::MaxInstSrcRegs</a></div><div class="ttc" id="namespaceArmISA_html_abdd8d87f45e3e642b35d255fbb142607"><div class="ttname"><a href="namespaceArmISA.html#abdd8d87f45e3e642b35d255fbb142607">ArmISA::MaxInstSrcRegs</a></div><div class="ttdeci">const int MaxInstSrcRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00059">registers.hh:59</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00059">59</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="trace__cpu_8cc_source.html#l01288">TraceCPU::ElasticDataGen::InputStream::read()</a>, and <a class="el" href="base__dyn__inst_8hh_source.html#l00362">BaseDynInst&lt; Impl &gt;::renamedSrcRegIdx()</a>.</p>

</div>
</div>
<a id="ad7e8163108d9586a120f9c11fc1cd2d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7e8163108d9586a120f9c11fc1cd2d8">&#9670;&nbsp;</a></span>MaxPhysAddrRange</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned ArmISA::MaxPhysAddrRange = 48</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00092">92</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="table__walker_8cc_source.html#l00746">ArmISA::TableWalker::checkAddrSizeFaultAArch64()</a>, and <a class="el" href="table__walker_8cc_source.html#l01601">ArmISA::TableWalker::doLongDescriptor()</a>.</p>

</div>
</div>
<a id="a92ab05e75ee42d12eeb97cb285c90aa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92ab05e75ee42d12eeb97cb285c90aa0">&#9670;&nbsp;</a></span>MaxSveVecLenInBits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr unsigned ArmISA::MaxSveVecLenInBits = 2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00762">762</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a6e0781069c9db6a655587c998fa70e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e0781069c9db6a655587c998fa70e1a">&#9670;&nbsp;</a></span>MaxSveVecLenInBytes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr unsigned ArmISA::MaxSveVecLenInBytes = <a class="el" href="namespaceArmISA.html#a92ab05e75ee42d12eeb97cb285c90aa0">MaxSveVecLenInBits</a> &gt;&gt; 3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00767">767</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a0485b5ad84467565dd3ee840c576d164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0485b5ad84467565dd3ee840c576d164">&#9670;&nbsp;</a></span>MaxSveVecLenInDWords</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr unsigned ArmISA::MaxSveVecLenInDWords = <a class="el" href="namespaceArmISA.html#a92ab05e75ee42d12eeb97cb285c90aa0">MaxSveVecLenInBits</a> &gt;&gt; 6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00769">769</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2nativetrace_8cc_source.html#l00102">Trace::ArmNativeTrace::ThreadState::update()</a>.</p>

</div>
</div>
<a id="a6f75c1cb0664fc7e2ed9df30684eb932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f75c1cb0664fc7e2ed9df30684eb932">&#9670;&nbsp;</a></span>MaxSveVecLenInWords</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr unsigned ArmISA::MaxSveVecLenInWords = <a class="el" href="namespaceArmISA.html#a92ab05e75ee42d12eeb97cb285c90aa0">MaxSveVecLenInBits</a> &gt;&gt; 5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00768">768</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a84040578ddc3f8d8eac99c3e5bc81aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84040578ddc3f8d8eac99c3e5bc81aa9">&#9670;&nbsp;</a></span>mediaOpcode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24, 20&gt; ArmISA::mediaOpcode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00103">103</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="ac926d24338395b2bf33fd0a53a2541f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac926d24338395b2bf33fd0a53a2541f9">&#9670;&nbsp;</a></span>miscOpcode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; ArmISA::miscOpcode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00115">115</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a5acac006216a2ea59125ca03fe16de1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5acac006216a2ea59125ca03fe16de1c">&#9670;&nbsp;</a></span>miscRegInfo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::bitset&lt; <a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa5f1ac739249c6d8619e97a9f9e4b99e5">NUM_MISCREG_INFOS</a> &gt; ArmISA::miscRegInfo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs_8cc_source.html#l02846">2846</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="miscregs_8cc_source.html#l01120">canReadAArch64SysReg()</a>, <a class="el" href="miscregs_8cc_source.html#l00991">canReadCoprocReg()</a>, <a class="el" href="miscregs_8cc_source.html#l01158">canWriteAArch64SysReg()</a>, <a class="el" href="miscregs_8cc_source.html#l01027">canWriteCoprocReg()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00540">ArmISA::ISA::flattenMiscIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00668">ArmISA::ISA::getMiscIndices()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00359">ArmV8KvmCPU::getSysRegMap()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00370">ArmISA::ISA::InitReg()</a>, <a class="el" href="miscregs_8cc_source.html#l01098">preUnflattenMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">ArmISA::ISA::readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, <a class="el" href="miscregs_8cc_source.html#l01070">snsBankedIndex()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00659">ArmISA::ISA::snsBankedIndex64()</a>.</p>

</div>
</div>
<a id="a86b05be1092b70a38660616b2b7e6793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86b05be1092b70a38660616b2b7e6793">&#9670;&nbsp;</a></span>miscRegName</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const char* const ArmISA::miscRegName[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01003">1003</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="armv8__cpu_8cc_source.html#l00149">ArmV8KvmCPU::dump()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00523">ArmKvmCPU::dumpKvmStateCoProc()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00462">ArmKvmCPU::dumpKvmStateCore()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00565">ArmKvmCPU::dumpKvmStateVFP()</a>, <a class="el" href="ua2005_8cc_source.html#l00072">getMiscRegName()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00359">ArmV8KvmCPU::getSysRegMap()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00367">ArmISA::ArmStaticInst::printMiscReg()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00140">Minor::printRegName()</a>, <a class="el" href="isa__device_8cc_source.html#l00069">ArmISA::DummyISADevice::readMiscReg()</a>, <a class="el" href="pmu_8cc_source.html#l00303">ArmISA::PMU::readMiscReg()</a>, <a class="el" href="generic__timer_8cc_source.html#l00421">GenericTimer::readMiscReg()</a>, <a class="el" href="generic__timer_8cc_source.html#l00518">GenericTimerISA::readMiscReg()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00114">Gicv3CPUInterface::readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">ArmISA::ISA::readMiscReg()</a>, <a class="el" href="pmu_8cc_source.html#l00312">ArmISA::PMU::readMiscRegInt()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, <a class="el" href="isa__device_8cc_source.html#l00061">ArmISA::DummyISADevice::setMiscReg()</a>, <a class="el" href="pmu_8cc_source.html#l00194">ArmISA::PMU::setMiscReg()</a>, <a class="el" href="generic__timer_8cc_source.html#l00315">GenericTimer::setMiscReg()</a>, <a class="el" href="generic__timer_8cc_source.html#l00511">GenericTimerISA::setMiscReg()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">Gicv3CPUInterface::setMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00650">ArmKvmCPU::updateKvmStateCoProc()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00684">ArmKvmCPU::updateKvmStateVFP()</a>, <a class="el" href="tarmac__record_8cc_source.html#l00195">Trace::TarmacTracerRecord::TraceRegEntry::updateMisc()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00789">ArmKvmCPU::updateTCStateCoProc()</a>, and <a class="el" href="arm__cpu_8cc_source.html#l00825">ArmKvmCPU::updateTCStateVFP()</a>.</p>

</div>
</div>
<a id="aab42c0db74065d35a4e8809e56f72f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab42c0db74065d35a4e8809e56f72f97">&#9670;&nbsp;</a></span>mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4, 0&gt; ArmISA::mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00073">73</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="syscall__emul_8cc_source.html#l01150">accessFunc()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l01320">WriteAllocator::allocate()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01031">chmodFunc()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l01311">WriteAllocator::coalesce()</a>, <a class="el" href="semihosting_8cc_source.html#l00712">ArmSemihosting::FileBase::create()</a>, <a class="el" href="output_8cc_source.html#l00206">OutputDirectory::create()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00164">currEL()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00709">decodeMrsMsrBankedReg()</a>, <a class="el" href="riscv_2tlb_8hh_source.html#l00098">RiscvISA::TLB::demapPage()</a>, <a class="el" href="power_2tlb_8hh_source.html#l00155">PowerISA::TLB::demapPage()</a>, <a class="el" href="sparc_2tlb_8hh_source.html#l00164">SparcISA::TLB::demapPage()</a>, <a class="el" href="intmessage_8hh_source.html#l00051">X86ISA::EndBitUnion()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01124">fallocateFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01138">fchmodFunc()</a>, <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>, <a class="el" href="fplib_8cc_source.html#l02409">fplibCompare()</a>, <a class="el" href="fplib_8cc_source.html#l02613">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l03168">fplibMax()</a>, <a class="el" href="fplib_8cc_source.html#l03261">fplibMin()</a>, <a class="el" href="fplib_8cc_source.html#l03384">fplibMulX()</a>, <a class="el" href="fplib_8cc_source.html#l03712">fplibRecipEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03898">fplibRecipStepFused()</a>, <a class="el" href="fplib_8cc_source.html#l03988">fplibRecpX()</a>, <a class="el" href="fplib_8cc_source.html#l04069">fplibRoundInt()</a>, <a class="el" href="fplib_8cc_source.html#l03517">fplibRSqrtEstimate()</a>, <a class="el" href="fplib_8cc_source.html#l03622">fplibRSqrtStepFused()</a>, <a class="el" href="fplib_8cc_source.html#l04456">fplibTrigSMul()</a>, <a class="el" href="vfp_8hh_source.html#l00941">ArmISA::FpRegImmOp::FpRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00960">ArmISA::FpRegRegImmOp::FpRegRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00923">ArmISA::FpRegRegOp::FpRegRegOp()</a>, <a class="el" href="vfp_8hh_source.html#l00999">ArmISA::FpRegRegRegCondOp::FpRegRegRegCondOp()</a>, <a class="el" href="vfp_8hh_source.html#l01042">ArmISA::FpRegRegRegImmOp::FpRegRegRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00979">ArmISA::FpRegRegRegOp::FpRegRegRegOp()</a>, <a class="el" href="vfp_8hh_source.html#l01021">ArmISA::FpRegRegRegRegOp::FpRegRegRegRegOp()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00081">ArmISA::RfeOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00106">ArmISA::SrsOp::generateDisassembly()</a>, <a class="el" href="sim_2system_8hh_source.html#l00173">System::getMemoryMode()</a>, <a class="el" href="fd__array_8hh_source.html#l00093">FDArray::getSize()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00230">ArmISA::TLB::getsize()</a>, <a class="el" href="semihosting_8cc_source.html#l00695">ArmSemihosting::getSTDIO()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l01410">X86ISA::GpuTLB::handleFuncTranslationReturn()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l01159">X86ISA::GpuTLB::handleTranslationReturn()</a>, <a class="el" href="table__walker_8hh_source.html#l00898">ArmISA::TableWalker::haveLargeAsid64()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01050">illegalExceptionReturn()</a>, <a class="el" href="cpu_2simple_2timing_8cc_source.html#l00565">TimingSimpleCPU::initiateMemAMO()</a>, <a class="el" href="cpu_2simple_2timing_8cc_source.html#l00419">TimingSimpleCPU::initiateMemRead()</a>, <a class="el" href="pagetable__walker_8cc_source.html#l00181">X86ISA::Walker::WalkerState::initState()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00839">ArmISA::SupervisorCall::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00619">ArmISA::ArmFault::invoke64()</a>, <a class="el" href="stage2__mmu_8hh_source.html#l00087">ArmISA::Stage2MMU::Stage2Translation::markDelayed()</a>, <a class="el" href="queued_8hh_source.html#l00122">QueuedPrefetcher::DeferredPacket::markDelayed()</a>, <a class="el" href="fetch1_8hh_source.html#l00161">Minor::Fetch1::FetchRequest::markDelayed()</a>, <a class="el" href="emul__driver_8hh_source.html#l00069">EmulatedDriver::match()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00552">mkdirFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01173">mknodFunc()</a>, <a class="el" href="x86_2tlb_8hh_source.html#l00120">X86ISA::TLB::nextSeq()</a>, <a class="el" href="disk__image_8cc_source.html#l00079">RawDiskImage::open()</a>, <a class="el" href="output_8cc_source.html#l00220">OutputDirectory::open()</a>, <a class="el" href="fd__array_8cc_source.html#l00298">FDArray::openFile()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00760">openImpl()</a>, <a class="el" href="pagetable__walker_8cc_source.html#l00731">X86ISA::Walker::WalkerState::pageFault()</a>, <a class="el" href="traffic__gen_8cc_source.html#l00135">TrafficGen::parseConfig()</a>, <a class="el" href="tarmac__record__v8_8cc_source.html#l00235">Trace::TarmacTracerRecordV8::TraceInstEntryV8::print()</a>, <a class="el" href="tarmac__record_8cc_source.html#l00409">Trace::TarmacTracerRecord::TraceInstEntry::print()</a>, <a class="el" href="semihosting_8cc_source.html#l00270">ArmSemihosting::readString()</a>, <a class="el" href="pagetable__walker_8cc_source.html#l00601">X86ISA::Walker::WalkerState::recvPacket()</a>, <a class="el" href="shader_8hh_source.html#l00188">Shader::registerCU()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l01330">WriteAllocator::reset()</a>, <a class="el" href="unit_2data_2general_2concat__port_2stimgen_8h_source.html#l00044">SC_MODULE()</a>, <a class="el" href="sc__main_8cc_source.html#l00090">sc_core::sc_set_stop_mode()</a>, <a class="el" href="semihosting_8cc_source.html#l00747">ArmSemihosting::FileBase::serialize()</a>, <a class="el" href="sim_2system_8cc_source.html#l00237">System::setMemoryMode()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, <a class="el" href="generic_2tlb_8hh_source.html#l00086">BaseTLB::Translation::squashed()</a>, <a class="el" href="pagetable__walker_8cc_source.html#l00282">X86ISA::Walker::WalkerState::stepWalk()</a>, <a class="el" href="tarmac__base_8cc_source.html#l00054">Trace::TarmacBaseRecord::TarmacBaseRecord()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00452">AlphaISA::TLB::translateData()</a>, <a class="el" href="alpha_2tlb_8hh_source.html#l00132">AlphaISA::TLB::updateCache()</a>, <a class="el" href="tarmac__record_8cc_source.html#l00248">Trace::TarmacTracerRecord::TraceRegEntry::updateInt()</a>, <a class="el" href="mem_2cache_2base_8cc_source.html#l02487">WriteAllocator::updateMode()</a>, <a class="el" href="vfp_8cc_source.html#l00395">vcvtFpFpH()</a>, <a class="el" href="pagetable__walker_8hh_source.html#l00156">X86ISA::Walker::WalkerSenderState::WalkerSenderState()</a>, <a class="el" href="cpu_2simple_2timing_8cc_source.html#l00497">TimingSimpleCPU::writeMem()</a>, <a class="el" href="o3_2lsq_8hh_source.html#l00735">LSQ&lt; Impl &gt;::SingleDataRequest::~SingleDataRequest()</a>, <a class="el" href="o3_2lsq_8hh_source.html#l00799">LSQ&lt; Impl &gt;::SplitDataRequest::~SplitDataRequest()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00070">ArmISA::TlbTestInterface::~TlbTestInterface()</a>, <a class="el" href="generic_2tlb_8hh_source.html#l00064">BaseTLB::Translation::~Translation()</a>, and <a class="el" href="gpu__tlb_8hh_source.html#l00103">X86ISA::GpuTLB::Translation::~Translation()</a>.</p>

</div>
</div>
<a id="ab6b60ea8669e8b9ccd89b9617c104408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6b60ea8669e8b9ccd89b9617c104408">&#9670;&nbsp;</a></span>mpam</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;43, 40&gt; ArmISA::mpam</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00169">169</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="acfba495c8a299a0b25c8db39ebf39d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfba495c8a299a0b25c8db39ebf39d45">&#9670;&nbsp;</a></span>n</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::n</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00429">429</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="sc__port_8hh_source.html#l00220">sc_core::sc_port_b&lt; tlm_nonblocking_put_if&lt; T &gt; &gt;::_gem5Interface()</a>, <a class="el" href="scfx__string_8hh_source.html#l00154">sc_dt::scfx_string::append()</a>, <a class="el" href="bop_8cc_source.html#l00036">BOPPrefetcher::BOPPrefetcher()</a>, <a class="el" href="dvfs__handler_8hh_source.html#l00135">DVFSHandler::clkPeriodAtPerfLevel()</a>, <a class="el" href="sc__bv__base_8cc_source.html#l00159">sc_dt::convert_to_bin()</a>, <a class="el" href="sc__bv__base_8cc_source.html#l00222">sc_dt::convert_to_fmt()</a>, <a class="el" href="cortex__a76_8hh_source.html#l00065">FastModel::CortexA76::CortexA76()</a>, <a class="el" href="MessageBuffer_8hh_source.html#l00069">MessageBuffer::delayHead()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l00825">IGbE::DescCache&lt; iGbReg::RxDesc &gt;::DescCache()</a>, <a class="el" href="scfx__string_8hh_source.html#l00161">sc_dt::scfx_string::discard()</a>, <a class="el" href="thermal__model_8cc_source.html#l00220">ThermalModel::doStep()</a>, <a class="el" href="eventq_8cc_source.html#l00399">Event::dump()</a>, <a class="el" href="SimpleLTInitiator2__DMI_8h_source.html#l00235">SimpleLTInitiator2_dmi::end_of_simulation()</a>, <a class="el" href="SimpleLTInitiator1__DMI_8h_source.html#l00242">SimpleLTInitiator1_dmi::end_of_simulation()</a>, <a class="el" href="SimpleLTInitiator__ext_8h_source.html#l00280">SimpleLTInitiator_ext::end_of_simulation()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00131">CxxConfigManager::findObject()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02289">sc_dt::sc_subref_r&lt; X &gt;::get_cword()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00771">sc_dt::sc_fxnum_fast::get_slice()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02238">sc_dt::sc_subref_r&lt; X &gt;::get_word()</a>, <a class="el" href="thermal__domain_8hh_source.html#l00082">ThermalDomain::getNode()</a>, <a class="el" href="thermal__model_8cc_source.html#l00298">ThermalModel::getTemp()</a>, <a class="el" href="stack__dist__calc_8hh_source.html#l00282">StackDistCalc::getTreeDepth()</a>, <a class="el" href="smmu__v3__ptops_8cc_source.html#l00089">V7LPageTableOps::index()</a>, <a class="el" href="cl__driver_8cc_source.html#l00106">ClDriver::ioctl()</a>, <a class="el" href="systemc_2core_2scheduler_8cc_source.html#l00228">sc_gem5::listContains()</a>, <a class="el" href="fiber_8test_8cc_source.html#l00115">SwitchingFiber::main()</a>, <a class="el" href="fifo__resize_8hh_source.html#l00029">tlm::tlm_fifo&lt; T &gt;::nb_expand()</a>, <a class="el" href="fifo__resize_8hh_source.html#l00040">tlm::tlm_fifo&lt; T &gt;::nb_unbound()</a>, <a class="el" href="object_8cc_source.html#l00090">sc_gem5::Object::Object()</a>, <a class="el" href="fifo_8hh_source.html#l00092">tlm::tlm_fifo&lt; T &gt;::ok_to_put()</a>, <a class="el" href="sc__vector_8hh_source.html#l00374">sc_core::sc_vector_iter&lt; Element, AccessPolicy &gt;::operator+=()</a>, <a class="el" href="sc__vector_8hh_source.html#l00381">sc_core::sc_vector_iter&lt; Element, AccessPolicy &gt;::operator-=()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01049">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::operator&gt;&gt;=()</a>, <a class="el" href="sc__port_8hh_source.html#l00149">sc_core::sc_port_b&lt; tlm_nonblocking_put_if&lt; T &gt; &gt;::operator[]()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00323">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::operator^=()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l00533">sc_dt::sc_bitref&lt; X &gt;::operator^=()</a>, <a class="el" href="table__walker_8hh_source.html#l00484">ArmISA::TableWalker::LongDescriptor::paddr()</a>, <a class="el" href="mathexpr_8cc_source.html#l00077">MathExpr::parse()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00324">SparcISA::SparcStaticInst::passesCondition()</a>, <a class="el" href="table__walker_8cc_source.html#l02176">ArmISA::TableWalker::pendingChange()</a>, <a class="el" href="circular__buffer_8hh_source.html#l00056">tlm::circular_buffer&lt; T &gt;::poke_data()</a>, <a class="el" href="intmath_8hh_source.html#l00040">power()</a>, <a class="el" href="sc__fxval_8cc_source.html#l00183">sc_dt::print_dec()</a>, <a class="el" href="printk_8cc_source.html#l00046">Printk()</a>, <a class="el" href="stack__dist__calc_8cc_source.html#l00565">StackDistCalc::printStack()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01993">prlimitFunc()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00188">HardBreakpoint::process()</a>, <a class="el" href="table__walker_8cc_source.html#l00564">ArmISA::TableWalker::processWalkLPAE()</a>, <a class="el" href="power_2insts_2integer_8hh_source.html#l00168">PowerISA::IntRotateOp::rotateValue()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l01200">IGbE::RxDescCache::RxDescCache()</a>, <a class="el" href="statistics_8hh_source.html#l01901">Stats::DistBase&lt; Distribution, DistStor &gt;::sample()</a>, <a class="el" href="statistics_8hh_source.html#l02070">Stats::DistProxy&lt; Stat &gt;::sample()</a>, <a class="el" href="statistics_8hh_source.html#l02879">Stats::SparseHistBase&lt; SparseHistogram, SparseHistStor &gt;::sample()</a>, <a class="el" href="ethertap_8cc_source.html#l00392">EtherTapStub::sendReal()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02313">sc_dt::sc_subref_r&lt; X &gt;::set_cword()</a>, <a class="el" href="cortex__a76_8hh_source.html#l00088">FastModel::CortexA76Cluster::set_evs_param()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02262">sc_dt::sc_subref_r&lt; X &gt;::set_word()</a>, <a class="el" href="thermal__domain_8hh_source.html#l00081">ThermalDomain::setNode()</a>, <a class="el" href="thermal__model_8hh_source.html#l00124">ThermalReference::setNode()</a>, <a class="el" href="thermal__model_8hh_source.html#l00070">ThermalResistor::setNodes()</a>, <a class="el" href="scfx__rep_8cc_source.html#l02311">sc_dt::scfx_rep::shift_left()</a>, <a class="el" href="scfx__rep_8cc_source.html#l02336">sc_dt::scfx_rep::shift_right()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l00135">sc_dt::sc_bitref_r&lt; X &gt;::size()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l00630">sc_dt::sc_subref_r&lt; X &gt;::size()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l01060">sc_dt::sc_concref_r&lt; X, Y &gt;::size()</a>, <a class="el" href="thermal__model_8cc_source.html#l00249">ThermalModel::startup()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00070">testPredicate()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l01555">IGbE::TxDescCache::TxDescCache()</a>, <a class="el" href="sc__nbutils_8hh_source.html#l00387">sc_dt::vec_copy()</a>, <a class="el" href="dvfs__handler_8cc_source.html#l00176">DVFSHandler::voltageAtPerfLevel()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00556">sc_dt::sc_uint_base::xor_reduce()</a>, and <a class="el" href="sc__int__base_8cc_source.html#l00560">sc_dt::sc_int_base::xor_reduce()</a>.</p>

</div>
</div>
<a id="ab3dade6b2e3945e6e7d54b76db162dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3dade6b2e3945e6e7d54b76db162dcd">&#9670;&nbsp;</a></span>nEt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; ArmISA::nEt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00305">305</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a1e2e2ee4ddd793196769ceafc5203864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e2e2ee4ddd793196769ceafc5203864">&#9670;&nbsp;</a></span>nmfi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27&gt; ArmISA::nmfi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00318">318</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a0c4a11e8752493ecbb359f5a12474f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c4a11e8752493ecbb359f5a12474f70">&#9670;&nbsp;</a></span>nos0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24&gt; ArmISA::nos0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00557">557</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a9eb8dcf6c3720e5b6ac8d2adfa203bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eb8dcf6c3720e5b6ac8d2adfa203bec">&#9670;&nbsp;</a></span>nos1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25&gt; ArmISA::nos1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00558">558</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a392bf93c41c6bcf4e1fc63a777e7b8af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a392bf93c41c6bcf4e1fc63a777e7b8af">&#9670;&nbsp;</a></span>nos2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;26&gt; ArmISA::nos2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00559">559</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a371465d6e4f21d3bfc37fe7e1c1dff96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371465d6e4f21d3bfc37fe7e1c1dff96">&#9670;&nbsp;</a></span>nos3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27&gt; ArmISA::nos3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00560">560</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ac60dc2a73b5d44a33538afef1fc076d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac60dc2a73b5d44a33538afef1fc076d4">&#9670;&nbsp;</a></span>nos4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;28&gt; ArmISA::nos4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00561">561</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="af58d9a2a63c222c3cbd19eac51e69cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af58d9a2a63c222c3cbd19eac51e69cd9">&#9670;&nbsp;</a></span>nos5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29&gt; ArmISA::nos5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00562">562</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="af6d89f4f192784a60520735c055df1c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6d89f4f192784a60520735c055df1c9">&#9670;&nbsp;</a></span>nos6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30&gt; ArmISA::nos6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00563">563</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a94353b4f572c8df93f2e692e21109289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94353b4f572c8df93f2e692e21109289">&#9670;&nbsp;</a></span>nos7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31&gt; ArmISA::nos7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00564">564</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ae709965dd7fcb64c16246b300f316afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae709965dd7fcb64c16246b300f316afa">&#9670;&nbsp;</a></span>NPtePage</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::NPtePage = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceArmISA.html#a641c83fcd304bf9f8dc75541a1e5d08a">NPtePageShift</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00071">71</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="a641c83fcd304bf9f8dc75541a1e5d08a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a641c83fcd304bf9f8dc75541a1e5d08a">&#9670;&nbsp;</a></span>NPtePageShift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::NPtePageShift = <a class="el" href="namespaceArmISA.html#aa9c3fc1797013f8e00684f22fa07315d">PageShift</a> - <a class="el" href="namespaceArmISA.html#a71715d7d17858999281c2d4ff8fe8a04">PteShift</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00070">70</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="a0929e6a0471942ee7968c26aa92d15ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0929e6a0471942ee7968c26aa92d15ff">&#9670;&nbsp;</a></span>ns</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 9 &gt; ArmISA::ns</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00311">311</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01768">Gicv3CPUInterface::generateSGI()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00195">ArmISA::TLB::insert()</a>, <a class="el" href="systemc_2core_2process_8hh_source.html#l00069">sc_gem5::Process::needsStart()</a>, <a class="el" href="gic__v3__redistributor_8hh_source.html#l00209">Gicv3Redistributor::processorNumber()</a>, <a class="el" href="miscregs_8cc_source.html#l01070">snsBankedIndex()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00659">ArmISA::ISA::snsBankedIndex64()</a>.</p>

</div>
</div>
<a id="a484c253bd3439bbbd6948f8f1100145c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a484c253bd3439bbbd6948f8f1100145c">&#9670;&nbsp;</a></span>ns0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18&gt; ArmISA::ns0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00555">555</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="af92245097fead45d50a2237bbf759c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af92245097fead45d50a2237bbf759c19">&#9670;&nbsp;</a></span>ns1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; ArmISA::ns1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00556">556</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a3b3ef57ee3f4848b68ec75203da90bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b3ef57ee3f4848b68ec75203da90bea">&#9670;&nbsp;</a></span>nsasedis</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; ArmISA::nsasedis</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00278">278</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a7b58fc86c4319c5dd764f2604844c688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b58fc86c4319c5dd764f2604844c688">&#9670;&nbsp;</a></span>nsd32dis</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;14&gt; ArmISA::nsd32dis</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00279">279</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ad3795c32a167d936f673e747047d9715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3795c32a167d936f673e747047d9715">&#9670;&nbsp;</a></span>ntwe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18&gt; ArmISA::ntwe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00336">336</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ad3543489a046c39721a7b83be49d0b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3543489a046c39721a7b83be49d0b1c">&#9670;&nbsp;</a></span>ntwi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;16&gt; ArmISA::ntwi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00339">339</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a2be5f0fc62327c298d9b7b646772cd7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2be5f0fc62327c298d9b7b646772cd7b">&#9670;&nbsp;</a></span>NumArgumentRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::NumArgumentRegs = 4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00114">114</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2utility_8cc_source.html#l00041">AlphaISA::getArgument()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00048">SparcISA::getArgument()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00069">getArgument()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l01065">X86ISA::X86_64Process::getSyscallArg()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l01094">X86ISA::I386Process::getSyscallArg()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l01072">X86ISA::X86_64Process::setSyscallArg()</a>, and <a class="el" href="arch_2x86_2process_8cc_source.html#l01105">X86ISA::I386Process::setSyscallArg()</a>.</p>

</div>
</div>
<a id="addbecc8722f5bf4a15cebcfdda31035a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addbecc8722f5bf4a15cebcfdda31035a">&#9670;&nbsp;</a></span>NumArgumentRegs64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::NumArgumentRegs64 = 8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00115">115</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a9c8cc0ef93d80b0a0e44d4189d29b6ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c8cc0ef93d80b0a0e44d4189d29b6ec">&#9670;&nbsp;</a></span>NumCCRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::NumCCRegs = <a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a3b96bc8caa06e9de3e69d1b10b06c709">NUM_CCREGS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00098">98</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00167">copyRegs()</a>.</p>

</div>
</div>
<a id="aaa6f583d9c03a397dacc9d0122e86f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa6f583d9c03a397dacc9d0122e86f89">&#9670;&nbsp;</a></span>numCPUs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25,24&gt; ArmISA::numCPUs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00603">603</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="backdoor_8cc_source.html#l00103">AlphaBackdoor::read()</a>, <a class="el" href="backdoor_8cc_source.html#l00256">AlphaBackdoor::Access::serialize()</a>, and <a class="el" href="backdoor_8cc_source.html#l00278">AlphaBackdoor::Access::unserialize()</a>.</p>

</div>
</div>
<a id="abec5e2109198c6625b3d4952db153fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abec5e2109198c6625b3d4952db153fff">&#9670;&nbsp;</a></span>NumFloatRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::NumFloatRegs = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00092">92</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00167">copyRegs()</a>.</p>

</div>
</div>
<a id="a89b232bddc21cd1c382ba6987b0875b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89b232bddc21cd1c382ba6987b0875b8">&#9670;&nbsp;</a></span>NumFloatV7ArchRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::NumFloatV7ArchRegs = 64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00084">84</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="macromem_8cc_source.html#l01437">ArmISA::MacroVFPMemOp::MacroVFPMemOp()</a>, <a class="el" href="macromem_8cc_source.html#l00459">ArmISA::VldMultOp::VldMultOp()</a>, <a class="el" href="macromem_8cc_source.html#l00554">ArmISA::VldSingleOp::VldSingleOp()</a>, <a class="el" href="macromem_8cc_source.html#l00822">ArmISA::VstMultOp::VstMultOp()</a>, and <a class="el" href="macromem_8cc_source.html#l00917">ArmISA::VstSingleOp::VstSingleOp()</a>.</p>

</div>
</div>
<a id="aae26e57c88e6b2f9dd23dc9452774feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae26e57c88e6b2f9dd23dc9452774feb">&#9670;&nbsp;</a></span>NumFloatV8ArchRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::NumFloatV8ArchRegs = 128</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00085">85</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="macromem_8cc_source.html#l01120">ArmISA::VldMultOp64::VldMultOp64()</a>, <a class="el" href="macromem_8cc_source.html#l01290">ArmISA::VldSingleOp64::VldSingleOp64()</a>, <a class="el" href="macromem_8cc_source.html#l01205">ArmISA::VstMultOp64::VstMultOp64()</a>, and <a class="el" href="macromem_8cc_source.html#l01364">ArmISA::VstSingleOp64::VstSingleOp64()</a>.</p>

</div>
</div>
<a id="aad482bd13da71e59c1ad006b9e752dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad482bd13da71e59c1ad006b9e752dda">&#9670;&nbsp;</a></span>NumIntArchRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::NumIntArchRegs = <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb">NUM_ARCH_INTREGS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00082">82</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a806ce965bc2fe1e6989928de7d63b733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806ce965bc2fe1e6989928de7d63b733">&#9670;&nbsp;</a></span>NumIntRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::NumIntRegs = <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00091">91</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00167">copyRegs()</a>.</p>

</div>
</div>
<a id="af51c226f6d8f413a1d210ea0c9ece771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af51c226f6d8f413a1d210ea0c9ece771">&#9670;&nbsp;</a></span>NumMiscRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::NumMiscRegs = <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970">NUM_MISCREGS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00099">99</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00167">copyRegs()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00762">ArmISA::ISA::setMiscRegNoEffect()</a>.</p>

</div>
</div>
<a id="ab09c2418f4082537abb19138ab976ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09c2418f4082537abb19138ab976ee0">&#9670;&nbsp;</a></span>NumVecElemPerNeonVecReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr unsigned ArmISA::NumVecElemPerNeonVecReg = 4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00066">66</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00202">ArmISA::RemoteGDB::AArch64GdbRegCache::getRegs()</a>, <a class="el" href="tarmac__parser_8cc_source.html#l00634">Trace::TarmacParserRecord::TarmacParserRecordEvent::process()</a>, and <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00225">ArmISA::RemoteGDB::AArch64GdbRegCache::setRegs()</a>.</p>

</div>
</div>
<a id="ab218c9299a312416b15409df8845fa5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab218c9299a312416b15409df8845fa5d">&#9670;&nbsp;</a></span>NumVecElemPerVecReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr unsigned ArmISA::NumVecElemPerVecReg = <a class="el" href="namespaceArmISA.html#a6f75c1cb0664fc7e2ed9df30684eb932">MaxSveVecLenInWords</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00068">68</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00149">copyVecRegs()</a>.</p>

</div>
</div>
<a id="a73f7c6d70e46feb4e56e75c406bdfde1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73f7c6d70e46feb4e56e75c406bdfde1">&#9670;&nbsp;</a></span>NumVecIntrlvRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::NumVecIntrlvRegs = 4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00090">90</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a12a03c851a8087eea3cd40791d75a354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12a03c851a8087eea3cd40791d75a354">&#9670;&nbsp;</a></span>NumVecPredRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::NumVecPredRegs = 18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00095">95</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ad57105cb3da8df4419f2cdd99e4494f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad57105cb3da8df4419f2cdd99e4494f7">&#9670;&nbsp;</a></span>NumVecRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::NumVecRegs = <a class="el" href="namespaceArmISA.html#a744d28ed60944e511dece125dfc115c2">NumVecV8ArchRegs</a> + <a class="el" href="namespaceArmISA.html#ab235cc1aa57df2665cc3509233476fdc">NumVecSpecialRegs</a> + <a class="el" href="namespaceArmISA.html#a73f7c6d70e46feb4e56e75c406bdfde1">NumVecIntrlvRegs</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00093">93</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00149">copyVecRegs()</a>.</p>

</div>
</div>
<a id="ab235cc1aa57df2665cc3509233476fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab235cc1aa57df2665cc3509233476fdc">&#9670;&nbsp;</a></span>NumVecSpecialRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::NumVecSpecialRegs = 8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00088">88</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="aeddf2337386e1f9e74b95752caab9965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeddf2337386e1f9e74b95752caab9965">&#9670;&nbsp;</a></span>NumVecV7ArchRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::NumVecV7ArchRegs = 64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00086">86</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2nativetrace_8cc_source.html#l00102">Trace::ArmNativeTrace::ThreadState::update()</a>.</p>

</div>
</div>
<a id="a744d28ed60944e511dece125dfc115c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a744d28ed60944e511dece125dfc115c2">&#9670;&nbsp;</a></span>NumVecV8ArchRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::NumVecV8ArchRegs = 32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00087">87</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00202">ArmISA::RemoteGDB::AArch64GdbRegCache::getRegs()</a>, and <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00225">ArmISA::RemoteGDB::AArch64GdbRegCache::setRegs()</a>.</p>

</div>
</div>
<a id="a3dd90aba81155494f671a7586c16a591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dd90aba81155494f671a7586c16a591">&#9670;&nbsp;</a></span>nv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27, 24&gt; ArmISA::nv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00155">155</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a732e891fe8a81bc654829db063f8a548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a732e891fe8a81bc654829db063f8a548">&#9670;&nbsp;</a></span>nz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::nz</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00052">52</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a6513f12c53f48040dcf64766b17d948d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6513f12c53f48040dcf64766b17d948d">&#9670;&nbsp;</a></span>ofc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; ArmISA::ofc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00408">408</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ab957aacfe050a046d44b0bfe2e4a6235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab957aacfe050a046d44b0bfe2e4a6235">&#9670;&nbsp;</a></span>ofe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; ArmISA::ofe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00414">414</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a19e4a68ca5c93c6136351d804b432b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e4a68ca5c93c6136351d804b432b09">&#9670;&nbsp;</a></span>offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 0&gt; ArmISA::offset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00154">154</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="syscall__emul_8cc_source.html#l00332">_llseekFunc()</a>, <a class="el" href="inifile_8cc_source.html#l00101">IniFile::Section::add()</a>, <a class="el" href="inifile_8cc_source.html#l00164">IniFile::add()</a>, <a class="el" href="dtb__file_8cc_source.html#l00061">DtbFile::addBootCmdLine()</a>, <a class="el" href="vfp_8cc_source.html#l01157">ArmISA::VfpMacroOp::addStride()</a>, <a class="el" href="hsail__code_8cc_source.html#l00288">StorageSpace::addSymbol()</a>, <a class="el" href="trace__cpu_8cc_source.html#l00335">TraceCPU::ElasticDataGen::adjustInitTraceOffset()</a>, <a class="el" href="bop_8cc_source.html#l00036">BOPPrefetcher::BOPPrefetcher()</a>, <a class="el" href="elf__object_8hh_source.html#l00106">ElfObject::buildImage()</a>, <a class="el" href="lsq__impl_8hh_source.html#l01044">LSQ&lt; Impl &gt;::SplitDataRequest::buildPackets()</a>, <a class="el" href="xbar_8cc_source.html#l00103">BaseXBar::calcPacketTiming()</a>, <a class="el" href="operand_8cc_source.html#l00380">AddrOperandBase::calcUniformBase()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00170">VirtDescriptor::chainRead()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00193">VirtDescriptor::chainWrite()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00962">BaseRemoteGDB::cmd_query_var()</a>, <a class="el" href="mem_2cache_2base_8cc_source.html#l00680">BaseCache::cmpAndSwap()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00094">Linux::ThreadInfo::curTaskInfo()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00183">Linux::ThreadInfo::curTaskMmFromTaskStruct()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00159">Linux::ThreadInfo::curTaskNameFromTaskStruct()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00110">Linux::ThreadInfo::curTaskPIDFromTaskStruct()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00141">Linux::ThreadInfo::curTaskStartFromTaskStruct()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00125">Linux::ThreadInfo::curTaskTGIDFromTaskStruct()</a>, <a class="el" href="DMASequencer_8cc_source.html#l00173">DMASequencer::dataCallback()</a>, <a class="el" href="host_8cc_source.html#l00187">GenericPciHost::decodeAddress()</a>, <a class="el" href="operand_8cc_source.html#l00394">AddrOperandBase::disassemble()</a>, <a class="el" href="trace__cpu_8hh_source.html#l00856">TraceCPU::ElasticDataGen::ElasticDataGen()</a>, <a class="el" href="ide__ctrl_8hh_source.html#l00066">IdeController::EndBitUnion()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01124">fallocateFunc()</a>, <a class="el" href="sector__tags_8cc_source.html#l00197">SectorTags::findBlock()</a>, <a class="el" href="operand_8cc_source.html#l00213">findRegDataType()</a>, <a class="el" href="dtb__file_8cc_source.html#l00129">DtbFile::findReleaseAddr()</a>, <a class="el" href="compressed__tags_8cc_source.html#l00104">CompressedTags::findVictim()</a>, <a class="el" href="pixel_8hh_source.html#l00114">PixelConverter::Channel::fromPixel()</a>, <a class="el" href="riscv_2insts_2mem_8cc_source.html#l00048">RiscvISA::Load::generateDisassembly()</a>, <a class="el" href="riscv_2insts_2mem_8cc_source.html#l00057">RiscvISA::Store::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00078">ArmISA::SveContigMemSS::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00156">ArmISA::MemoryReg64::generateDisassembly()</a>, <a class="el" href="SubBlock_8hh_source.html#l00050">SubBlock::getByte()</a>, <a class="el" href="DataBlock_8cc_source.html#l00095">DataBlock::getData()</a>, <a class="el" href="DataBlock_8cc_source.html#l00102">DataBlock::getDataMod()</a>, <a class="el" href="arch_2arm_2freebsd_2process_8cc_source.html#l01284">ArmFreebsdProcessBits::SyscallTable::getDesc()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l01707">ArmLinuxProcessBits::SyscallTable::getDesc()</a>, <a class="el" href="cpu_2kvm_2base_8hh_source.html#l00310">BaseKvmCPU::getGuestData()</a>, <a class="el" href="lsq__impl_8hh_source.html#l01130">LSQ&lt; Impl &gt;::SplitDataRequest::handleIprRead()</a>, <a class="el" href="lsq__impl_8hh_source.html#l01107">LSQ&lt; Impl &gt;::SplitDataRequest::handleIprWrite()</a>, <a class="el" href="mmapped__ipr_8cc_source.html#l00042">handlePseudoInst()</a>, <a class="el" href="dev_2virtio_2base_8hh_source.html#l00135">VirtDescriptor::index()</a>, <a class="el" href="operand_8hh_source.html#l00618">RegAddrOperand&lt; RegOperandType &gt;::init()</a>, <a class="el" href="operand_8cc_source.html#l00422">NoRegAddrOperand::init()</a>, <a class="el" href="arch_2arm_2freebsd_2system_8cc_source.html#l00077">FreebsdArmSystem::initState()</a>, <a class="el" href="arch_2x86_2system_8cc_source.html#l00106">X86System::initState()</a>, <a class="el" href="arch_2arm_2linux_2system_8cc_source.html#l00106">LinuxArmSystem::initState()</a>, <a class="el" href="sparc_2isa_8cc_source.html#l00105">SparcISA::ISA::installGlobals()</a>, <a class="el" href="sparc_2isa_8cc_source.html#l00095">SparcISA::ISA::installWindow()</a>, <a class="el" href="SubBlock_8cc_source.html#l00045">SubBlock::internalMergeFrom()</a>, <a class="el" href="SubBlock_8cc_source.html#l00056">SubBlock::internalMergeTo()</a>, <a class="el" href="page__table_8cc_source.html#l00121">EmulationPageTable::isUnmapped()</a>, <a class="el" href="elf__object_8cc_source.html#l00289">ElfObject::loadSomeSymbols()</a>, <a class="el" href="macromem_8cc_source.html#l01437">ArmISA::MacroVFPMemOp::MacroVFPMemOp()</a>, <a class="el" href="DMASequencer_8cc_source.html#l00065">DMASequencer::makeRequest()</a>, <a class="el" href="ufs__device_8cc_source.html#l01932">UFSHostDevice::manageWriteTransfer()</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00216">MultiLevelPageTable&lt; EntryTypes &gt;::map()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01741">mmapImpl()</a>, <a class="el" href="disk__image_8cc_source.html#l00251">CowDiskImage::open()</a>, <a class="el" href="vptr_8hh_source.html#l00083">VPtr&lt; T &gt;::operator+()</a>, <a class="el" href="vptr_8hh_source.html#l00089">VPtr&lt; T &gt;::operator+=()</a>, <a class="el" href="timebuf_8hh_source.html#l00097">TimeBuffer&lt; T &gt;::wire::operator+=()</a>, <a class="el" href="timebuf_8hh_source.html#l00103">TimeBuffer&lt; T &gt;::wire::operator-=()</a>, <a class="el" href="statistics_8hh_source.html#l01314">Stats::Vector2dBase&lt; Vector2d, StatStor &gt;::operator[]()</a>, <a class="el" href="operand_8cc_source.html#l00313">AddrOperandBase::parseAddr()</a>, <a class="el" href="WriteMask_8hh_source.html#l00168">WriteMask::performAtomic()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01164">WalkCache::pickSetIdx()</a>, <a class="el" href="mem_2cache_2prefetch_2base_8cc_source.html#l00059">BasePrefetcher::PrefetchInfo::PrefetchInfo()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01911">pwrite64Func()</a>, <a class="el" href="vio__mmio_8cc_source.html#l00064">MmioVirtIO::read()</a>, <a class="el" href="pci_8cc_source.html#l00068">PciVirtIO::read()</a>, <a class="el" href="gic__v2m_8cc_source.html#l00107">Gicv2m::read()</a>, <a class="el" href="block_8cc_source.html#l00072">VirtIOBlock::read()</a>, <a class="el" href="dispatcher_8cc_source.html#l00127">GpuDispatcher::read()</a>, <a class="el" href="ide__ctrl_8cc_source.html#l00177">IdeController::readConfig()</a>, <a class="el" href="dev_2pci_2device_8cc_source.html#l00220">PciDevice::readConfig()</a>, <a class="el" href="smmu__v3_8cc_source.html#l00582">SMMUv3::readControl()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00586">DRAMCtrl::recvTimingReq()</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00236">MultiLevelPageTable&lt; EntryTypes &gt;::remap()</a>, <a class="el" href="addr__mapper_8cc_source.html#l00228">RangeAddrMapper::remapAddr()</a>, <a class="el" href="pktfifo_8hh_source.html#l00160">PacketFifo::remove()</a>, <a class="el" href="mem_2cache_2base_8cc_source.html#l00897">BaseCache::satisfyRequest()</a>, <a class="el" href="inet_8hh_source.html#l00541">Net::TcpPtr::set()</a>, <a class="el" href="inet_8hh_source.html#l00637">Net::UdpPtr::set()</a>, <a class="el" href="SubBlock_8hh_source.html#l00051">SubBlock::setByte()</a>, <a class="el" href="ide__disk_8hh_source.html#l00288">IdeDisk::setController()</a>, <a class="el" href="str_8cc_source.html#l00039">split_first()</a>, <a class="el" href="str_8cc_source.html#l00054">split_last()</a>, <a class="el" href="base_2remote__gdb_8hh_source.html#l00288">BaseRemoteGDB::system()</a>, <a class="el" href="WriteMask_8hh_source.html#l00071">WriteMask::test()</a>, <a class="el" href="memtest_8cc_source.html#l00218">MemTest::tick()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00452">AlphaISA::TLB::translateData()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00375">AlphaISA::TLB::translateInst()</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00259">MultiLevelPageTable&lt; EntryTypes &gt;::unmap()</a>, <a class="el" href="mshr_8hh_source.html#l00231">MSHR::TargetList::updateWriteFlags()</a>, <a class="el" href="macromem_8cc_source.html#l00554">ArmISA::VldSingleOp::VldSingleOp()</a>, <a class="el" href="macromem_8cc_source.html#l00917">ArmISA::VstSingleOp::VstSingleOp()</a>, <a class="el" href="pci_8cc_source.html#l00149">PciVirtIO::write()</a>, <a class="el" href="vio__mmio_8cc_source.html#l00162">MmioVirtIO::write()</a>, <a class="el" href="gic__v2m_8cc_source.html#l00137">Gicv2m::write()</a>, <a class="el" href="dispatcher_8cc_source.html#l00157">GpuDispatcher::write()</a>, <a class="el" href="block_8cc_source.html#l00098">VirtIOBlock::write()</a>, <a class="el" href="ide__ctrl_8cc_source.html#l00259">IdeController::writeConfig()</a>, <a class="el" href="dev_2pci_2device_8cc_source.html#l00288">PciDevice::writeConfig()</a>, <a class="el" href="ns__gige_8cc_source.html#l00151">NSGigE::writeConfig()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l00151">IGbE::writeConfig()</a>, <a class="el" href="smmu__v3_8cc_source.html#l00615">SMMUv3::writeControl()</a>, <a class="el" href="gic__v2_8cc_source.html#l00424">GicV2::writeDistributor()</a>, <a class="el" href="DataBlock_8hh_source.html#l00050">DataBlock::~DataBlock()</a>, and <a class="el" href="disk__image_8hh_source.html#l00059">DiskImage::~DiskImage()</a>.</p>

</div>
</div>
<a id="ab3a6b3d101b6013c030bff3a498df5ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3a6b3d101b6013c030bff3a498df5ea">&#9670;&nbsp;</a></span>opc2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7,5&gt; ArmISA::opc2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00116">116</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm__cpu_8cc_source.html#l00376">ArmKvmCPU::decodeCoProcReg()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00611">mcrMrc14TrapToHyp()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00471">mcrMrc15TrapToHyp()</a>, and <a class="el" href="arm_2utility_8cc_source.html#l00661">mcrrMrrc15TrapToHyp()</a>.</p>

</div>
</div>
<a id="a7e6ae5d5e0561c3c3948cb6089b73eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e6ae5d5e0561c3c3948cb6089b73eb0">&#9670;&nbsp;</a></span>opcode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24, 21&gt; ArmISA::opcode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00102">102</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="decl_8hh_source.html#l00110">HsailISA::CommonInstBase&lt; DestDataType::OperandType, SrcDataType::OperandType, 1 &gt;::generateDisassembly()</a>, <a class="el" href="mem__impl_8hh_source.html#l00046">HsailISA::LdaInst&lt; DestDataType, AddrOperandType &gt;::generateDisassembly()</a>, <a class="el" href="decl_8hh_source.html#l00232">HsailISA::ThreeNonUniformSourceInstBase&lt; DataType ::OperandType, DataType ::OperandType, U32 ::OperandType, U32 ::OperandType &gt;::generateDisassembly()</a>, <a class="el" href="mem__impl_8hh_source.html#l00077">HsailISA::LdInst&lt; MemDataType, DestDataType, AddrOperandType &gt;::generateDisassembly()</a>, <a class="el" href="decl_8hh_source.html#l00412">HsailISA::TwoNonUniformSourceInstBase&lt; DataType ::OperandType, DataType ::OperandType, U32 ::OperandType &gt;::generateDisassembly()</a>, <a class="el" href="decl_8hh_source.html#l00757">HsailISA::Stub::generateDisassembly()</a>, <a class="el" href="decl_8hh_source.html#l00813">HsailISA::SpecialInstNoSrcBase&lt; DestDataType::OperandType &gt;::generateDisassembly()</a>, <a class="el" href="decl_8hh_source.html#l00883">HsailISA::SpecialInst1SrcBase&lt; DestDataType::OperandType &gt;::generateDisassembly()</a>, <a class="el" href="mem__impl_8hh_source.html#l00506">HsailISA::StInst&lt; MemDataType, SrcDataType, AddrOperandType &gt;::generateDisassembly()</a>, <a class="el" href="decl_8hh_source.html#l01158">HsailISA::Call::generateDisassembly()</a>, <a class="el" href="mem__impl_8hh_source.html#l00626">HsailISA::AtomicInst&lt; MemDataType, AddrOperandType, NumSrcOperands, HasDst &gt;::generateDisassembly()</a>, <a class="el" href="tarmac__record__v8_8cc_source.html#l00235">Trace::TarmacTracerRecordV8::TraceInstEntryV8::print()</a>, <a class="el" href="tarmac__record_8cc_source.html#l00409">Trace::TarmacTracerRecord::TraceInstEntry::print()</a>, <a class="el" href="x86_2decoder_8cc_source.html#l00450">X86ISA::Decoder::processOpcode()</a>, <a class="el" href="cycle__model_8h_source.html#l00136">SC_MODULE()</a>, <a class="el" href="tarmac__base_8cc_source.html#l00054">Trace::TarmacBaseRecord::TarmacBaseRecord()</a>, and <a class="el" href="tarmac__record_8cc_source.html#l00118">Trace::TarmacTracerRecord::TraceInstEntry::TraceInstEntry()</a>.</p>

</div>
</div>
<a id="a51bdc09d5eb196bf63861905c94667cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51bdc09d5eb196bf63861905c94667cf">&#9670;&nbsp;</a></span>opcode15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; ArmISA::opcode15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00114">114</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="ac4687167c0cd45e72b6e56c98e97fda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4687167c0cd45e72b6e56c98e97fda5">&#9670;&nbsp;</a></span>opcode15_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; ArmISA::opcode15_12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00113">113</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a8b2332851c3bae645a1117b6e477f003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b2332851c3bae645a1117b6e477f003">&#9670;&nbsp;</a></span>opcode18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18&gt; ArmISA::opcode18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00112">112</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a80e5669fadfd26481ac26309c95704df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80e5669fadfd26481ac26309c95704df">&#9670;&nbsp;</a></span>opcode19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; ArmISA::opcode19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00111">111</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="ab05b075f885fa8f9fe696d1391dbe262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab05b075f885fa8f9fe696d1391dbe262">&#9670;&nbsp;</a></span>opcode19_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; ArmISA::opcode19_16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00110">110</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="abba7614d6d4032b268f94b5fdb3f2723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abba7614d6d4032b268f94b5fdb3f2723">&#9670;&nbsp;</a></span>opcode20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; ArmISA::opcode20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00108">108</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a147377a670c656c53109eac1b507e7f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a147377a670c656c53109eac1b507e7f7">&#9670;&nbsp;</a></span>opcode22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22&gt; ArmISA::opcode22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00109">109</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a863fd7dca7ec3ee732a5796156cdd9dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a863fd7dca7ec3ee732a5796156cdd9dd">&#9670;&nbsp;</a></span>opcode23_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 20&gt; ArmISA::opcode23_20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00106">106</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a35a6c8d8982a18d524cfd5ecaa51f674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35a6c8d8982a18d524cfd5ecaa51f674">&#9670;&nbsp;</a></span>opcode23_21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 21&gt; ArmISA::opcode23_21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00107">107</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="aca53a21b51589688af27cf930598cc16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca53a21b51589688af27cf930598cc16">&#9670;&nbsp;</a></span>opcode24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24&gt; ArmISA::opcode24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00104">104</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="ae1ab9e3be23281720533054e89a53234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ab9e3be23281720533054e89a53234">&#9670;&nbsp;</a></span>opcode24_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24, 23&gt; ArmISA::opcode24_23</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00105">105</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="ad761a0a39c55fd6e2697d0a8db349f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad761a0a39c55fd6e2697d0a8db349f74">&#9670;&nbsp;</a></span>opcode4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; ArmISA::opcode4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00119">119</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="ad6f8df35055c90a9b0196aa47553e236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6f8df35055c90a9b0196aa47553e236">&#9670;&nbsp;</a></span>opcode6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; ArmISA::opcode6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00118">118</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a5eb73ded03238e5a5fb1baf102999dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb73ded03238e5a5fb1baf102999dff">&#9670;&nbsp;</a></span>opcode7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; ArmISA::opcode7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00117">117</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="af302b204e09be07be182bd8683193a7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af302b204e09be07be182bd8683193a7f">&#9670;&nbsp;</a></span>or0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;17,16&gt; ArmISA::or0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00576">576</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a54efec8380bf721cfeb8798cb4f8ffac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54efec8380bf721cfeb8798cb4f8ffac">&#9670;&nbsp;</a></span>or1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19,18&gt; ArmISA::or1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00577">577</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a5f540665cdbc17173e12e097beb4ffb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f540665cdbc17173e12e097beb4ffb5">&#9670;&nbsp;</a></span>or2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21,20&gt; ArmISA::or2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00578">578</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ab604ec72b49c0459ed0e31fd82c675c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab604ec72b49c0459ed0e31fd82c675c9">&#9670;&nbsp;</a></span>or3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23,22&gt; ArmISA::or3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00579">579</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a535a375c855f8dd6647dcc2a933ab4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a535a375c855f8dd6647dcc2a933ab4d2">&#9670;&nbsp;</a></span>or4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25,24&gt; ArmISA::or4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00580">580</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a53ca0e02e7ce79006c1c78c271290276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53ca0e02e7ce79006c1c78c271290276">&#9670;&nbsp;</a></span>or5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27,26&gt; ArmISA::or5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00581">581</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aa3d83925e786d24d4e08e665fe478eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3d83925e786d24d4e08e665fe478eeb">&#9670;&nbsp;</a></span>or6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29,28&gt; ArmISA::or6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00582">582</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a68f5f061e2db315edb054e4ea2ed85be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f5f061e2db315edb054e4ea2ed85be">&#9670;&nbsp;</a></span>or7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31,30&gt; ArmISA::or7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00583">583</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a9ae03fc893ebb870f39e5036fa505054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ae03fc893ebb870f39e5036fa505054">&#9670;&nbsp;</a></span>orgn0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 11, 10 &gt; ArmISA::orgn0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00470">470</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a23f04a8d51642a770e4a6c3deba0d512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23f04a8d51642a770e4a6c3deba0d512">&#9670;&nbsp;</a></span>orgn1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 27, 26 &gt; ArmISA::orgn1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00477">477</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a669a5d9343209851e234d5f2f7c573d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669a5d9343209851e234d5f2f7c573d5">&#9670;&nbsp;</a></span>pa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;39, 12&gt; ArmISA::pa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00626">626</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2tlb_8hh_source.html#l00266">ArmISA::TLB::flushAll()</a>, <a class="el" href="stage2__lookup_8cc_source.html#l00082">ArmISA::Stage2LookUp::mergeTe()</a>, <a class="el" href="table__walker_8hh_source.html#l00511">ArmISA::TableWalker::LongDescriptor::nextDescAddr()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01036">ArmISA::TLB::translateFs()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00691">SMMUTranslationProcess::walkCacheUpdate()</a>, and <a class="el" href="arm_2tlb_8hh_source.html#l00070">ArmISA::TlbTestInterface::~TlbTestInterface()</a>.</p>

</div>
</div>
<a id="a71a425e7860bbb3ed6f33c2ad182c8d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71a425e7860bbb3ed6f33c2ad182c8d0">&#9670;&nbsp;</a></span>PABits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned ArmISA::PABits = 32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00082">82</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="af88008c04e056065defb609b86b631d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af88008c04e056065defb609b86b631d6">&#9670;&nbsp;</a></span>PAddrImplMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::PAddrImplMask = (<a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceArmISA.html#a71a425e7860bbb3ed6f33c2ad182c8d0">PABits</a>) - 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00089">89</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="a07a627ba286210abd9074a47c77a54b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07a627ba286210abd9074a47c77a54b1">&#9670;&nbsp;</a></span>Page_Mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::Page_Mask = ~(<a class="el" href="namespaceArmISA.html#a7a6f56fb5890f57e694afbb604e9fb90">PageBytes</a> - 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00060">60</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="a7a6f56fb5890f57e694afbb604e9fb90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a6f56fb5890f57e694afbb604e9fb90">&#9670;&nbsp;</a></span>PageBytes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::PageBytes = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceArmISA.html#aa9c3fc1797013f8e00684f22fa07315d">PageShift</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00059">59</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00182">ArmISA::RemoteGDB::acc()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00254">ArmProcess::argsInit()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00465">roundPage()</a>, and <a class="el" href="arm_2utility_8cc_source.html#l00459">truncPage()</a>.</p>

</div>
</div>
<a id="a08d727046ebc7f00112c2f8bf3b6800e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08d727046ebc7f00112c2f8bf3b6800e">&#9670;&nbsp;</a></span>PageOffset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::PageOffset = <a class="el" href="namespaceArmISA.html#a7a6f56fb5890f57e694afbb604e9fb90">PageBytes</a> - 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00061">61</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa__traits_8hh_source.html#l00087">VAddrOffset()</a>.</p>

</div>
</div>
<a id="aa9c3fc1797013f8e00684f22fa07315d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9c3fc1797013f8e00684f22fa07315d">&#9670;&nbsp;</a></span>PageShift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::PageShift = 12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00058">58</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2pagetable_8hh_source.html#l00187">ArmISA::TlbEntry::pageStart()</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00181">ArmISA::TlbEntry::updateVaddr()</a>, and <a class="el" href="arm_2isa__traits_8hh_source.html#l00086">VAddrVPN()</a>.</p>

</div>
</div>
<a id="a2157d78c15c44028224901630bd3debf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2157d78c15c44028224901630bd3debf">&#9670;&nbsp;</a></span>pan</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 23, 20 &gt; ArmISA::pan</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00058">58</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>.</p>

</div>
</div>
<a id="aca59a7667cad625f9cd5ab186af1510f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca59a7667cad625f9cd5ab186af1510f">&#9670;&nbsp;</a></span>parange</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; ArmISA::parange</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00132">132</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a36afeec57f9529c30ce7dc2e6d7b41c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36afeec57f9529c30ce7dc2e6d7b41c1">&#9670;&nbsp;</a></span>PCReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::PCReg = <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00123">123</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00296">ArmISA::ArmStaticInst::printIntReg()</a>, <a class="el" href="tarmac__record__v8_8cc_source.html#l00087">Trace::TarmacTracerRecordV8::TraceRegEntryV8::updateInt()</a>, and <a class="el" href="tarmac__record_8cc_source.html#l00248">Trace::TarmacTracerRecord::TraceRegEntry::updateInt()</a>.</p>

</div>
</div>
<a id="aab032cb40aba5560512ad326bb2eebea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab032cb40aba5560512ad326bb2eebea">&#9670;&nbsp;</a></span>pd0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; ArmISA::pd0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00463">463</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a47763275c81aaedfbc9aa1386f142e55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47763275c81aaedfbc9aa1386f142e55">&#9670;&nbsp;</a></span>pd1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; ArmISA::pd1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00464">464</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a4a36e8f98500d2040ece85dee5a8853b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a36e8f98500d2040ece85dee5a8853b">&#9670;&nbsp;</a></span>pmsver</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;35, 32&gt; ArmISA::pmsver</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00080">80</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aa559b24eed734d7e15c0d3e00e2ed383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa559b24eed734d7e15c0d3e00e2ed383">&#9670;&nbsp;</a></span>pmuver</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; ArmISA::pmuver</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00084">84</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a96c29bb00878fd2c6a3897146eac5fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96c29bb00878fd2c6a3897146eac5fee">&#9670;&nbsp;</a></span>PREDREG_FFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::PREDREG_FFR = 16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00096">96</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ab7fe20bf4ed58664dc31147b6b0f9b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7fe20bf4ed58664dc31147b6b0f9b5d">&#9670;&nbsp;</a></span>PREDREG_UREG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::PREDREG_UREG0 = 17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00097">97</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a2e847d70121ca6718d4fe276626d27b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e847d70121ca6718d4fe276626d27b7">&#9670;&nbsp;</a></span>procid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31,8&gt; ArmISA::procid</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00588">588</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a89ee62e7a5b4c441608f6e6def5eaca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89ee62e7a5b4c441608f6e6def5eaca1">&#9670;&nbsp;</a></span>ps</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 18, 16 &gt; ArmISA::ps</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00487">487</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="sparc_2tlb_8hh_source.html#l00164">SparcISA::TLB::demapPage()</a>, and <a class="el" href="table__walker_8cc_source.html#l00753">ArmISA::TableWalker::processWalkAArch64()</a>.</p>

</div>
</div>
<a id="a8b3e69649fab94ed6c08d7ba3da4c8f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b3e69649fab94ed6c08d7ba3da4c8f6">&#9670;&nbsp;</a></span>psruser</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22&gt; ArmISA::psruser</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00135">135</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="ad975bf3b58174e885967f6c21ba2a7e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad975bf3b58174e885967f6c21ba2a7e4">&#9670;&nbsp;</a></span>PteMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::PteMask = <a class="el" href="namespaceArmISA.html#ae709965dd7fcb64c16246b300f316afa">NPtePage</a> - 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00072">72</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2vtophys_8hh_source.html#l00043">PteAddr()</a>.</p>

</div>
</div>
<a id="a71715d7d17858999281c2d4ff8fe8a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71715d7d17858999281c2d4ff8fe8a04">&#9670;&nbsp;</a></span>PteShift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::PteShift = 3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00069">69</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2vtophys_8hh_source.html#l00043">PteAddr()</a>.</p>

</div>
</div>
<a id="aed5336e8160b982f8b5bcb4b77d87c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed5336e8160b982f8b5bcb4b77d87c16">&#9670;&nbsp;</a></span>ptw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; ArmISA::ptw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00270">270</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a37aaffadefd170b80aef79cd5d716782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37aaffadefd170b80aef79cd5d716782">&#9670;&nbsp;</a></span>pubwl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::pubwl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00140">140</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a05de74247d1f83954775c8ab622d308d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05de74247d1f83954775c8ab622d308d">&#9670;&nbsp;</a></span>punwl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24, 20&gt; ArmISA::punwl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00164">164</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="aaedae291a5a9fc742b17b8876516d767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaedae291a5a9fc742b17b8876516d767">&#9670;&nbsp;</a></span>q</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27&gt; ArmISA::q</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00055">55</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="eventq_8hh_source.html#l00086">curEventQueue()</a>, <a class="el" href="global__event_8cc_source.html#l00084">BaseGlobalEvent::deschedule()</a>, <a class="el" href="addr__range__map_8hh_source.html#l00151">AddrRangeMap&lt; AbstractMemory *, 1 &gt;::erase()</a>, <a class="el" href="mem__ctrl_8hh_source.html#l00427">QoS::MemCtrl::escalate()</a>, <a class="el" href="cp__annotate_8hh_source.html#l00121">CPA::hwWe()</a>, <a class="el" href="stattest_8cc_source.html#l00129">StatTest::init()</a>, <a class="el" href="dispatcher_8cc_source.html#l00310">GpuDispatcher::notifyWgCompl()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="python_2pybind11_2event_8cc_source.html#l00105">pybind_init_event()</a>, <a class="el" href="vfp_8cc_source.html#l00830">recipEstimate()</a>, <a class="el" href="sim__tests_2srlatch_2testbench_8h_source.html#l00043">SC_MODULE()</a>, <a class="el" href="eventq_8hh_source.html#l00234">Event::setWhen()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01135">sc_dt::vec_div_large()</a>, and <a class="el" href="sc__nbutils_8cc_source.html#l01273">sc_dt::vec_div_small()</a>.</p>

</div>
</div>
<a id="a0b8a50528e847cbecc2ba4d5ad4fbbaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b8a50528e847cbecc2ba4d5ad4fbbaa">&#9670;&nbsp;</a></span>qc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27&gt; ArmISA::qc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00425">425</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ac57cdaf10aca505af83cb1fff1a3f4af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac57cdaf10aca505af83cb1fff1a3f4af">&#9670;&nbsp;</a></span>rao2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18&gt; ArmISA::rao2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00338">338</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ae6e3a7922c7938d4c00c326e25bc4f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6e3a7922c7938d4c00c326e25bc4f38">&#9670;&nbsp;</a></span>rao3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;16&gt; ArmISA::rao3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00341">341</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a620dbc977d3e9341051c9e517fb8876f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a620dbc977d3e9341051c9e517fb8876f">&#9670;&nbsp;</a></span>rao4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6, 3&gt; ArmISA::rao4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00358">358</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ab32f05accbde83086446dcea0910990d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab32f05accbde83086446dcea0910990d">&#9670;&nbsp;</a></span>ras</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 28&gt; ArmISA::ras</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00172">172</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a068d3b30e68fe23c297e726a2bbb349a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a068d3b30e68fe23c297e726a2bbb349a">&#9670;&nbsp;</a></span>raz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 28&gt; ArmISA::raz</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00457">457</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="abdb3894c66cb19f6909623305b156ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdb3894c66cb19f6909623305b156ead">&#9670;&nbsp;</a></span>raz_13_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13,4&gt; ArmISA::raz_13_4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00610">610</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="af52edcab9531c17e54365f627d2ccc7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af52edcab9531c17e54365f627d2ccc7c">&#9670;&nbsp;</a></span>raz_28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;28&gt; ArmISA::raz_28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00615">615</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ada4e065139ef501b35aaec37db4a76cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada4e065139ef501b35aaec37db4a76cb">&#9670;&nbsp;</a></span>rd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; ArmISA::rd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00124">124</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmISA::ArmStaticInst::ArmStaticInst()</a>.</p>

</div>
</div>
<a id="a6287055fa31e20c3181ca9dd44c687ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6287055fa31e20c3181ca9dd44c687ba">&#9670;&nbsp;</a></span>rdm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 28&gt; ArmISA::rdm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00098">98</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a45369daf162bfcb8fbb12c22ca75a24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45369daf162bfcb8fbb12c22ca75a24b">&#9670;&nbsp;</a></span>recip_sqrt_estimate</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t ArmISA::recip_sqrt_estimate[256]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    255, 253, 251, 249, 247, 245, 243, 242, 240, 238, 236, 234, 233, 231, 229, 228,</div><div class="line">    226, 224, 223, 221, 219, 218, 216, 215, 213, 212, 210, 209, 207, 206, 204, 203,</div><div class="line">    201, 200, 198, 197, 196, 194, 193, 192, 190, 189, 188, 186, 185, 184, 183, 181,</div><div class="line">    180, 179, 178, 176, 175, 174, 173, 172, 170, 169, 168, 167, 166, 165, 164, 163,</div><div class="line">    162, 160, 159, 158, 157, 156, 155, 154, 153, 152, 151, 150, 149, 148, 147, 146,</div><div class="line">    145, 144, 143, 142, 141, 140, 140, 139, 138, 137, 136, 135, 134, 133, 132, 131,</div><div class="line">    131, 130, 129, 128, 127, 126, 126, 125, 124, 123, 122, 121, 121, 120, 119, 118,</div><div class="line">    118, 117, 116, 115, 114, 114, 113, 112, 111, 111, 110, 109, 109, 108, 107, 106,</div><div class="line">    105, 104, 103, 101, 100,  99,  97,  96,  95,  93,  92,  91,  90,  88,  87,  86,</div><div class="line">    85,  84,  82,  81,  80,  79,  78,  77,  76,  75,  74,  72,  71,  70,  69,  68,</div><div class="line">    67,  66,  65,  64,  63,  62,  61,  60,  60,  59,  58,  57,  56,  55,  54,  53,</div><div class="line">    52,  51,  51,  50,  49,  48,  47,  46,  46,  45,  44,  43,  42,  42,  41,  40,</div><div class="line">    39,  38,  38,  37,  36,  35,  35,  34,  33,  33,  32,  31,  30,  30,  29,  28,</div><div class="line">    28,  27,  26,  26,  25,  24,  24,  23,  22,  22,  21,  20,  20,  19,  19,  18,</div><div class="line">    17,  17,  16,  16,  15,  14,  14,  13,  13,  12,  11,  11,  10,  10,   9,   9,</div><div class="line">    8,   8,   7,   6,   6,   5,   5,   4,   4,   3,   3,   2,   2,   1,   1,   0</div><div class="line">}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="fplib_8cc_source.html#l03496">3496</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

</div>
</div>
<a id="ab37888ec570d47cd773b7fbcea081e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab37888ec570d47cd773b7fbcea081e76">&#9670;&nbsp;</a></span>regList</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 0&gt; ArmISA::regList</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00152">152</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="abac5ffe79f8253b40fd749257bbd48dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abac5ffe79f8253b40fd749257bbd48dc">&#9670;&nbsp;</a></span>res1_13_12_el2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13, 12&gt; ArmISA::res1_13_12_el2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00642">642</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a6206267221a5ffed6895a62979372f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6206267221a5ffed6895a62979372f96">&#9670;&nbsp;</a></span>res1_7_0_el2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 0&gt; ArmISA::res1_7_0_el2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00648">648</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a06747939f590f028882fd61719bd6289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06747939f590f028882fd61719bd6289">&#9670;&nbsp;</a></span>res1_8_el2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; ArmISA::res1_8_el2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00645">645</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ad0e5ae3ecce6157c53ff1cfa5f2d76e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e5ae3ecce6157c53ff1cfa5f2d76e2">&#9670;&nbsp;</a></span>res1_9_el2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; ArmISA::res1_9_el2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00644">644</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a6fe3281f4fb5e74300d02bc1d5ead520"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fe3281f4fb5e74300d02bc1d5ead520">&#9670;&nbsp;</a></span>reserved_20_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20,13&gt; ArmISA::reserved_20_13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00599">599</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a99cf50c7323ee48fe37282b57d20a1bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99cf50c7323ee48fe37282b57d20a1bc">&#9670;&nbsp;</a></span>reserved_22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22&gt; ArmISA::reserved_22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00601">601</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a2d999c0635599fcd84b4ea82e5cebabf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d999c0635599fcd84b4ea82e5cebabf">&#9670;&nbsp;</a></span>reserved_30_26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30,26&gt; ArmISA::reserved_30_26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00604">604</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a27c3d19c132d3cc2f6bbf7b2342c10fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c3d19c132d3cc2f6bbf7b2342c10fe">&#9670;&nbsp;</a></span>reserved_4_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4,3&gt; ArmISA::reserved_4_3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00593">593</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a5f2b34918bd01003c015f3609a4cca14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f2b34918bd01003c015f3609a4cca14">&#9670;&nbsp;</a></span>ReturnAddressReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::ReturnAddressReg = <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b">INTREG_LR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00122">122</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00296">ArmISA::ArmStaticInst::printIntReg()</a>, and <a class="el" href="arm_2utility_8cc_source.html#l00131">skipFunction()</a>.</p>

</div>
</div>
<a id="aa3065d71878af65ec94620d80115072d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3065d71878af65ec94620d80115072d">&#9670;&nbsp;</a></span>ReturnValueReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::ReturnValueReg = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00111">111</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ac35c9b70bc7bca5391552a5d573014d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac35c9b70bc7bca5391552a5d573014d3">&#9670;&nbsp;</a></span>ReturnValueReg1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::ReturnValueReg1 = 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00112">112</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ad4ec6fc850e433286f71acc33498dae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ec6fc850e433286f71acc33498dae1">&#9670;&nbsp;</a></span>ReturnValueReg2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::ReturnValueReg2 = 2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00113">113</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a72e9544b3687e59b8623c3838223ef45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e9544b3687e59b8623c3838223ef45">&#9670;&nbsp;</a></span>rfr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; ArmISA::rfr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00277">277</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a5cc244c12e01dc5f49d25a5c28c45b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cc244c12e01dc5f49d25a5c28c45b91">&#9670;&nbsp;</a></span>rm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; ArmISA::rm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00128">128</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmISA::ArmStaticInst::ArmStaticInst()</a>, and <a class="el" href="fenv_8c_source.html#l00046">m5_fegetround()</a>.</p>

</div>
</div>
<a id="a25c34669be64f74a117a7390cd148d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25c34669be64f74a117a7390cd148d65">&#9670;&nbsp;</a></span>rMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 22&gt; ArmISA::rMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00421">421</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8hh_source.html#l00825">ArmISA::FpOp::dblHi()</a>, <a class="el" href="vfp_8cc_source.html#l00951">ArmISA::FpOp::ternaryOp()</a>, and <a class="el" href="vfp_8cc_source.html#l00395">vcvtFpFpH()</a>.</p>

</div>
</div>
<a id="ae0fcbaa83545f8509301d6dee28c0775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0fcbaa83545f8509301d6dee28c0775">&#9670;&nbsp;</a></span>rn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; ArmISA::rn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00123">123</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmISA::ArmStaticInst::ArmStaticInst()</a>, <a class="el" href="macromem_8cc_source.html#l00459">ArmISA::VldMultOp::VldMultOp()</a>, <a class="el" href="macromem_8cc_source.html#l01120">ArmISA::VldMultOp64::VldMultOp64()</a>, <a class="el" href="macromem_8cc_source.html#l00554">ArmISA::VldSingleOp::VldSingleOp()</a>, <a class="el" href="macromem_8cc_source.html#l01290">ArmISA::VldSingleOp64::VldSingleOp64()</a>, <a class="el" href="macromem_8cc_source.html#l00822">ArmISA::VstMultOp::VstMultOp()</a>, <a class="el" href="macromem_8cc_source.html#l01205">ArmISA::VstMultOp64::VstMultOp64()</a>, <a class="el" href="macromem_8cc_source.html#l00917">ArmISA::VstSingleOp::VstSingleOp()</a>, and <a class="el" href="macromem_8cc_source.html#l01364">ArmISA::VstSingleOp64::VstSingleOp64()</a>.</p>

</div>
</div>
<a id="aa197d07c479a674abedefd888cbfcd01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa197d07c479a674abedefd888cbfcd01">&#9670;&nbsp;</a></span>rndr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::rndr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00090">90</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a5073825d20fe175b2e501f434294843d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5073825d20fe175b2e501f434294843d">&#9670;&nbsp;</a></span>rotate</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; ArmISA::rotate</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00144">144</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="pred__inst_8cc_source.html#l00048">ArmISA::PredIntOp::generateDisassembly()</a>.</p>

</div>
</div>
<a id="aa1185da2e5234a1a6b319a9c91638571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1185da2e5234a1a6b319a9c91638571">&#9670;&nbsp;</a></span>roundingModes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 28&gt; ArmISA::roundingModes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00446">446</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a4d6633367bb930bb68dfb469166a212a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d6633367bb930bb68dfb469166a212a">&#9670;&nbsp;</a></span>rr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;14&gt; ArmISA::rr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00344">344</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="inet_8hh_source.html#l00346">Net::IpOpt::data()</a>.</p>

</div>
</div>
<a id="a4bad5cc5c9b261061b70f032741fb163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bad5cc5c9b261061b70f032741fb163">&#9670;&nbsp;</a></span>rs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 11, 8 &gt; ArmISA::rs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00351">351</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="Switch_8cc_source.html#l00076">Switch::addOutPort()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmISA::ArmStaticInst::ArmStaticInst()</a>, <a class="el" href="GarnetNetwork_8cc_source.html#l00399">GarnetNetwork::collateStats()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01768">Gicv3CPUInterface::generateSGI()</a>, <a class="el" href="RubyPort_8cc_source.html#l00500">RubyPort::MemSlavePort::hitCallback()</a>, <a class="el" href="Sequencer_8cc_source.html#l00439">Sequencer::hitCallback()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l01766">IGbE::TxDescCache::pktComplete()</a>, <a class="el" href="RubyPort_8cc_source.html#l00304">RubyPort::MemSlavePort::recvAtomic()</a>, <a class="el" href="RubyPort_8cc_source.html#l00361">RubyPort::MemSlavePort::recvFunctional()</a>, <a class="el" href="RubyPort_8cc_source.html#l00234">RubyPort::MemSlavePort::recvTimingReq()</a>, and <a class="el" href="statistics_8hh_source.html#l02422">Stats::BinaryNode&lt; Op &gt;::size()</a>.</p>

</div>
</div>
<a id="a6a5137ad692d487e4762ee7a38e2609c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a5137ad692d487e4762ee7a38e2609c">&#9670;&nbsp;</a></span>rsvd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29, 28&gt; ArmISA::rsvd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00388">388</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a31087ac9a3b292028c4ad67325c10f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31087ac9a3b292028c4ad67325c10f42">&#9670;&nbsp;</a></span>rt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; ArmISA::rt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00125">125</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00611">mcrMrc14TrapToHyp()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00471">mcrMrc15TrapToHyp()</a>, and <a class="el" href="arm_2utility_8cc_source.html#l00661">mcrrMrrc15TrapToHyp()</a>.</p>

</div>
</div>
<a id="abf8cb03cd66e324202243eba8b804f0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf8cb03cd66e324202243eba8b804f0b">&#9670;&nbsp;</a></span>rw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 10 &gt; ArmISA::rw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00239">239</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="pl111_8cc_source.html#l00387">Pl111::pixelConverter()</a>.</p>

</div>
</div>
<a id="ae32c8ef7b61b7855b3a47485974d0e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae32c8ef7b61b7855b3a47485974d0e2f">&#9670;&nbsp;</a></span>s</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; ArmISA::s</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00532">532</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="inifile_8cc_source.html#l00164">IniFile::add()</a>, <a class="el" href="event_8hh_source.html#l00105">sc_gem5::Event::addSensitivity()</a>, <a class="el" href="sc__nbexterns_8cc_source.html#l00511">sc_dt::and_on_help()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmISA::ArmStaticInst::ArmStaticInst()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00749">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::assign_()</a>, <a class="el" href="atomicio_8cc_source.html#l00037">atomic_read()</a>, <a class="el" href="atomicio_8cc_source.html#l00066">atomic_write()</a>, <a class="el" href="tlm__utils_2multi__passthrough__initiator__socket_8h_source.html#l00158">tlm_utils::multi_passthrough_initiator_socket&lt; MultiSocketSimpleSwitchAT &gt;::bind()</a>, <a class="el" href="sc__nbutils_8hh_source.html#l00539">sc_dt::check_for_zero()</a>, <a class="el" href="access__map__pattern__matching_8hh_source.html#l00140">AccessMapPatternMatching::checkCandidate()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00962">BaseRemoteGDB::cmd_query_var()</a>, <a class="el" href="sc__nbutils_8hh_source.html#l00637">sc_dt::convert_signed_2C_to_SM()</a>, <a class="el" href="sc__bv__base_8cc_source.html#l00222">sc_dt::convert_to_fmt()</a>, <a class="el" href="convenience__socket__bases_8cc_source.html#l00040">tlm_utils::convenience_socket_base::display_error()</a>, <a class="el" href="convenience__socket__bases_8cc_source.html#l00032">tlm_utils::convenience_socket_base::display_warning()</a>, <a class="el" href="base__dyn__inst__impl_8hh_source.html#l00195">BaseDynInst&lt; Impl &gt;::dump()</a>, <a class="el" href="convenience__socket__bases_8cc_source.html#l00068">tlm_utils::simple_socket_base::elaboration_check()</a>, <a class="el" href="hdf5_8cc_source.html#l00049">emptyStrings()</a>, <a class="el" href="statistics_8cc_source.html#l00284">Stats::VectorInfo::enable()</a>, <a class="el" href="statistics_8cc_source.html#l00294">Stats::VectorDistInfo::enable()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00213">EndBitUnion()</a>, <a class="el" href="gpu__dyn__inst_8hh_source.html#l00094">AtomicOpCAS&lt; T &gt;::execute()</a>, <a class="el" href="systemc_2core_2port_8cc_source.html#l00096">sc_gem5::Port::finalize()</a>, <a class="el" href="kernel__cfg_8cc_source.html#l00170">ControlFlowInfo::findPostDominators()</a>, <a class="el" href="scfx__rep_8cc_source.html#l00389">sc_dt::scfx_rep::from_string()</a>, <a class="el" href="sc__fxval_8cc_source.html#l00628">sc_dt::sc_fxval_fast::from_string()</a>, <a class="el" href="fu__pool_8cc_source.html#l00084">FUPool::FUPool()</a>, <a class="el" href="table__walker_8hh_source.html#l00916">ArmISA::TableWalker::getTlb()</a>, <a class="el" href="cp__annotate_8hh_source.html#l00121">CPA::hwWe()</a>, <a class="el" href="systemc_2core_2process_8hh_source.html#l00216">sc_gem5::Reset::install()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00348">SMMUTLB::invalidateAll()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00574">ARMArchTLB::invalidateAll()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00754">IPACache::invalidateAll()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00918">ConfigCache::invalidateAll()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01153">WalkCache::invalidateAll()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00318">SMMUTLB::invalidateASID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00544">ARMArchTLB::invalidateASID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01123">WalkCache::invalidateASID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00724">IPACache::invalidateIPAA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00274">SMMUTLB::invalidateSID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00903">ConfigCache::invalidateSID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01086">WalkCache::invalidateVA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00529">ARMArchTLB::invalidateVAA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01105">WalkCache::invalidateVAA()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00333">SMMUTLB::invalidateVMID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00559">ARMArchTLB::invalidateVMID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00739">IPACache::invalidateVMID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01138">WalkCache::invalidateVMID()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l00213">SMMUTLB::lookupAnyVA()</a>, <a class="el" href="table__walker_8cc_source.html#l01044">ArmISA::TableWalker::memAttrs()</a>, <a class="el" href="sensitivity_8cc_source.html#l00190">sc_gem5::newDynamicSensitivityEvent()</a>, <a class="el" href="sensitivity_8cc_source.html#l00207">sc_gem5::newDynamicSensitivityEventAndList()</a>, <a class="el" href="sensitivity_8cc_source.html#l00198">sc_gem5::newDynamicSensitivityEventOrList()</a>, <a class="el" href="sensitivity_8cc_source.html#l00124">sc_gem5::newStaticSensitivityEvent()</a>, <a class="el" href="sensitivity_8cc_source.html#l00149">sc_gem5::newStaticSensitivityExport()</a>, <a class="el" href="sensitivity_8cc_source.html#l00157">sc_gem5::newStaticSensitivityFinder()</a>, <a class="el" href="sensitivity_8cc_source.html#l00132">sc_gem5::newStaticSensitivityInterface()</a>, <a class="el" href="sensitivity_8cc_source.html#l00140">sc_gem5::newStaticSensitivityPort()</a>, <a class="el" href="systemc_2core_2event_8cc_source.html#l00140">sc_gem5::Event::notify()</a>, <a class="el" href="sc__signed_8cc_source.html#l01910">sc_dt::operator*()</a>, <a class="el" href="sc__signed_8cc_source.html#l02158">sc_dt::operator/()</a>, <a class="el" href="phase_8hh_source.html#l00079">tlm::operator&lt;&lt;()</a>, <a class="el" href="sc__nbutils_8hh_source.html#l00111">sc_dt::operator&lt;&lt;()</a>, <a class="el" href="sc__signal_8hh_source.html#l00319">sc_core::operator&lt;&lt;()</a>, <a class="el" href="sc__signed_8hh_source.html#l02238">sc_dt::operator&gt;=()</a>, <a class="el" href="sc__nbexterns_8cc_source.html#l00587">sc_dt::or_on_help()</a>, <a class="el" href="serialize_8hh_source.html#l00366">parseParam()</a>, <a class="el" href="mshr_8cc_source.html#l00226">MSHR::TargetList::print()</a>, <a class="el" href="cache__blk_8hh_source.html#l00348">CacheBlk::print()</a>, <a class="el" href="printk_8cc_source.html#l00046">Printk()</a>, <a class="el" href="AbstractController_8cc_source.html#l00240">AbstractController::queueMemoryRead()</a>, <a class="el" href="AbstractController_8cc_source.html#l00264">AbstractController::queueMemoryWrite()</a>, <a class="el" href="AbstractController_8cc_source.html#l00289">AbstractController::queueMemoryWritePartial()</a>, <a class="el" href="str_8hh_source.html#l00206">quote()</a>, <a class="el" href="vfp_8cc_source.html#l00830">recipEstimate()</a>, <a class="el" href="vfp_8cc_source.html#l00743">recipSqrtEstimate()</a>, <a class="el" href="xbar_8cc_source.html#l00362">BaseXBar::recvRangeChange()</a>, <a class="el" href="AbstractController_8cc_source.html#l00328">AbstractController::recvTimingResp()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01228">WalkCache::regStats()</a>, <a class="el" href="eventq_8cc_source.html#l00361">EventQueue::replaceHead()</a>, <a class="el" href="group_8cc_source.html#l00084">Stats::Group::resetStats()</a>, <a class="el" href="syscall__return_8hh_source.html#l00071">SyscallReturn::retry()</a>, <a class="el" href="sc__bv__base_8cc_source.html#l00121">sc_dt::sc_bv_base::sc_bv_base()</a>, <a class="el" href="sc__lv__base_8cc_source.html#l00134">sc_dt::sc_lv_base::sc_lv_base()</a>, <a class="el" href="sim__tests_2srlatch_2testbench_8h_source.html#l00043">SC_MODULE()</a>, <a class="el" href="sc__fxval_8cc_source.html#l00134">sc_dt::sc_fxval::scan()</a>, <a class="el" href="sc__concatref_8hh_source.html#l00422">sc_dt::sc_concatref::scan()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00328">sc_dt::sc_uint_subref::scan()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01229">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::scan()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00344">sc_dt::sc_int_subref::scan()</a>, <a class="el" href="sc__fxval_8cc_source.html#l00543">sc_dt::sc_fxval_fast::scan()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00299">sc_dt::sc_fxnum::scan()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00701">sc_dt::sc_uint_base::scan()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00700">sc_dt::sc_int_base::scan()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02557">sc_dt::sc_subref&lt; X &gt;::scan()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00678">sc_dt::sc_fxnum_fast::scan()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l03044">sc_dt::sc_concref&lt; X, Y &gt;::scan()</a>, <a class="el" href="scfx__utils_8cc_source.html#l00109">sc_dt::scfx_csd2tc()</a>, <a class="el" href="scfx__utils_8hh_source.html#l00252">sc_dt::scfx_exp_start()</a>, <a class="el" href="scfx__utils_8hh_source.html#l00111">sc_dt::scfx_parse_sign()</a>, <a class="el" href="tcp__iface_8cc_source.html#l00307">TCPIface::sendCmd()</a>, <a class="el" href="physical_8cc_source.html#l00296">PhysicalMemory::serialize()</a>, <a class="el" href="systemc_2core_2process_8cc_source.html#l00290">sc_gem5::Process::setDynamic()</a>, <a class="el" href="insttracer_8hh_source.html#l00172">Trace::InstRecord::setMem()</a>, <a class="el" href="associative__set_8hh_source.html#l00107">TaggedEntry::setSecure()</a>, <a class="el" href="vm_8cc_source.html#l00532">KvmVM::setSystem()</a>, <a class="el" href="SimpleNetwork_8cc_source.html#l00046">SimpleNetwork::SimpleNetwork()</a>, <a class="el" href="str_8cc_source.html#l00039">split_first()</a>, <a class="el" href="str_8cc_source.html#l00054">split_last()</a>, <a class="el" href="kernel_8cc_source.html#l00057">sc_gem5::Kernel::status()</a>, <a class="el" href="systemc_2core_2scheduler_8hh_source.html#l00374">sc_gem5::Scheduler::status()</a>, <a class="el" href="systemc_2core_2process_8cc_source.html#l00397">sc_gem5::Process::terminate()</a>, <a class="el" href="atomicio_8test_8cc_source.html#l00051">TEST()</a>, <a class="el" href="str_8hh_source.html#l00189">to_bool()</a>, <a class="el" href="str_8hh_source.html#l00074">to_lower()</a>, <a class="el" href="scfx__rep_8cc_source.html#l01140">sc_dt::scfx_rep::to_string()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01201">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::to_string()</a>, <a class="el" href="sc__fxval_8cc_source.html#l00444">sc_dt::to_string()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l00545">sc_dt::vec_from_str()</a>, <a class="el" href="eventq_8hh_source.html#l00676">EventQueue::wakeup()</a>, <a class="el" href="sc__nbexterns_8cc_source.html#l00665">sc_dt::xor_on_help()</a>, <a class="el" href="xbar_8cc_source.html#l00077">BaseXBar::~BaseXBar()</a>, <a class="el" href="physical_8cc_source.html#l00228">PhysicalMemory::~PhysicalMemory()</a>, <a class="el" href="systemc_2core_2process_8hh_source.html#l00151">sc_gem5::Process::~Process()</a>, and <a class="el" href="datatypes_2int_2arith_2arith03_2isaac_8h_source.html#l00054">QTIsaac&lt; ALPHA &gt;::randctx::~randctx()</a>.</p>

</div>
</div>
<a id="a6af00826021005760b36569412ed04c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6af00826021005760b36569412ed04c6">&#9670;&nbsp;</a></span>sa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; ArmISA::sa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00365">365</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="syscall__emul_8hh_source.html#l02748">acceptFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01749">getsocknameFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01393">recvfromFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01458">sendtoFunc()</a>, and <a class="el" href="arm_2utility_8cc_source.html#l00828">SPAlignmentCheckEnabled()</a>.</p>

</div>
</div>
<a id="acf3c87fbcd28d47ff53cbae2a40d2d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf3c87fbcd28d47ff53cbae2a40d2d30">&#9670;&nbsp;</a></span>sa0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; ArmISA::sa0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00363">363</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00828">SPAlignmentCheckEnabled()</a>.</p>

</div>
</div>
<a id="a41f9511176cc830dac60bdcf44592f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41f9511176cc830dac60bdcf44592f31">&#9670;&nbsp;</a></span>sataRAMLatency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::sataRAMLatency</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00592">592</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a66d205fd153068513ee7c05a0a9ea22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66d205fd153068513ee7c05a0a9ea22d">&#9670;&nbsp;</a></span>sb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;39, 36&gt; ArmISA::sb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00108">108</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="sbooe_8cc_source.html#l00071">SBOOEPrefetcher::access()</a>.</p>

</div>
</div>
<a id="ac87c0e4c282cf57b5f6a466934c9802d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac87c0e4c282cf57b5f6a466934c9802d">&#9670;&nbsp;</a></span>scd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; ArmISA::scd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00303">303</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ac098387905d705c299fbfbd3db0e701c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac098387905d705c299fbfbd3db0e701c">&#9670;&nbsp;</a></span>sed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; ArmISA::sed</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00353">353</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00901">ArmISA::ArmStaticInst::checkSETENDEnabled()</a>.</p>

</div>
</div>
<a id="a349e0b397ad4a56b612a61f767bae0ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a349e0b397ad4a56b612a61f767bae0ce">&#9670;&nbsp;</a></span>sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::sel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00620">620</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="addr__range_8hh_source.html#l00406">AddrRange::contains()</a>, and <a class="el" href="intel__8254__timer_8cc_source.html#l00058">Intel8254Timer::writeControl()</a>.</p>

</div>
</div>
<a id="a9a479c5709d9986f7d8a3b9d8bbec8cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a479c5709d9986f7d8a3b9d8bbec8cb">&#9670;&nbsp;</a></span>sel2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;39, 36&gt; ArmISA::sel2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00170">170</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a87eb437bca4f99b6b20ed07c6ae64f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87eb437bca4f99b6b20ed07c6ae64f48">&#9670;&nbsp;</a></span>sevenAndFour</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;33&gt; ArmISA::sevenAndFour</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00094">94</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a149b44b40a39b59880ff549cd3f76f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a149b44b40a39b59880ff549cd3f76f08">&#9670;&nbsp;</a></span>sField</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; ArmISA::sField</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00122">122</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="aa4732a9f802bdb386b8d76cb02a6df60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4732a9f802bdb386b8d76cb02a6df60">&#9670;&nbsp;</a></span>sh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8, 7&gt; ArmISA::sh</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00629">629</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="power_2insts_2integer_8cc_source.html#l00120">PowerISA::IntShiftOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2integer_8cc_source.html#l00147">PowerISA::IntRotateOp::generateDisassembly()</a>, <a class="el" href="multiperspective__perceptron__tage__8KB_8cc_source.html#l00082">MPP_StatisticalCorrector_8KB::gPredictions()</a>, <a class="el" href="multiperspective__perceptron__tage__64KB_8cc_source.html#l00083">MPP_StatisticalCorrector_64KB::gPredictions()</a>, <a class="el" href="tage__sc__l__8KB_8cc_source.html#l00075">TAGE_SC_L_8KB_StatisticalCorrector::gPredictions()</a>, <a class="el" href="tage__sc__l__64KB_8cc_source.html#l00093">TAGE_SC_L_64KB_StatisticalCorrector::gPredictions()</a>, <a class="el" href="multiperspective__perceptron__tage__8KB_8cc_source.html#l00105">MPP_StatisticalCorrector_8KB::gUpdates()</a>, <a class="el" href="multiperspective__perceptron__tage__64KB_8cc_source.html#l00114">MPP_StatisticalCorrector_64KB::gUpdates()</a>, <a class="el" href="tage__sc__l__8KB_8cc_source.html#l00124">TAGE_SC_L_8KB_StatisticalCorrector::gUpdates()</a>, <a class="el" href="tage__sc__l__64KB_8cc_source.html#l00165">TAGE_SC_L_64KB_StatisticalCorrector::gUpdates()</a>, <a class="el" href="multiperspective__perceptron__tage__8KB_8cc_source.html#l00061">MPP_StatisticalCorrector_8KB::makeThreadHistory()</a>, <a class="el" href="multiperspective__perceptron__tage__64KB_8cc_source.html#l00059">MPP_StatisticalCorrector_64KB::makeThreadHistory()</a>, <a class="el" href="tage__sc__l__8KB_8cc_source.html#l00058">TAGE_SC_L_8KB_StatisticalCorrector::makeThreadHistory()</a>, <a class="el" href="tage__sc__l__64KB_8cc_source.html#l00070">TAGE_SC_L_64KB_StatisticalCorrector::makeThreadHistory()</a>, <a class="el" href="table__walker_8cc_source.html#l01377">ArmISA::TableWalker::memAttrsAArch64()</a>, <a class="el" href="table__walker_8cc_source.html#l01251">ArmISA::TableWalker::memAttrsLPAE()</a>, <a class="el" href="multiperspective__perceptron__tage__8KB_8cc_source.html#l00121">MPP_StatisticalCorrector_8KB::scHistoryUpdate()</a>, <a class="el" href="multiperspective__perceptron__tage__64KB_8cc_source.html#l00136">MPP_StatisticalCorrector_64KB::scHistoryUpdate()</a>, <a class="el" href="tage__sc__l__8KB_8cc_source.html#l00104">TAGE_SC_L_8KB_StatisticalCorrector::scHistoryUpdate()</a>, and <a class="el" href="tage__sc__l__64KB_8cc_source.html#l00141">TAGE_SC_L_64KB_StatisticalCorrector::scHistoryUpdate()</a>.</p>

</div>
</div>
<a id="a5c42f41daf16716d469a7b074ba3a5d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c42f41daf16716d469a7b074ba3a5d7">&#9670;&nbsp;</a></span>sh0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 13, 12 &gt; ArmISA::sh0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00471">471</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a9eea1cf6d53e3c2efcd1a1672c531124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eea1cf6d53e3c2efcd1a1672c531124">&#9670;&nbsp;</a></span>sh1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 29, 28 &gt; ArmISA::sh1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00478">478</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="stattest_8cc_source.html#l00129">StatTest::init()</a>, and <a class="el" href="stattest_8cc_source.html#l00395">StatTest::run()</a>.</p>

</div>
</div>
<a id="aeea320358b20726dfd2991a3935c12f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeea320358b20726dfd2991a3935c12f6">&#9670;&nbsp;</a></span>sha1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; ArmISA::sha1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00102">102</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a0a383747cd22f72d1baae5adf1656679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a383747cd22f72d1baae5adf1656679">&#9670;&nbsp;</a></span>sha2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; ArmISA::sha2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00101">101</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="af75e8f91298892bb508d462ddc3e051c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af75e8f91298892bb508d462ddc3e051c">&#9670;&nbsp;</a></span>sha3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;35, 32&gt; ArmISA::sha3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00097">97</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a1f1168cf4450bbca9df080baf8bc763c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f1168cf4450bbca9df080baf8bc763c">&#9670;&nbsp;</a></span>shift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6, 5&gt; ArmISA::shift</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00127">127</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="dsp_8cc_source.html#l00043">MipsISA::bitrev()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00069">divideFromConf()</a>, <a class="el" href="condcodes_8hh_source.html#l00083">findCarry()</a>, <a class="el" href="condcodes_8hh_source.html#l00095">findOverflow()</a>, <a class="el" href="fplib_8cc_source.html#l00271">fp128_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00217">fp16_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00235">fp32_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00253">fp64_normalise()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02766">sc_dt::sc_concref_r&lt; X, Y &gt;::get_cword()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02693">sc_dt::sc_concref_r&lt; X, Y &gt;::get_word()</a>, <a class="el" href="mips_2utility_8cc_source.html#l00120">MipsISA::getCondCode()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00541">MultiperspectivePerceptron::ACYCLIC::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00633">MultiperspectivePerceptron::RECENCY::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00696">MultiperspectivePerceptron::PATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00764">MultiperspectivePerceptron::MODPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00791">MultiperspectivePerceptron::GHISTPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00863">MultiperspectivePerceptron::GHISTMODPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00895">MultiperspectivePerceptron::BLURRYPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00982">MultiperspectivePerceptron::SGHISTPATH::getHash()</a>, <a class="el" href="statistical__corrector_8hh_source.html#l00086">StatisticalCorrector::SCThreadHistory::initLocalHistory()</a>, <a class="el" href="dev_2ps2_2types_8cc_source.html#l00085">Ps2::keySymToPs2()</a>, <a class="el" href="fplib_8cc_source.html#l00132">lsl128()</a>, <a class="el" href="fplib_8cc_source.html#l00096">lsl16()</a>, <a class="el" href="fplib_8cc_source.html#l00108">lsl32()</a>, <a class="el" href="fplib_8cc_source.html#l00120">lsl64()</a>, <a class="el" href="fplib_8cc_source.html#l00150">lsr128()</a>, <a class="el" href="fplib_8cc_source.html#l00102">lsr16()</a>, <a class="el" href="fplib_8cc_source.html#l00114">lsr32()</a>, <a class="el" href="fplib_8cc_source.html#l00126">lsr64()</a>, <a class="el" href="scfx__rep_8cc_source.html#l02209">sc_dt::scfx_rep::normalize()</a>, <a class="el" href="sc__concatref_8hh_source.html#l00486">sc_dt::operator&lt;&lt;()</a>, <a class="el" href="sat__counter_8hh_source.html#l00181">SatCounter::operator&lt;&lt;=()</a>, <a class="el" href="sc__concatref_8hh_source.html#l00522">sc_dt::operator&gt;&gt;()</a>, <a class="el" href="sat__counter_8hh_source.html#l00173">SatCounter::operator&gt;&gt;=()</a>, <a class="el" href="scfx__rep_8cc_source.html#l02231">sc_dt::scfx_rep::resize()</a>, <a class="el" href="crypto_8hh_source.html#l00090">ArmISA::Crypto::ror()</a>, <a class="el" href="io__controller1_8h_source.html#l00077">SC_MODULE()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02800">sc_dt::sc_concref_r&lt; X, Y &gt;::set_cword()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02727">sc_dt::sc_concref_r&lt; X, Y &gt;::set_word()</a>, <a class="el" href="scfx__rep_8cc_source.html#l00722">sc_dt::scfx_rep::to_double()</a>, <a class="el" href="scfx__rep_8cc_source.html#l00834">sc_dt::scfx_rep::to_uint64()</a>, <a class="el" href="indirect__memory_8cc_source.html#l00199">IndirectMemoryPrefetcher::trackMissIndex1()</a>, <a class="el" href="indirect__memory_8cc_source.html#l00218">IndirectMemoryPrefetcher::trackMissIndex2()</a>, and <a class="el" href="microop_8hh_source.html#l00097">X86ISA::X86MicroopBase::X86MicroopBase()</a>.</p>

</div>
</div>
<a id="a35b416a868dddc1a40eaa24e0c8a0fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35b416a868dddc1a40eaa24e0c8a0fed">&#9670;&nbsp;</a></span>shiftSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 7&gt; ArmISA::shiftSize</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00126">126</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="aa1eee0eec0da3ce0907ff255df711689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1eee0eec0da3ce0907ff255df711689">&#9670;&nbsp;</a></span>shortVectors</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27, 24&gt; ArmISA::shortVectors</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00445">445</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ae8ba8d63b5beaa2dae7e934b07f0bd82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ba8d63b5beaa2dae7e934b07f0bd82">&#9670;&nbsp;</a></span>sif</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; ArmISA::sif</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00301">301</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a821637eed8edfa7cf6d2ae82e2000933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a821637eed8edfa7cf6d2ae82e2000933">&#9670;&nbsp;</a></span>singlePrecision</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; ArmISA::singlePrecision</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00440">440</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a984eca3b4417335d47761228b03d43c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a984eca3b4417335d47761228b03d43c4">&#9670;&nbsp;</a></span>sl0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 6&gt; ArmISA::sl0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00534">534</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a9e19083178898a216b8007e5ca2e7c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e19083178898a216b8007e5ca2e7c89">&#9670;&nbsp;</a></span>sm3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;39, 36&gt; ArmISA::sm3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00096">96</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="acbd4947c535c8a876adf764d8c22876b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbd4947c535c8a876adf764d8c22876b">&#9670;&nbsp;</a></span>sm4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;43, 40&gt; ArmISA::sm4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00095">95</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a6a1845b850037f140ad2805857487ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a1845b850037f140ad2805857487ebd">&#9670;&nbsp;</a></span>smd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; ArmISA::smd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00304">304</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a815d877ec8f3ca410fe80cf9d1d034d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a815d877ec8f3ca410fe80cf9d1d034d3">&#9670;&nbsp;</a></span>snsmem</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; ArmISA::snsmem</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00129">129</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a374fc69ddc2f21b9b13d2dcdcad3531f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a374fc69ddc2f21b9b13d2dcdcad3531f">&#9670;&nbsp;</a></span>sp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; ArmISA::sp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00074">74</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2process_8cc_source.html#l00121">RiscvProcess::argsInit()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00076">Linux::ThreadInfo::curThreadInfo()</a>, <a class="el" href="hsail__code_8cc_source.html#l00418">StorageMap::findSymbol()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00432">Sparc32Process::flushWindows()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00467">Sparc64Process::flushWindows()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00041">AlphaISA::getArgument()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00048">SparcISA::getArgument()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00069">getArgument()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00767">SparcISA::SpillNNormal::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00786">SparcISA::FillNNormal::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00805">SparcISA::TrapInstruction::invoke()</a>, and <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>.</p>

</div>
</div>
<a id="ac6caa0c6163a073a613448e1084a7b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6caa0c6163a073a613448e1084a7b25">&#9670;&nbsp;</a></span>span</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23&gt; ArmISA::span</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00325">325</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="smmu__v3__transl_8cc_source.html#l01331">SMMUTranslationProcess::doReadSTE()</a>.</p>

</div>
</div>
<a id="a9099719994f2631b23687f09580847b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9099719994f2631b23687f09580847b8">&#9670;&nbsp;</a></span>specres</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::specres</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00107">107</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ab3465ca36186bca50cb6b6d14915f1d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3465ca36186bca50cb6b6d14915f1d1">&#9670;&nbsp;</a></span>specsei</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27, 24&gt; ArmISA::specsei</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00137">137</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a8ef8fc36b5eeeeb8b014b25d70f487fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ef8fc36b5eeeeb8b014b25d70f487fb">&#9670;&nbsp;</a></span>squareRoot</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 20&gt; ArmISA::squareRoot</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00444">444</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ab1b18e0fb80cdb5c2246e2ebcfb325db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1b18e0fb80cdb5c2246e2ebcfb325db">&#9670;&nbsp;</a></span>ss</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21&gt; ArmISA::ss</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00059">59</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="sc__signal_8cc_source.html#l00080">sc_gem5::ScSignalBaseBinary::_signalNegedge()</a>, <a class="el" href="sc__vector_8cc_source.html#l00075">sc_core::sc_vector_base::checkIndex()</a>, <a class="el" href="tlm__to__gem5_8cc_source.html#l00203">sc_gem5::TlmToGem5Bridge&lt; BITWIDTH &gt;::checkTransaction()</a>, <a class="el" href="lsq__unit__impl_8hh_source.html#l00113">LSQUnit&lt; Impl &gt;::completeDataAccess()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l01153">GPUCoalescer::completeHitCallback()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00098">X86ISA::X86FaultBase::describe()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00178">X86ISA::PageFault::describe()</a>, <a class="el" href="trie_8test_8cc_source.html#l00056">TrieTestData::dumpTrie()</a>, <a class="el" href="sc__in__rv_8hh_source.html#l00059">sc_core::sc_in_rv&lt; W &gt;::end_of_elaboration()</a>, <a class="el" href="sc__inout__rv_8hh_source.html#l00092">sc_core::sc_inout_rv&lt; W &gt;::end_of_elaboration()</a>, <a class="el" href="systemc_2core_2port_8cc_source.html#l00096">sc_gem5::Port::finalize()</a>, <a class="el" href="sc__event_8hh_source.html#l00270">sc_core::sc_event_finder_t&lt; sc_core::sc_signal_inout_if&lt; bool &gt; &gt;::find_event()</a>, <a class="el" href="power_2insts_2misc_8cc_source.html#l00036">PowerISA::MiscOp::generateDisassembly()</a>, <a class="el" href="standard_8cc_source.html#l00047">RiscvISA::RegOp::generateDisassembly()</a>, <a class="el" href="amo_8cc_source.html#l00048">RiscvISA::MemFenceMicro::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00046">MrsOp::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00045">ImmOp64::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00046">ArmISA::DataXImmOp::generateDisassembly()</a>, <a class="el" href="riscv_2insts_2mem_8cc_source.html#l00048">RiscvISA::Load::generateDisassembly()</a>, <a class="el" href="condition_8cc_source.html#l00036">PowerISA::CondLogicOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2branch_8cc_source.html#l00056">ArmISA::BranchImm::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00052">ArmISA::SysDC64::generateDisassembly()</a>, <a class="el" href="arch_2power_2insts_2static__inst_8cc_source.html#l00059">PowerISA::PowerStaticInst::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00083">ArmISA::BranchImm64::generateDisassembly()</a>, <a class="el" href="amo_8cc_source.html#l00063">RiscvISA::LoadReserved::generateDisassembly()</a>, <a class="el" href="riscv_2insts_2mem_8cc_source.html#l00057">RiscvISA::Store::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00094">ArmISA::SveIndexIIOp::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00046">ArmISA::SveMemVecFillSpill::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00054">RegRegImmImmOp64::generateDisassembly()</a>, <a class="el" href="amo_8cc_source.html#l00079">RiscvISA::LoadReservedMicro::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00055">ArmISA::DataXImmOnlyOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00044">PowerISA::MemDispOp::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00073">ArmISA::BranchImmCond64::generateDisassembly()</a>, <a class="el" href="condition_8cc_source.html#l00049">PowerISA::CondMoveOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00129">MsrImmOp::generateDisassembly()</a>, <a class="el" href="amo_8cc_source.html#l00089">RiscvISA::StoreCond::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00104">ArmISA::SveIndexIROp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2branch_8cc_source.html#l00047">ArmISA::BranchReg::generateDisassembly()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00269">X86ISA::X86StaticInst::generateDisassembly()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00251">SparcISA::SparcStaticInst::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00066">RegRegRegImmOp64::generateDisassembly()</a>, <a class="el" href="power_2insts_2integer_8cc_source.html#l00037">PowerISA::IntOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2branch_8cc_source.html#l00063">PowerISA::BranchPCRel::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00065">ArmISA::DataXSRegOp::generateDisassembly()</a>, <a class="el" href="amo_8cc_source.html#l00106">RiscvISA::StoreCondMicro::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00062">ArmISA::SveMemPredFillSpill::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00093">ArmISA::BranchReg64::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00138">MsrRegOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00098">ArmISA::SveLdStructSS&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00115">ArmISA::SveIndexRIOp::generateDisassembly()</a>, <a class="el" href="standard_8cc_source.html#l00057">RiscvISA::CSROp::generateDisassembly()</a>, <a class="el" href="amo_8cc_source.html#l00117">RiscvISA::AtomicMemOp::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00103">ArmISA::BranchRet64::generateDisassembly()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00081">ArmISA::RfeOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00074">ArmISA::DataXERegOp::generateDisassembly()</a>, <a class="el" href="microop_8hh_source.html#l00114">X86ISA::X86MicroopBase::generateDisassembly()</a>, <a class="el" href="amo_8cc_source.html#l00134">RiscvISA::AtomicMemOpMicro::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00127">ArmISA::SveIndexRROp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00148">MrrcOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2integer_8cc_source.html#l00084">PowerISA::IntImmOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2branch_8cc_source.html#l00065">ArmISA::BranchRegReg::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00114">ArmISA::BranchEret64::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00078">ArmISA::SveContigMemSS::generateDisassembly()</a>, <a class="el" href="power_2insts_2branch_8cc_source.html#l00087">PowerISA::BranchNonPCRel::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00083">ArmISA::DataX1RegOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00074">ArmISA::SvePredCountOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00161">McrrOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2integer_8cc_source.html#l00120">PowerISA::IntShiftOp::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00123">ArmISA::BranchImmReg64::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00094">ArmISA::DataX1RegImmOp::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00091">ArmISA::MemoryImm64::generateDisassembly()</a>, <a class="el" href="sve__mem_8cc_source.html#l00097">ArmISA::SveContigMemSI::generateDisassembly()</a>, <a class="el" href="floating_8cc_source.html#l00036">PowerISA::FloatOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00174">ImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00060">ArmISA::SvePredCountPredOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00106">ArmISA::SrsOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00106">ArmISA::DataX1Reg2ImmOp::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00102">ArmISA::MemoryDImm64::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00183">RegImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00140">ArmISA::SveWhileOp::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00338">MiscRegImmOp64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00135">ArmISA::BranchImmImmReg64::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00170">ArmISA::SveStStructSS&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="power_2insts_2integer_8cc_source.html#l00147">PowerISA::IntRotateOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00118">ArmISA::DataX2RegOp::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00118">ArmISA::MemoryDImmEx64::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00158">ArmISA::SveCompTermOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00193">RegRegOp::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00349">MiscRegRegImmOp64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00136">ArmISA::MemoryPreIndex64::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00169">ArmISA::SveUnaryPredOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00131">ArmISA::DataX2RegImmOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00302">RegImmRegOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00621">ArmISA::ArmStaticInst::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00361">RegMiscRegImmOp64::generateDisassembly()</a>, <a class="el" href="power_2insts_2branch_8cc_source.html#l00109">PowerISA::BranchPCRelCond::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00145">ArmISA::MemoryPostIndex64::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00182">ArmISA::SveUnaryUnpredOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00145">ArmISA::DataX3RegOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00204">RegRegRegImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00193">ArmISA::SveUnaryWideImmUnpredOp::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00156">ArmISA::MemoryReg64::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00160">ArmISA::DataXCondCompImmOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00218">RegRegRegRegOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2branch_8cc_source.html#l00135">PowerISA::BranchNonPCRelCond::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00166">ArmISA::MemoryRaw64::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00205">ArmISA::SveUnaryWideImmPredOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00242">ArmISA::SveLdStructSI&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00173">ArmISA::DataXCondCompRegOp::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00175">ArmISA::MemoryEx64::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00233">RegRegRegOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00065">ArmISA::PredImmOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2branch_8cc_source.html#l00161">PowerISA::BranchRegCond::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00220">ArmISA::SveBinImmUnpredConstrOp::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00189">ArmISA::MemoryLiteral64::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00188">ArmISA::DataXCondSelOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01550">ArmISA::MicroSetPCCPSR::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00246">RegRegImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00234">ArmISA::SveBinImmPredOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00048">ArmISA::PredIntOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01571">ArmISA::MicroIntMov::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00258">MiscRegRegImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00249">ArmISA::SveBinWideImmUnpredOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00079">ArmISA::DataImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00263">ArmISA::SveBinDestrPredOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00269">RegMiscRegImmOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01524">ArmISA::MicroIntImmOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00088">ArmISA::DataRegOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00315">ArmISA::SveStStructSI&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00279">ArmISA::SveBinConstrPredOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00280">RegImmImmOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01537">ArmISA::MicroIntImmXOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00097">ArmISA::DataRegRegOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00298">ArmISA::SveBinUnpredOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00290">RegRegImmImmOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01582">ArmISA::MicroIntOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00311">ArmISA::SveBinIdxUnpredOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01559">ArmISA::MicroIntRegXOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00313">RegImmRegShiftOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00328">ArmISA::SvePredLogicalOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00106">ArmISA::PredMacroOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2mem_8hh_source.html#l00376">ArmISA::MemoryOffset&lt; Base &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00347">ArmISA::SvePredBinPermOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00360">ArmISA::SveCmpOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01595">ArmISA::MicroMemOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00375">ArmISA::SveCmpImmOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00414">ArmISA::SveIndexedMemVI&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01612">ArmISA::MicroMemPairOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2mem_8hh_source.html#l00426">ArmISA::MemoryPreIndex&lt; Base &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00390">ArmISA::SveTerPredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00405">ArmISA::SveTerImmUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00421">ArmISA::SveReducOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00435">ArmISA::SveOrdReducOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2mem_8hh_source.html#l00476">ArmISA::MemoryPostIndex&lt; Base &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00451">ArmISA::SvePtrueOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00465">ArmISA::SveIntCmpOp::generateDisassembly()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00518">ArmISA::SveIndexedMemSV&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00485">ArmISA::SveIntCmpImmOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00501">ArmISA::SveAdrOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00525">ArmISA::SveElemCountOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00553">ArmISA::SvePartBrkOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00567">ArmISA::SvePartBrkPropOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00583">ArmISA::SveSelectOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00609">ArmISA::SveUnaryPredPredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00623">ArmISA::SveTblOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00637">ArmISA::SveUnpackOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00649">ArmISA::SvePredTestOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00661">ArmISA::SvePredUnaryWImplicitSrcOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00671">ArmISA::SvePredUnaryWImplicitSrcPredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00684">ArmISA::SvePredUnaryWImplicitDstOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00694">ArmISA::SveWImplicitSrcDstOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00703">ArmISA::SveBinImmUnpredDestrOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00719">ArmISA::SveBinImmIdxUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00734">ArmISA::SveUnarySca2VecUnpredOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00750">ArmISA::SveDotProdIdxOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00767">ArmISA::SveDotProdOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00781">ArmISA::SveComplexOp::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00801">ArmISA::SveComplexIdxOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00049">ArmISA::FpCondCompRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00064">ArmISA::FpCondSelOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00080">ArmISA::FpRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00091">ArmISA::FpRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00101">ArmISA::FpRegRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00113">ArmISA::FpRegRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00126">ArmISA::FpRegRegRegCondOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00141">ArmISA::FpRegRegRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00156">ArmISA::FpRegRegRegImmOp::generateDisassembly()</a>, <a class="el" href="cpu_2kvm_2base_8cc_source.html#l00919">BaseKvmCPU::getAndFormatOneReg()</a>, <a class="el" href="lds__state_8cc_source.html#l00186">LdsState::getDynInstr()</a>, <a class="el" href="thermal__domain_8hh_source.html#l00082">ThermalDomain::getNode()</a>, <a class="el" href="logging_8hh_source.html#l00096">Logger::print()</a>, <a class="el" href="linux_2events_8cc_source.html#l00064">Linux::DebugPrintkEvent::process()</a>, <a class="el" href="lds__state_8cc_source.html#l00277">LdsState::process()</a>, <a class="el" href="sc__port_8cc_source.html#l00099">sc_core::sc_port_base::report_error()</a>, <a class="el" href="sc__vector_8cc_source.html#l00098">sc_core::sc_vector_base::reportEmpty()</a>, <a class="el" href="sc__lv__base_8cc_source.html#l00065">sc_dt::sc_proxy_out_of_bounds()</a>, <a class="el" href="sc__spawn_8cc_source.html#l00141">sc_core::sc_spawn_options::set_stack_size()</a>, <a class="el" href="tracefile_8cc_source.html#l00058">sc_gem5::TraceFile::set_time_unit()</a>, <a class="el" href="thermal__domain_8cc_source.html#l00066">ThermalDomain::setSubSystem()</a>, <a class="el" href="cprintf_8test_8cc_source.html#l00158">TEST()</a>, <a class="el" href="bitunion_8test_8cc_source.html#l00274">TEST_F()</a>, <a class="el" href="sc__time_8cc_source.html#l00134">sc_core::sc_time::to_string()</a>, <a class="el" href="sc__length__param_8cc_source.html#l00069">sc_dt::sc_length_param::to_string()</a>, <a class="el" href="sc__fxtype__params_8cc_source.html#l00065">sc_dt::sc_fxtype_params::to_string()</a>, and <a class="el" href="sc__time_8cc_source.html#l00449">sc_core::sc_time_tuple::to_string()</a>.</p>

</div>
</div>
<a id="a5772846f26f9e7b4f24559c3564e2e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5772846f26f9e7b4f24559c3564e2e8e">&#9670;&nbsp;</a></span>st</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 11 &gt; ArmISA::st</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00154">154</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="stattest_8cc_source.html#l00122">__stattest()</a>, <a class="el" href="cp__annotate_8hh_source.html#l00121">CPA::hwWe()</a>, <a class="el" href="output_8cc_source.html#l00268">OutputDirectory::isFile()</a>, <a class="el" href="ecoff__object_8cc_source.html#l00141">EcoffObject::loadLocalSymbols()</a>, <a class="el" href="eventq_8hh_source.html#l00611">EventQueue::name()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, and <a class="el" href="o3_2lsq_8hh_source.html#l00503">LSQ&lt; Impl &gt;::LSQRequest::senderState()</a>.</p>

</div>
</div>
<a id="a5f2fa736ead4cd563dc7856cf712464f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f2fa736ead4cd563dc7856cf712464f">&#9670;&nbsp;</a></span>StackPointerReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::StackPointerReg = <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188">INTREG_SP</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00121">121</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00069">getArgument()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00296">ArmISA::ArmStaticInst::printIntReg()</a>.</p>

</div>
</div>
<a id="ab7583452c2328b9aaf5982ce3225554a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7583452c2328b9aaf5982ce3225554a">&#9670;&nbsp;</a></span>status</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5, 0&gt; ArmISA::status</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00396">396</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l01764">FullO3CPU&lt; O3CPUImpl &gt;::addThreadToExitingList()</a>, <a class="el" href="arch_2mips_2faults_8hh_source.html#l00090">MipsISA::MipsFaultBase::base()</a>, <a class="el" href="evs_8cc_source.html#l00110">FastModel::ScxEvsCortexA76&lt; Types &gt;::before_end_of_elaboration()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01327">bindFunc()</a>, <a class="el" href="mips_2interrupts_8cc_source.html#l00110">MipsISA::Interrupts::checkInterrupts()</a>, <a class="el" href="fd__array_8cc_source.html#l00334">FDArray::closeFDEntry()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00165">MipsISA::ISA::configCP()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01369">connectFunc()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l01092">FullO3CPU&lt; O3CPUImpl &gt;::drainResume()</a>, <a class="el" href="ide__ctrl_8hh_source.html#l00066">IdeController::EndBitUnion()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00101">exitImpl()</a>, <a class="el" href="mt_8hh_source.html#l00171">MipsISA::forkThread()</a>, <a class="el" href="mips_2interrupts_8cc_source.html#l00133">MipsISA::Interrupts::getInterrupt()</a>, <a class="el" href="dev_2virtio_2base_8hh_source.html#l00807">VirtIODeviceBase::getQueueSize()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01749">getsocknameFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01706">getsockoptFunc()</a>, <a class="el" href="riscv_2interrupts_8hh_source.html#l00076">RiscvISA::Interrupts::globalMask()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00054">RiscvISA::RiscvFault::invoke()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00141">RiscvISA::Reset::invoke()</a>, <a class="el" href="arch_2mips_2faults_8cc_source.html#l00147">MipsISA::ResetFault::invoke()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00681">ioctlFunc()</a>, <a class="el" href="compute__unit_8cc_source.html#l01766">ComputeUnit::isSimdDone()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01351">listenFunc()</a>, <a class="el" href="Sequencer_8cc_source.html#l00517">Sequencer::makeRequest()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l00694">GPUCoalescer::makeRequest()</a>, <a class="el" href="arch_2mips_2faults_8hh_source.html#l00281">MipsISA::TlbRefillFault::offset()</a>, <a class="el" href="block_8cc_source.html#l00126">VirtIOBlock::RequestQueue::onNotifyDescriptor()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l01340">IGbE::RxDescCache::pktComplete()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01061">pollFunc()</a>, <a class="el" href="uart8250_8cc_source.html#l00050">Uart8250::processIntrEvent()</a>, <a class="el" href="kmi_8cc_source.html#l00063">Pl050::read()</a>, <a class="el" href="semihosting_8cc_source.html#l00270">ArmSemihosting::readString()</a>, <a class="el" href="compute__unit_8cc_source.html#l00366">ComputeUnit::ReadyWorkgroup()</a>, <a class="el" href="mouse_8cc_source.html#l00058">PS2Mouse::recv()</a>, <a class="el" href="gem5__to__tlm_8cc_source.html#l00284">sc_gem5::Gem5ToTlmBridge&lt; BITWIDTH &gt;::recvTimingReq()</a>, <a class="el" href="condition__register__state_8hh_source.html#l00083">ConditionRegisterState::regBusy()</a>, <a class="el" href="vector__register__file_8cc_source.html#l00089">VectorRegisterFile::regBusy()</a>, <a class="el" href="vector__register__file_8cc_source.html#l00077">VectorRegisterFile::regNxtBusy()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01218">rmdirFunc()</a>, <a class="el" href="sinic_8cc_source.html#l00695">Sinic::Device::rxKick()</a>, <a class="el" href="tlm__to__gem5_8cc_source.html#l00119">sc_gem5::TlmToGem5Bridge&lt; BITWIDTH &gt;::sendBeginResp()</a>, <a class="el" href="tlm__to__gem5_8cc_source.html#l00107">sc_gem5::TlmToGem5Bridge&lt; BITWIDTH &gt;::sendEndReq()</a>, <a class="el" href="mouse_8cc_source.html#l00153">PS2Mouse::serialize()</a>, <a class="el" href="kmi_8cc_source.html#l00209">Pl050::serialize()</a>, <a class="el" href="ide__ctrl_8cc_source.html#l00567">IdeController::serialize()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00401">VirtIODeviceBase::setDeviceStatus()</a>, <a class="el" href="arch_2mips_2faults_8cc_source.html#l00103">MipsISA::MipsFaultBase::setExceptionState()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01819">setsockoptFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02390">socketpairFunc()</a>, <a class="el" href="drain_8cc_source.html#l00063">DrainManager::tryDrain()</a>, <a class="el" href="mouse_8cc_source.html#l00163">PS2Mouse::unserialize()</a>, <a class="el" href="kmi_8cc_source.html#l00218">Pl050::unserialize()</a>, <a class="el" href="ide__ctrl_8cc_source.html#l00610">IdeController::unserialize()</a>, <a class="el" href="mt_8hh_source.html#l00305">MipsISA::updateStatusView()</a>, <a class="el" href="mt_8hh_source.html#l00323">MipsISA::updateTCStatusView()</a>, <a class="el" href="cpu_2minor_2cpu_8cc_source.html#l00169">MinorCPU::wakeup()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l01720">FullO3CPU&lt; O3CPUImpl &gt;::wakeup()</a>, <a class="el" href="pci_8cc_source.html#l00149">PciVirtIO::write()</a>, and <a class="el" href="cpu_2thread__context_8hh_source.html#l00122">ThreadContext::~ThreadContext()</a>.</p>

</div>
</div>
<a id="ad5edb3e90eed952adc814cb7720efd92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5edb3e90eed952adc814cb7720efd92">&#9670;&nbsp;</a></span>stride</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21, 20&gt; ArmISA::stride</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00420">420</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="vfp_8cc_source.html#l01157">ArmISA::VfpMacroOp::addStride()</a>, <a class="el" href="access__map__pattern__matching_8cc_source.html#l00154">AccessMapPatternMatching::calculatePrefetch()</a>, <a class="el" href="signature__path_8cc_source.html#l00226">SignaturePathPrefetcher::calculatePrefetch()</a>, <a class="el" href="access__map__pattern__matching_8hh_source.html#l00140">AccessMapPatternMatching::checkCandidate()</a>, <a class="el" href="signature__path_8hh_source.html#l00121">SignaturePathPrefetcher::PatternEntry::findStride()</a>, <a class="el" href="signature__path_8cc_source.html#l00067">SignaturePathPrefetcher::PatternEntry::getStrideEntry()</a>, <a class="el" href="Prefetcher_8cc_source.html#l00289">Prefetcher::initializeStream()</a>, <a class="el" href="sbooe_8cc_source.html#l00057">SBOOEPrefetcher::Sandbox::insert()</a>, <a class="el" href="queued_8cc_source.html#l00352">QueuedPrefetcher::insert()</a>, <a class="el" href="Address_8cc_source.html#l00061">makeNextStrideAddress()</a>, <a class="el" href="table__walker_8hh_source.html#l00511">ArmISA::TableWalker::LongDescriptor::nextDescAddr()</a>, <a class="el" href="vfp_8cc_source.html#l01170">ArmISA::VfpMacroOp::nextIdxs()</a>, <a class="el" href="Prefetcher_8cc_source.html#l00140">Prefetcher::observeMiss()</a>, <a class="el" href="table__walker_8cc_source.html#l00753">ArmISA::TableWalker::processWalkAArch64()</a>, <a class="el" href="compute__unit_8cc_source.html#l01069">ComputeUnit::DTLBPort::recvTimingResp()</a>, <a class="el" href="Prefetcher_8hh_source.html#l00109">Prefetcher::setController()</a>, <a class="el" href="signature__path_8hh_source.html#l00150">SignaturePathPrefetcher::updateSignature()</a>, and <a class="el" href="vfp_8hh_source.html#l00465">ArmISA::VfpMacroOp::VfpMacroOp()</a>.</p>

</div>
</div>
<a id="ae27d7c10d7e843a615e46e95d27b1fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae27d7c10d7e843a615e46e95d27b1fb2">&#9670;&nbsp;</a></span>subArchDefined</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29, 0&gt; ArmISA::subArchDefined</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00435">435</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a6e21f7bcd2eebcd2e7beafb2de363603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e21f7bcd2eebcd2e7beafb2de363603">&#9670;&nbsp;</a></span>sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;35, 32&gt; ArmISA::sve</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00171">171</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ada40fe730f0251266c90c0e820f1b6f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada40fe730f0251266c90c0e820f1b6f7">&#9670;&nbsp;</a></span>sveLen</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;59, 56&gt; ArmISA::sveLen</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00077">77</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a6c2ec4c078786d1376330f84cee7af6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c2ec4c078786d1376330f84cee7af6a">&#9670;&nbsp;</a></span>sw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; ArmISA::sw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00350">350</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="af01e82142f01d3e426562898c0850e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af01e82142f01d3e426562898c0850e96">&#9670;&nbsp;</a></span>swio</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; ArmISA::swio</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00271">271</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a5dcb819969d201873a1dddaf124fd587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dcb819969d201873a1dddaf124fd587">&#9670;&nbsp;</a></span>SyscallNumReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::SyscallNumReg = <a class="el" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00127">127</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a6fd82dbf1492273d3319906497dd7f23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fd82dbf1492273d3319906497dd7f23">&#9670;&nbsp;</a></span>SyscallPseudoReturnReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::SyscallPseudoReturnReg = <a class="el" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00128">128</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a094ef26f832e64d56cfe12ccf3a17823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a094ef26f832e64d56cfe12ccf3a17823">&#9670;&nbsp;</a></span>SyscallSuccessReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::SyscallSuccessReg = <a class="el" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00129">129</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="aff45985b1b166a9f9a61198992af819f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff45985b1b166a9f9a61198992af819f">&#9670;&nbsp;</a></span>t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; ArmISA::t</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00070">70</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="mem_2cache_2prefetch_2base_8cc_source.html#l00259">BasePrefetcher::addTLB()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l00473">tlm_utils::simple_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::b2nb_thread()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l01067">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::b2nb_thread()</a>, <a class="el" href="tlm__utils_2passthrough__target__socket_8h_source.html#l00173">tlm_utils::passthrough_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process::b_transport()</a>, <a class="el" href="tlm__utils_2multi__socket__bases_8h_source.html#l00200">tlm_utils::callback_binder_fw&lt; tlm::tlm_base_protocol_types &gt;::b_transport()</a>, <a class="el" href="tlm__utils_2passthrough__target__socket_8h_source.html#l00426">tlm_utils::passthrough_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process::b_transport()</a>, <a class="el" href="ExplicitATTarget_8h_source.html#l00109">ExplicitATTarget::beginResponse()</a>, <a class="el" href="SimpleATTarget2_8h_source.html#l00127">SimpleATTarget2::beginResponse()</a>, <a class="el" href="SimpleATTarget1_8h_source.html#l00151">SimpleATTarget1::beginResponse()</a>, <a class="el" href="bitunion_8hh_source.html#l00425">BitfieldBackend::bitfieldBackendPrinter()</a>, <a class="el" href="MultiSocketSimpleSwitchAT_8h_source.html#l00239">MultiSocketSimpleSwitchAT::bwPEQcb()</a>, <a class="el" href="tage__sc__l_8cc_source.html#l00128">TAGE_SC_L_TAGE::calculateIndicesAndTags()</a>, <a class="el" href="sc__spawn_8hh_source.html#l00058">sc_gem5::ProcessObjFuncWrapper&lt; T &gt;::call()</a>, <a class="el" href="sc__spawn_8hh_source.html#l00069">sc_gem5::ProcessObjRetFuncWrapper&lt; T, R &gt;::call()</a>, <a class="el" href="tracefile_8hh_source.html#l00079">sc_gem5::TraceVal&lt; bool, VcdTraceValBase &gt;::check()</a>, <a class="el" href="tracefile_8hh_source.html#l00166">sc_gem5::TraceValFxnumBase&lt;::sc_dt::sc_fxnum_fast, Base &gt;::check()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l00791">IGbE::chkInterrupt()</a>, <a class="el" href="SimpleATInitiator1_8h_source.html#l00078">SimpleATInitiator1::SimplePool::claim()</a>, <a class="el" href="SimpleATInitiator2_8h_source.html#l00078">SimpleATInitiator2::SimplePool::claim()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00083">SparcISA::TLB::clearUsedBits()</a>, <a class="el" href="queued_8cc_source.html#l00053">QueuedPrefetcher::DeferredPacket::createPkt()</a>, <a class="el" href="cpu_2simple_2timing_8hh_source.html#l00179">TimingSimpleCPU::TimingCPUPort::TickEvent::description()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00955">FullO3CPU&lt; O3CPUImpl &gt;::drain()</a>, <a class="el" href="hdlcd_8cc_source.html#l00680">HDLcd::PixelPump::dumpSettings()</a>, <a class="el" href="SimpleATTarget1_8h_source.html#l00123">SimpleATTarget1::endRequest()</a>, <a class="el" href="SimpleATInitiator1_8h_source.html#l00295">SimpleATInitiator1::endResponse()</a>, <a class="el" href="tracefile_8hh_source.html#l00075">sc_gem5::TraceVal&lt; bool, VcdTraceValBase &gt;::finalize()</a>, <a class="el" href="tracefile_8hh_source.html#l00157">sc_gem5::TraceValFxnumBase&lt;::sc_dt::sc_fxnum_fast, Base &gt;::finalize()</a>, <a class="el" href="packet_8hh_source.html#l00510">Packet::findNextSenderState()</a>, <a class="el" href="SimpleATInitiator1_8h_source.html#l00088">SimpleATInitiator1::SimplePool::free()</a>, <a class="el" href="SimpleATInitiator2_8h_source.html#l00088">SimpleATInitiator2::SimplePool::free()</a>, <a class="el" href="sc__time_8cc_source.html#l00222">sc_core::sc_time::from_seconds()</a>, <a class="el" href="sc__time_8cc_source.html#l00212">sc_core::sc_time::from_value()</a>, <a class="el" href="MultiSocketSimpleSwitchAT_8h_source.html#l00290">MultiSocketSimpleSwitchAT::fwPEQcb()</a>, <a class="el" href="gem5__to__tlm_8hh_source.html#l00185">sc_gem5::Gem5ToTlmBridge&lt; BITWIDTH &gt;::getAddrRanges()</a>, <a class="el" href="Sequencer_8hh_source.html#l00147">Sequencer::getFirstResponseToCompletionDelayHist()</a>, <a class="el" href="GPUCoalescer_8hh_source.html#l00221">GPUCoalescer::getFirstResponseToCompletionDelayHist()</a>, <a class="el" href="Sequencer_8hh_source.html#l00143">Sequencer::getForwardRequestToFirstResponseHist()</a>, <a class="el" href="GPUCoalescer_8hh_source.html#l00217">GPUCoalescer::getForwardRequestToFirstResponseHist()</a>, <a class="el" href="Sequencer_8hh_source.html#l00117">Sequencer::getHitMachLatencyHist()</a>, <a class="el" href="Sequencer_8hh_source.html#l00114">Sequencer::getHitTypeLatencyHist()</a>, <a class="el" href="Sequencer_8hh_source.html#l00120">Sequencer::getHitTypeMachLatencyHist()</a>, <a class="el" href="Sequencer_8hh_source.html#l00150">Sequencer::getIncompleteTimes()</a>, <a class="el" href="Sequencer_8hh_source.html#l00139">Sequencer::getInitialToForwardDelayHist()</a>, <a class="el" href="GPUCoalescer_8hh_source.html#l00213">GPUCoalescer::getInitialToForwardDelayHist()</a>, <a class="el" href="Sequencer_8hh_source.html#l00135">Sequencer::getIssueToInitialDelayHist()</a>, <a class="el" href="GPUCoalescer_8hh_source.html#l00209">GPUCoalescer::getIssueToInitialDelayHist()</a>, <a class="el" href="Sequencer_8hh_source.html#l00128">Sequencer::getMissMachLatencyHist()</a>, <a class="el" href="GPUCoalescer_8hh_source.html#l00202">GPUCoalescer::getMissMachLatencyHist()</a>, <a class="el" href="Sequencer_8hh_source.html#l00125">Sequencer::getMissTypeLatencyHist()</a>, <a class="el" href="GPUCoalescer_8hh_source.html#l00199">GPUCoalescer::getMissTypeLatencyHist()</a>, <a class="el" href="Sequencer_8hh_source.html#l00132">Sequencer::getMissTypeMachLatencyHist()</a>, <a class="el" href="GPUCoalescer_8hh_source.html#l00206">GPUCoalescer::getMissTypeMachLatencyHist()</a>, <a class="el" href="Sequencer_8hh_source.html#l00110">Sequencer::getTypeLatencyHist()</a>, <a class="el" href="GPUCoalescer_8hh_source.html#l00194">GPUCoalescer::getTypeLatencyHist()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00948">MultiperspectivePerceptron::RECENCYPOS::hash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00232">MultiperspectivePerceptron::HistorySpec::HistorySpec()</a>, <a class="el" href="cp__annotate_8hh_source.html#l00121">CPA::hwWe()</a>, <a class="el" href="tlm__utils_2tlm__quantumkeeper_8h_source.html#l00065">tlm_utils::tlm_quantumkeeper::inc()</a>, <a class="el" href="sc__inout_8hh_source.html#l00095">sc_core::sc_inout&lt; sc_dt::sc_lv&lt; W &gt; &gt;::initialize()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00198">SparcISA::TLB::lookup()</a>, <a class="el" href="scfx__rep_8cc_source.html#l01420">sc_dt::multiply()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l00440">tlm_utils::simple_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::nb2b_thread()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l01032">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::nb2b_thread()</a>, <a class="el" href="put__get__imp_8hh_source.html#l00057">tlm::tlm_put_get_imp&lt; RSP, REQ &gt;::nb_can_get()</a>, <a class="el" href="put__get__imp_8hh_source.html#l00076">tlm::tlm_put_get_imp&lt; RSP, REQ &gt;::nb_can_peek()</a>, <a class="el" href="put__get__imp_8hh_source.html#l00043">tlm::tlm_put_get_imp&lt; RSP, REQ &gt;::nb_can_put()</a>, <a class="el" href="fifo__peek_8hh_source.html#l00075">tlm::tlm_fifo&lt; T &gt;::nb_poke()</a>, <a class="el" href="tlm__utils_2simple__initiator__socket_8h_source.html#l00117">tlm_utils::simple_initiator_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process::nb_transport_bw()</a>, <a class="el" href="tlm__utils_2simple__initiator__socket_8h_source.html#l00276">tlm_utils::simple_initiator_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process::nb_transport_bw()</a>, <a class="el" href="tlm__utils_2multi__socket__bases_8h_source.html#l00306">tlm_utils::callback_binder_bw&lt; tlm::tlm_base_protocol_types &gt;::nb_transport_bw()</a>, <a class="el" href="tlm__utils_2passthrough__target__socket_8h_source.html#l00159">tlm_utils::passthrough_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process::nb_transport_fw()</a>, <a class="el" href="tlm__utils_2multi__socket__bases_8h_source.html#l00185">tlm_utils::callback_binder_fw&lt; tlm::tlm_base_protocol_types &gt;::nb_transport_fw()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l00262">tlm_utils::simple_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::nb_transport_fw()</a>, <a class="el" href="tlm__utils_2passthrough__target__socket_8h_source.html#l00412">tlm_utils::passthrough_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process::nb_transport_fw()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l00856">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::nb_transport_fw()</a>, <a class="el" href="generic__timer_8hh_source.html#l00174">ArchTimer::offset()</a>, <a class="el" href="put__get__imp_8hh_source.html#l00063">tlm::tlm_put_get_imp&lt; RSP, REQ &gt;::ok_to_get()</a>, <a class="el" href="put__get__imp_8hh_source.html#l00082">tlm::tlm_put_get_imp&lt; RSP, REQ &gt;::ok_to_peek()</a>, <a class="el" href="put__get__imp_8hh_source.html#l00048">tlm::tlm_put_get_imp&lt; RSP, REQ &gt;::ok_to_put()</a>, <a class="el" href="circular__queue_8hh_source.html#l00341">CircularQueue&lt; T &gt;::iterator::operator+()</a>, <a class="el" href="circular__queue_8hh_source.html#l00273">CircularQueue&lt; T &gt;::iterator::operator++()</a>, <a class="el" href="circular__queue_8hh_source.html#l00354">CircularQueue&lt; T &gt;::iterator::operator-()</a>, <a class="el" href="circular__queue_8hh_source.html#l00315">CircularQueue&lt; T &gt;::iterator::operator--()</a>, <a class="el" href="circular__queue_8hh_source.html#l00326">CircularQueue&lt; T &gt;::iterator::operator-=()</a>, <a class="el" href="queued_8hh_source.html#l00095">QueuedPrefetcher::DeferredPacket::operator&lt;=()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l01151">sc_dt::sc_subref&lt; X &gt;::operator=()</a>, <a class="el" href="traffic__gen_8cc_source.html#l00135">TrafficGen::parseConfig()</a>, <a class="el" href="circular__buffer_8hh_source.html#l00056">tlm::circular_buffer&lt; T &gt;::poke_data()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00617">BaseDynInst&lt; Impl &gt;::popResult()</a>, <a class="el" href="sparc_2pagetable_8hh_source.html#l00098">SparcISA::PageTableEntry::populate()</a>, <a class="el" href="mshr_8cc_source.html#l00106">MSHR::TargetList::populateFlags()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l00695">IGbE::postInterrupt()</a>, <a class="el" href="write__queue__entry_8cc_source.html#l00081">WriteQueueEntry::TargetList::print()</a>, <a class="el" href="mshr_8cc_source.html#l00226">MSHR::TargetList::print()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="mshr_8cc_source.html#l00530">MSHR::promoteDeferredTargets()</a>, <a class="el" href="mshr_8cc_source.html#l00592">MSHR::promoteReadable()</a>, <a class="el" href="mshr_8cc_source.html#l00613">MSHR::promoteWritable()</a>, <a class="el" href="list_8hh_source.html#l00074">sc_gem5::NodeList&lt; Process &gt;::pushFirst()</a>, <a class="el" href="list_8hh_source.html#l00091">sc_gem5::NodeList&lt; Process &gt;::pushLast()</a>, <a class="el" href="python_2pybind11_2core_8cc_source.html#l00206">pybind_init_core()</a>, <a class="el" href="python_2pybind11_2event_8cc_source.html#l00105">pybind_init_event()</a>, <a class="el" href="circular__buffer_8hh_source.html#l00175">tlm::circular_buffer&lt; T &gt;::read()</a>, <a class="el" href="sc__fifo_8hh_source.html#l00102">sc_core::sc_fifo&lt; T &gt;::read()</a>, <a class="el" href="rv__ctrl_8cc_source.html#l00304">RealViewTemperatureSensor::read()</a>, <a class="el" href="serial__link_8cc_source.html#l00165">SerialLink::SerialLinkSlavePort::recvTimingReq()</a>, <a class="el" href="serial__link_8cc_source.html#l00132">SerialLink::SerialLinkMasterPort::recvTimingResp()</a>, <a class="el" href="eventq_8cc_source.html#l00361">EventQueue::replaceHead()</a>, <a class="el" href="mshr_8cc_source.html#l00171">MSHR::TargetList::replaceUpgrades()</a>, <a class="el" href="SimpleBusAT_8h_source.html#l00099">SimpleBusAT&lt; NR_OF_INITIATORS, NR_OF_TARGETS &gt;::RequestThread()</a>, <a class="el" href="SimpleBusAT_8h_source.html#l00168">SimpleBusAT&lt; NR_OF_INITIATORS, NR_OF_TARGETS &gt;::ResponseThread()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01107">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::reverse()</a>, <a class="el" href="SimpleLTInitiator2_8h_source.html#l00123">SimpleLTInitiator2::run()</a>, <a class="el" href="SimpleLTInitiator3_8h_source.html#l00123">SimpleLTInitiator3::run()</a>, <a class="el" href="SimpleLTInitiator1_8h_source.html#l00127">SimpleLTInitiator1::run()</a>, <a class="el" href="SimpleLTInitiator__ext_8h_source.html#l00133">SimpleLTInitiator_ext::run()</a>, <a class="el" href="SimpleLTInitiator1__DMI_8h_source.html#l00134">SimpleLTInitiator1_dmi::run()</a>, <a class="el" href="CoreDecouplingLTInitiator_8h_source.html#l00136">CoreDecouplingLTInitiator::run()</a>, <a class="el" href="SimpleLTInitiator3__DMI_8h_source.html#l00142">SimpleLTInitiator3_dmi::run()</a>, <a class="el" href="SimpleLTInitiator2__DMI_8h_source.html#l00144">SimpleLTInitiator2_dmi::run()</a>, <a class="el" href="SimpleATInitiator2_8h_source.html#l00179">SimpleATInitiator2::run()</a>, <a class="el" href="SimpleATInitiator1_8h_source.html#l00183">SimpleATInitiator1::run()</a>, <a class="el" href="event_8hh_source.html#l00069">sc_gem5::Event::sc_event()</a>, <a class="el" href="misc_2synth_2scflow_2t_2test_8h_source.html#l00042">SC_MODULE()</a>, <a class="el" href="Consumer_8cc_source.html#l00040">Consumer::scheduleEventAbsolute()</a>, <a class="el" href="serialize_8cc_source.html#l00190">Serializable::serializeAll()</a>, <a class="el" href="global__quantum_8hh_source.html#l00055">tlm::tlm_global_quantum::set()</a>, <a class="el" href="tlm__utils_2tlm__quantumkeeper_8h_source.html#l00070">tlm_utils::tlm_quantumkeeper::set()</a>, <a class="el" href="tlm__utils_2tlm__quantumkeeper_8h_source.html#l00094">tlm_utils::tlm_quantumkeeper::set_and_sync()</a>, <a class="el" href="dmi_8hh_source.html#l00084">tlm::tlm_dmi::set_read_latency()</a>, <a class="el" href="dmi_8hh_source.html#l00085">tlm::tlm_dmi::set_write_latency()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00335">CheckerCPU::setScalarResult()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00631">BaseDynInst&lt; Impl &gt;::setScalarResult()</a>, <a class="el" href="associative__set_8hh_source.html#l00089">TaggedEntry::setTag()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00351">CheckerCPU::setVecElemResult()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00651">BaseDynInst&lt; Impl &gt;::setVecElemResult()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00359">CheckerCPU::setVecPredResult()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00661">BaseDynInst&lt; Impl &gt;::setVecPredResult()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00343">CheckerCPU::setVecResult()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00641">BaseDynInst&lt; Impl &gt;::setVecResult()</a>, <a class="el" href="linear__solver_8cc_source.html#l00043">LinearSystem::solve()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00505">BaseCPU::suspendContext()</a>, <a class="el" href="systemc_2core_2process_8cc_source.html#l00061">sc_gem5::BuiltinExceptionWrapper&lt; T &gt;::throw_it()</a>, <a class="el" href="sc__process__handle_8hh_source.html#l00074">sc_gem5::ExceptionWrapper&lt; T &gt;::throw_it()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02300">timeFunc()</a>, <a class="el" href="analysis__triple_8hh_source.html#l00042">tlm::tlm_analysis_triple&lt; T &gt;::tlm_analysis_triple()</a>, <a class="el" href="write__queue__entry_8cc_source.html#l00069">WriteQueueEntry::TargetList::trySatisfyFunctional()</a>, <a class="el" href="mshr_8cc_source.html#l00213">MSHR::TargetList::trySatisfyFunctional()</a>, <a class="el" href="serial__link_8cc_source.html#l00316">SerialLink::SerialLinkSlavePort::trySendTiming()</a>, <a class="el" href="serial__link_8cc_source.html#l00273">SerialLink::SerialLinkMasterPort::trySendTiming()</a>, <a class="el" href="base_2remote__gdb_8hh_source.html#l00209">BaseRemoteGDB::TrapEvent::type()</a>, <a class="el" href="serialize_8cc_source.html#l00110">Globals::unserialize()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00207">MPP_TAGE::updatePathAndGlobalHistory()</a>, <a class="el" href="tage__sc__l_8cc_source.html#l00230">TAGE_SC_L_TAGE::updatePathAndGlobalHistory()</a>, <a class="el" href="sc__buffer_8hh_source.html#l00051">sc_core::sc_buffer&lt; T, WRITER_POLICY &gt;::write()</a>, and <a class="el" href="sc__signal_8hh_source.html#l00191">sc_gem5::ScSignalBaseT&lt; sc_dt::sc_logic, WRITER_POLICY &gt;::write()</a>.</p>

</div>
</div>
<a id="a765baba33895f9a78b00190ab490cfa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a765baba33895f9a78b00190ab490cfa6">&#9670;&nbsp;</a></span>t0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; ArmISA::t0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00232">232</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l02026">fp16_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02078">fp32_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>, and <a class="el" href="fplib_8cc_source.html#l00186">mul64x32()</a>.</p>

</div>
</div>
<a id="afeb1e83c611e9d944cd8eed733bdc181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeb1e83c611e9d944cd8eed733bdc181">&#9670;&nbsp;</a></span>t0sz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::t0sz</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00466">466</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a8c4f5bf2b3eb1c8a4822218ebd809ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c4f5bf2b3eb1c8a4822218ebd809ac5">&#9670;&nbsp;</a></span>t0sz64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5, 0&gt; ArmISA::t0sz64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00533">533</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a9df1907798e29b325c0f370a147b234d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9df1907798e29b325c0f370a147b234d">&#9670;&nbsp;</a></span>t1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; ArmISA::t1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00231">231</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="crypto_8cc_source.html#l00222">ArmISA::Crypto::aesMixColumns()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">ThreadContext::compare()</a>, <a class="el" href="fplib_8cc_source.html#l02026">fp16_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02078">fp32_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l01670">fp64_muladd()</a>, and <a class="el" href="fplib_8cc_source.html#l00186">mul64x32()</a>.</p>

</div>
</div>
<a id="ae860b8391d0992d68f56e5fd6c6a8495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae860b8391d0992d68f56e5fd6c6a8495">&#9670;&nbsp;</a></span>t10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; ArmISA::t10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00222">222</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a1cd4352d5aab0810bf99e313072d4a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cd4352d5aab0810bf99e313072d4a20">&#9670;&nbsp;</a></span>t11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11&gt; ArmISA::t11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00221">221</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a8c86cd08caa229a46d252b20ace12927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c86cd08caa229a46d252b20ace12927">&#9670;&nbsp;</a></span>t12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; ArmISA::t12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00220">220</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="abb427cdb91194ee38d1e60d0c79d8a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb427cdb91194ee38d1e60d0c79d8a64">&#9670;&nbsp;</a></span>t13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13&gt; ArmISA::t13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00219">219</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aea284631793b214e3463a62fa6f2c2e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea284631793b214e3463a62fa6f2c2e6">&#9670;&nbsp;</a></span>t15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; ArmISA::t15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00218">218</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a7bc480704815ecea9ca4cd4893a6ccf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc480704815ecea9ca4cd4893a6ccf7">&#9670;&nbsp;</a></span>t1sz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 21, 16 &gt; ArmISA::t1sz</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00473">473</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a9a91fdd4cf609b09e92f36103256fc99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a91fdd4cf609b09e92f36103256fc99">&#9670;&nbsp;</a></span>t2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; ArmISA::t2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00230">230</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">ThreadContext::compare()</a>.</p>

</div>
</div>
<a id="a45384e41cf8f4aac538dd8356bd39234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45384e41cf8f4aac538dd8356bd39234">&#9670;&nbsp;</a></span>t2e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; ArmISA::t2e</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00467">467</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a4b436eb6c67374ed9ba2888134fa50f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b436eb6c67374ed9ba2888134fa50f0">&#9670;&nbsp;</a></span>t3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; ArmISA::t3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00229">229</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a08f42452507369496ef6567235b37306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08f42452507369496ef6567235b37306">&#9670;&nbsp;</a></span>t4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; ArmISA::t4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00228">228</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a55478b85a5356f02a91d61754b3a9527"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55478b85a5356f02a91d61754b3a9527">&#9670;&nbsp;</a></span>t5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; ArmISA::t5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00227">227</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ae9250329d9f836add11234938c273a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9250329d9f836add11234938c273a14">&#9670;&nbsp;</a></span>t6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; ArmISA::t6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00226">226</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a92858a039c2bb13ff90e01d137a8b7ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92858a039c2bb13ff90e01d137a8b7ad">&#9670;&nbsp;</a></span>t7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; ArmISA::t7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00225">225</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a2a530743b762ef23d1c32dbc04a85a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a530743b762ef23d1c32dbc04a85a84">&#9670;&nbsp;</a></span>t8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; ArmISA::t8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00224">224</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a753265f7292c49bc5523174912dfa1c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a753265f7292c49bc5523174912dfa1c3">&#9670;&nbsp;</a></span>t9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; ArmISA::t9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00223">223</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a6a80a5cfc08cb945355c42e75cf802ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a80a5cfc08cb945355c42e75cf802ee">&#9670;&nbsp;</a></span>tac</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21&gt; ArmISA::tac</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00250">250</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a9689518b4bcf1b181fe8c64860252afe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9689518b4bcf1b181fe8c64860252afe">&#9670;&nbsp;</a></span>tacr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21&gt; ArmISA::tacr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00251">251</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ad043fd291b80f14894b225ee272be49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad043fd291b80f14894b225ee272be49d">&#9670;&nbsp;</a></span>tagRAMLatency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8,6&gt; ArmISA::tagRAMLatency</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00595">595</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a0606a8dc9dd482c77cf0633582ac3994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0606a8dc9dd482c77cf0633582ac3994">&#9670;&nbsp;</a></span>tagRAMSetup</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; ArmISA::tagRAMSetup</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00596">596</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aa80197e061975ad757e326738edf052f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa80197e061975ad757e326738edf052f">&#9670;&nbsp;</a></span>tagRAMSlice</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; ArmISA::tagRAMSlice</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00598">598</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a1884d611a9a470a7d20751cb7d678a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1884d611a9a470a7d20751cb7d678a8b">&#9670;&nbsp;</a></span>tase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; ArmISA::tase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00196">196</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ac0fb4d4fe7ea370c10ef0fdf9f625709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0fb4d4fe7ea370c10ef0fdf9f625709">&#9670;&nbsp;</a></span>tbi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 20 &gt; ArmISA::tbi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00488">488</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="tage__sc__l_8cc_source.html#l00171">TAGE_SC_L_TAGE::getUseAltIdx()</a>.</p>

</div>
</div>
<a id="a417c541c68c8fb921e654e863bb245e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a417c541c68c8fb921e654e863bb245e1">&#9670;&nbsp;</a></span>tbi0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 37 &gt; ArmISA::tbi0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00482">482</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a8dfa6ff96013c247982e9e2f0878bad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dfa6ff96013c247982e9e2f0878bad7">&#9670;&nbsp;</a></span>tbi1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 38 &gt; ArmISA::tbi1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00483">483</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a9474decc596adb9f798ff6a1471013d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9474decc596adb9f798ff6a1471013d5">&#9670;&nbsp;</a></span>tcp0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; ArmISA::tcp0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00212">212</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a20337fb8c15f947c8ddccdbb719aca22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20337fb8c15f947c8ddccdbb719aca22">&#9670;&nbsp;</a></span>tcp1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; ArmISA::tcp1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00211">211</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aa80930ac299a3eece3121d687cb43040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa80930ac299a3eece3121d687cb43040">&#9670;&nbsp;</a></span>tcp10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; ArmISA::tcp10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00200">200</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a31b4243c0535a08ebe1a7e347b26dce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b4243c0535a08ebe1a7e347b26dce9">&#9670;&nbsp;</a></span>tcp11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11&gt; ArmISA::tcp11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00199">199</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a95ee919cf3d54c40d208956b58bb5353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95ee919cf3d54c40d208956b58bb5353">&#9670;&nbsp;</a></span>tcp12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; ArmISA::tcp12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00198">198</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="acc9a7d22ca88d78344cfb58e5c1c30de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9a7d22ca88d78344cfb58e5c1c30de">&#9670;&nbsp;</a></span>tcp13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13&gt; ArmISA::tcp13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00197">197</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ac9ddbb1a6b9ba2f06b8eec66017e40c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ddbb1a6b9ba2f06b8eec66017e40c6">&#9670;&nbsp;</a></span>tcp2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; ArmISA::tcp2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00210">210</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a8e4ca135f6fd323c8f2a23ae2a6b0f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4ca135f6fd323c8f2a23ae2a6b0f67">&#9670;&nbsp;</a></span>tcp3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; ArmISA::tcp3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00209">209</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a4545b6a7d5dfc768d97f082f24ebc128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4545b6a7d5dfc768d97f082f24ebc128">&#9670;&nbsp;</a></span>tcp4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; ArmISA::tcp4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00208">208</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aafadc494e56d09b91252441c7ed20575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafadc494e56d09b91252441c7ed20575">&#9670;&nbsp;</a></span>tcp5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; ArmISA::tcp5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00207">207</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a405170812dd7e096489138f765e6e993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a405170812dd7e096489138f765e6e993">&#9670;&nbsp;</a></span>tcp6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; ArmISA::tcp6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00206">206</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ad01f93a3b3138ada143ab0f51f03f64b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad01f93a3b3138ada143ab0f51f03f64b">&#9670;&nbsp;</a></span>tcp7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; ArmISA::tcp7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00205">205</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aeb76aadc2c9af5e99669ac9ddf0f3768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb76aadc2c9af5e99669ac9ddf0f3768">&#9670;&nbsp;</a></span>tcp8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; ArmISA::tcp8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00203">203</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a1e2f483e878e4fc5008d1345c526a819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e2f483e878e4fc5008d1345c526a819">&#9670;&nbsp;</a></span>tcp9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; ArmISA::tcp9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00202">202</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="adb04ef2fe7e4ca8e441739012c99cec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb04ef2fe7e4ca8e441739012c99cec7">&#9670;&nbsp;</a></span>tda</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; ArmISA::tda</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00185">185</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ad2109a3ef3cb5b4f04a82fcc443c0c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2109a3ef3cb5b4f04a82fcc443c0c50">&#9670;&nbsp;</a></span>tde</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; ArmISA::tde</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00186">186</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aa2831803381e4bad578b0e50dfea7e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2831803381e4bad578b0e50dfea7e0e">&#9670;&nbsp;</a></span>tdosa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; ArmISA::tdosa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00184">184</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a014d91e7beb9481facf55547bbb2b8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a014d91e7beb9481facf55547bbb2b8c1">&#9670;&nbsp;</a></span>tdz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;28&gt; ArmISA::tdz</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00242">242</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ad46c9aa03e93059a1bc132032c909db2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad46c9aa03e93059a1bc132032c909db2">&#9670;&nbsp;</a></span>tfp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 10 &gt; ArmISA::tfp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00201">201</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a712d913d5b977620cf28e4a3d33b8f71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a712d913d5b977620cf28e4a3d33b8f71">&#9670;&nbsp;</a></span>tg0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 15, 14 &gt; ArmISA::tg0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00472">472</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a1dbd15c860a04e0240ca64dc86b04ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dbd15c860a04e0240ca64dc86b04ad2">&#9670;&nbsp;</a></span>tg1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 31, 30 &gt; ArmISA::tg1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00479">479</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aedc1b3f79dcc2632081f3bf0acee51a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedc1b3f79dcc2632081f3bf0acee51a5">&#9670;&nbsp;</a></span>tge</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27&gt; ArmISA::tge</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00244">244</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a0cf8079db3406e54aa6058537e0cc9aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cf8079db3406e54aa6058537e0cc9aa">&#9670;&nbsp;</a></span>tgran16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 20&gt; ArmISA::tgran16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00127">127</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aa8cd9dd68df183fa6d8acfdb6040f212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8cd9dd68df183fa6d8acfdb6040f212">&#9670;&nbsp;</a></span>tgran16_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;35, 32&gt; ArmISA::tgran16_2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00124">124</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a936fe3de24a63d17d3e48396460739e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a936fe3de24a63d17d3e48396460739e9">&#9670;&nbsp;</a></span>tgran4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 28&gt; ArmISA::tgran4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00125">125</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a1a3239847a8f7fd06669f115719f05df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a3239847a8f7fd06669f115719f05df">&#9670;&nbsp;</a></span>tgran4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;43, 40&gt; ArmISA::tgran4_2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00122">122</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a64724da43df2752849c1e9b70b271dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64724da43df2752849c1e9b70b271dc6">&#9670;&nbsp;</a></span>tgran64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27, 24&gt; ArmISA::tgran64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00126">126</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a3e84f094f0933644337bee4d98e6e656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e84f094f0933644337bee4d98e6e656">&#9670;&nbsp;</a></span>tgran64_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;39, 36&gt; ArmISA::tgran64_2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00123">123</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a654acbedffe80b1c6fd756da880a1521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a654acbedffe80b1c6fd756da880a1521">&#9670;&nbsp;</a></span>thee</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; ArmISA::thee</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00359">359</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a9f7ae72f642ea90a8b22f8cd59e774d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7ae72f642ea90a8b22f8cd59e774d1">&#9670;&nbsp;</a></span>thumb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;36&gt; ArmISA::thumb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00089">89</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2types_8hh_source.html#l00213">EndBitUnion()</a>.</p>

</div>
</div>
<a id="aa5a0e9d90e5c45fcdfe3b3f00d751c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a0e9d90e5c45fcdfe3b3f00d751c4d">&#9670;&nbsp;</a></span>tid0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; ArmISA::tid0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00257">257</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a4764c55f03e588413deb72c8ca54f177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4764c55f03e588413deb72c8ca54f177">&#9670;&nbsp;</a></span>tid1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;16&gt; ArmISA::tid1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00256">256</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a368f2ca4012f0f0cca7ca0ca7c695040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a368f2ca4012f0f0cca7ca0ca7c695040">&#9670;&nbsp;</a></span>tid2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;17&gt; ArmISA::tid2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00255">255</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aceafee47931c7defaf7256c60301a677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceafee47931c7defaf7256c60301a677">&#9670;&nbsp;</a></span>tid3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18&gt; ArmISA::tid3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00254">254</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a55c2b98719bc2d1be9c3568bddd8e055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c2b98719bc2d1be9c3568bddd8e055">&#9670;&nbsp;</a></span>tidcp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; ArmISA::tidcp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00252">252</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="af99b9a9cf2253406a36163bb6492680d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af99b9a9cf2253406a36163bb6492680d">&#9670;&nbsp;</a></span>tlb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;59, 56&gt; ArmISA::tlb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00091">91</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00057">AlphaISA::getDTBPtr()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00477">getDTBPtr()</a>, <a class="el" href="ev5_8cc_source.html#l00048">AlphaISA::getITBPtr()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00468">getITBPtr()</a>, and <a class="el" href="arm_2vtophys_8cc_source.html#l00068">try_translate()</a>.</p>

</div>
</div>
<a id="a58dcc100553d60e799062860a67bf076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58dcc100553d60e799062860a67bf076">&#9670;&nbsp;</a></span>top6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 2&gt; ArmISA::top6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00066">66</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a784cc09beeed701ee1ee16a5d3c88ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a784cc09beeed701ee1ee16a5d3c88ba8">&#9670;&nbsp;</a></span>topcode10_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10, 8&gt; ArmISA::topcode10_8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00176">176</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="aba3263a29997941fff1ea45979e1fc74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba3263a29997941fff1ea45979e1fc74">&#9670;&nbsp;</a></span>topcode10_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10, 9&gt; ArmISA::topcode10_9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00175">175</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="af2070ecffe70efd10bf4a16484a44568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2070ecffe70efd10bf4a16484a44568">&#9670;&nbsp;</a></span>topcode11_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; ArmISA::topcode11_8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00174">174</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a1d5cbd7b71aad450deb3cf5173951dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d5cbd7b71aad450deb3cf5173951dd5">&#9670;&nbsp;</a></span>topcode11_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 9&gt; ArmISA::topcode11_9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00173">173</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="afb373112f14ae3ac9ee1547ea8796c71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb373112f14ae3ac9ee1547ea8796c71">&#9670;&nbsp;</a></span>topcode12_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12, 10&gt; ArmISA::topcode12_10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00172">172</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a56b555ac8f00e1c3d511cb5093991829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56b555ac8f00e1c3d511cb5093991829">&#9670;&nbsp;</a></span>topcode12_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12, 11&gt; ArmISA::topcode12_11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00171">171</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a54618ab41d22eff82f262c7ec9eaa248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54618ab41d22eff82f262c7ec9eaa248">&#9670;&nbsp;</a></span>topcode13_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13, 11&gt; ArmISA::topcode13_11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00170">170</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a6b6832b48483f17e2fa17657b65b5681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b6832b48483f17e2fa17657b65b5681">&#9670;&nbsp;</a></span>topcode15_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 13&gt; ArmISA::topcode15_13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00169">169</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a600aa8a456fe1c296b0637bd42b0856a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a600aa8a456fe1c296b0637bd42b0856a">&#9670;&nbsp;</a></span>topcode3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; ArmISA::topcode3_0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00182">182</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a7a2ec9248141bbc832da5b3ae71f3d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a2ec9248141bbc832da5b3ae71f3d89">&#9670;&nbsp;</a></span>topcode7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; ArmISA::topcode7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00178">178</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a8169e52d0897c78d6ad7c6baa2137fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8169e52d0897c78d6ad7c6baa2137fde">&#9670;&nbsp;</a></span>topcode7_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; ArmISA::topcode7_4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00181">181</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a0408d1ed6aabf6aef3dbee132dff0fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0408d1ed6aabf6aef3dbee132dff0fbe">&#9670;&nbsp;</a></span>topcode7_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 5&gt; ArmISA::topcode7_5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00180">180</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="afc3120ee7635983b898f78a3e4847a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc3120ee7635983b898f78a3e4847a31">&#9670;&nbsp;</a></span>topcode7_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 6&gt; ArmISA::topcode7_6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00179">179</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a053c550818d3d7c69c6a8613818d0b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a053c550818d3d7c69c6a8613818d0b02">&#9670;&nbsp;</a></span>topcode9_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9, 6&gt; ArmISA::topcode9_6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00177">177</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a4a2880e3974270b242cd84ef2885446e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a2880e3974270b242cd84ef2885446e">&#9670;&nbsp;</a></span>TotalNumRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::TotalNumRegs</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code" href="namespaceX86ISA.html#a044cd8816a0fb22fae5132da6ef37800">NumIntRegs</a> + <a class="code" href="namespaceX86ISA.html#a13086a96202d92252670b697d1cf3b03">NumFloatRegs</a> + <a class="code" href="namespaceX86ISA.html#aee726621caa50d811e8317f11c35c380">NumVecRegs</a> +</div><div class="line">    <a class="code" href="namespaceX86ISA.html#a04bcb766f4fbbd6f67b8419941c7bc27">NumVecPredRegs</a> + <a class="code" href="namespaceX86ISA.html#a644bc02e5e9de3dc735ae2cac4c30c09">NumMiscRegs</a></div><div class="ttc" id="namespaceX86ISA_html_a04bcb766f4fbbd6f67b8419941c7bc27"><div class="ttname"><a href="namespaceX86ISA.html#a04bcb766f4fbbd6f67b8419941c7bc27">X86ISA::NumVecPredRegs</a></div><div class="ttdeci">const int NumVecPredRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00083">registers.hh:83</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a13086a96202d92252670b697d1cf3b03"><div class="ttname"><a href="namespaceX86ISA.html#a13086a96202d92252670b697d1cf3b03">X86ISA::NumFloatRegs</a></div><div class="ttdeci">const int NumFloatRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00067">registers.hh:67</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aee726621caa50d811e8317f11c35c380"><div class="ttname"><a href="namespaceX86ISA.html#aee726621caa50d811e8317f11c35c380">X86ISA::NumVecRegs</a></div><div class="ttdeci">const int NumVecRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00081">registers.hh:81</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a044cd8816a0fb22fae5132da6ef37800"><div class="ttname"><a href="namespaceX86ISA.html#a044cd8816a0fb22fae5132da6ef37800">X86ISA::NumIntRegs</a></div><div class="ttdeci">const int NumIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00060">registers.hh:60</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a644bc02e5e9de3dc735ae2cac4c30c09"><div class="ttname"><a href="namespaceX86ISA.html#a644bc02e5e9de3dc735ae2cac4c30c09">X86ISA::NumMiscRegs</a></div><div class="ttdeci">const int NumMiscRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00057">registers.hh:57</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00107">107</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a994739ac34581f728c1b0b9e05088da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a994739ac34581f728c1b0b9e05088da9">&#9670;&nbsp;</a></span>tpc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23&gt; ArmISA::tpc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00248">248</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a54001a5a3c8d983d1d831b3118f4ef6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54001a5a3c8d983d1d831b3118f4ef6b">&#9670;&nbsp;</a></span>tpm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; ArmISA::tpm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00188">188</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a49486ab75d9a2bcec55df2f315ba0873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49486ab75d9a2bcec55df2f315ba0873">&#9670;&nbsp;</a></span>tpmcr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; ArmISA::tpmcr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00189">189</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a2d5e9614651baf3954148b168adb3c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d5e9614651baf3954148b168adb3c2b">&#9670;&nbsp;</a></span>tpu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24&gt; ArmISA::tpu</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00247">247</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a042ec08533e5a3b96df0d20b3783ab3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a042ec08533e5a3b96df0d20b3783ab3b">&#9670;&nbsp;</a></span>tr0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::tr0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00545">545</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a4206391b1e650556f73f50b595e2cf96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4206391b1e650556f73f50b595e2cf96">&#9670;&nbsp;</a></span>tr1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3,2&gt; ArmISA::tr1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00546">546</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a43493bfaa4eaea4138a06fe753b0ac44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43493bfaa4eaea4138a06fe753b0ac44">&#9670;&nbsp;</a></span>tr2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5,4&gt; ArmISA::tr2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00547">547</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="afc1b590f6b0a520425533ba534a9ab0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc1b590f6b0a520425533ba534a9ab0e">&#9670;&nbsp;</a></span>tr3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7,6&gt; ArmISA::tr3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00548">548</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aa94bfe5122e99e44d2e3e6bd3365a6f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa94bfe5122e99e44d2e3e6bd3365a6f5">&#9670;&nbsp;</a></span>tr4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9,8&gt; ArmISA::tr4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00549">549</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a8d9ef0208728b662d75fa686253a19cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d9ef0208728b662d75fa686253a19cc">&#9670;&nbsp;</a></span>tr5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11,10&gt; ArmISA::tr5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00550">550</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a0cc80229b7159af450ff98ffed58d849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc80229b7159af450ff98ffed58d849">&#9670;&nbsp;</a></span>tr6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13,12&gt; ArmISA::tr6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00551">551</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="af0fb422990abdad60e008a1f4c6de306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0fb422990abdad60e008a1f4c6de306">&#9670;&nbsp;</a></span>tr7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15,14&gt; ArmISA::tr7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00552">552</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="adc6ca217aa0821add5fc49bd5490890a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc6ca217aa0821add5fc49bd5490890a">&#9670;&nbsp;</a></span>tracefilt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::tracefilt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00078">78</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="afb9885431b52f36a40fc6c481f7b771b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb9885431b52f36a40fc6c481f7b771b">&#9670;&nbsp;</a></span>tracever</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; ArmISA::tracever</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00085">85</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aba0b4c8697e283a91fd2b66b4fb1672a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba0b4c8697e283a91fd2b66b4fb1672a">&#9670;&nbsp;</a></span>tre</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;28&gt; ArmISA::tre</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00317">317</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="abc4ea2b9b07a94c4f08d73d4cf569ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc4ea2b9b07a94c4f08d73d4cf569ea1">&#9670;&nbsp;</a></span>trvm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30&gt; ArmISA::trvm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00240">240</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ac9f2e4045cc07261abba18e32532656b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9f2e4045cc07261abba18e32532656b">&#9670;&nbsp;</a></span>ts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;55, 52&gt; ArmISA::ts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00092">92</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="systemc_2core_2scheduler_8cc_source.html#l00069">sc_gem5::Scheduler::clear()</a>, <a class="el" href="inet_8hh_source.html#l00346">Net::IpOpt::data()</a>, <a class="el" href="systemc_2core_2scheduler_8hh_source.html#l00265">sc_gem5::Scheduler::deschedule()</a>, <a class="el" href="systemc_2core_2scheduler_8hh_source.html#l00240">sc_gem5::Scheduler::schedule()</a>, and <a class="el" href="base_2time_8cc_source.html#l00143">sleep()</a>.</p>

</div>
</div>
<a id="a5fcef446962325344626f890eda1a703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fcef446962325344626f890eda1a703">&#9670;&nbsp;</a></span>tsc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; ArmISA::tsc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00253">253</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a5cf4c6152bb76e735017fa61e974f0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cf4c6152bb76e735017fa61e974f0ac">&#9670;&nbsp;</a></span>tsw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22&gt; ArmISA::tsw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00249">249</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aed367f964a466bb44138a8bad44308e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed367f964a466bb44138a8bad44308e8">&#9670;&nbsp;</a></span>tta</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 20 &gt; ArmISA::tta</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00195">195</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a1fd4acb8456dcb57fea4fe8fcbb38a3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fd4acb8456dcb57fea4fe8fcbb38a3f">&#9670;&nbsp;</a></span>ttee</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;16&gt; ArmISA::ttee</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00217">217</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a266db1923fbbcdac3454db8fef0057a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a266db1923fbbcdac3454db8fef0057a1">&#9670;&nbsp;</a></span>ttl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;51, 48&gt; ArmISA::ttl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00150">150</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ac4c70fe770341b28c2b0191aced5b95b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4c70fe770341b28c2b0191aced5b95b">&#9670;&nbsp;</a></span>ttlb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25&gt; ArmISA::ttlb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00246">246</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a1fea9b360c9c776cc7dc39a5b7b96d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fea9b360c9c776cc7dc39a5b7b96d6e">&#9670;&nbsp;</a></span>tvm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;26&gt; ArmISA::tvm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00245">245</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a7c1363cf8698f50bfa707a372427fe24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c1363cf8698f50bfa707a372427fe24">&#9670;&nbsp;</a></span>twe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;14&gt; ArmISA::twe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00258">258</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a54d4d6d83bec8a11acbd287a67884380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54d4d6d83bec8a11acbd287a67884380">&#9670;&nbsp;</a></span>twi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 12 &gt; ArmISA::twi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00259">259</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a66321ecd32fc9b75b45b4081c6c484db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66321ecd32fc9b75b45b4081c6c484db">&#9670;&nbsp;</a></span>tz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 8 &gt; ArmISA::tz</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00204">204</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base_2time_8cc_source.html#l00155">mkutctime()</a>.</p>

</div>
</div>
<a id="a06c82f57153f292d690981e84c1343fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06c82f57153f292d690981e84c1343fa">&#9670;&nbsp;</a></span>u</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22&gt; ArmISA::u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00328">328</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base_2types_8hh_source.html#l00198">bitsToFloat32()</a>, <a class="el" href="base_2types_8hh_source.html#l00210">bitsToFloat64()</a>, <a class="el" href="base_2types_8hh_source.html#l00171">floatToBits32()</a>, <a class="el" href="base_2types_8hh_source.html#l00183">floatToBits64()</a>, <a class="el" href="fplib_8hh_source.html#l00069">FPCRRounding()</a>, <a class="el" href="sc__time_8cc_source.html#l00212">sc_core::sc_time::from_value()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l00197">sc_dt::get_base_and_sign()</a>, <a class="el" href="sc__nbutils_8hh_source.html#l00465">sc_dt::get_sign()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00130">MPP_TAGE::handleUReset()</a>, <a class="el" href="tage__sc__l_8cc_source.html#l00316">TAGE_SC_L_TAGE::handleUReset()</a>, <a class="el" href="tage__base_8cc_source.html#l00488">TAGEBase::handleUReset()</a>, <a class="el" href="tlm__utils_2multi__socket__bases_8h_source.html#l00321">tlm_utils::callback_binder_bw&lt; tlm::tlm_base_protocol_types &gt;::invalidate_direct_mem_ptr()</a>, <a class="el" href="sc__unsigned_8hh_source.html#l01151">sc_dt::sc_unsigned::invert()</a>, <a class="el" href="sc__signed_8hh_source.html#l01247">sc_dt::sc_signed::invert()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00142">ArmISA::ISA::MiscRegLUTEntryInitializer::mapsTo()</a>, <a class="el" href="multiperspective__perceptron__tage_8hh_source.html#l00061">MPP_TAGE::MPP_TAGE()</a>, <a class="el" href="sc__nbutils_8hh_source.html#l00111">sc_dt::operator&lt;&lt;()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00279">SparcISA::SparcStaticInst::passesFpCondition()</a>, <a class="el" href="tage__sc__l__8KB_8hh_source.html#l00053">TAGE_SC_L_TAGE_8KB::TAGE_SC_L_TAGE_8KB()</a>, <a class="el" href="bitunion_8test_8cc_source.html#l00150">BitUnionData::templatedFunction()</a>, <a class="el" href="gp_8cc_source.html#l00180">tlm::tlm_generic_payload::update_original_from()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l00663">sc_dt::vec_add_on()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l00705">sc_dt::vec_add_on2()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01273">sc_dt::vec_div_small()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01487">sc_dt::vec_rem_on_small()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01457">sc_dt::vec_rem_small()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01587">sc_dt::vec_shift_left()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01640">sc_dt::vec_shift_right()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l00843">sc_dt::vec_sub_on()</a>, and <a class="el" href="sc__nbutils_8cc_source.html#l00880">sc_dt::vec_sub_on2()</a>.</p>

</div>
</div>
<a id="a9e84584271c610c828f49aae33213ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e84584271c610c828f49aae33213ee3">&#9670;&nbsp;</a></span>uao</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; ArmISA::uao</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00160">160</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a7c3c0220014fd68379eba2be18391263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c3c0220014fd68379eba2be18391263">&#9670;&nbsp;</a></span>uci</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;26&gt; ArmISA::uci</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00319">319</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="af4f2a254c908b62140a1e9a7652f71a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f2a254c908b62140a1e9a7652f71a7">&#9670;&nbsp;</a></span>uct</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; ArmISA::uct</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00342">342</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a622425fbda35c119e73310e52804ab47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a622425fbda35c119e73310e52804ab47">&#9670;&nbsp;</a></span>ufc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; ArmISA::ufc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00409">409</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aa8d4e731f552967fb286dce5557aabb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8d4e731f552967fb286dce5557aabb2">&#9670;&nbsp;</a></span>ufe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11&gt; ArmISA::ufe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00415">415</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a1488ead076cbff60ea8cdeadb843318c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1488ead076cbff60ea8cdeadb843318c">&#9670;&nbsp;</a></span>uma</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; ArmISA::uma</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00352">352</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a46505a47acd328c59d45f22feff36c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46505a47acd328c59d45f22feff36c26">&#9670;&nbsp;</a></span>unflattenResultMiscReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::unflattenResultMiscReg[<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970">NUM_MISCREGS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If the reg is a child reg of a banked set, then the parent is the last banked one in the list. </p>
<p>This is messy, and the wish is to eventually have the bitmap replaced with a better data structure. the preUnflatten function initializes a lookup table to speed up the search for these banked registers. </p>

<p class="definition">Definition at line <a class="el" href="miscregs_8cc_source.html#l01095">1095</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

</div>
</div>
<a id="ada1c544cde4504a8678c1ef37e06e4c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada1c544cde4504a8678c1ef37e06e4c3">&#9670;&nbsp;</a></span>up</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23&gt; ArmISA::up</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00134">134</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="macromem_8cc_source.html#l01437">ArmISA::MacroVFPMemOp::MacroVFPMemOp()</a>, and <a class="el" href="tage__base_8hh_source.html#l00176">TAGEBase::BranchInfo::~BranchInfo()</a>.</p>

</div>
</div>
<a id="a572fa77aaa45ddfb9159e2cc0decef23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a572fa77aaa45ddfb9159e2cc0decef23">&#9670;&nbsp;</a></span>USegBase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::USegBase = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00078">78</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="a51960133d774efca8cdfae5d69a9925c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51960133d774efca8cdfae5d69a9925c">&#9670;&nbsp;</a></span>USegEnd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::USegEnd = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x7FFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00079">79</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="a3dec0eaa1e81dd161ebd5e7efcbbffc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dec0eaa1e81dd161ebd5e7efcbbffc3">&#9670;&nbsp;</a></span>useImm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25&gt; ArmISA::useImm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00101">101</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a8bdfb8681f7e4defc37e28a9e0609bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bdfb8681f7e4defc37e28a9e0609bf2">&#9670;&nbsp;</a></span>uwxn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; ArmISA::uwxn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00331">331</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ab5a71200b0a7550ed87398d38b7aedc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5a71200b0a7550ed87398d38b7aedc6">&#9670;&nbsp;</a></span>v</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 28 &gt; ArmISA::v</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00054">54</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="vcd_8hh_source.html#l00084">sc_gem5::VcdTraceFile::addNewTraceVal()</a>, <a class="el" href="vcd_8cc_source.html#l00338">sc_gem5::VcdTraceFile::addTraceVal()</a>, <a class="el" href="tarmac__parser_8cc_source.html#l00981">Trace::TarmacParserRecord::advanceTrace()</a>, <a class="el" href="sc__concatref_8hh_source.html#l00577">sc_dt::sc_concat_bool::allocate()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00299">ArmISA::ISA::MiscRegLUTEntryInitializer::allPrivileges()</a>, <a class="el" href="inifile_8hh_source.html#l00087">IniFile::Entry::appendValue()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00182">ArmISA::ISA::MiscRegLUTEntryInitializer::banked()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00186">ArmISA::ISA::MiscRegLUTEntryInitializer::banked64()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00190">ArmISA::ISA::MiscRegLUTEntryInitializer::bankedChild()</a>, <a class="el" href="lsq__impl_8hh_source.html#l00200">LSQ&lt; Impl &gt;::cacheBlocked()</a>, <a class="el" href="circular__queue_8hh_source.html#l00132">CircularQueue&lt; char &gt;::decrease()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l00197">sc_dt::get_base_and_sign()</a>, <a class="el" href="vec__pred__reg_8hh_source.html#l00310">VecPredRegContainer&lt; TheISA::VecPredRegSizeBits, TheISA::VecPredRegHasPackedRepr &gt;::get_bits()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l00412">tlm_utils::simple_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::process_handle_list::get_handle()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l01008">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::process_handle_list::get_handle()</a>, <a class="el" href="packet_8hh_source.html#l01099">Packet::getConstPtr()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00202">ArmISA::RemoteGDB::AArch64GdbRegCache::getRegs()</a>, <a class="el" href="fs9p_8hh_source.html#l00082">htop9()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00261">ArmISA::ISA::MiscRegLUTEntryInitializer::hyp()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00253">ArmISA::ISA::MiscRegLUTEntryInitializer::hypRead()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00257">ArmISA::ISA::MiscRegLUTEntryInitializer::hypWrite()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00163">ArmISA::ISA::MiscRegLUTEntryInitializer::implemented()</a>, <a class="el" href="inst__res_8hh_source.html#l00091">InstResult::InstResult()</a>, <a class="el" href="sc__nbutils_8hh_source.html#l00810">sc_dt::is_nan()</a>, <a class="el" href="systemc_2core_2process_8hh_source.html#l00072">sc_gem5::Process::isUnwinding()</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00200">ArmISA::TlbEntry::match()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00282">ArmISA::ISA::MiscRegLUTEntryInitializer::mon()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00294">ArmISA::ISA::MiscRegLUTEntryInitializer::monNonSecure()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00274">ArmISA::ISA::MiscRegLUTEntryInitializer::monNonSecureRead()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00278">ArmISA::ISA::MiscRegLUTEntryInitializer::monNonSecureWrite()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00289">ArmISA::ISA::MiscRegLUTEntryInitializer::monSecure()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00266">ArmISA::ISA::MiscRegLUTEntryInitializer::monSecureRead()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00270">ArmISA::ISA::MiscRegLUTEntryInitializer::monSecureWrite()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00178">ArmISA::ISA::MiscRegLUTEntryInitializer::mutex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00316">ArmISA::ISA::MiscRegLUTEntryInitializer::nonSecure()</a>, <a class="el" href="PerfectSwitch_8cc_source.html#l00139">PerfectSwitch::operateMessageBuffer()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00669">sc_dt::sc_uint_base::operator%=()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00717">sc_dt::sc_int_base::operator%=()</a>, <a class="el" href="sc__unsigned_8cc_source.html#l00616">sc_dt::sc_unsigned::operator%=()</a>, <a class="el" href="sc__signed_8cc_source.html#l00778">sc_dt::operator&amp;()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00678">sc_dt::sc_uint_base::operator&amp;=()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00727">sc_dt::sc_int_base::operator&amp;=()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00655">sc_dt::sc_uint_base::operator*=()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00701">sc_dt::sc_int_base::operator*=()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00641">sc_dt::sc_uint_base::operator+=()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00685">sc_dt::sc_int_base::operator+=()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00648">sc_dt::sc_uint_base::operator-=()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00693">sc_dt::sc_int_base::operator-=()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00662">sc_dt::sc_uint_base::operator/=()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00709">sc_dt::sc_int_base::operator/=()</a>, <a class="el" href="sc__nbutils_8hh_source.html#l00111">sc_dt::operator&lt;&lt;()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00699">sc_dt::sc_uint_base::operator&lt;&lt;=()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00752">sc_dt::sc_int_base::operator&lt;&lt;=()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l01660">sc_core::sc_unsigned_sigref::operator=()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l01663">sc_core::sc_signed_sigref::operator=()</a>, <a class="el" href="sc__concatref_8hh_source.html#l00381">sc_dt::sc_concatref::operator=()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00559">sc_dt::sc_uint_base::operator=()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00590">sc_dt::sc_int_base::operator=()</a>, <a class="el" href="sc__unsigned_8hh_source.html#l00926">sc_dt::sc_unsigned::operator=()</a>, <a class="el" href="sc__signed_8cc_source.html#l00520">sc_dt::sc_signed::operator=()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00706">sc_dt::sc_uint_base::operator&gt;&gt;=()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00760">sc_dt::sc_int_base::operator&gt;&gt;=()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00692">sc_dt::sc_uint_base::operator^=()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00743">sc_dt::sc_int_base::operator^=()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00685">sc_dt::sc_uint_base::operator|=()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00735">sc_dt::sc_int_base::operator|=()</a>, <a class="el" href="fs9p_8hh_source.html#l00073">p9toh()</a>, <a class="el" href="mathexpr_8cc_source.html#l00077">MathExpr::parse()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00324">SparcISA::SparcStaticInst::passesCondition()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00243">ArmISA::ISA::MiscRegLUTEntryInitializer::priv()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00225">ArmISA::ISA::MiscRegLUTEntryInitializer::privNonSecure()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00217">ArmISA::ISA::MiscRegLUTEntryInitializer::privNonSecureRead()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00221">ArmISA::ISA::MiscRegLUTEntryInitializer::privNonSecureWrite()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00248">ArmISA::ISA::MiscRegLUTEntryInitializer::privRead()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00238">ArmISA::ISA::MiscRegLUTEntryInitializer::privSecure()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00230">ArmISA::ISA::MiscRegLUTEntryInitializer::privSecureRead()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00234">ArmISA::ISA::MiscRegLUTEntryInitializer::privSecureWrite()</a>, <a class="el" href="tarmac__parser_8cc_source.html#l00634">Trace::TarmacParserRecord::TarmacParserRecordEvent::process()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l00428">tlm_utils::simple_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::process_handle_list::put_handle()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l01023">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::process_handle_list::put_handle()</a>, <a class="el" href="dist__iface_8cc_source.html#l00465">DistIface::RecvScheduler::resumeRecvTicks()</a>, <a class="el" href="sc__vector_8hh_source.html#l00781">sc_core::sc_assemble_vector()</a>, <a class="el" href="sc__bigint_8hh_source.html#l00092">sc_dt::sc_bigint&lt; W &gt;::sc_bigint()</a>, <a class="el" href="sc__biguint_8hh_source.html#l00092">sc_dt::sc_biguint&lt; W &gt;::sc_biguint()</a>, <a class="el" href="sc__spawn_8hh_source.html#l00213">sc_core::sc_cref()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00403">sc_dt::sc_int_base::sc_int_base()</a>, <a class="el" href="scx__signal__int_8h_source.html#l00166">sc_core::sc_int_part_if::sc_int_part_if()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00403">sc_dt::sc_int_subref::sc_int_subref()</a>, <a class="el" href="sc__spawn_8hh_source.html#l00207">sc_core::sc_ref()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l00212">sc_core::sc_signed_part_if::sc_signed_part_if()</a>, <a class="el" href="sc__time_8cc_source.html#l00103">sc_core::sc_time::sc_time()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00389">sc_dt::sc_uint_base::sc_uint_base()</a>, <a class="el" href="scx__signal__uint_8h_source.html#l00198">sc_core::sc_uint_part_if::sc_uint_part_if()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00385">sc_dt::sc_uint_subref::sc_uint_subref()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l00202">sc_core::sc_unsigned_part_if::sc_unsigned_part_if()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00327">ArmISA::ISA::MiscRegLUTEntryInitializer::secure()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l01755">sc_core::sc_signed_part_if::select_part()</a>, <a class="el" href="packet__access_8hh_source.html#l00116">Packet::set()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00762">ArmISA::ISA::setMiscRegNoEffect()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00225">ArmISA::RemoteGDB::AArch64GdbRegCache::setRegs()</a>, <a class="el" href="inifile_8hh_source.html#l00080">IniFile::Entry::setValue()</a>, <a class="el" href="dev_2virtio_2base_8hh_source.html#l00070">swap_byte()</a>, <a class="el" href="o3_2lsq_8hh_source.html#l00467">LSQ&lt; Impl &gt;::LSQRequest::taskId()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00070">testPredicate()</a>, <a class="el" href="sc__logic_8hh_source.html#l00107">sc_dt::sc_logic::to_value()</a>, <a class="el" href="tracefile_8hh_source.html#l00209">sc_gem5::TraceFile::traceDeltas()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00170">ArmISA::ISA::MiscRegLUTEntryInitializer::unverifiable()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00210">ArmISA::ISA::MiscRegLUTEntryInitializer::user()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00194">ArmISA::ISA::MiscRegLUTEntryInitializer::userNonSecureRead()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00198">ArmISA::ISA::MiscRegLUTEntryInitializer::userNonSecureWrite()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00202">ArmISA::ISA::MiscRegLUTEntryInitializer::userSecureRead()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00206">ArmISA::ISA::MiscRegLUTEntryInitializer::userSecureWrite()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01273">sc_dt::vec_div_small()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01552">sc_dt::vec_from_char()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l00545">sc_dt::vec_from_str()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l00963">sc_dt::vec_mul()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01487">sc_dt::vec_rem_on_small()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l00911">sc_dt::vec_sub_small()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00174">ArmISA::ISA::MiscRegLUTEntryInitializer::warnNotFail()</a>, <a class="el" href="scx__signal__unsigned_8h_source.html#l00871">sc_core::sc_signal&lt; sc_dt::sc_biguint&lt; W &gt; &gt;::write_part()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l00885">sc_core::sc_signal&lt; sc_dt::sc_bigint&lt; W &gt; &gt;::write_part()</a>, <a class="el" href="fs__translating__port__proxy_8hh_source.html#l00087">FSTranslatingPortProxy::~FSTranslatingPortProxy()</a>, <a class="el" href="port__proxy_8hh_source.html#l00110">PortProxy::~PortProxy()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l00402">tlm_utils::simple_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::process_handle_list::~process_handle_list()</a>, <a class="el" href="tlm__utils_2simple__target__socket_8h_source.html#l00998">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process::process_handle_list::~process_handle_list()</a>, <a class="el" href="scx__signal__int_8h_source.html#l00233">sc_core::sc_int_sigref::~sc_int_sigref()</a>, <a class="el" href="scx__signal__signed_8h_source.html#l00283">sc_core::sc_signed_sigref::~sc_signed_sigref()</a>, <a class="el" href="scx__signal__uint_8h_source.html#l00265">sc_core::sc_uint_sigref::~sc_uint_sigref()</a>, and <a class="el" href="scx__signal__unsigned_8h_source.html#l00273">sc_core::sc_unsigned_sigref::~sc_unsigned_sigref()</a>.</p>

</div>
</div>
<a id="aa9331aab1c34d5babc25ea53e521b708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9331aab1c34d5babc25ea53e521b708">&#9670;&nbsp;</a></span>va</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; ArmISA::va</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00263">263</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2faults_8hh_source.html#l00438">ArmISA::AbortFault&lt; DataAbort &gt;::AbortFault()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00256">SparcISA::TLB::demapPage()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00861">SparcISA::TLB::doMmuRegRead()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l01046">SparcISA::TLB::doMmuRegWrite()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00266">ArmISA::TLB::flushAll()</a>, <a class="el" href="mmapped__ipr_8cc_source.html#l00056">GenericISA::handleGenericIprRead()</a>, <a class="el" href="mmapped__ipr_8cc_source.html#l00073">GenericISA::handleGenericIprWrite()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00097">SparcISA::TLB::insert()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00198">SparcISA::TLB::lookup()</a>, <a class="el" href="x86_2tlb_8hh_source.html#l00072">X86ISA::TLB::takeOverFrom()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00691">SMMUTranslationProcess::walkCacheUpdate()</a>, <a class="el" href="smmu__v3__caches_8hh_source.html#l00173">ARMArchTLB::~ARMArchTLB()</a>, <a class="el" href="smmu__v3__caches_8hh_source.html#l00125">SMMUTLB::~SMMUTLB()</a>, <a class="el" href="arm_2tlb_8hh_source.html#l00070">ArmISA::TlbTestInterface::~TlbTestInterface()</a>, <a class="el" href="gpu__tlb_8hh_source.html#l00103">X86ISA::GpuTLB::Translation::~Translation()</a>, and <a class="el" href="smmu__v3__caches_8hh_source.html#l00307">WalkCache::~WalkCache()</a>.</p>

</div>
</div>
<a id="abcdaadef1aa651a4c38ad6991761de0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcdaadef1aa651a4c38ad6991761de0b">&#9670;&nbsp;</a></span>VABits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned ArmISA::VABits = 32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00081">81</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="a9df305729f5db1791dbc53dac732bfc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9df305729f5db1791dbc53dac732bfc6">&#9670;&nbsp;</a></span>VAddrImplMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::VAddrImplMask = (<a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceArmISA.html#abcdaadef1aa651a4c38ad6991761de0b">VABits</a>) - 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00083">83</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa__traits_8hh_source.html#l00085">VAddrImpl()</a>.</p>

</div>
</div>
<a id="a1c9b1866607949b615383481925e7b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c9b1866607949b615383481925e7b2d">&#9670;&nbsp;</a></span>VAddrUnImplMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::VAddrUnImplMask = ~<a class="el" href="namespaceArmISA.html#a9df305729f5db1791dbc53dac732bfc6">VAddrImplMask</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00084">84</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="ad07d49f95b9782a77d68d9edae1aa5cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad07d49f95b9782a77d68d9edae1aa5cc">&#9670;&nbsp;</a></span>varange</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; ArmISA::varange</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00157">157</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a9aa781cc7c8b848124aed6f11be77dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aa781cc7c8b848124aed6f11be77dbc">&#9670;&nbsp;</a></span>VecPredRegHasPackedRepr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr unsigned ArmISA::VecPredRegHasPackedRepr = false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00773">773</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="ae87f6c6060906e65144fe67c45524708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae87f6c6060906e65144fe67c45524708">&#9670;&nbsp;</a></span>VecPredRegSizeBits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr unsigned ArmISA::VecPredRegSizeBits = <a class="el" href="namespaceArmISA.html#a6e0781069c9db6a655587c998fa70e1a">MaxSveVecLenInBytes</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00772">772</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a0fb916a6507da6f940dd7d395f27822c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fb916a6507da6f940dd7d395f27822c">&#9670;&nbsp;</a></span>VECREG_UREG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::VECREG_UREG0 = 32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00094">94</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="sve__macromem_8hh_source.html#l00449">ArmISA::SveIndexedMemSV&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::SveIndexedMemSV()</a>, and <a class="el" href="sve__macromem_8hh_source.html#l00349">ArmISA::SveIndexedMemVI&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::SveIndexedMemVI()</a>.</p>

</div>
</div>
<a id="a968b5a9bf5cdd9aa5e2090486e671fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968b5a9bf5cdd9aa5e2090486e671fc3">&#9670;&nbsp;</a></span>VecRegSizeBytes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr unsigned ArmISA::VecRegSizeBytes = <a class="el" href="namespaceArmISA.html#a6e0781069c9db6a655587c998fa70e1a">MaxSveVecLenInBytes</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00771">771</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="afd73f0623142a3ff8384827e694907f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd73f0623142a3ff8384827e694907f5">&#9670;&nbsp;</a></span>vf</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; ArmISA::vf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00266">266</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a6d9502d214bade5dee773c3fa2c1434a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d9502d214bade5dee773c3fa2c1434a">&#9670;&nbsp;</a></span>vfpExceptionTrapping</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; ArmISA::vfpExceptionTrapping</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00442">442</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="afc33f4c02aa9a46e7e862ea7dad34ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc33f4c02aa9a46e7e862ea7dad34ee2">&#9670;&nbsp;</a></span>vfpHalfPrecision</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27, 24&gt; ArmISA::vfpHalfPrecision</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00456">456</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a6ed6c82db305c39533a7bd2d41e67d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ed6c82db305c39533a7bd2d41e67d40">&#9670;&nbsp;</a></span>vh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; ArmISA::vh</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00141">141</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a50d97ad5355488caa8cdf04c07d16c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50d97ad5355488caa8cdf04c07d16c9c">&#9670;&nbsp;</a></span>vi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; ArmISA::vi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00265">265</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="ad4d02da4aea0e2c4684ca936a31a814d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4d02da4aea0e2c4684ca936a31a814d">&#9670;&nbsp;</a></span>vm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; ArmISA::vm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00272">272</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="vm_8hh_source.html#l00515">KvmVM::ioctl()</a>, and <a class="el" href="kvm_2gic_8cc_source.html#l00170">MuxingKvmGic::MuxingKvmGic()</a>.</p>

</div>
</div>
<a id="a5e9276f0b169d453e999fba5cbda2dd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e9276f0b169d453e999fba5cbda2dd2">&#9670;&nbsp;</a></span>vmidbits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; ArmISA::vmidbits</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00142">142</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="aea102f4a9a87d5c5ff68f50e329fbc83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea102f4a9a87d5c5ff68f50e329fbc83">&#9670;&nbsp;</a></span>vse</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; ArmISA::vse</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00264">264</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="abc9d5266b21d878b506e99288cd73da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc9d5266b21d878b506e99288cd73da8">&#9670;&nbsp;</a></span>width</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 4 &gt; ArmISA::width</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00071">71</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="vcd_8hh_source.html#l00084">sc_gem5::VcdTraceFile::addNewTraceVal()</a>, <a class="el" href="trie_8hh_source.html#l00188">Trie&lt; Addr, uint32_t &gt;::insert()</a>, <a class="el" href="tlm__to__gem5_8cc_source.html#l00240">sc_gem5::TlmToGem5Bridge&lt; BITWIDTH &gt;::nb_transport_fw()</a>, <a class="el" href="printk_8cc_source.html#l00046">Printk()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00098">ArmISA::ArmStaticInst::satInt()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00082">ArmISA::ArmStaticInst::saturateOp()</a>, <a class="el" href="sc__trace__file_8hh_source.html#l00179">sc_core::sc_trace()</a>, <a class="el" href="vncinput_8cc_source.html#l00095">VncInput::setDirty()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00092">ArmISA::ArmStaticInst::shiftReg64()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00131">ArmISA::ArmStaticInst::uSatInt()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00115">ArmISA::ArmStaticInst::uSaturateOp()</a>, <a class="el" href="vfp_8hh_source.html#l00265">vfpFpToFixed()</a>, <a class="el" href="pipe__data_8hh_source.html#l00275">Minor::ForwardInstData::width()</a>, and <a class="el" href="pngwriter_8cc_source.html#l00114">PngWriter::write()</a>.</p>

</div>
</div>
<a id="a0c17218636e64bf866e9f767f77b9bd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c17218636e64bf866e9f767f77b9bd6">&#9670;&nbsp;</a></span>wnr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11&gt; ArmISA::wnr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00400">400</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a31a577e5d458b463ab6c796507845dc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31a577e5d458b463ab6c796507845dc0">&#9670;&nbsp;</a></span>writeback</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21&gt; ArmISA::writeback</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00136">136</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="macromem_8cc_source.html#l00242">ArmISA::PairMemOp::PairMemOp()</a>, and <a class="el" href="i8254xGBe_8cc_source.html#l01058">IGbE::DescCache&lt; iGbReg::RxDesc &gt;::wbComplete()</a>.</p>

</div>
</div>
<a id="a7cf52c690c2b8198412cfecb7e08f610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cf52c690c2b8198412cfecb7e08f610">&#9670;&nbsp;</a></span>wrps</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 20&gt; ArmISA::wrps</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00082">82</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a748acb02a2512b14dd1c820b6b97048f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a748acb02a2512b14dd1c820b6b97048f">&#9670;&nbsp;</a></span>wxn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; ArmISA::wxn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00335">335</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a318ec7a9e096d26ba3964c572d3138e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a318ec7a9e096d26ba3964c572d3138e2">&#9670;&nbsp;</a></span>xnx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::xnx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00136">136</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a418c214c758f4c8c671a6cc789218c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a418c214c758f4c8c671a6cc789218c42">&#9670;&nbsp;</a></span>xp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23&gt; ArmISA::xp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00327">327</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a0db110357447336365bed71ad6b740f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0db110357447336365bed71ad6b740f0">&#9670;&nbsp;</a></span>z</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 30 &gt; ArmISA::z</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00349">349</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00324">SparcISA::SparcStaticInst::passesCondition()</a>, <a class="el" href="functions_8hh_source.html#l00040">sc_dt::sc_abs()</a>, <a class="el" href="T__2__3__1__1_2T__2__3__1_8h_source.html#l00038">SC_MODULE()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00070">testPredicate()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00609">MultiperspectivePerceptron::update()</a>, and <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00471">MultiperspectivePerceptronTAGE::updateHistories()</a>.</p>

</div>
</div>
<a id="ab53ffac40aa345093f2ae17f9965cc10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab53ffac40aa345093f2ae17f9965cc10">&#9670;&nbsp;</a></span>zen</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;17, 16&gt; ArmISA::zen</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="miscregs__types_8hh_source.html#l00381">381</a> of file <a class="el" href="miscregs__types_8hh_source.html">miscregs_types.hh</a>.</p>

</div>
</div>
<a id="a489ec7c96a6c6e4f5401e91d8c623e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a489ec7c96a6c6e4f5401e91d8c623e2b">&#9670;&nbsp;</a></span>ZeroReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int ArmISA::ZeroReg = <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00125">125</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:23 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
