Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jul  1 22:57:29 2024
| Host         : LAPTOP-PAWEL running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file ebit_z7010_top_wrapper_timing_summary_routed.rpt -pb ebit_z7010_top_wrapper_timing_summary_routed.pb -rpx ebit_z7010_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ebit_z7010_top_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                                  1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                2           
TIMING-6   Critical Warning  No common primary clock between related clocks                    5           
TIMING-7   Critical Warning  No common node between related clocks                             5           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       12          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  2           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
PDRC-190   Warning           Suboptimally placed synchronized register chain                   10          
TIMING-9   Warning           Unknown CDC Logic                                                 1           
TIMING-18  Warning           Missing input or output delay                                     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: enet0_mii_rx_clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: enet0_mii_tx_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.105        0.000                      0                11859       -0.361       -0.482                      2                11842        3.750        0.000                       0                  5729  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                    ------------       ----------      --------------
CLK                                                                                                      {0.000 5.000}      10.000          100.000         
S_AXI_ACLK                                                                                               {0.000 5.000}      10.000          100.000         
clk_fpga_0                                                                                               {0.000 5.000}      10.000          100.000         
  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                 {0.000 40.000}     80.000          12.500          
    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  {40.000 80.000}    80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                             1.105        0.000                      0                 3596        0.106        0.000                      0                 3596        4.500        0.000                       0                  1633  
S_AXI_ACLK                                                                      4.674        0.000                      0                 1091        0.060        0.000                      0                 1091        4.020        0.000                       0                   712  
clk_fpga_0                                                                      1.453        0.000                      0                 5490        0.058        0.000                      0                 5490        3.750        0.000                       0                  2876  
  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       34.868        0.000                      0                 1045        0.097        0.000                      0                 1045       38.750        0.000                       0                   508  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
S_AXI_ACLK                                                                                           CLK                                                                                                        5.170        0.000                      0                  179        0.053        0.000                      0                  179  
clk_fpga_0                                                                                           CLK                                                                                                        6.246        0.000                      0                   20        0.313        0.000                      0                   20  
CLK                                                                                                  S_AXI_ACLK                                                                                                 4.032        0.000                      0                  159       -0.361       -0.482                      2                  159  
clk_fpga_0                                                                                           S_AXI_ACLK                                                                                                 2.209        0.000                      0                  313        0.386        0.000                      0                  313  
S_AXI_ACLK                                                                                           clk_fpga_0                                                                                                 5.632        0.000                      0                   77        0.111        0.000                      0                   77  
ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                               clk_fpga_0                                                                                                78.442        0.000                      0                    8                                                                        
clk_fpga_0                                                                                           ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                     8.721        0.000                      0                   17                                                                        
ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                    35.695        0.000                      0                   10        0.306        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                              From Clock                                                              To Clock                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                              ----------                                                              --------                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                       clk_fpga_0                                                              clk_fpga_0                                                                    6.293        0.000                      0                  105        0.334        0.000                      0                  105  
**async_default**                                                       ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       38.570        0.000                      0                  106        0.346        0.000                      0                  106  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 3.106ns (35.564%)  route 5.628ns (64.436%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.667     1.667    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X22Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/Q
                         net (fo=2, routed)           0.810     2.933    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[0][45]
    SLICE_X22Y39         LUT4 (Prop_lut4_I3_O)        0.124     3.057 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11/O
                         net (fo=1, routed)           0.403     3.460    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.584 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6/O
                         net (fo=1, routed)           0.508     4.092    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I5_O)        0.124     4.216 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=36, routed)          0.666     4.883    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I1_O)        0.153     5.036 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3/O
                         net (fo=1, routed)           0.499     5.534    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     6.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.771 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[0]
                         net (fo=2, routed)           0.847     7.618    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_33
    SLICE_X20Y37         LUT6 (Prop_lut6_I0_O)        0.299     7.917 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.585     8.502    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I3_O)        0.124     8.626 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.578     9.204    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6_n_0
    SLICE_X20Y37         LUT4 (Prop_lut4_I3_O)        0.117     9.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3/O
                         net (fo=18, routed)          0.732    10.053    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_n_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I1_O)        0.348    10.401 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][9]_i_1/O
                         net (fo=1, routed)           0.000    10.401    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/resize[-8]
    SLICE_X18Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.496    11.496    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X18Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][9]/C
                         clock pessimism              0.014    11.510    
                         clock uncertainty           -0.035    11.475    
    SLICE_X18Y37         FDRE (Setup_fdre_C_D)        0.031    11.506    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][9]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 3.106ns (35.575%)  route 5.625ns (64.425%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.667     1.667    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X22Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/Q
                         net (fo=2, routed)           0.810     2.933    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[0][45]
    SLICE_X22Y39         LUT4 (Prop_lut4_I3_O)        0.124     3.057 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11/O
                         net (fo=1, routed)           0.403     3.460    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.584 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6/O
                         net (fo=1, routed)           0.508     4.092    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I5_O)        0.124     4.216 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=36, routed)          0.666     4.883    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I1_O)        0.153     5.036 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3/O
                         net (fo=1, routed)           0.499     5.534    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     6.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.771 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[0]
                         net (fo=2, routed)           0.847     7.618    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_33
    SLICE_X20Y37         LUT6 (Prop_lut6_I0_O)        0.299     7.917 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.585     8.502    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I3_O)        0.124     8.626 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.578     9.204    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6_n_0
    SLICE_X20Y37         LUT4 (Prop_lut4_I3_O)        0.117     9.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3/O
                         net (fo=18, routed)          0.729    10.050    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I1_O)        0.348    10.398 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][14]_i_1/O
                         net (fo=1, routed)           0.000    10.398    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/resize[-3]
    SLICE_X17Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.497    11.497    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X17Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][14]/C
                         clock pessimism              0.014    11.511    
                         clock uncertainty           -0.035    11.476    
    SLICE_X17Y38         FDRE (Setup_fdre_C_D)        0.029    11.505    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][14]
  -------------------------------------------------------------------
                         required time                         11.505    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 3.106ns (35.536%)  route 5.635ns (64.464%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.667     1.667    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X22Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/Q
                         net (fo=2, routed)           0.810     2.933    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[0][45]
    SLICE_X22Y39         LUT4 (Prop_lut4_I3_O)        0.124     3.057 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11/O
                         net (fo=1, routed)           0.403     3.460    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.584 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6/O
                         net (fo=1, routed)           0.508     4.092    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I5_O)        0.124     4.216 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=36, routed)          0.666     4.883    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I1_O)        0.153     5.036 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3/O
                         net (fo=1, routed)           0.499     5.534    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     6.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.771 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[0]
                         net (fo=2, routed)           0.847     7.618    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_33
    SLICE_X20Y37         LUT6 (Prop_lut6_I0_O)        0.299     7.917 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.585     8.502    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I3_O)        0.124     8.626 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.578     9.204    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6_n_0
    SLICE_X20Y37         LUT4 (Prop_lut4_I3_O)        0.117     9.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3/O
                         net (fo=18, routed)          0.739    10.060    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I1_O)        0.348    10.408 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][13]_i_1/O
                         net (fo=1, routed)           0.000    10.408    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/resize[-4]
    SLICE_X20Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.495    11.495    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X20Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][13]/C
                         clock pessimism              0.014    11.509    
                         clock uncertainty           -0.035    11.474    
    SLICE_X20Y37         FDRE (Setup_fdre_C_D)        0.077    11.551    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][13]
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.692ns  (logic 3.106ns (35.732%)  route 5.586ns (64.268%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.667     1.667    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X22Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/Q
                         net (fo=2, routed)           0.810     2.933    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[0][45]
    SLICE_X22Y39         LUT4 (Prop_lut4_I3_O)        0.124     3.057 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11/O
                         net (fo=1, routed)           0.403     3.460    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.584 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6/O
                         net (fo=1, routed)           0.508     4.092    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I5_O)        0.124     4.216 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=36, routed)          0.666     4.883    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I1_O)        0.153     5.036 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3/O
                         net (fo=1, routed)           0.499     5.534    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     6.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.771 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[0]
                         net (fo=2, routed)           0.847     7.618    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_33
    SLICE_X20Y37         LUT6 (Prop_lut6_I0_O)        0.299     7.917 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.585     8.502    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I3_O)        0.124     8.626 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.578     9.204    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6_n_0
    SLICE_X20Y37         LUT4 (Prop_lut4_I3_O)        0.117     9.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3/O
                         net (fo=18, routed)          0.691    10.011    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I1_O)        0.348    10.359 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_1/O
                         net (fo=1, routed)           0.000    10.359    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/resize[-1]
    SLICE_X17Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.497    11.497    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X17Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][16]/C
                         clock pessimism              0.014    11.511    
                         clock uncertainty           -0.035    11.476    
    SLICE_X17Y38         FDRE (Setup_fdre_C_D)        0.031    11.507    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][16]
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.688ns  (logic 3.106ns (35.749%)  route 5.582ns (64.251%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.667     1.667    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X22Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/Q
                         net (fo=2, routed)           0.810     2.933    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[0][45]
    SLICE_X22Y39         LUT4 (Prop_lut4_I3_O)        0.124     3.057 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11/O
                         net (fo=1, routed)           0.403     3.460    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.584 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6/O
                         net (fo=1, routed)           0.508     4.092    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I5_O)        0.124     4.216 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=36, routed)          0.666     4.883    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I1_O)        0.153     5.036 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3/O
                         net (fo=1, routed)           0.499     5.534    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     6.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.771 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[0]
                         net (fo=2, routed)           0.847     7.618    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_33
    SLICE_X20Y37         LUT6 (Prop_lut6_I0_O)        0.299     7.917 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.585     8.502    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I3_O)        0.124     8.626 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.578     9.204    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6_n_0
    SLICE_X20Y37         LUT4 (Prop_lut4_I3_O)        0.117     9.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3/O
                         net (fo=18, routed)          0.686    10.007    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I1_O)        0.348    10.355 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][8]_i_1/O
                         net (fo=1, routed)           0.000    10.355    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/resize[-9]
    SLICE_X18Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.497    11.497    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X18Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][8]/C
                         clock pessimism              0.014    11.511    
                         clock uncertainty           -0.035    11.476    
    SLICE_X18Y38         FDRE (Setup_fdre_C_D)        0.031    11.507    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][8]
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 3.106ns (35.922%)  route 5.541ns (64.078%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.667     1.667    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X22Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/Q
                         net (fo=2, routed)           0.810     2.933    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[0][45]
    SLICE_X22Y39         LUT4 (Prop_lut4_I3_O)        0.124     3.057 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11/O
                         net (fo=1, routed)           0.403     3.460    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.584 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6/O
                         net (fo=1, routed)           0.508     4.092    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I5_O)        0.124     4.216 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=36, routed)          0.666     4.883    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I1_O)        0.153     5.036 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3/O
                         net (fo=1, routed)           0.499     5.534    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     6.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.771 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[0]
                         net (fo=2, routed)           0.847     7.618    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_33
    SLICE_X20Y37         LUT6 (Prop_lut6_I0_O)        0.299     7.917 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.585     8.502    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I3_O)        0.124     8.626 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.578     9.204    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6_n_0
    SLICE_X20Y37         LUT4 (Prop_lut4_I3_O)        0.117     9.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3/O
                         net (fo=18, routed)          0.645     9.966    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I1_O)        0.348    10.314 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][11]_i_1/O
                         net (fo=1, routed)           0.000    10.314    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/resize[-6]
    SLICE_X18Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.497    11.497    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X18Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][11]/C
                         clock pessimism              0.014    11.511    
                         clock uncertainty           -0.035    11.476    
    SLICE_X18Y38         FDRE (Setup_fdre_C_D)        0.029    11.505    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][11]
  -------------------------------------------------------------------
                         required time                         11.505    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.691ns  (logic 3.106ns (35.737%)  route 5.585ns (64.263%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.667     1.667    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X22Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/Q
                         net (fo=2, routed)           0.810     2.933    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[0][45]
    SLICE_X22Y39         LUT4 (Prop_lut4_I3_O)        0.124     3.057 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11/O
                         net (fo=1, routed)           0.403     3.460    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.584 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6/O
                         net (fo=1, routed)           0.508     4.092    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I5_O)        0.124     4.216 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=36, routed)          0.666     4.883    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I1_O)        0.153     5.036 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3/O
                         net (fo=1, routed)           0.499     5.534    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     6.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.771 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[0]
                         net (fo=2, routed)           0.847     7.618    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_33
    SLICE_X20Y37         LUT6 (Prop_lut6_I0_O)        0.299     7.917 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.585     8.502    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I3_O)        0.124     8.626 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.578     9.204    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6_n_0
    SLICE_X20Y37         LUT4 (Prop_lut4_I3_O)        0.117     9.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3/O
                         net (fo=18, routed)          0.689    10.010    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.348    10.358 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][2]_i_1/O
                         net (fo=1, routed)           0.000    10.358    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/resize[-15]
    SLICE_X20Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X20Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][2]/C
                         clock pessimism              0.014    11.508    
                         clock uncertainty           -0.035    11.473    
    SLICE_X20Y35         FDRE (Setup_fdre_C_D)        0.077    11.550    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][2]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.644ns  (logic 3.106ns (35.934%)  route 5.538ns (64.066%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.667     1.667    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X22Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/Q
                         net (fo=2, routed)           0.810     2.933    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[0][45]
    SLICE_X22Y39         LUT4 (Prop_lut4_I3_O)        0.124     3.057 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11/O
                         net (fo=1, routed)           0.403     3.460    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.584 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6/O
                         net (fo=1, routed)           0.508     4.092    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I5_O)        0.124     4.216 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=36, routed)          0.666     4.883    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I1_O)        0.153     5.036 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3/O
                         net (fo=1, routed)           0.499     5.534    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     6.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.771 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[0]
                         net (fo=2, routed)           0.847     7.618    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_33
    SLICE_X20Y37         LUT6 (Prop_lut6_I0_O)        0.299     7.917 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.585     8.502    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I3_O)        0.124     8.626 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.578     9.204    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6_n_0
    SLICE_X20Y37         LUT4 (Prop_lut4_I3_O)        0.117     9.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3/O
                         net (fo=18, routed)          0.642     9.963    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I1_O)        0.348    10.311 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][12]_i_1/O
                         net (fo=1, routed)           0.000    10.311    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/resize[-5]
    SLICE_X18Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.497    11.497    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X18Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][12]/C
                         clock pessimism              0.014    11.511    
                         clock uncertainty           -0.035    11.476    
    SLICE_X18Y38         FDRE (Setup_fdre_C_D)        0.031    11.507    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][12]
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.580ns  (logic 3.106ns (36.198%)  route 5.474ns (63.802%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.667     1.667    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X22Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/Q
                         net (fo=2, routed)           0.810     2.933    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[0][45]
    SLICE_X22Y39         LUT4 (Prop_lut4_I3_O)        0.124     3.057 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11/O
                         net (fo=1, routed)           0.403     3.460    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.584 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6/O
                         net (fo=1, routed)           0.508     4.092    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I5_O)        0.124     4.216 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=36, routed)          0.666     4.883    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I1_O)        0.153     5.036 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3/O
                         net (fo=1, routed)           0.499     5.534    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     6.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.771 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[0]
                         net (fo=2, routed)           0.847     7.618    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_33
    SLICE_X20Y37         LUT6 (Prop_lut6_I0_O)        0.299     7.917 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.585     8.502    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I3_O)        0.124     8.626 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.578     9.204    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6_n_0
    SLICE_X20Y37         LUT4 (Prop_lut4_I3_O)        0.117     9.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3/O
                         net (fo=18, routed)          0.579     9.899    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I1_O)        0.348    10.247 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][15]_i_1/O
                         net (fo=1, routed)           0.000    10.247    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/resize[-2]
    SLICE_X17Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.497    11.497    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X17Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][15]/C
                         clock pessimism              0.014    11.511    
                         clock uncertainty           -0.035    11.476    
    SLICE_X17Y38         FDRE (Setup_fdre_C_D)        0.031    11.507    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][15]
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 3.106ns (36.041%)  route 5.512ns (63.959%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.667     1.667    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X22Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][45]/Q
                         net (fo=2, routed)           0.810     2.933    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[0][45]
    SLICE_X22Y39         LUT4 (Prop_lut4_I3_O)        0.124     3.057 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11/O
                         net (fo=1, routed)           0.403     3.460    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_11_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.584 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6/O
                         net (fo=1, routed)           0.508     4.092    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_6_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I5_O)        0.124     4.216 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2/O
                         net (fo=36, routed)          0.666     4.883    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][16]_i_2_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I1_O)        0.153     5.036 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3/O
                         net (fo=1, routed)           0.499     5.534    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][4]_i_3_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     6.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][4]_i_2_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.435 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.435    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][8]_i_2_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.549 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][12]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.771 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg_reg[5][16]_i_3/O[0]
                         net (fo=2, routed)           0.847     7.618    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance_n_33
    SLICE_X20Y37         LUT6 (Prop_lut6_I0_O)        0.299     7.917 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg[5][17]_i_8/O
                         net (fo=1, routed)           0.585     8.502    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I3_O)        0.124     8.626 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6/O
                         net (fo=1, routed)           0.578     9.204    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_6_n_0
    SLICE_X20Y37         LUT4 (Prop_lut4_I3_O)        0.117     9.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3/O
                         net (fo=18, routed)          0.616     9.937    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][17]_i_3_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.348    10.285 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][3]_i_1/O
                         net (fo=1, routed)           0.000    10.285    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/resize[-14]
    SLICE_X20Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X20Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][3]/C
                         clock pessimism              0.014    11.508    
                         clock uncertainty           -0.035    11.473    
    SLICE_X20Y35         FDRE (Setup_fdre_C_D)        0.081    11.554    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][3]
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  1.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X33Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[2][13]/Q
                         net (fo=1, routed)           0.054     0.753    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[47]_0[13]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.798 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C[13]_i_1/O
                         net (fo=1, routed)           0.000     0.798    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C[13]_i_1_n_0
    SLICE_X32Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.824     0.824    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X32Y33         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[13]/C
                         clock pessimism             -0.253     0.571    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.121     0.692    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X31Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/C_reg_reg[2][4]/Q
                         net (fo=1, routed)           0.056     0.753    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[47]_0[4]
    SLICE_X30Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.798 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C[4]_i_1/O
                         net (fo=1, routed)           0.000     0.798    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C[4]_i_1_n_0
    SLICE_X30Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.822     0.822    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X30Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[4]/C
                         clock pessimism             -0.253     0.569    
    SLICE_X30Y31         FDRE (Hold_fdre_C_D)         0.120     0.689    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/C_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X11Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[3][10]/Q
                         net (fo=1, routed)           0.056     0.760    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[17]_0[10]
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.805 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D[10]_i_1/O
                         net (fo=1, routed)           0.000     0.805    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D[10]_i_1_n_0
    SLICE_X10Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X10Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[10]/C
                         clock pessimism             -0.254     0.576    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.120     0.696    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][47]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.888%)  route 0.280ns (60.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.557     0.557    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X22Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg_reg[0][47]/Q
                         net (fo=41, routed)          0.280     0.978    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/P_reg[0][47]
    SLICE_X21Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.023 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/A_reg[5][7]_i_1/O
                         net (fo=1, routed)           0.000     1.023    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/resize[-10]
    SLICE_X21Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.826     0.826    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X21Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][7]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.092     0.913    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/A_reg_reg[5][7]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op3/CLK
    SLICE_X11Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056     0.752    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[23]_0[8]
    SLICE_X11Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.821     0.821    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/CLK
    SLICE_X11Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.265     0.556    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.078     0.634    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op3/CLK
    SLICE_X11Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=1, routed)           0.056     0.752    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[23]_0[13]
    SLICE_X11Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.821     0.821    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/CLK
    SLICE_X11Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.265     0.556    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.076     0.632    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op3/CLK
    SLICE_X11Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.056     0.752    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[23]_0[10]
    SLICE_X11Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.821     0.821    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/CLK
    SLICE_X11Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.265     0.556    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.075     0.631    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op3/CLK
    SLICE_X11Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.056     0.752    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[23]_0[12]
    SLICE_X11Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.821     0.821    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/CLK
    SLICE_X11Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.265     0.556    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.071     0.627    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.562     0.562    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X11Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[3][3]/Q
                         net (fo=1, routed)           0.080     0.783    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[17]_0[3]
    SLICE_X10Y35         LUT6 (Prop_lut6_I4_O)        0.045     0.828 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D[3]_i_1/O
                         net (fo=1, routed)           0.000     0.828    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D[3]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X10Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[3]/C
                         clock pessimism             -0.254     0.575    
    SLICE_X10Y35         FDRE (Hold_fdre_C_D)         0.121     0.696    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.562     0.562    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X11Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/D_reg_reg[3][7]/Q
                         net (fo=1, routed)           0.080     0.783    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[17]_0[7]
    SLICE_X10Y36         LUT6 (Prop_lut6_I4_O)        0.045     0.828 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D[7]_i_1/O
                         net (fo=1, routed)           0.000     0.828    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D[7]_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/CLK
    SLICE_X10Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[7]/C
                         clock pessimism             -0.254     0.575    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.121     0.696    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/D_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebit_z7010_top_i/FOC_top_0/U0/CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/sin_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/sin_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y14   ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y10   ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y28  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y28  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y28  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y28  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y28  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26  ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        4.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.994ns (21.630%)  route 3.601ns (78.370%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.671     1.671    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X29Y11         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     2.090 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.943     3.033    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/basic_trigger
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.299     3.332 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.182     4.514    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X30Y19         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.638 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.656     5.294    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.152     5.446 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.821     6.266    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X35Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.492    11.492    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X35Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C
                         clock pessimism              0.115    11.607    
                         clock uncertainty           -0.035    11.572    
    SLICE_X35Y17         FDRE (Setup_fdre_C_R)       -0.631    10.941    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.994ns (21.630%)  route 3.601ns (78.370%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.671     1.671    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X29Y11         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     2.090 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.943     3.033    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/basic_trigger
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.299     3.332 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.182     4.514    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X30Y19         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.638 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.656     5.294    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.152     5.446 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.821     6.266    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X35Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.492    11.492    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X35Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C
                         clock pessimism              0.115    11.607    
                         clock uncertainty           -0.035    11.572    
    SLICE_X35Y17         FDRE (Setup_fdre_C_R)       -0.631    10.941    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.994ns (21.630%)  route 3.601ns (78.370%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.671     1.671    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X29Y11         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     2.090 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.943     3.033    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/basic_trigger
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.299     3.332 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.182     4.514    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X30Y19         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.638 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.656     5.294    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.152     5.446 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.821     6.266    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X35Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.492    11.492    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X35Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C
                         clock pessimism              0.115    11.607    
                         clock uncertainty           -0.035    11.572    
    SLICE_X35Y17         FDRE (Setup_fdre_C_R)       -0.631    10.941    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.994ns (21.630%)  route 3.601ns (78.370%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.671     1.671    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X29Y11         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     2.090 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.943     3.033    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/basic_trigger
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.299     3.332 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.182     4.514    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X30Y19         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.638 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.656     5.294    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.152     5.446 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.821     6.266    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X35Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.492    11.492    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X35Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                         clock pessimism              0.115    11.607    
                         clock uncertainty           -0.035    11.572    
    SLICE_X35Y17         FDRE (Setup_fdre_C_R)       -0.631    10.941    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.994ns (22.308%)  route 3.462ns (77.692%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.671     1.671    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X29Y11         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     2.090 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.943     3.033    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/basic_trigger
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.299     3.332 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.182     4.514    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X30Y19         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.638 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.656     5.294    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.152     5.446 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.681     6.127    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X35Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.489    11.489    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X35Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/C
                         clock pessimism              0.115    11.604    
                         clock uncertainty           -0.035    11.569    
    SLICE_X35Y19         FDRE (Setup_fdre_C_R)       -0.631    10.938    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.994ns (22.308%)  route 3.462ns (77.692%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.671     1.671    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X29Y11         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     2.090 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.943     3.033    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/basic_trigger
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.299     3.332 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.182     4.514    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X30Y19         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.638 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.656     5.294    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.152     5.446 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.681     6.127    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X35Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.489    11.489    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X35Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/C
                         clock pessimism              0.115    11.604    
                         clock uncertainty           -0.035    11.569    
    SLICE_X35Y19         FDRE (Setup_fdre_C_R)       -0.631    10.938    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.994ns (22.308%)  route 3.462ns (77.692%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.671     1.671    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X29Y11         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     2.090 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.943     3.033    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/basic_trigger
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.299     3.332 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.182     4.514    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X30Y19         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.638 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.656     5.294    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.152     5.446 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.681     6.127    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X35Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.489    11.489    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X35Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/C
                         clock pessimism              0.115    11.604    
                         clock uncertainty           -0.035    11.569    
    SLICE_X35Y19         FDRE (Setup_fdre_C_R)       -0.631    10.938    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.994ns (22.308%)  route 3.462ns (77.692%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.671     1.671    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X29Y11         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     2.090 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.943     3.033    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/basic_trigger
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.299     3.332 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.182     4.514    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X30Y19         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.638 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.656     5.294    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.152     5.446 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.681     6.127    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X35Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.489    11.489    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X35Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C
                         clock pessimism              0.115    11.604    
                         clock uncertainty           -0.035    11.569    
    SLICE_X35Y19         FDRE (Setup_fdre_C_R)       -0.631    10.938    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 0.994ns (22.314%)  route 3.461ns (77.686%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.671     1.671    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X29Y11         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     2.090 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.943     3.033    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/basic_trigger
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.299     3.332 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.182     4.514    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X30Y19         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.638 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.656     5.294    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.152     5.446 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.680     6.126    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X35Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.490    11.490    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X35Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C
                         clock pessimism              0.115    11.605    
                         clock uncertainty           -0.035    11.570    
    SLICE_X35Y18         FDRE (Setup_fdre_C_R)       -0.631    10.939    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.939    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 0.994ns (22.314%)  route 3.461ns (77.686%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.671     1.671    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X29Y11         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     2.090 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.943     3.033    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/basic_trigger
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.299     3.332 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_NS1_i_2/O
                         net (fo=19, routed)          1.182     4.514    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I[2]
    SLICE_X30Y19         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     4.638 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.656     5.294    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.152     5.446 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=12, routed)          0.680     6.126    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X35Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.490    11.490    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X35Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                         clock pessimism              0.115    11.605    
                         clock uncertainty           -0.035    11.570    
    SLICE_X35Y18         FDRE (Setup_fdre_C_R)       -0.631    10.939    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.939    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                  4.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][115]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.553     0.553    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y28         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][115]/Q
                         net (fo=1, routed)           0.108     0.824    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.862     0.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.609    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     0.764    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][57]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][57]/Q
                         net (fo=1, routed)           0.108     0.827    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.865     0.865    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.612    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     0.767    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][65]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.553     0.553    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][65]/Q
                         net (fo=1, routed)           0.106     0.823    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y4          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.859     0.859    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.606    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.761    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.435%)  route 0.169ns (54.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X35Y16         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=16, routed)          0.169     0.868    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.865     0.865    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.612    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.795    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.979%)  route 0.268ns (59.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.564     0.564    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[28]/Q
                         net (fo=1, routed)           0.268     0.972    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg_n_0_[28]
    SLICE_X19Y51         LUT4 (Prop_lut4_I2_O)        0.045     1.017 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.017    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/reg_data_out[28]
    SLICE_X19Y51         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.831     0.831    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X19Y51         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[28]/C
                         clock pessimism              0.000     0.831    
    SLICE_X19Y51         FDRE (Hold_fdre_C_D)         0.091     0.922    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][61]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.148ns (56.964%)  route 0.112ns (43.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.148     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][61]/Q
                         net (fo=1, routed)           0.112     0.815    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.865     0.865    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.612    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.101     0.713    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][69]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.148ns (57.126%)  route 0.111ns (42.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.553     0.553    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.148     0.701 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][69]/Q
                         net (fo=1, routed)           0.111     0.812    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y4          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.859     0.859    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.606    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.101     0.707    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][113]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.625%)  route 0.160ns (49.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.553     0.553    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y28         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][113]/Q
                         net (fo=1, routed)           0.160     0.877    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.862     0.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.609    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.764    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][67]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.355%)  route 0.162ns (49.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.553     0.553    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][67]/Q
                         net (fo=1, routed)           0.162     0.878    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y4          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.859     0.859    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.606    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     0.761    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][58]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.670%)  route 0.166ns (50.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y18         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][58]/Q
                         net (fo=1, routed)           0.166     0.886    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.865     0.865    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.612    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     0.767    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         S_AXI_ACLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebit_z7010_top_i/FOC_top_0/U0/S_AXI_ACLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y18  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y23  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 4.309ns (52.102%)  route 3.961ns (47.898%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.676     2.984    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y45         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/Q
                         net (fo=6, routed)           1.128     4.531    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[0]
    SLICE_X13Y46         LUT4 (Prop_lut4_I0_O)        0.299     4.830 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.362 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.362    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.476    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.590 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.590    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.704 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          0.939     6.643    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.767 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.520     7.287    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.807 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.807    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.924    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.041    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.158 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.036     9.194    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X15Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.318 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.338     9.656    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.236 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.236    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.350    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.464 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.464    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.578 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.578    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.692 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.692    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001    10.806    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.920    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.254 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.000    11.254    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6_n_6
    SLICE_X14Y51         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.492    12.684    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X14Y51         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.062    12.708    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.175ns  (logic 4.214ns (51.545%)  route 3.961ns (48.455%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.676     2.984    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y45         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/Q
                         net (fo=6, routed)           1.128     4.531    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[0]
    SLICE_X13Y46         LUT4 (Prop_lut4_I0_O)        0.299     4.830 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.362 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.362    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.476    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.590 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.590    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.704 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          0.939     6.643    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.767 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.520     7.287    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.807 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.807    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.924    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.041    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.158 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.036     9.194    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X15Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.318 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.338     9.656    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.236 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.236    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.350    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.464 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.464    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.578 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.578    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.692 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.692    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001    10.806    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.920    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.159 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.000    11.159    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6_n_5
    SLICE_X14Y51         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.492    12.684    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X14Y51         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[31]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.062    12.708    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 4.198ns (51.450%)  route 3.961ns (48.550%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.676     2.984    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y45         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/Q
                         net (fo=6, routed)           1.128     4.531    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[0]
    SLICE_X13Y46         LUT4 (Prop_lut4_I0_O)        0.299     4.830 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.362 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.362    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.476    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.590 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.590    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.704 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          0.939     6.643    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.767 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.520     7.287    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.807 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.807    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.924    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.041    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.158 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.036     9.194    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X15Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.318 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.338     9.656    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.236 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.236    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.350    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.464 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.464    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.578 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.578    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.692 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.692    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001    10.806    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.920    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.143 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6/O[0]
                         net (fo=1, routed)           0.000    11.143    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6_n_7
    SLICE_X14Y51         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.492    12.684    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X14Y51         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[29]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.062    12.708    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.143    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.156ns  (logic 4.195ns (51.432%)  route 3.961ns (48.568%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.676     2.984    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y45         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/Q
                         net (fo=6, routed)           1.128     4.531    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[0]
    SLICE_X13Y46         LUT4 (Prop_lut4_I0_O)        0.299     4.830 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.362 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.362    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.476    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.590 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.590    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.704 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          0.939     6.643    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.767 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.520     7.287    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.807 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.807    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.924    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.041    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.158 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.036     9.194    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X15Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.318 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.338     9.656    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.236 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.236    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.350    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.464 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.464    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.578 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.578    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.692 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.692    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001    10.806    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.140 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.000    11.140    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_6
    SLICE_X14Y50         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.492    12.684    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X14Y50         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[26]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.062    12.708    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.140    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.135ns  (logic 4.174ns (51.307%)  route 3.961ns (48.693%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.676     2.984    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y45         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/Q
                         net (fo=6, routed)           1.128     4.531    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[0]
    SLICE_X13Y46         LUT4 (Prop_lut4_I0_O)        0.299     4.830 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.362 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.362    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.476    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.590 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.590    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.704 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          0.939     6.643    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.767 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.520     7.287    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.807 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.807    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.924    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.041    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.158 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.036     9.194    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X15Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.318 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.338     9.656    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.236 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.236    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.350    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.464 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.464    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.578 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.578    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.692 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.692    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001    10.806    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.119 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.000    11.119    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_4
    SLICE_X14Y50         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.492    12.684    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X14Y50         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[28]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.062    12.708    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 4.270ns (52.365%)  route 3.884ns (47.635%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.675     2.983    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X16Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[3]/Q
                         net (fo=5, routed)           0.979     4.480    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[3]
    SLICE_X17Y48         LUT4 (Prop_lut4_I2_O)        0.124     4.604 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.604    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.154 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.154    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.268 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.269    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.383 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.383    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.497 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.040     6.537    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.661 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4/O
                         net (fo=1, routed)           0.520     7.181    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.707 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.821 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.821    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.935 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.935    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.154     9.203    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.327 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.189     9.517    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.112 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.112    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.229    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.346    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.463 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.463    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.580 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.580    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.697 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.697    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.814    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.137 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    11.137    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[30]
    SLICE_X16Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.490    12.682    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X16Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[30]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X16Y54         FDRE (Setup_fdre_C_D)        0.109    12.753    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 4.100ns (50.860%)  route 3.961ns (49.140%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.676     2.984    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y45         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/Q
                         net (fo=6, routed)           1.128     4.531    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[0]
    SLICE_X13Y46         LUT4 (Prop_lut4_I0_O)        0.299     4.830 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.362 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.362    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.476    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.590 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.590    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.704 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          0.939     6.643    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.767 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.520     7.287    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.807 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.807    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.924    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.041    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.158 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.036     9.194    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X15Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.318 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.338     9.656    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.236 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.236    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.350    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.464 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.464    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.578 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.578    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.692 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.692    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001    10.806    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.045 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.000    11.045    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_5
    SLICE_X14Y50         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.492    12.684    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X14Y50         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[27]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.062    12.708    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.045ns  (logic 4.084ns (50.762%)  route 3.961ns (49.238%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.676     2.984    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X15Y45         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/Q
                         net (fo=6, routed)           1.128     4.531    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[0]
    SLICE_X13Y46         LUT4 (Prop_lut4_I0_O)        0.299     4.830 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.362 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.362    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.476    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.590 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.590    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.704 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          0.939     6.643    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.767 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.520     7.287    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.807 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.807    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.924    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.041    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.158 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.036     9.194    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X15Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.318 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.338     9.656    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.236 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.236    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.350    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.464 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.464    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.578 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.578    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.692 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.692    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001    10.806    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.029 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/O[0]
                         net (fo=1, routed)           0.000    11.029    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_7
    SLICE_X14Y50         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.492    12.684    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X14Y50         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[25]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.062    12.708    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.029    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.070ns  (logic 4.186ns (51.870%)  route 3.884ns (48.130%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.675     2.983    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X16Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[3]/Q
                         net (fo=5, routed)           0.979     4.480    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[3]
    SLICE_X17Y48         LUT4 (Prop_lut4_I2_O)        0.124     4.604 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.604    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.154 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.154    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.268 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.269    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.383 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.383    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.497 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.040     6.537    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.661 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4/O
                         net (fo=1, routed)           0.520     7.181    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.707 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.821 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.821    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.935 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.935    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.154     9.203    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.327 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.189     9.517    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.112 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.112    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.229    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.346    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.463 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.463    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.580 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.580    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.697 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.697    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.814    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.053 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    11.053    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[31]
    SLICE_X16Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.490    12.682    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X16Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[31]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X16Y54         FDRE (Setup_fdre_C_D)        0.109    12.753    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 4.166ns (51.750%)  route 3.884ns (48.250%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.675     2.983    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X16Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[3]/Q
                         net (fo=5, routed)           0.979     4.480    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg_n_0_[3]
    SLICE_X17Y48         LUT4 (Prop_lut4_I2_O)        0.124     4.604 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.604    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_i_7_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.154 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.154    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.268 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.269    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__0_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.383 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.383    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__1_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.497 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2/CO[3]
                         net (fo=66, routed)          1.040     6.537    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_carry__2_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.661 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4/O
                         net (fo=1, routed)           0.520     7.181    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_i_4_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.707 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.707    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.821 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.821    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__0_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.935 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.935    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2/CO[3]
                         net (fo=34, routed)          1.154     9.203    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_carry__2_n_0
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.327 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.189     9.517    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_i_1_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.112 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.112    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.229    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__0_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.346    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__1_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.463 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.463    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__2_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.580 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.580    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__3_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.697 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.697    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__4_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.814    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__5_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.033 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    11.033    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp[29]
    SLICE_X16Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.490    12.682    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X16Y54         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[29]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X16Y54         FDRE (Setup_fdre_C_D)        0.109    12.753    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/GREEN.counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                  1.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/XADC_DATA/U0/ip2bus_data_i_D1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.227ns (54.679%)  route 0.188ns (45.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/XADC_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X22Y44         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/XADC_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/Q
                         net (fo=17, routed)          0.188     1.217    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.099     1.316 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/ip2bus_data_i_D1[30]_i_1/O
                         net (fo=1, routed)           0.000     1.316    ebit_z7010_top_i/XADC_DATA/U0/ip2bus_data[30]
    SLICE_X21Y43         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/ip2bus_data_i_D1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     1.200    ebit_z7010_top_i/XADC_DATA/U0/s_axi_aclk
    SLICE_X21Y43         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/ip2bus_data_i_D1_reg[30]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.092     1.258    ebit_z7010_top_i/XADC_DATA/U0/ip2bus_data_i_D1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.566     0.907    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y43          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.115     1.186    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X6Y43          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.834     1.204    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y43          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.057%)  route 0.192ns (59.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.582     0.923    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.192     1.242    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.893     1.263    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.054     1.180    ebit_z7010_top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.095%)  route 0.239ns (62.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.582     0.923    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.239     1.303    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.893     1.263    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    ebit_z7010_top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.912%)  route 0.315ns (69.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.564     0.905    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.315     1.361    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X6Y47          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.835     1.205    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y47          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.291    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.858%)  route 0.119ns (48.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.584     0.925    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.119     1.171    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X0Y40          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.850     1.220    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.088    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.756%)  route 0.333ns (70.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.564     0.905    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.333     1.378    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X6Y48          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.835     1.205    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y48          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y48          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.291    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.326%)  route 0.233ns (52.674%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.554     0.895    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X20Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/Q
                         net (fo=2, routed)           0.233     1.291    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/xsdb_memory_read_inst/READ_RESET_ADDR_I[5]
    SLICE_X22Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.336 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.336    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[5]_i_1_n_0
    SLICE_X22Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.820     1.190    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X22Y17         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X22Y17         FDRE (Hold_fdre_C_D)         0.092     1.248    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[13].reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/XADC_DATA/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.091%)  route 0.235ns (52.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.559     0.900    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y42         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[13].reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[13].reg1_reg[29]/Q
                         net (fo=1, routed)           0.235     1.298    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/reg1[29]
    SLICE_X22Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.343 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.343    ebit_z7010_top_i/XADC_DATA/U0/ip2bus_data[29]
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.827     1.197    ebit_z7010_top_i/XADC_DATA/U0/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.092     1.255    ebit_z7010_top_i/XADC_DATA/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.591%)  route 0.222ns (63.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.584     0.925    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.222     1.274    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.893     1.263    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    ebit_z7010_top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y4   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       34.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.868ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.605ns  (logic 1.183ns (25.688%)  route 3.422ns (74.312%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 85.496 - 80.000 ) 
    Source Clock Delay      (SCD):    5.921ns = ( 45.921 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X22Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.597    46.977    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.150    47.127 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.594    47.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X22Y2          LUT5 (Prop_lut5_I4_O)        0.326    48.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.983    49.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X19Y2          LUT4 (Prop_lut4_I1_O)        0.124    49.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.505    49.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X18Y2          LUT5 (Prop_lut5_I4_O)        0.124    49.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.743    50.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X17Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X17Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.482    85.978    
                         clock uncertainty           -0.154    85.823    
    SLICE_X17Y2          FDRE (Setup_fdre_C_R)       -0.429    85.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         85.394    
                         arrival time                         -50.526    
  -------------------------------------------------------------------
                         slack                                 34.868    

Slack (MET) :             34.868ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.605ns  (logic 1.183ns (25.688%)  route 3.422ns (74.312%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 85.496 - 80.000 ) 
    Source Clock Delay      (SCD):    5.921ns = ( 45.921 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X22Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.597    46.977    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.150    47.127 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.594    47.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X22Y2          LUT5 (Prop_lut5_I4_O)        0.326    48.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.983    49.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X19Y2          LUT4 (Prop_lut4_I1_O)        0.124    49.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.505    49.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X18Y2          LUT5 (Prop_lut5_I4_O)        0.124    49.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.743    50.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X17Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X17Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.482    85.978    
                         clock uncertainty           -0.154    85.823    
    SLICE_X17Y2          FDRE (Setup_fdre_C_R)       -0.429    85.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         85.394    
                         arrival time                         -50.526    
  -------------------------------------------------------------------
                         slack                                 34.868    

Slack (MET) :             34.868ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.605ns  (logic 1.183ns (25.688%)  route 3.422ns (74.312%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 85.496 - 80.000 ) 
    Source Clock Delay      (SCD):    5.921ns = ( 45.921 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X22Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.597    46.977    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.150    47.127 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.594    47.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X22Y2          LUT5 (Prop_lut5_I4_O)        0.326    48.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.983    49.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X19Y2          LUT4 (Prop_lut4_I1_O)        0.124    49.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.505    49.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X18Y2          LUT5 (Prop_lut5_I4_O)        0.124    49.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.743    50.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X17Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X17Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.482    85.978    
                         clock uncertainty           -0.154    85.823    
    SLICE_X17Y2          FDRE (Setup_fdre_C_R)       -0.429    85.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         85.394    
                         arrival time                         -50.526    
  -------------------------------------------------------------------
                         slack                                 34.868    

Slack (MET) :             34.868ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.605ns  (logic 1.183ns (25.688%)  route 3.422ns (74.312%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 85.496 - 80.000 ) 
    Source Clock Delay      (SCD):    5.921ns = ( 45.921 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X22Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.597    46.977    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.150    47.127 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.594    47.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X22Y2          LUT5 (Prop_lut5_I4_O)        0.326    48.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.983    49.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X19Y2          LUT4 (Prop_lut4_I1_O)        0.124    49.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.505    49.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X18Y2          LUT5 (Prop_lut5_I4_O)        0.124    49.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.743    50.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X17Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X17Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.482    85.978    
                         clock uncertainty           -0.154    85.823    
    SLICE_X17Y2          FDRE (Setup_fdre_C_R)       -0.429    85.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         85.394    
                         arrival time                         -50.526    
  -------------------------------------------------------------------
                         slack                                 34.868    

Slack (MET) :             34.868ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.605ns  (logic 1.183ns (25.688%)  route 3.422ns (74.312%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 85.496 - 80.000 ) 
    Source Clock Delay      (SCD):    5.921ns = ( 45.921 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X22Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.597    46.977    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.150    47.127 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.594    47.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X22Y2          LUT5 (Prop_lut5_I4_O)        0.326    48.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.983    49.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X19Y2          LUT4 (Prop_lut4_I1_O)        0.124    49.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.505    49.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X18Y2          LUT5 (Prop_lut5_I4_O)        0.124    49.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.743    50.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X17Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X17Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.482    85.978    
                         clock uncertainty           -0.154    85.823    
    SLICE_X17Y2          FDRE (Setup_fdre_C_R)       -0.429    85.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         85.394    
                         arrival time                         -50.526    
  -------------------------------------------------------------------
                         slack                                 34.868    

Slack (MET) :             34.868ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.605ns  (logic 1.183ns (25.688%)  route 3.422ns (74.312%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 85.496 - 80.000 ) 
    Source Clock Delay      (SCD):    5.921ns = ( 45.921 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X22Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.597    46.977    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.150    47.127 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.594    47.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X22Y2          LUT5 (Prop_lut5_I4_O)        0.326    48.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.983    49.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X19Y2          LUT4 (Prop_lut4_I1_O)        0.124    49.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.505    49.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X18Y2          LUT5 (Prop_lut5_I4_O)        0.124    49.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.743    50.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X17Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X17Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.482    85.978    
                         clock uncertainty           -0.154    85.823    
    SLICE_X17Y2          FDRE (Setup_fdre_C_R)       -0.429    85.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         85.394    
                         arrival time                         -50.526    
  -------------------------------------------------------------------
                         slack                                 34.868    

Slack (MET) :             35.439ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        3.736ns  (logic 1.087ns (29.096%)  route 2.649ns (70.904%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 85.495 - 80.000 ) 
    Source Clock Delay      (SCD):    5.921ns = ( 45.921 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X22Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.597    46.977    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.150    47.127 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.594    47.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X22Y2          LUT5 (Prop_lut5_I4_O)        0.326    48.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.983    49.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X19Y2          LUT4 (Prop_lut4_I0_O)        0.152    49.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.475    49.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X16Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X16Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.482    85.977    
                         clock uncertainty           -0.154    85.822    
    SLICE_X16Y3          FDRE (Setup_fdre_C_R)       -0.726    85.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         85.096    
                         arrival time                         -49.657    
  -------------------------------------------------------------------
                         slack                                 35.439    

Slack (MET) :             35.439ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        3.736ns  (logic 1.087ns (29.096%)  route 2.649ns (70.904%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 85.495 - 80.000 ) 
    Source Clock Delay      (SCD):    5.921ns = ( 45.921 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X22Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.597    46.977    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.150    47.127 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.594    47.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X22Y2          LUT5 (Prop_lut5_I4_O)        0.326    48.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.983    49.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X19Y2          LUT4 (Prop_lut4_I0_O)        0.152    49.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.475    49.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X16Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X16Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.482    85.977    
                         clock uncertainty           -0.154    85.822    
    SLICE_X16Y3          FDRE (Setup_fdre_C_R)       -0.726    85.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         85.096    
                         arrival time                         -49.657    
  -------------------------------------------------------------------
                         slack                                 35.439    

Slack (MET) :             35.439ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        3.736ns  (logic 1.087ns (29.096%)  route 2.649ns (70.904%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 85.495 - 80.000 ) 
    Source Clock Delay      (SCD):    5.921ns = ( 45.921 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X22Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.597    46.977    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.150    47.127 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.594    47.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X22Y2          LUT5 (Prop_lut5_I4_O)        0.326    48.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.983    49.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X19Y2          LUT4 (Prop_lut4_I0_O)        0.152    49.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.475    49.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X16Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X16Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.482    85.977    
                         clock uncertainty           -0.154    85.822    
    SLICE_X16Y3          FDRE (Setup_fdre_C_R)       -0.726    85.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         85.096    
                         arrival time                         -49.657    
  -------------------------------------------------------------------
                         slack                                 35.439    

Slack (MET) :             35.439ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        3.736ns  (logic 1.087ns (29.096%)  route 2.649ns (70.904%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 85.495 - 80.000 ) 
    Source Clock Delay      (SCD):    5.921ns = ( 45.921 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X22Y3          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.597    46.977    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.150    47.127 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.594    47.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X22Y2          LUT5 (Prop_lut5_I4_O)        0.326    48.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.983    49.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X19Y2          LUT4 (Prop_lut4_I0_O)        0.152    49.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.475    49.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X16Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X16Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism              0.482    85.977    
                         clock uncertainty           -0.154    85.822    
    SLICE_X16Y3          FDRE (Setup_fdre_C_R)       -0.726    85.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         85.096    
                         arrival time                         -49.657    
  -------------------------------------------------------------------
                         slack                                 35.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X9Y8           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.128     2.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X8Y8           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X8Y8           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.632     1.960    
    SLICE_X8Y8           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.588%)  route 0.305ns (68.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y7           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.141     2.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.305     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X8Y9           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X8Y9           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.629     1.963    
    SLICE_X8Y9           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.588%)  route 0.305ns (68.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y7           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.141     2.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.305     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X8Y9           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X8Y9           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.629     1.963    
    SLICE_X8Y9           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.588%)  route 0.305ns (68.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y7           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.141     2.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.305     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X8Y9           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X8Y9           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.629     1.963    
    SLICE_X8Y9           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.588%)  route 0.305ns (68.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y7           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.141     2.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.305     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X8Y9           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X8Y9           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.629     1.963    
    SLICE_X8Y9           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.588%)  route 0.305ns (68.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y7           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.141     2.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.305     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X8Y9           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X8Y9           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.629     1.963    
    SLICE_X8Y9           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.588%)  route 0.305ns (68.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y7           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.141     2.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.305     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X8Y9           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X8Y9           RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.629     1.963    
    SLICE_X8Y9           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.588%)  route 0.305ns (68.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y7           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.141     2.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.305     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X8Y9           RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X8Y9           RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.629     1.963    
    SLICE_X8Y9           RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.588%)  route 0.305ns (68.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y7           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.141     2.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.305     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X8Y9           RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X8Y9           RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.629     1.963    
    SLICE_X8Y9           RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X19Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.141     2.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/Q
                         net (fo=2, routed)           0.056     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[17]
    SLICE_X19Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     2.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X19Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                         clock pessimism             -0.645     1.945    
    SLICE_X19Y4          FDRE (Hold_fdre_C_D)         0.076     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         80.000      77.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/I
Min Period        n/a     BUFG/I      n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X24Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X26Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X25Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X25Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X25Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X25Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X26Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X26Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X10Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 2.091ns (44.978%)  route 2.558ns (55.022%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X19Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.419     2.091 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=1, routed)           1.042     3.133    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-13]
    SLICE_X16Y35         LUT2 (Prop_lut2_I1_O)        0.296     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.942 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.059 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.059    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.176 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.176    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.499 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.516     6.015    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X15Y34         LUT3 (Prop_lut3_I1_O)        0.306     6.321 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-16]_i_1/O
                         net (fo=1, routed)           0.000     6.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-16]_i_1_n_0
    SLICE_X15Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.495    11.495    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X15Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-16]/C
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.035    11.460    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)        0.031    11.491    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-16]
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 2.119ns (45.308%)  route 2.558ns (54.692%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X19Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.419     2.091 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=1, routed)           1.042     3.133    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-13]
    SLICE_X16Y35         LUT2 (Prop_lut2_I1_O)        0.296     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.942 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.059 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.059    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.176 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.176    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.499 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.516     6.015    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X15Y34         LUT3 (Prop_lut3_I1_O)        0.334     6.349 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-17]_i_1/O
                         net (fo=1, routed)           0.000     6.349    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-17]_i_1_n_0
    SLICE_X15Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.495    11.495    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X15Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-17]/C
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.035    11.460    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)        0.075    11.535    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-17]
  -------------------------------------------------------------------
                         required time                         11.535    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 2.091ns (46.784%)  route 2.378ns (53.216%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X19Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.419     2.091 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=1, routed)           1.042     3.133    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-13]
    SLICE_X16Y35         LUT2 (Prop_lut2_I1_O)        0.296     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.942 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.059 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.059    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.176 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.176    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.499 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.336     5.835    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X15Y34         LUT3 (Prop_lut3_I1_O)        0.306     6.141 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_1/O
                         net (fo=1, routed)           0.000     6.141    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-14]_i_1_n_0
    SLICE_X15Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.495    11.495    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X15Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]/C
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.035    11.460    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)        0.029    11.489    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-14]
  -------------------------------------------------------------------
                         required time                         11.489    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 2.119ns (47.116%)  route 2.378ns (52.884%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X19Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.419     2.091 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=1, routed)           1.042     3.133    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-13]
    SLICE_X16Y35         LUT2 (Prop_lut2_I1_O)        0.296     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.942 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.059 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.059    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.176 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.176    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.499 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.336     5.835    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X15Y34         LUT3 (Prop_lut3_I1_O)        0.334     6.169 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-15]_i_1/O
                         net (fo=1, routed)           0.000     6.169    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-15]_i_1_n_0
    SLICE_X15Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.495    11.495    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X15Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-15]/C
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.035    11.460    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)        0.075    11.535    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-15]
  -------------------------------------------------------------------
                         required time                         11.535    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 2.091ns (48.397%)  route 2.230ns (51.603%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X19Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.419     2.091 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=1, routed)           1.042     3.133    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-13]
    SLICE_X16Y35         LUT2 (Prop_lut2_I1_O)        0.296     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.942 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.059 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.059    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.176 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.176    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.499 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.187     5.687    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X15Y35         LUT3 (Prop_lut3_I1_O)        0.306     5.993 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_1/O
                         net (fo=1, routed)           0.000     5.993    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_1_n_0
    SLICE_X15Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.496    11.496    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X15Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]/C
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.035    11.461    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)        0.029    11.490    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]
  -------------------------------------------------------------------
                         required time                         11.490    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 2.119ns (48.729%)  route 2.230ns (51.271%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X19Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.419     2.091 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=1, routed)           1.042     3.133    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-13]
    SLICE_X16Y35         LUT2 (Prop_lut2_I1_O)        0.296     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.942 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.059 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.059    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.176 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.176    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.499 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.187     5.687    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X15Y35         LUT3 (Prop_lut3_I1_O)        0.334     6.021 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-11]_i_1/O
                         net (fo=1, routed)           0.000     6.021    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-11]_i_1_n_0
    SLICE_X15Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.496    11.496    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X15Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-11]/C
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.035    11.461    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)        0.075    11.536    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-11]
  -------------------------------------------------------------------
                         required time                         11.536    
                         arrival time                          -6.021    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 2.091ns (48.901%)  route 2.185ns (51.099%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X19Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.419     2.091 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=1, routed)           1.042     3.133    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-13]
    SLICE_X16Y35         LUT2 (Prop_lut2_I1_O)        0.296     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.942 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.059 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.059    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.176 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.176    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.499 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.143     5.642    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X15Y35         LUT3 (Prop_lut3_I1_O)        0.306     5.948 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-12]_i_1/O
                         net (fo=1, routed)           0.000     5.948    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-12]_i_1_n_0
    SLICE_X15Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.496    11.496    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X15Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-12]/C
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.035    11.461    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)        0.031    11.492    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-12]
  -------------------------------------------------------------------
                         required time                         11.492    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 2.117ns (49.210%)  route 2.185ns (50.790%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X19Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.419     2.091 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=1, routed)           1.042     3.133    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-13]
    SLICE_X16Y35         LUT2 (Prop_lut2_I1_O)        0.296     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.942 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.059 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.059    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.176 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.176    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.499 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[1]
                         net (fo=17, routed)          1.143     5.642    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/result10_in
    SLICE_X15Y35         LUT3 (Prop_lut3_I1_O)        0.332     5.974 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-13]_i_1/O
                         net (fo=1, routed)           0.000     5.974    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-13]_i_1_n_0
    SLICE_X15Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.496    11.496    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X15Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-13]/C
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.035    11.461    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)        0.075    11.536    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-13]
  -------------------------------------------------------------------
                         required time                         11.536    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 2.019ns (49.362%)  route 2.071ns (50.638%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X19Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.419     2.091 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=1, routed)           1.042     3.133    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-13]
    SLICE_X16Y35         LUT2 (Prop_lut2_I1_O)        0.296     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.942 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.059 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.059    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.176 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.176    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.432 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[2]
                         net (fo=18, routed)          1.029     5.461    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1_n_5
    SLICE_X15Y35         LUT3 (Prop_lut3_I0_O)        0.301     5.762 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-6]_i_1/O
                         net (fo=1, routed)           0.000     5.762    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-6]_i_1_n_0
    SLICE_X15Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.496    11.496    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X15Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]/C
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.035    11.461    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)        0.031    11.492    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]
  -------------------------------------------------------------------
                         required time                         11.492    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 2.048ns (49.719%)  route 2.071ns (50.281%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X19Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.419     2.091 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=1, routed)           1.042     3.133    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-13]
    SLICE_X16Y35         LUT2 (Prop_lut2_I1_O)        0.296     3.429 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6/O
                         net (fo=1, routed)           0.000     3.429    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-10]_i_6_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.942 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-10]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.059 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.059    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-6]_i_2_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.176 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.176    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.432 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1/O[2]
                         net (fo=18, routed)          1.029     5.461    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[0]_i_1_n_5
    SLICE_X15Y35         LUT3 (Prop_lut3_I0_O)        0.330     5.791 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-7]_i_1/O
                         net (fo=1, routed)           0.000     5.791    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error[-7]_i_1_n_0
    SLICE_X15Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.496    11.496    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X15Y35         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-7]/C
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.035    11.461    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)        0.075    11.536    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PID_mpDSP.error_reg[-7]
  -------------------------------------------------------------------
                         required time                         11.536    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                  5.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.246ns (55.074%)  route 0.201ns (44.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X16Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.148     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][9]/Q
                         net (fo=1, routed)           0.201     0.904    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/outputMinus[-8]
    SLICE_X17Y31         LUT3 (Prop_lut3_I2_O)        0.098     1.002 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-8]_i_1/O
                         net (fo=1, routed)           0.000     1.002    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-8]_i_1_n_0
    SLICE_X17Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.822     0.822    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X17Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-8]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.035     0.857    
    SLICE_X17Y31         FDRE (Hold_fdre_C_D)         0.092     0.949    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-8]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.126%)  route 0.278ns (59.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X15Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][9]/Q
                         net (fo=1, routed)           0.278     0.974    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_calibration[9]
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.019 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position[9]_i_1/O
                         net (fo=1, routed)           0.000     1.019    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/p_1_in__0[9]
    SLICE_X15Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.818     0.818    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X15Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[9]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.035     0.853    
    SLICE_X15Y27         FDRE (Hold_fdre_C_D)         0.092     0.945    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.399%)  route 0.275ns (62.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.562     0.562    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X10Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][11]/Q
                         net (fo=1, routed)           0.275     1.000    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/ki[-6]
    SLICE_X8Y36          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X8Y36          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[1][11]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.035     0.864    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.060     0.924    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.924%)  route 0.232ns (61.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.562     0.562    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X10Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.148     0.710 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][9]/Q
                         net (fo=1, routed)           0.232     0.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/ki[-8]
    SLICE_X8Y36          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X8Y36          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[1][9]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.035     0.864    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.000     0.864    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][17]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[1][17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.544%)  route 0.278ns (68.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.565     0.565    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X11Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.128     0.693 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][17]/Q
                         net (fo=1, routed)           0.278     0.970    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/ki[0]
    SLICE_X11Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.832     0.832    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X11Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[1][17]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.035     0.867    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.005     0.872    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[1][17]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.919%)  route 0.332ns (64.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.561     0.561    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X14Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][16]/Q
                         net (fo=1, routed)           0.332     1.033    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/outputMinus[-1]
    SLICE_X16Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.078 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-1]_i_1/O
                         net (fo=1, routed)           0.000     1.078    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-1]_i_1_n_0
    SLICE_X16Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.823     0.823    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X16Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-1]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.035     0.858    
    SLICE_X16Y32         FDRE (Hold_fdre_C_D)         0.121     0.979    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-1]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.209ns (40.159%)  route 0.311ns (59.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X16Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][0]/Q
                         net (fo=1, routed)           0.311     1.031    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/outputMinus[-17]
    SLICE_X17Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.076 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-17]_i_1/O
                         net (fo=1, routed)           0.000     1.076    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-17]_i_1_n_0
    SLICE_X17Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.822     0.822    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X17Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-17]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.035     0.857    
    SLICE_X17Y31         FDRE (Hold_fdre_C_D)         0.107     0.964    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-17]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.247ns (48.816%)  route 0.259ns (51.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X16Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.148     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[0][5]/Q
                         net (fo=1, routed)           0.259     0.963    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/outputMinus[-12]
    SLICE_X17Y31         LUT3 (Prop_lut3_I2_O)        0.099     1.062 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-12]_i_1/O
                         net (fo=1, routed)           0.000     1.062    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output[-12]_i_1_n_0
    SLICE_X17Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.822     0.822    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X17Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-12]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.035     0.857    
    SLICE_X17Y31         FDRE (Hold_fdre_C_D)         0.091     0.948    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-12]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.226ns (44.664%)  route 0.280ns (55.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.557     0.557    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X15Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.128     0.685 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[4][6]/Q
                         net (fo=1, routed)           0.280     0.965    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_calibration[6]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.098     1.063 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position[6]_i_1/O
                         net (fo=1, routed)           0.000     1.063    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/p_1_in__0[6]
    SLICE_X14Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.818     0.818    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X14Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[6]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.035     0.853    
    SLICE_X14Y27         FDRE (Hold_fdre_C_D)         0.092     0.945    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.967%)  route 0.346ns (71.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.560    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X13Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][0]/Q
                         net (fo=1, routed)           0.346     1.046    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/kp[-17]
    SLICE_X14Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X14Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[0][0]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.035     0.860    
    SLICE_X14Y34         FDRE (Hold_fdre_C_D)         0.066     0.926    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/B_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        6.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.580ns (26.889%)  route 1.577ns (73.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.657     2.965    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y58         FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.577     4.998    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X22Y40         LUT5 (Prop_lut5_I0_O)        0.124     5.122 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     5.122    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[0]
    SLICE_X22Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X22Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.154    11.339    
    SLICE_X22Y40         FDRE (Setup_fdre_C_D)        0.029    11.368    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.368    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.580ns (27.030%)  route 1.566ns (72.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.657     2.965    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y58         FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.566     4.987    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X22Y40         LUT5 (Prop_lut5_I0_O)        0.124     5.111 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     5.111    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[1]
    SLICE_X22Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X22Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.154    11.339    
    SLICE_X22Y40         FDRE (Setup_fdre_C_D)        0.031    11.370    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         11.370    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  6.260    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.606ns (27.760%)  route 1.577ns (72.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.657     2.965    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y58         FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.577     4.998    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X22Y40         LUT5 (Prop_lut5_I0_O)        0.150     5.148 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     5.148    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[2]
    SLICE_X22Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X22Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.154    11.339    
    SLICE_X22Y40         FDRE (Setup_fdre_C_D)        0.075    11.414    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.606ns (27.904%)  route 1.566ns (72.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.657     2.965    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y58         FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.566     4.987    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X22Y40         LUT5 (Prop_lut5_I0_O)        0.150     5.137 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     5.137    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[3]
    SLICE_X22Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X22Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.154    11.339    
    SLICE_X22Y40         FDRE (Setup_fdre_C_D)        0.075    11.414    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.580ns (29.281%)  route 1.401ns (70.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.662     2.970    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y57         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y57         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.401     4.827    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X18Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.951 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     4.951    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[0]
    SLICE_X18Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.498    11.498    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X18Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.154    11.344    
    SLICE_X18Y39         FDRE (Setup_fdre_C_D)        0.029    11.373    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.580ns (28.690%)  route 1.442ns (71.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.663     2.971    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y50         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.442     4.869    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X24Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.993 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     4.993    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_i_1_n_0
    SLICE_X24Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X24Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.154    11.339    
    SLICE_X24Y40         FDRE (Setup_fdre_C_D)        0.079    11.418    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.580ns (29.448%)  route 1.390ns (70.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.662     2.970    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y57         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y57         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.390     4.816    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X18Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.940 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     4.940    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[1]
    SLICE_X18Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.498    11.498    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X18Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.154    11.344    
    SLICE_X18Y39         FDRE (Setup_fdre_C_D)        0.031    11.375    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.606ns (30.197%)  route 1.401ns (69.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.662     2.970    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y57         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y57         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.401     4.827    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X18Y39         LUT5 (Prop_lut5_I0_O)        0.150     4.977 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     4.977    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[2]
    SLICE_X18Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.498    11.498    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X18Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.154    11.344    
    SLICE_X18Y39         FDRE (Setup_fdre_C_D)        0.075    11.419    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                          -4.977    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.606ns (30.367%)  route 1.390ns (69.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.662     2.970    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y57         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y57         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.390     4.816    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X18Y39         LUT5 (Prop_lut5_I0_O)        0.150     4.966 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     4.966    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[3]
    SLICE_X18Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.498    11.498    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X18Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.154    11.344    
    SLICE_X18Y39         FDRE (Setup_fdre_C_D)        0.075    11.419    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                          -4.966    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.580ns (30.997%)  route 1.291ns (69.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.657     2.965    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y58         FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.291     4.712    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X22Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.836 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     4.836    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_i_1_n_0
    SLICE_X22Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X22Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.154    11.339    
    SLICE_X22Y40         FDRE (Setup_fdre_C_D)        0.031    11.370    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         11.370    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                  6.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.251%)  route 0.300ns (61.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.562     0.903    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y50         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           0.300     1.344    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X26Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.389 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     1.389    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_i_1_n_0
    SLICE_X26Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X26Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.154     0.984    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.092     1.076    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.927%)  route 0.379ns (67.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.562     0.903    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y50         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           0.379     1.422    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X26Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.467 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.467    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[3]
    SLICE_X26Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X26Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[3]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.154     0.984    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.107     1.091    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.187ns (32.515%)  route 0.388ns (67.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.562     0.903    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y50         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           0.388     1.432    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X26Y41         LUT5 (Prop_lut5_I0_O)        0.046     1.478 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.478    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[2]
    SLICE_X26Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X26Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[2]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.154     0.984    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.107     1.091    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.927%)  route 0.379ns (67.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.562     0.903    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y50         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           0.379     1.422    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X26Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.467 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.467    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[1]
    SLICE_X26Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X26Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[1]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.154     0.984    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.092     1.076    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.398%)  route 0.388ns (67.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.562     0.903    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y50         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           0.388     1.432    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X26Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.477 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.477    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[0]
    SLICE_X26Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X26Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.154     0.984    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.091     1.075    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.226%)  route 0.473ns (71.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y57         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y57         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.473     1.515    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X18Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.560 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     1.560    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_i_1_n_0
    SLICE_X18Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X18Y39         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.154     0.983    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.092     1.075    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.184ns (24.844%)  route 0.557ns (75.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.562     0.903    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y50         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.557     1.600    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X24Y40         LUT5 (Prop_lut5_I0_O)        0.043     1.643 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.643    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[2]
    SLICE_X24Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X24Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.154     0.981    
    SLICE_X24Y40         FDRE (Hold_fdre_C_D)         0.131     1.112    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.184ns (24.844%)  route 0.557ns (75.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.562     0.903    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y50         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.557     1.600    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X24Y40         LUT5 (Prop_lut5_I0_O)        0.043     1.643 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.643    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[3]
    SLICE_X24Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X24Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.154     0.981    
    SLICE_X24Y40         FDRE (Hold_fdre_C_D)         0.131     1.112    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.046%)  route 0.557ns (74.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.562     0.903    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y50         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.557     1.600    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X24Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.645 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.645    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[1]
    SLICE_X24Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X24Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[1]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.154     0.981    
    SLICE_X24Y40         FDRE (Hold_fdre_C_D)         0.121     1.102    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.046%)  route 0.557ns (74.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.562     0.903    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y50         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.557     1.600    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X24Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.645 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.645    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[0]
    SLICE_X24Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.827     0.827    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X24Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[0]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.154     0.981    
    SLICE_X24Y40         FDRE (Hold_fdre_C_D)         0.120     1.101    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.544    





---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        4.032ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.361ns,  Total Violation       -0.482ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@10.000ns - CLK fall@5.000ns)
  Data Path Delay:        2.454ns  (logic 0.124ns (5.052%)  route 2.330ns (94.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        2.330     7.330    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[0]
    SLICE_X22Y14         LUT2 (Prop_lut2_I0_O)        0.124     7.454 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M_i_1/O
                         net (fo=1, routed)           0.000     7.454    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X22Y14         FDRE                                         f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.490    11.490    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X22Y14         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.490    
                         clock uncertainty           -0.035    11.455    
    SLICE_X22Y14         FDRE (Setup_fdre_C_D)        0.031    11.486    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.486    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  4.032    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 1.090ns (20.422%)  route 4.247ns (79.578%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.654     1.654    ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/CLK
    SLICE_X33Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.419     2.073 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/Q
                         net (fo=35, routed)          1.730     3.803    ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_sfixed[-1]
    SLICE_X26Y30         LUT6 (Prop_lut6_I0_O)        0.299     4.102 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_2/O
                         net (fo=1, routed)           0.670     4.772    ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_2_n_0
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124     4.896 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_1/O
                         net (fo=8, routed)           1.396     6.291    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_electricBrake
    SLICE_X20Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.415 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[0]_i_2/O
                         net (fo=1, routed)           0.452     6.867    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[0]_i_2_n_0
    SLICE_X20Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.991 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[0]_i_1/O
                         net (fo=1, routed)           0.000     6.991    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[0]
    SLICE_X20Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.487    11.487    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X20Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[0]/C
                         clock pessimism              0.000    11.487    
                         clock uncertainty           -0.035    11.452    
    SLICE_X20Y21         FDRE (Setup_fdre_C_D)        0.077    11.529    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@10.000ns - CLK fall@5.000ns)
  Data Path Delay:        1.851ns  (logic 0.000ns (0.000%)  route 1.851ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.851     6.851    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/TRIGGER_I[140]
    SLICE_X24Y13         SRL16E                                       f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.490    11.490    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X24Y13         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/CLK
                         clock pessimism              0.000    11.490    
                         clock uncertainty           -0.035    11.455    
    SLICE_X24Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    11.411    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8
  -------------------------------------------------------------------
                         required time                         11.411    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][129]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.842ns (20.882%)  route 3.190ns (79.118%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.654     1.654    ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/CLK
    SLICE_X33Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.419     2.073 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PWM_FOC_3levelSwitching/output_reg[-1]/Q
                         net (fo=35, routed)          1.730     3.803    ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_sfixed[-1]
    SLICE_X26Y30         LUT6 (Prop_lut6_I0_O)        0.299     4.102 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_2/O
                         net (fo=1, routed)           0.670     4.772    ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_2_n_0
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124     4.896 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/electricBrake_inferred_i_1/O
                         net (fo=8, routed)           0.790     5.686    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[129]
    SLICE_X24Y35         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][129]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.490    11.490    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X24Y35         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][129]_srl8/CLK
                         clock pessimism              0.000    11.490    
                         clock uncertainty           -0.035    11.455    
    SLICE_X24Y35         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    11.403    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][129]_srl8
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.704ns (19.956%)  route 2.824ns (80.044%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/CLK
    SLICE_X13Y20         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     2.124 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[0][5]/Q
                         net (fo=4, routed)           2.108     4.232    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PWMRegister[0][5]
    SLICE_X18Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.356 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[5]_i_2/O
                         net (fo=1, routed)           0.715     5.072    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[5]_i_2_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.196 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[5]_i_1/O
                         net (fo=1, routed)           0.000     5.196    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[5]
    SLICE_X19Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.485    11.485    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X19Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[5]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.035    11.450    
    SLICE_X19Y23         FDRE (Setup_fdre_C_D)        0.029    11.479    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         11.479    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.897ns (26.442%)  route 2.495ns (73.558%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.665     1.665    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X16Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_fdre_C_Q)         0.478     2.143 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-11]/Q
                         net (fo=4, routed)           1.556     3.699    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-11]
    SLICE_X18Y20         LUT6 (Prop_lut6_I0_O)        0.295     3.994 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[6]_i_2/O
                         net (fo=1, routed)           0.939     4.933    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[6]_i_2_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.057 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[6]_i_1/O
                         net (fo=1, routed)           0.000     5.057    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[6]
    SLICE_X19Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.485    11.485    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X19Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.035    11.450    
    SLICE_X19Y23         FDRE (Setup_fdre_C_D)        0.031    11.481    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         11.481    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.456ns (13.786%)  route 2.852ns (86.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.655     1.655    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/CLK
    SLICE_X26Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.456     2.111 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/Q
                         net (fo=52, routed)          2.852     4.963    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[60]
    SLICE_X34Y18         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.490    11.490    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y18         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/CLK
                         clock pessimism              0.000    11.490    
                         clock uncertainty           -0.035    11.455    
    SLICE_X34Y18         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    11.411    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8
  -------------------------------------------------------------------
                         required time                         11.411    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.704ns (21.521%)  route 2.567ns (78.479%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.663     1.663    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X17Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     2.119 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-8]/Q
                         net (fo=4, routed)           1.178     3.297    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-8]
    SLICE_X17Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.421 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[9]_i_2/O
                         net (fo=1, routed)           1.390     4.810    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[9]_i_2_n_0
    SLICE_X17Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.934 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[9]_i_1/O
                         net (fo=1, routed)           0.000     4.934    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[9]
    SLICE_X17Y28         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.488    11.488    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X17Y28         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[9]/C
                         clock pessimism              0.000    11.488    
                         clock uncertainty           -0.035    11.453    
    SLICE_X17Y28         FDRE (Setup_fdre_C_D)        0.031    11.484    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         11.484    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                  6.550    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.840ns (25.838%)  route 2.411ns (74.162%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.663     1.663    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X17Y31         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     2.082 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-5]/Q
                         net (fo=4, routed)           1.232     3.314    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-5]
    SLICE_X17Y22         LUT6 (Prop_lut6_I0_O)        0.297     3.611 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[12]_i_2/O
                         net (fo=1, routed)           1.179     4.790    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[12]_i_2_n_0
    SLICE_X17Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.914 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[12]_i_1/O
                         net (fo=1, routed)           0.000     4.914    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[12]
    SLICE_X17Y28         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.488    11.488    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X17Y28         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[12]/C
                         clock pessimism              0.000    11.488    
                         clock uncertainty           -0.035    11.453    
    SLICE_X17Y28         FDRE (Setup_fdre_C_D)        0.029    11.482    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.580ns (18.021%)  route 2.639ns (81.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        1.655     1.655    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/CLK
    SLICE_X26Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.456     2.111 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[-1]/Q
                         net (fo=52, routed)          2.639     4.750    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_vectorPosition[-9]
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.874 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[8]_i_1/O
                         net (fo=1, routed)           0.000     4.874    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[8]
    SLICE_X13Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.492    11.492    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X13Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[8]/C
                         clock pessimism              0.000    11.492    
                         clock uncertainty           -0.035    11.457    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)        0.029    11.486    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                         11.486    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                  6.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.361ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.000ns (0.000%)  route 0.614ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.614     0.614    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/TRIGGER_I[140]
    SLICE_X24Y13         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.823     0.823    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X24Y13         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/CLK
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.035     0.858    
    SLICE_X24Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.975    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                 -0.361    

Slack (VIOLATED) :        -0.121ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.045ns (5.428%)  route 0.784ns (94.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.784     0.784    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[0]
    SLICE_X22Y14         LUT2 (Prop_lut2_I0_O)        0.045     0.829 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M_i_1/O
                         net (fo=1, routed)           0.000     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X22Y14         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.823     0.823    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X22Y14         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.035     0.858    
    SLICE_X22Y14         FDRE (Hold_fdre_C_D)         0.092     0.950    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.254ns (56.299%)  route 0.197ns (43.701%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.553     0.553    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X16Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_reg[2]/Q
                         net (fo=2, routed)           0.062     0.779    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_position[2]
    SLICE_X17Y21         LUT5 (Prop_lut5_I2_O)        0.045     0.824 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[2]_i_2/O
                         net (fo=1, routed)           0.135     0.959    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[2]_i_2_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.004 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.004    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[2]
    SLICE_X17Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.819     0.819    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X17Y21         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[2]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X17Y21         FDRE (Hold_fdre_C_D)         0.091     0.945    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.231ns (50.119%)  route 0.230ns (49.881%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.553     0.553    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X19Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_reg[10]/Q
                         net (fo=2, routed)           0.171     0.865    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_position[10]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.045     0.910 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[10]_i_3/O
                         net (fo=1, routed)           0.059     0.969    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[10]_i_3_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.014 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[10]_i_1/O
                         net (fo=1, routed)           0.000     1.014    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[10]
    SLICE_X18Y28         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.819     0.819    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X18Y28         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X18Y28         FDRE (Hold_fdre_C_D)         0.091     0.945    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.231ns (49.572%)  route 0.235ns (50.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.550     0.550    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X19Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[6]/Q
                         net (fo=5, routed)           0.185     0.875    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_dPosition[6]
    SLICE_X19Y23         LUT5 (Prop_lut5_I4_O)        0.045     0.920 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[6]_i_3/O
                         net (fo=1, routed)           0.050     0.971    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[6]_i_3_n_0
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.016 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.016    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[6]
    SLICE_X19Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.816     0.816    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X19Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.035     0.851    
    SLICE_X19Y23         FDRE (Hold_fdre_C_D)         0.092     0.943    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.892%)  route 0.335ns (67.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.555     0.555    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/CLK
    SLICE_X16Y19         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[2][1]/Q
                         net (fo=4, routed)           0.335     1.053    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[27]
    SLICE_X20Y14         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X20Y14         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.035     0.860    
    SLICE_X20Y14         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.968    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][27]_srl8
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.231ns (43.814%)  route 0.296ns (56.186%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.547     0.547    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X21Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[3]/Q
                         net (fo=5, routed)           0.156     0.844    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_dPosition[3]
    SLICE_X20Y23         LUT5 (Prop_lut5_I4_O)        0.045     0.889 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[3]_i_2/O
                         net (fo=1, routed)           0.140     1.029    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[3]_i_2_n_0
    SLICE_X20Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.074 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.074    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[3]
    SLICE_X20Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.815     0.815    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X20Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.035     0.850    
    SLICE_X20Y23         FDRE (Hold_fdre_C_D)         0.120     0.970    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.141ns (25.533%)  route 0.411ns (74.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.553     0.553    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/CLK
    SLICE_X18Y22         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[0][12]/Q
                         net (fo=3, routed)           0.411     1.105    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[12]
    SLICE_X10Y17         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.826     0.826    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y17         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.035     0.861    
    SLICE_X10Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.978    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.164ns (26.560%)  route 0.453ns (73.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.557     0.557    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/CLK
    SLICE_X16Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_3levelSwitching/output_reg[-1]/Q
                         net (fo=4, routed)           0.453     1.174    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[55]
    SLICE_X16Y16         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.824     0.824    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X16Y16         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][55]_srl8/CLK
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.035     0.859    
    SLICE_X16Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.042    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][55]_srl8
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.128ns (26.751%)  route 0.350ns (73.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=1637, routed)        0.551     0.551    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/CLK
    SLICE_X26Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.128     0.679 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator_3levelSwitching/output_reg[0]/Q
                         net (fo=4, routed)           0.350     1.029    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[74]
    SLICE_X24Y30         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.818     0.818    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X24Y30         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][74]_srl8/CLK
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.035     0.853    
    SLICE_X24Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040     0.893    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][74]_srl8
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        2.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 1.898ns (32.969%)  route 3.859ns (67.031%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 11.507 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.738     6.145    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.269 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.481     6.749    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.120     6.869 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.619     7.488    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X20Y48         LUT4 (Prop_lut4_I0_O)        0.320     7.808 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           1.022     8.830    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[23]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.507    11.507    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X13Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[16]/C
                         clock pessimism              0.115    11.622    
                         clock uncertainty           -0.154    11.468    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.429    11.039    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[16]
  -------------------------------------------------------------------
                         required time                         11.039    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 1.933ns (33.526%)  route 3.833ns (66.474%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.738     6.145    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.269 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.481     6.749    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.120     6.869 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.890     7.760    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X18Y47         LUT4 (Prop_lut4_I0_O)        0.355     8.115 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.724     8.839    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.501    11.501    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X14Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[24]/C
                         clock pessimism              0.115    11.616    
                         clock uncertainty           -0.154    11.462    
    SLICE_X14Y43         FDRE (Setup_fdre_C_CE)      -0.413    11.049    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         11.049    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 1.933ns (33.526%)  route 3.833ns (66.474%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.738     6.145    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.269 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.481     6.749    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.120     6.869 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.890     7.760    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X18Y47         LUT4 (Prop_lut4_I0_O)        0.355     8.115 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.724     8.839    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.501    11.501    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X14Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[25]/C
                         clock pessimism              0.115    11.616    
                         clock uncertainty           -0.154    11.462    
    SLICE_X14Y43         FDRE (Setup_fdre_C_CE)      -0.413    11.049    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         11.049    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 1.933ns (33.526%)  route 3.833ns (66.474%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.738     6.145    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.269 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.481     6.749    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.120     6.869 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.890     7.760    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X18Y47         LUT4 (Prop_lut4_I0_O)        0.355     8.115 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.724     8.839    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.501    11.501    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X14Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[26]/C
                         clock pessimism              0.115    11.616    
                         clock uncertainty           -0.154    11.462    
    SLICE_X14Y43         FDRE (Setup_fdre_C_CE)      -0.413    11.049    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         11.049    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 1.933ns (33.526%)  route 3.833ns (66.474%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.738     6.145    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.269 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.481     6.749    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.120     6.869 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.890     7.760    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X18Y47         LUT4 (Prop_lut4_I0_O)        0.355     8.115 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.724     8.839    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.501    11.501    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X14Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[27]/C
                         clock pessimism              0.115    11.616    
                         clock uncertainty           -0.154    11.462    
    SLICE_X14Y43         FDRE (Setup_fdre_C_CE)      -0.413    11.049    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         11.049    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 1.931ns (33.767%)  route 3.788ns (66.233%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.738     6.145    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.269 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.481     6.749    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.120     6.869 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.898     7.768    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X18Y47         LUT4 (Prop_lut4_I0_O)        0.353     8.121 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.671     8.791    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[10]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.154    11.461    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.407    11.054    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 1.931ns (33.767%)  route 3.788ns (66.233%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.738     6.145    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.269 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.481     6.749    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.120     6.869 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.898     7.768    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X18Y47         LUT4 (Prop_lut4_I0_O)        0.353     8.121 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.671     8.791    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[11]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.154    11.461    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.407    11.054    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 1.931ns (33.767%)  route 3.788ns (66.233%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.738     6.145    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.269 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.481     6.749    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.120     6.869 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.898     7.768    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X18Y47         LUT4 (Prop_lut4_I0_O)        0.353     8.121 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.671     8.791    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[12]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.154    11.461    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.407    11.054    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 1.931ns (33.767%)  route 3.788ns (66.233%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.738     6.145    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.269 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.481     6.749    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.120     6.869 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.898     7.768    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X18Y47         LUT4 (Prop_lut4_I0_O)        0.353     8.121 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.671     8.791    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[13]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.154    11.461    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.407    11.054    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 1.931ns (33.767%)  route 3.788ns (66.233%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.738     6.145    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.269 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.481     6.749    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.120     6.869 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.898     7.768    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X18Y47         LUT4 (Prop_lut4_I0_O)        0.353     8.121 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.671     8.791    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[14]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.154    11.461    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.407    11.054    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  2.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.284%)  route 0.127ns (43.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.562     0.903    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.127     1.194    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[8]
    SLICE_X17Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X17Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[8]/C
                         clock pessimism             -0.252     0.578    
                         clock uncertainty            0.154     0.732    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.076     0.808    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.080%)  route 0.128ns (43.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.562     0.903    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.128     1.195    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[3]
    SLICE_X17Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X17Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[3]/C
                         clock pessimism             -0.252     0.578    
                         clock uncertainty            0.154     0.732    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.075     0.807    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.893%)  route 0.180ns (56.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.563     0.904    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y43         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.180     1.225    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[11]
    SLICE_X19Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X19Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[11]/C
                         clock pessimism             -0.252     0.578    
                         clock uncertainty            0.154     0.732    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.047     0.779    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.776%)  route 0.232ns (62.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.563     0.904    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y44         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.232     1.277    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[1]
    SLICE_X17Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X17Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
                         clock pessimism             -0.252     0.578    
                         clock uncertainty            0.154     0.732    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.047     0.779    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.944%)  route 0.263ns (65.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.563     0.904    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y44         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.263     1.307    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[7]
    SLICE_X17Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X17Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]/C
                         clock pessimism             -0.252     0.578    
                         clock uncertainty            0.154     0.732    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.071     0.803    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.094%)  route 0.239ns (62.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.563     0.904    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y43         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.239     1.284    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[15]
    SLICE_X19Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X19Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[15]/C
                         clock pessimism             -0.252     0.578    
                         clock uncertainty            0.154     0.732    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.047     0.779    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.044%)  route 0.502ns (72.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.567     0.908    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X9Y48          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=13, routed)          0.502     1.550    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ARADDR[1]
    SLICE_X21Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.595 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.595    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr[3]_i_1_n_0
    SLICE_X21Y51         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X21Y51         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr_reg[3]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.154     0.984    
    SLICE_X21Y51         FDSE (Hold_fdse_C_D)         0.091     1.075    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.461%)  route 0.257ns (64.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.563     0.904    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y44         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.257     1.301    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[13]
    SLICE_X17Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X17Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[13]/C
                         clock pessimism             -0.252     0.578    
                         clock uncertainty            0.154     0.732    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.047     0.779    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.283%)  route 0.259ns (64.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.563     0.904    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y44         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.259     1.303    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[12]
    SLICE_X17Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X17Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[12]/C
                         clock pessimism             -0.252     0.578    
                         clock uncertainty            0.154     0.732    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.047     0.779    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.640%)  route 0.296ns (64.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y45         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.296     1.361    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[4]
    SLICE_X19Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X19Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                         clock pessimism             -0.233     0.597    
                         clock uncertainty            0.154     0.751    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.071     0.822    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.539    





---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.090ns (24.475%)  route 3.363ns (75.525%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        1.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.659     1.659    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X22Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.419     2.078 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/Q
                         net (fo=4, routed)           0.842     2.920    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[1]
    SLICE_X24Y52         LUT6 (Prop_lut6_I5_O)        0.299     3.219 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.171     3.390    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_12_n_0
    SLICE_X24Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.514 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.422     3.936    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_1
    SLICE_X22Y53         LUT6 (Prop_lut6_I2_O)        0.124     4.060 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.656     4.716    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.840 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.273     6.112    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.589    12.781    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.000    12.781    
                         clock uncertainty           -0.154    12.627    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.744    ebit_z7010_top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.207ns (26.285%)  route 3.385ns (73.715%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.659     1.659    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X22Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.419     2.078 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/Q
                         net (fo=4, routed)           0.842     2.920    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[1]
    SLICE_X24Y52         LUT6 (Prop_lut6_I5_O)        0.299     3.219 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.171     3.390    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_12_n_0
    SLICE_X24Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.514 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.664     4.178    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready_9_sn_1
    SLICE_X22Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.302 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/gen_no_arbiter.m_valid_i_i_4/O
                         net (fo=1, routed)           0.706     5.008    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I4_O)        0.124     5.132 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2/O
                         net (fo=2, routed)           0.666     5.798    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2_n_0
    SLICE_X20Y54         LUT3 (Prop_lut3_I2_O)        0.117     5.915 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.336     6.251    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.489    12.681    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X20Y54         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.014    12.695    
                         clock uncertainty           -0.154    12.541    
    SLICE_X20Y54         FDRE (Setup_fdre_C_D)       -0.255    12.286    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.828ns (18.182%)  route 3.726ns (81.818%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.675     1.675    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X15Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     2.131 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.753     2.884    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[59]
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.124     3.008 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_6/O
                         net (fo=1, routed)           1.011     4.019    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_6_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.124     4.143 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_2/O
                         net (fo=1, routed)           1.214     5.357    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_2_n_0
    SLICE_X10Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.481 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=2, routed)           0.748     6.229    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X7Y52          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.497    12.689    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y52          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                         clock pessimism              0.000    12.689    
                         clock uncertainty           -0.154    12.535    
    SLICE_X7Y52          FDRE (Setup_fdre_C_D)       -0.108    12.427    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.326ns (29.582%)  route 3.157ns (70.418%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.659     1.659    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X23Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456     2.115 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.425     2.540    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[1]
    SLICE_X24Y50         LUT6 (Prop_lut6_I5_O)        0.124     2.664 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.971     3.635    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_0
    SLICE_X24Y53         LUT5 (Prop_lut5_I1_O)        0.124     3.759 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.593     4.352    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X19Y54         LUT5 (Prop_lut5_I4_O)        0.124     4.476 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.848     5.324    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X12Y55         LUT4 (Prop_lut4_I0_O)        0.150     5.474 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.319     5.794    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X12Y56         LUT6 (Prop_lut6_I4_O)        0.348     6.142 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     6.142    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X12Y56         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.497    12.689    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X12Y56         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.014    12.703    
                         clock uncertainty           -0.154    12.549    
    SLICE_X12Y56         FDRE (Setup_fdre_C_D)        0.077    12.626    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.326ns (29.601%)  route 3.154ns (70.399%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        1.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.659     1.659    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X23Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456     2.115 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.425     2.540    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[1]
    SLICE_X24Y50         LUT6 (Prop_lut6_I5_O)        0.124     2.664 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.971     3.635    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_0
    SLICE_X24Y53         LUT5 (Prop_lut5_I1_O)        0.124     3.759 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.593     4.352    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X19Y54         LUT5 (Prop_lut5_I4_O)        0.124     4.476 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.848     5.324    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X12Y55         LUT4 (Prop_lut4_I0_O)        0.150     5.474 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.316     5.791    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X12Y56         LUT4 (Prop_lut4_I2_O)        0.348     6.139 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     6.139    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X12Y56         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.497    12.689    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X12Y56         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.014    12.703    
                         clock uncertainty           -0.154    12.549    
    SLICE_X12Y56         FDRE (Setup_fdre_C_D)        0.081    12.630    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 1.064ns (24.680%)  route 3.247ns (75.320%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.681     1.681    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X13Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     2.137 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           1.305     3.442    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[57]
    SLICE_X10Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.566 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_6/O
                         net (fo=1, routed)           1.124     4.690    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_6_n_0
    SLICE_X11Y53         LUT4 (Prop_lut4_I0_O)        0.152     4.842 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_2/O
                         net (fo=1, routed)           0.488     5.330    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_2_n_0
    SLICE_X11Y54         LUT6 (Prop_lut6_I2_O)        0.332     5.662 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1/O
                         net (fo=2, routed)           0.330     5.992    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X10Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.497    12.689    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                         clock pessimism              0.000    12.689    
                         clock uncertainty           -0.154    12.535    
    SLICE_X10Y53         FDRE (Setup_fdre_C_D)       -0.031    12.504    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.581ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 1.214ns (27.678%)  route 3.172ns (72.322%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.659     1.659    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X22Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.419     2.078 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/Q
                         net (fo=4, routed)           0.842     2.920    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[1]
    SLICE_X24Y52         LUT6 (Prop_lut6_I5_O)        0.299     3.219 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.171     3.390    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_12_n_0
    SLICE_X24Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.514 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.664     4.178    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready_9_sn_1
    SLICE_X22Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.302 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/gen_no_arbiter.m_valid_i_i_4/O
                         net (fo=1, routed)           0.706     5.008    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I4_O)        0.124     5.132 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2/O
                         net (fo=2, routed)           0.789     5.921    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.045 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.045    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.497    12.689    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y54         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
                         clock pessimism              0.014    12.703    
                         clock uncertainty           -0.154    12.549    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)        0.077    12.626    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  6.581    

Slack (MET) :             6.756ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.828ns (19.702%)  route 3.375ns (80.298%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.673     1.673    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X19Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.456     2.129 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           1.105     3.234    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[36]
    SLICE_X22Y43         LUT5 (Prop_lut5_I0_O)        0.124     3.358 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_6/O
                         net (fo=1, routed)           0.585     3.943    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_6_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.067 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_2/O
                         net (fo=1, routed)           0.773     4.840    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_2_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.964 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1/O
                         net (fo=2, routed)           0.911     5.876    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X12Y43         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.507    12.699    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y43         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                         clock pessimism              0.115    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X12Y43         FDRE (Setup_fdre_C_D)       -0.028    12.632    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                  6.756    

Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.828ns (20.564%)  route 3.199ns (79.436%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.674     1.674    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X21Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           1.094     3.224    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[62]
    SLICE_X21Y49         LUT3 (Prop_lut3_I0_O)        0.124     3.348 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_8/O
                         net (fo=1, routed)           1.017     4.365    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_8_n_0
    SLICE_X17Y53         LUT4 (Prop_lut4_I3_O)        0.124     4.489 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_2/O
                         net (fo=1, routed)           0.577     5.066    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_2_n_0
    SLICE_X17Y54         LUT6 (Prop_lut6_I2_O)        0.124     5.190 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1/O
                         net (fo=2, routed)           0.510     5.701    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]
    SLICE_X13Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.497    12.689    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                         clock pessimism              0.000    12.689    
                         clock uncertainty           -0.154    12.535    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)       -0.061    12.474    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.857ns (19.924%)  route 3.444ns (80.076%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.456     2.128 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           1.026     3.154    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[33]
    SLICE_X18Y45         LUT6 (Prop_lut6_I5_O)        0.124     3.278 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_5/O
                         net (fo=1, routed)           0.921     4.198    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_5_n_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.322 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1/O
                         net (fo=2, routed)           1.498     5.820    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1_n_0
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.153     5.973 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=1, routed)           0.000     5.973    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X10Y43         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.507    12.699    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y43         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism              0.115    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X10Y43         FDRE (Setup_fdre_C_D)        0.118    12.778    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  6.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.231ns (23.212%)  route 0.764ns (76.788%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.561     0.561    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X21Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.311     1.012    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[63]
    SLICE_X21Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.057 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_3/O
                         net (fo=1, routed)           0.453     1.511    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_3_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.556 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2/O
                         net (fo=2, routed)           0.000     1.556    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     1.200    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X15Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.154     1.354    
    SLICE_X15Y53         FDRE (Hold_fdre_C_D)         0.091     1.445    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.231ns (31.018%)  route 0.514ns (68.982%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X15Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.258     0.962    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[42]
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.007 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_2/O
                         net (fo=1, routed)           0.135     1.142    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_2_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.187 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_1/O
                         net (fo=2, routed)           0.120     1.307    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]
    SLICE_X19Y42         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     1.200    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X19Y42         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/C
                         clock pessimism             -0.233     0.967    
                         clock uncertainty            0.154     1.121    
    SLICE_X19Y42         FDRE (Hold_fdre_C_D)         0.070     1.191    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.231ns (30.364%)  route 0.530ns (69.636%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.562     0.562    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X19Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.214     0.917    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[35]
    SLICE_X19Y42         LUT6 (Prop_lut6_I5_O)        0.045     0.962 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_3/O
                         net (fo=1, routed)           0.135     1.097    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_3_n_0
    SLICE_X19Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.142 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=2, routed)           0.181     1.322    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X19Y42         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     1.200    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X19Y42         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/C
                         clock pessimism             -0.252     0.948    
                         clock uncertainty            0.154     1.102    
    SLICE_X19Y42         FDRE (Hold_fdre_C_D)         0.066     1.168    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.254ns (29.425%)  route 0.609ns (70.575%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.565     0.565    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X10Y51         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.163     0.892    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[55]
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.937 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_3/O
                         net (fo=1, routed)           0.330     1.267    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_3_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.312 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_1/O
                         net (fo=2, routed)           0.116     1.428    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]
    SLICE_X13Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.833     1.203    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                         clock pessimism             -0.253     0.950    
                         clock uncertainty            0.154     1.104    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.070     1.174    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.276ns (23.990%)  route 0.874ns (76.010%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.562     0.562    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X19Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.393     1.096    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[36]
    SLICE_X22Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.141 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_6/O
                         net (fo=1, routed)           0.214     1.355    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_6_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.400 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_2/O
                         net (fo=1, routed)           0.267     1.667    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_2_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.712 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1/O
                         net (fo=2, routed)           0.000     1.712    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X23Y43         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X23Y43         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/C
                         clock pessimism             -0.005     1.193    
                         clock uncertainty            0.154     1.347    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.091     1.438    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.321ns (34.014%)  route 0.623ns (65.986%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.565     0.565    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X11Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[22]/Q
                         net (fo=1, routed)           0.153     0.858    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[54]
    SLICE_X13Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.903 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_9/O
                         net (fo=1, routed)           0.215     1.119    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_9_n_0
    SLICE_X13Y53         LUT3 (Prop_lut3_I2_O)        0.045     1.164 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_7/O
                         net (fo=1, routed)           0.052     1.216    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_7_n_0
    SLICE_X13Y53         LUT4 (Prop_lut4_I3_O)        0.045     1.261 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_2/O
                         net (fo=1, routed)           0.203     1.463    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_2_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.508 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=2, routed)           0.000     1.508    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X14Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     1.200    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X14Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                         clock pessimism             -0.234     0.966    
                         clock uncertainty            0.154     1.120    
    SLICE_X14Y53         FDRE (Hold_fdre_C_D)         0.091     1.211    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.276ns (23.387%)  route 0.904ns (76.613%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.559     0.559    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X21Y51         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_arready_reg/Q
                         net (fo=6, routed)           0.353     1.053    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_arready[0]
    SLICE_X23Y51         LUT5 (Prop_lut5_I3_O)        0.045     1.098 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_5/O
                         net (fo=2, routed)           0.206     1.303    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]_1
    SLICE_X23Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.348 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_2__0/O
                         net (fo=2, routed)           0.345     1.694    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]_0
    SLICE_X22Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.739 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000     1.739    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_1_n_0
    SLICE_X22Y54         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.827     1.197    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X22Y54         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
                         clock pessimism             -0.005     1.192    
                         clock uncertainty            0.154     1.346    
    SLICE_X22Y54         FDRE (Hold_fdre_C_D)         0.092     1.438    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.231ns (23.299%)  route 0.760ns (76.701%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X15Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.260     0.963    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[45]
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.008 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]_i_4/O
                         net (fo=1, routed)           0.501     1.509    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]_i_4_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.554 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]_i_1/O
                         net (fo=2, routed)           0.000     1.554    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.834     1.204    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y44         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
                         clock pessimism             -0.233     0.971    
                         clock uncertainty            0.154     1.125    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.120     1.245    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.276ns (22.903%)  route 0.929ns (77.097%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.561     0.561    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X21Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.368     1.070    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[62]
    SLICE_X21Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.115 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_8/O
                         net (fo=1, routed)           0.360     1.474    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_8_n_0
    SLICE_X17Y53         LUT4 (Prop_lut4_I3_O)        0.045     1.519 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_2/O
                         net (fo=1, routed)           0.201     1.721    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_2_n_0
    SLICE_X17Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.766 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1/O
                         net (fo=2, routed)           0.000     1.766    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]
    SLICE_X17Y54         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     1.200    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X17Y54         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.154     1.354    
    SLICE_X17Y54         FDRE (Hold_fdre_C_D)         0.092     1.446    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.254ns (27.505%)  route 0.669ns (72.495%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.565     0.565    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X10Y51         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.163     0.892    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[55]
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.937 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_3/O
                         net (fo=1, routed)           0.330     1.267    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_3_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.312 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_1/O
                         net (fo=2, routed)           0.176     1.488    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]
    SLICE_X12Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.833     1.203    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y53         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/C
                         clock pessimism             -0.253     0.950    
                         clock uncertainty            0.154     1.104    
    SLICE_X12Y53         FDRE (Hold_fdre_C_D)         0.059     1.163    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.325    





---------------------------------------------------------------------------------------------------
From Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       78.442ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.442ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.465ns  (logic 0.518ns (35.355%)  route 0.947ns (64.645%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.947     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X11Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X11Y8          FDCE (Setup_fdce_C_D)       -0.093    79.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         79.907    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                 78.442    

Slack (MET) :             78.533ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.372ns  (logic 0.456ns (33.237%)  route 0.916ns (66.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1                                        0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.916     1.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X5Y1           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)       -0.095    79.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -1.372    
  -------------------------------------------------------------------
                         slack                                 78.533    

Slack (MET) :             78.538ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.197ns  (logic 0.478ns (39.917%)  route 0.719ns (60.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X10Y7          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.719     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X11Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X11Y7          FDCE (Setup_fdce_C_D)       -0.265    79.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         79.735    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                 78.538    

Slack (MET) :             78.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.155ns  (logic 0.478ns (41.378%)  route 0.677ns (58.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.677     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X11Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X11Y8          FDCE (Setup_fdce_C_D)       -0.267    79.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         79.733    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                 78.578    

Slack (MET) :             78.841ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.889ns  (logic 0.419ns (47.112%)  route 0.470ns (52.888%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1                                        0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.470     0.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X2Y1           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X2Y1           FDCE (Setup_fdce_C_D)       -0.270    79.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         79.730    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                 78.841    

Slack (MET) :             78.951ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.954ns  (logic 0.518ns (54.280%)  route 0.436ns (45.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.436     0.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X11Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X11Y7          FDCE (Setup_fdce_C_D)       -0.095    79.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                 78.951    

Slack (MET) :             79.006ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.636%)  route 0.445ns (49.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1                                        0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.445     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X5Y1           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)       -0.093    79.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         79.907    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                 79.006    

Slack (MET) :             79.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.898ns  (logic 0.456ns (50.806%)  route 0.442ns (49.194%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1                                        0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.442     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X1Y2           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X1Y2           FDCE (Setup_fdce_C_D)       -0.095    79.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                 79.007    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack        8.721ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.059ns  (logic 0.419ns (39.562%)  route 0.640ns (60.438%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.640     1.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X10Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y8          FDCE (Setup_fdce_C_D)       -0.220     9.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  8.721    

Slack (MET) :             8.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.311%)  route 0.766ns (62.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X14Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.766     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X10Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y7          FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  8.735    

Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.584%)  route 0.589ns (58.416%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.589     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X10Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y7          FDCE (Setup_fdce_C_D)       -0.220     9.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             8.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.953ns  (logic 0.478ns (50.155%)  route 0.475ns (49.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2                                        0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.475     0.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X0Y1           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y1           FDCE (Setup_fdce_C_D)       -0.216     9.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  8.831    

Slack (MET) :             8.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.896ns  (logic 0.419ns (46.766%)  route 0.477ns (53.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2                                        0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.477     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X0Y3           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y3           FDCE (Setup_fdce_C_D)       -0.219     9.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  8.885    

Slack (MET) :             8.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.338%)  route 0.596ns (56.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.596     1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X10Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y8          FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  8.905    

Slack (MET) :             8.944ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.013ns  (logic 0.518ns (51.123%)  route 0.495ns (48.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2                                        0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.495     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X0Y1           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y1           FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                  8.944    

Slack (MET) :             9.043ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.910ns  (logic 0.456ns (50.135%)  route 0.454ns (49.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2                                        0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.454     0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X0Y1           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y1           FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                  9.043    

Slack (MET) :             38.420ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.612ns  (logic 0.580ns (35.980%)  route 1.032ns (64.020%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3                                       0.000     0.000 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X26Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=5, routed)           1.032     1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X26Y1          LUT4 (Prop_lut4_I3_O)        0.124     1.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.000     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X26Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X26Y1          FDRE (Setup_fdre_C_D)        0.032    40.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[31]
  -------------------------------------------------------------------
                         required time                         40.032    
                         arrival time                          -1.612    
  -------------------------------------------------------------------
                         slack                                 38.420    

Slack (MET) :             38.477ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.602ns  (logic 0.580ns (36.211%)  route 1.022ns (63.789%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3                                       0.000     0.000 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X26Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=5, routed)           1.022     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tdi
    SLICE_X30Y1          LUT2 (Prop_lut2_I1_O)        0.124     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.000     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X30Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X30Y1          FDRE (Setup_fdre_C_D)        0.079    40.079    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]
  -------------------------------------------------------------------
                         required time                         40.079    
                         arrival time                          -1.602    
  -------------------------------------------------------------------
                         slack                                 38.477    





---------------------------------------------------------------------------------------------------
From Clock:  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       35.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.695ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.771ns  (logic 0.729ns (19.333%)  route 3.042ns (80.667%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 85.490 - 80.000 ) 
    Source Clock Delay      (SCD):    6.380ns = ( 46.380 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.577    46.957    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.081 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.043    48.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X26Y4          LUT3 (Prop_lut3_I2_O)        0.149    48.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.952    49.226    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X23Y4          LUT6 (Prop_lut6_I4_O)        0.332    49.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.469    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X23Y4          LUT6 (Prop_lut6_I5_O)        0.124    50.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    50.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X23Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    85.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X23Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.482    85.972    
                         clock uncertainty           -0.154    85.817    
    SLICE_X23Y4          FDRE (Setup_fdre_C_D)        0.029    85.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         85.846    
                         arrival time                         -50.151    
  -------------------------------------------------------------------
                         slack                                 35.695    

Slack (MET) :             36.418ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.049ns  (logic 0.605ns (19.845%)  route 2.444ns (80.155%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 85.490 - 80.000 ) 
    Source Clock Delay      (SCD):    6.380ns = ( 46.380 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.577    46.957    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.081 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.043    48.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X26Y4          LUT3 (Prop_lut3_I2_O)        0.149    48.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.823    49.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X25Y4          LUT6 (Prop_lut6_I3_O)        0.332    49.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    49.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X25Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    85.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X25Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.482    85.972    
                         clock uncertainty           -0.154    85.817    
    SLICE_X25Y4          FDRE (Setup_fdre_C_D)        0.029    85.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         85.846    
                         arrival time                         -49.429    
  -------------------------------------------------------------------
                         slack                                 36.418    

Slack (MET) :             36.588ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.881ns  (logic 0.605ns (21.003%)  route 2.276ns (78.997%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 85.490 - 80.000 ) 
    Source Clock Delay      (SCD):    6.380ns = ( 46.380 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.577    46.957    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.081 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.043    48.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X26Y4          LUT3 (Prop_lut3_I2_O)        0.149    48.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.655    48.929    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X25Y4          LUT6 (Prop_lut6_I3_O)        0.332    49.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    49.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X25Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    85.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X25Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.482    85.972    
                         clock uncertainty           -0.154    85.817    
    SLICE_X25Y4          FDRE (Setup_fdre_C_D)        0.031    85.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         85.848    
                         arrival time                         -49.261    
  -------------------------------------------------------------------
                         slack                                 36.588    

Slack (MET) :             37.163ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.303ns  (logic 0.372ns (16.151%)  route 1.931ns (83.849%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 85.490 - 80.000 ) 
    Source Clock Delay      (SCD):    6.380ns = ( 46.380 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.577    46.957    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.081 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.519    47.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y4          LUT5 (Prop_lut5_I4_O)        0.124    47.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.835    48.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X25Y5          LUT3 (Prop_lut3_I1_O)        0.124    48.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    48.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X25Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    85.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X25Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.482    85.972    
                         clock uncertainty           -0.154    85.817    
    SLICE_X25Y5          FDRE (Setup_fdre_C_D)        0.029    85.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         85.846    
                         arrival time                         -48.683    
  -------------------------------------------------------------------
                         slack                                 37.163    

Slack (MET) :             37.163ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.305ns  (logic 0.372ns (16.137%)  route 1.933ns (83.863%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 85.490 - 80.000 ) 
    Source Clock Delay      (SCD):    6.380ns = ( 46.380 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.577    46.957    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.081 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.519    47.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y4          LUT5 (Prop_lut5_I4_O)        0.124    47.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.837    48.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X25Y5          LUT3 (Prop_lut3_I1_O)        0.124    48.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    48.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X25Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    85.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X25Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.482    85.972    
                         clock uncertainty           -0.154    85.817    
    SLICE_X25Y5          FDRE (Setup_fdre_C_D)        0.031    85.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         85.848    
                         arrival time                         -48.685    
  -------------------------------------------------------------------
                         slack                                 37.163    

Slack (MET) :             37.696ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        1.820ns  (logic 0.372ns (20.440%)  route 1.448ns (79.559%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 85.490 - 80.000 ) 
    Source Clock Delay      (SCD):    6.380ns = ( 46.380 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.577    46.957    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.081 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.519    47.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y4          LUT5 (Prop_lut5_I4_O)        0.124    47.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.352    48.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.124    48.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    48.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X24Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    85.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X24Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.482    85.972    
                         clock uncertainty           -0.154    85.817    
    SLICE_X24Y4          FDRE (Setup_fdre_C_D)        0.079    85.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         85.896    
                         arrival time                         -48.200    
  -------------------------------------------------------------------
                         slack                                 37.696    

Slack (MET) :             37.700ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        1.814ns  (logic 0.372ns (20.508%)  route 1.442ns (79.492%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 85.490 - 80.000 ) 
    Source Clock Delay      (SCD):    6.380ns = ( 46.380 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.577    46.957    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.081 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.519    47.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y4          LUT5 (Prop_lut5_I4_O)        0.124    47.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.346    48.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.124    48.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    48.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X24Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    85.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X24Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.482    85.972    
                         clock uncertainty           -0.154    85.817    
    SLICE_X24Y4          FDRE (Setup_fdre_C_D)        0.077    85.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         85.894    
                         arrival time                         -48.194    
  -------------------------------------------------------------------
                         slack                                 37.700    

Slack (MET) :             37.706ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        1.810ns  (logic 0.372ns (20.553%)  route 1.438ns (79.447%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 85.490 - 80.000 ) 
    Source Clock Delay      (SCD):    6.380ns = ( 46.380 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.577    46.957    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.081 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.519    47.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y4          LUT5 (Prop_lut5_I4_O)        0.124    47.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.342    48.066    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.124    48.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    48.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X24Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    85.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X24Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.482    85.972    
                         clock uncertainty           -0.154    85.817    
    SLICE_X24Y4          FDRE (Setup_fdre_C_D)        0.079    85.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         85.896    
                         arrival time                         -48.190    
  -------------------------------------------------------------------
                         slack                                 37.706    

Slack (MET) :             37.707ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        1.811ns  (logic 0.372ns (20.542%)  route 1.439ns (79.458%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 85.490 - 80.000 ) 
    Source Clock Delay      (SCD):    6.380ns = ( 46.380 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.577    46.957    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.081 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.519    47.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y4          LUT5 (Prop_lut5_I4_O)        0.124    47.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.343    48.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.124    48.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    48.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X24Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    85.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X24Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.482    85.972    
                         clock uncertainty           -0.154    85.817    
    SLICE_X24Y4          FDRE (Setup_fdre_C_D)        0.081    85.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         85.898    
                         arrival time                         -48.191    
  -------------------------------------------------------------------
                         slack                                 37.707    

Slack (MET) :             37.834ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        1.632ns  (logic 0.248ns (15.194%)  route 1.384ns (84.806%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 85.490 - 80.000 ) 
    Source Clock Delay      (SCD):    6.380ns = ( 46.380 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.669    45.921    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.459    46.380 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.577    46.957    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.124    47.081 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.807    47.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X22Y5          LUT3 (Prop_lut3_I1_O)        0.124    48.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000    48.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X22Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.495    85.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X22Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.482    85.972    
                         clock uncertainty           -0.154    85.817    
    SLICE_X22Y5          FDRE (Setup_fdre_C_D)        0.029    85.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         85.846    
                         arrival time                         -48.012    
  -------------------------------------------------------------------
                         slack                                 37.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.090ns (15.484%)  route 0.491ns (84.516%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.560     1.886    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.146     2.032 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.196     2.228    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.273 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.295     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X22Y5          LUT3 (Prop_lut3_I1_O)        0.045     2.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X22Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X22Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.370     2.217    
    SLICE_X22Y5          FDRE (Hold_fdre_C_D)         0.091     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.135ns (21.777%)  route 0.485ns (78.223%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.560     1.886    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.146     2.032 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.196     2.228    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.273 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.162     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y4          LUT6 (Prop_lut6_I3_O)        0.045     2.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.127     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.045     2.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X25Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X25Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/C
                         clock pessimism             -0.370     2.217    
    SLICE_X25Y4          FDRE (Hold_fdre_C_D)         0.091     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.135ns (20.519%)  route 0.523ns (79.481%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.560     1.886    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.146     2.032 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.196     2.228    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.273 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.182     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.145     2.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X24Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X24Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism             -0.370     2.217    
    SLICE_X24Y4          FDRE (Hold_fdre_C_D)         0.121     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.135ns (20.457%)  route 0.525ns (79.543%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.560     1.886    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.146     2.032 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.196     2.228    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.273 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.182     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.147     2.647    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X24Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X24Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism             -0.370     2.217    
    SLICE_X24Y4          FDRE (Hold_fdre_C_D)         0.121     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.135ns (20.457%)  route 0.525ns (79.543%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.560     1.886    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.146     2.032 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.196     2.228    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.273 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.182     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.147     2.647    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X24Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X24Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -0.370     2.217    
    SLICE_X24Y4          FDRE (Hold_fdre_C_D)         0.121     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.135ns (20.395%)  route 0.527ns (79.605%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.560     1.886    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.146     2.032 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.196     2.228    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.273 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.182     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.149     2.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X24Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X24Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism             -0.370     2.217    
    SLICE_X24Y4          FDRE (Hold_fdre_C_D)         0.120     2.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.135ns (16.910%)  route 0.663ns (83.090%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.560     1.886    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.146     2.032 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.196     2.228    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.273 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.182     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.285     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X25Y5          LUT3 (Prop_lut3_I1_O)        0.045     2.831 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X25Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X25Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism             -0.370     2.217    
    SLICE_X25Y5          FDRE (Hold_fdre_C_D)         0.092     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.135ns (16.889%)  route 0.664ns (83.111%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.560     1.886    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.146     2.032 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.196     2.228    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.273 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.182     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.286     2.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X25Y5          LUT3 (Prop_lut3_I1_O)        0.045     2.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X25Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X25Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism             -0.370     2.217    
    SLICE_X25Y5          FDRE (Hold_fdre_C_D)         0.091     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.135ns (15.260%)  route 0.750ns (84.740%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.560     1.886    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.146     2.032 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.196     2.228    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.273 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.182     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.372     2.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X25Y4          LUT6 (Prop_lut6_I2_O)        0.045     2.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.917    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X25Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X25Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/C
                         clock pessimism             -0.370     2.217    
    SLICE_X25Y4          FDRE (Hold_fdre_C_D)         0.092     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             1.145ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.244ns (17.173%)  route 1.177ns (82.827%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.560     1.886    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.146     2.032 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.196     2.228    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X22Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.273 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.433     2.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X26Y4          LUT3 (Prop_lut3_I2_O)        0.042     2.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.393     3.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X23Y4          LUT6 (Prop_lut6_I4_O)        0.112     3.254 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.154     3.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X23Y4          LUT6 (Prop_lut6_I5_O)        0.045     3.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X23Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X23Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/C
                         clock pessimism             -0.370     2.217    
    SLICE_X23Y4          FDRE (Hold_fdre_C_D)         0.091     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  1.145    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.518ns (16.811%)  route 2.563ns (83.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.681     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.518     3.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.563     6.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X21Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X21Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X21Y5          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.518ns (17.766%)  route 2.398ns (82.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.681     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.518     3.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.398     5.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X21Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X21Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X21Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.518ns (19.956%)  route 2.078ns (80.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.681     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.518     3.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.078     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.500    12.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X17Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.518ns (19.956%)  route 2.078ns (80.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.681     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.518     3.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.078     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.500    12.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X17Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.518ns (19.956%)  route 2.078ns (80.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.681     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.518     3.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.078     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.500    12.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X17Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.518ns (19.956%)  route 2.078ns (80.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.681     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.518     3.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.078     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y4          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.500    12.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X16Y4          FDPE (Recov_fdpe_C_PRE)     -0.361    12.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  6.823    

Slack (MET) :             6.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.518ns (19.956%)  route 2.078ns (80.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.681     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.518     3.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.078     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.500    12.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X16Y4          FDCE (Recov_fdce_C_CLR)     -0.361    12.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  6.823    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.518ns (19.956%)  route 2.078ns (80.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.681     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.518     3.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.078     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.500    12.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X16Y4          FDCE (Recov_fdce_C_CLR)     -0.319    12.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.518ns (21.135%)  route 1.933ns (78.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.681     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.518     3.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.933     5.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.501    12.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.518ns (21.172%)  route 1.929ns (78.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.681     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.518     3.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.929     5.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.501    12.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X15Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  6.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.725%)  route 0.117ns (45.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.566     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X11Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141     1.048 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.117     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X13Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.834     1.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X13Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.281     0.923    
    SLICE_X13Y6          FDCE (Remov_fdce_C_CLR)     -0.092     0.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.335%)  route 0.145ns (50.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.562     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X14Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X14Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X14Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.565     0.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDPE (Prop_fdpe_C_Q)         0.128     1.034 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X13Y8          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.833     1.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.281     0.922    
    SLICE_X13Y8          FDPE (Remov_fdpe_C_PRE)     -0.149     0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.178%)  route 0.186ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.567     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y1           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     1.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y1           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.835     1.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y1           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.921    
    SLICE_X6Y1           FDCE (Remov_fdce_C_CLR)     -0.067     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.178%)  route 0.186ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.567     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y1           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     1.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y1           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.835     1.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y1           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.284     0.921    
    SLICE_X6Y1           FDCE (Remov_fdce_C_CLR)     -0.067     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.178%)  route 0.186ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.567     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y1           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     1.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y1           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.835     1.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y1           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.284     0.921    
    SLICE_X6Y1           FDCE (Remov_fdce_C_CLR)     -0.067     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.178%)  route 0.186ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.567     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y1           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     1.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y1           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.835     1.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y1           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.284     0.921    
    SLICE_X6Y1           FDCE (Remov_fdce_C_CLR)     -0.067     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.178%)  route 0.186ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.567     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y1           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     1.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y1           FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.835     1.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y1           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.921    
    SLICE_X6Y1           FDPE (Remov_fdpe_C_PRE)     -0.071     0.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.178%)  route 0.186ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.567     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y1           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     1.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y1           FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.835     1.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y1           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.284     0.921    
    SLICE_X6Y1           FDPE (Remov_fdpe_C_PRE)     -0.071     0.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.633%)  route 0.190ns (57.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.562     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.190     1.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X15Y7          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.830     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X15Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.281     0.919    
    SLICE_X15Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     0.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.410    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       38.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.570ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.846ns  (logic 0.459ns (54.249%)  route 0.387ns (45.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 85.267 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.670    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y2          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.387    46.768    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X22Y1          FDCE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.496    85.267    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X22Y1          FDCE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                         clock pessimism              0.630    85.897    
                         clock uncertainty           -0.154    85.743    
    SLICE_X22Y1          FDCE (Recov_fdce_C_CLR)     -0.405    85.338    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]
  -------------------------------------------------------------------
                         required time                         85.338    
                         arrival time                         -46.768    
  -------------------------------------------------------------------
                         slack                                 38.570    

Slack (MET) :             38.570ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.846ns  (logic 0.459ns (54.249%)  route 0.387ns (45.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 85.267 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.670    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y2          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.387    46.768    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X22Y1          FDCE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.496    85.267    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X22Y1          FDCE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                         clock pessimism              0.630    85.897    
                         clock uncertainty           -0.154    85.743    
    SLICE_X22Y1          FDCE (Recov_fdce_C_CLR)     -0.405    85.338    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]
  -------------------------------------------------------------------
                         required time                         85.338    
                         arrival time                         -46.768    
  -------------------------------------------------------------------
                         slack                                 38.570    

Slack (MET) :             38.570ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.846ns  (logic 0.459ns (54.249%)  route 0.387ns (45.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 85.267 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.670    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y2          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.387    46.768    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X22Y1          FDCE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.496    85.267    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X22Y1          FDCE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                         clock pessimism              0.630    85.897    
                         clock uncertainty           -0.154    85.743    
    SLICE_X22Y1          FDCE (Recov_fdce_C_CLR)     -0.405    85.338    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]
  -------------------------------------------------------------------
                         required time                         85.338    
                         arrival time                         -46.768    
  -------------------------------------------------------------------
                         slack                                 38.570    

Slack (MET) :             38.570ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.846ns  (logic 0.459ns (54.249%)  route 0.387ns (45.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 85.267 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.670    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y2          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.387    46.768    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X22Y1          FDCE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.496    85.267    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X22Y1          FDCE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                         clock pessimism              0.630    85.897    
                         clock uncertainty           -0.154    85.743    
    SLICE_X22Y1          FDCE (Recov_fdce_C_CLR)     -0.405    85.338    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]
  -------------------------------------------------------------------
                         required time                         85.338    
                         arrival time                         -46.768    
  -------------------------------------------------------------------
                         slack                                 38.570    

Slack (MET) :             38.616ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.846ns  (logic 0.459ns (54.249%)  route 0.387ns (45.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 85.267 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.670    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y2          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.387    46.768    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X22Y1          FDPE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.496    85.267    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X22Y1          FDPE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism              0.630    85.897    
                         clock uncertainty           -0.154    85.743    
    SLICE_X22Y1          FDPE (Recov_fdpe_C_PRE)     -0.359    85.384    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                         85.384    
                         arrival time                         -46.768    
  -------------------------------------------------------------------
                         slack                                 38.616    

Slack (MET) :             38.616ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.846ns  (logic 0.459ns (54.249%)  route 0.387ns (45.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 85.267 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669    42.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419    43.396 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580    43.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276    44.252 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.670    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y2          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.387    46.768    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X22Y1          FDPE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.496    85.267    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X22Y1          FDPE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/C
                         clock pessimism              0.630    85.897    
                         clock uncertainty           -0.154    85.743    
    SLICE_X22Y1          FDPE (Recov_fdpe_C_PRE)     -0.359    85.384    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]
  -------------------------------------------------------------------
                         required time                         85.384    
                         arrival time                         -46.768    
  -------------------------------------------------------------------
                         slack                                 38.616    

Slack (MET) :             75.545ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 1.126ns (30.089%)  route 2.616ns (69.911%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 85.496 - 80.000 ) 
    Source Clock Delay      (SCD):    6.168ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669     2.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419     3.396 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580     3.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276     4.252 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.146     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669     6.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X24Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.518     6.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.935     7.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[0]
    SLICE_X24Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.745 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.810     8.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X22Y5          LUT4 (Prop_lut4_I3_O)        0.152     8.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.304     9.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y5          LUT1 (Prop_lut1_I0_O)        0.332     9.343 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.568     9.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.519    86.015    
                         clock uncertainty           -0.154    85.860    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.405    85.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         85.455    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                 75.545    

Slack (MET) :             75.545ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 1.126ns (30.089%)  route 2.616ns (69.911%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 85.496 - 80.000 ) 
    Source Clock Delay      (SCD):    6.168ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669     2.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419     3.396 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580     3.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276     4.252 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.146     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669     6.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X24Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.518     6.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.935     7.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[0]
    SLICE_X24Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.745 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.810     8.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X22Y5          LUT4 (Prop_lut4_I3_O)        0.152     8.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.304     9.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y5          LUT1 (Prop_lut1_I0_O)        0.332     9.343 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.568     9.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.519    86.015    
                         clock uncertainty           -0.154    85.860    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.405    85.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         85.455    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                 75.545    

Slack (MET) :             75.545ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 1.126ns (30.089%)  route 2.616ns (69.911%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 85.496 - 80.000 ) 
    Source Clock Delay      (SCD):    6.168ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669     2.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419     3.396 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580     3.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276     4.252 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.146     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669     6.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X24Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.518     6.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.935     7.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[0]
    SLICE_X24Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.745 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.810     8.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X22Y5          LUT4 (Prop_lut4_I3_O)        0.152     8.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.304     9.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y5          LUT1 (Prop_lut1_I0_O)        0.332     9.343 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.568     9.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.519    86.015    
                         clock uncertainty           -0.154    85.860    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.405    85.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         85.455    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                 75.545    

Slack (MET) :             75.545ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 1.126ns (30.089%)  route 2.616ns (69.911%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 85.496 - 80.000 ) 
    Source Clock Delay      (SCD):    6.168ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.669     2.977    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419     3.396 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.580     3.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.276     4.252 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.146     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669     6.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X24Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.518     6.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.935     7.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[0]
    SLICE_X24Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.745 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.810     8.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X22Y5          LUT4 (Prop_lut4_I3_O)        0.152     8.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.304     9.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y5          LUT1 (Prop_lut1_I0_O)        0.332     9.343 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.568     9.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        1.495    82.688    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337    83.024 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.514    83.539    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.232    83.771 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.904    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    85.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.519    86.015    
                         clock uncertainty           -0.154    85.860    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.405    85.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         85.455    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                 75.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y2           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDPE (Prop_fdpe_C_Q)         0.141     2.109 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X3Y1           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X3Y1           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.629     1.984    
    SLICE_X3Y1           FDCE (Remov_fdce_C_CLR)     -0.092     1.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y2           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDPE (Prop_fdpe_C_Q)         0.141     2.109 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X3Y1           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X3Y1           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.629     1.984    
    SLICE_X3Y1           FDCE (Remov_fdce_C_CLR)     -0.092     1.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.354%)  route 0.151ns (51.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y2           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDPE (Prop_fdpe_C_Q)         0.141     2.109 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.151     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X2Y3           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X2Y3           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.629     1.983    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.092     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.354%)  route 0.151ns (51.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y2           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDPE (Prop_fdpe_C_Q)         0.141     2.109 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.151     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X2Y3           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X2Y3           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.629     1.983    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.092     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.354%)  route 0.151ns (51.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y2           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDPE (Prop_fdpe_C_Q)         0.141     2.109 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.151     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X2Y3           FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X2Y3           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.629     1.983    
    SLICE_X2Y3           FDPE (Remov_fdpe_C_PRE)     -0.095     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.502%)  route 0.199ns (58.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y2           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDPE (Prop_fdpe_C_Q)         0.141     2.109 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X0Y3           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X0Y3           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.610     2.000    
    SLICE_X0Y3           FDCE (Remov_fdce_C_CLR)     -0.067     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.502%)  route 0.199ns (58.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y2           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDPE (Prop_fdpe_C_Q)         0.141     2.109 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.199     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X0Y3           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X0Y3           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.610     2.000    
    SLICE_X0Y3           FDCE (Remov_fdce_C_CLR)     -0.067     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y4           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDPE (Prop_fdpe_C_Q)         0.148     2.096 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y5           FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     2.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y5           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.629     1.964    
    SLICE_X8Y5           FDPE (Remov_fdpe_C_PRE)     -0.124     1.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.178%)  route 0.186ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X9Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     2.089 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.186     2.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y4           FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     2.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y4           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.629     1.964    
    SLICE_X8Y4           FDPE (Remov_fdpe_C_PRE)     -0.071     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.178%)  route 0.186ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.218     1.247    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     1.327 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X9Y5           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     2.089 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.186     2.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y4           FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3588, routed)        0.828     1.198    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.160     1.358 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.242     1.600    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     1.697 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     2.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y4           FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.629     1.964    
    SLICE_X8Y4           FDPE (Remov_fdpe_C_PRE)     -0.071     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.382    





